Signals & Variables (3A)

Synthesis

Copyright (c) 2012 Young W. Lim.
Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".
Please send corrections (or suggestions) to youngwlim@hotmail.com.
This document was produced by using OpenOffice and Octave.

Ex 1

```
process (A, B, C)

variable M: std_logic

begin

M := A \text{ or } B;

Y <= M \text{ or } C = after 1 \text{ ns};

end process;
```

end

```
process (A, B, C, M)

signal M: std_logic

begin

M <= A or B; after 3 ns;

Y <= M or C after 1 ns;

end process;
```

end

```
process (Clock)
    variable M: std_logic
begin

if rising_edge(Clock) then

    M := A or B;

Y <= M or C after 1 ns;
end if;
end process;</pre>
```

end

```
process (Clock)

signal M: std_logic

begin

if rising_edge(Clock) then

M <= A or B; after 3 ns;

Y <= M or C after 1 ns;

end if;

end process;
```

References

- [1] http://en.wikipedia.org/
- [2] J. V. Spiegel, VHDL Tutorial, http://www.seas.upenn.edu/~ese171/vhdl/vhdl_primer.html
- [3] J. R. Armstrong, F. G. Gray, Structured Logic Design with VHDL
- [4] Z. Navabi, VHDL Analysis and Modeling of Digital Systems
- [5] D. Smith, HDL Chip Design
- [6] http://www.csee.umbc.edu/portal/help/VHDL/stdpkg.html
- [7] VHDL Tutorial VHDL onlinewww.vhdl-online.de/tutorial/