

Idea (4A)

- Multi-byte Multiplication like CORDIC
- Trade-offs between
Bit-Serial, Bit-Parallel
Word-Serial, Word-Parallel
-
-

Copyright (c) 2010 - 2012 Young W. Lim.


Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

Please send corrections (or suggestions) to youngwlim@hotmail.com.

This document was produced by using OpenOffice and Octave.


Multi-byte Multiplication

Long Operands Multiplication




$$x'_{i+1} = (x'_i - y'_i \sigma_i 2^{-i})$$

$$y'_{i+1} = (x'_i \sigma_i 2^{-i} + y'_i)$$



$$x'_{i+1} = (x'_i - y'_i \sigma_i 2^{-i})$$

$$y'_{i+1} = (x'_i \sigma_i 2^{-i} + y'_i)$$



Generalization of multibyte arithmetic

Expect carry propagation time reduced and
Reasonable throughput maintained

May utilized pipeline

Total Latency reduced?, increased?

Power / Area / Time architectural exploration

May not be a new idea

Literature survey is required

References

- [1] <http://en.wikipedia.org/>
- [2] J.H. McClellan, et al., Signal Processing First, Pearson Prentice Hall, 2003
- [3] A “graphical interpretation” of the DFT and FFT, by Steve Mann