# Signals & Variables (1A)

Concurrent & Sequential Signal Assignments

| Copyright (c) 2012 Young W. Lim.  |
|---|
| Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License". |
|   |
|   |
|   |
|   |
|   |
|   |
|   |
|   |
|   |
| Please send corrections (or suggestions) to youngwlim@hotmail.com.  |
| This document was produced by using OpenOffice and Octave.  |
|   |
|   |
|   |
|   |

#### Sequential Statement



- Assertion Statement
- Report Statement
- Generate Statement
- Signal Assignment
- Variable Assignment
- Procedure Call
- If
- Case
- Loop
- Next
- Exit
- Return
- Null



- If Statement
- Loop Statement
- Process Statement
- Subprogram Body



Conditional Signal Assignment

• Selected Signal Assignment



#### **Concurrent Statement**

- Block Statement
- Process Statement
- Component Statement
- Generate Statement
- Concurrent Signal Assignment
- Concurrent Assertion
- Concurrent Procedure Call

- Architecture Body
- Block Statement
- Generate Statement


Conditional Signal AssignmentSelected Signal Assignemnt

#### Concurrent Signal Assignment

• **Conditional** Signal Assignment

```
Z <= A or B [after 1 ns] when SEL = "00" else
A or C [after 2 ns] when SEL = "01" else
A or D [after 2 ns] when SEL = "10" else
A or E [after 3 ns] when SEL = "11" else
A or F [after 4 ns];</pre>
```

<u>Selected</u> Signal Assignment



### Conditional Signal Assignment (1)

```
Z \leftarrow A \text{ or } B \text{ [after 1 ns] ; } \iff simple concurrent statement}
Z \leftarrow A \text{ or } B \text{ [after 1 ns] } \text{ when } S0 = '1' \text{; } \iff One \text{ condition}
Z \leftarrow A \text{ or } B \text{ [after 1 ns] } \text{ when } S0 = '1' \text{ else } \iff One \text{ condition with 'else'}
C \text{ or } D \text{ [after 2 ns] ; } \text{ when } S0 = '1' \text{ else } \iff C \text{ or } D \text{ [after 2 ns] } \text{ when } S1 = '1' \text{ else } \iff E \text{ or } F \text{ [after 3 ns] ; } \text{ when } S1 = '1' \text{ else } \iff E \text{ or } F \text{ [after 3 ns] ; } \text{ when } S1 = '1' \text{ else } \iff E \text{ or } F \text{ [after 3 ns] ; } \text{ when } S1 = '1' \text{ else } \iff E \text{ or } F \text{ [after 3 ns] ; } \text{ when } S1 = '1' \text{ else } \iff E \text{ or } F \text{ [after 3 ns] ; } \text{ when } S1 = '1' \text{ else } \iff E \text{ or } F \text{ [after 3 ns] ; } \text{ or } F \text{ [after 3 ns] } \text{ is } \text{ or } F \text{ [after 3 ns] } \text{ is } \text{ or } F \text{ [after 3 ns] } \text{ is } \text{ or } F \text{ [after 3 ns] } \text{ is } \text{ or } F \text{ [after 3 ns] } \text{ is } \text{ or } F \text{ [after 3 ns] } \text{ is } \text{ or } F \text{ [after 3 ns] } \text{ is } \text{ or } F \text{ [after 3 ns] } \text{ is } \text{ or } F \text{ [after 3 ns] } \text{ is } \text{ or } F \text{ [after 3 ns] } \text{ is } \text{ or } F \text{ [after 3 ns] } \text{ is } \text{ or } F \text{ [after 3 ns] } \text{ is } \text{ or } F \text{ [after 3 ns] } \text{ is } \text{ or } F \text{ [after 3 ns] } \text{ is } \text{ or } F \text{ [after 3 ns] } \text{ is } \text{ or } F \text{ [after 3 ns] } \text{ is } \text{ or } F \text{ [after 3 ns] } \text{ or } F \text{ [after 3 ns] } \text{ or } F \text{ [after 3 ns] } \text{ or } F \text{ [after 3 ns] } \text{ or } F \text{ [after 3 ns] } \text{ or } F \text{ [after 3 ns] } \text{ or } F \text{ [after 3 ns] } \text{ or } F \text{ [after 3 ns] } \text{ or } F \text{ [after 3 ns] } \text{ or } F \text{ [after 3 ns] } \text{ or } F \text{ [after 3 ns] } \text{ or } F \text{ [after 3 ns] } \text{ or } F \text{ [after 3 ns] } \text{ or } F \text{ [after 3 ns] } \text{ or } F \text{ [after 3 ns] } \text{ or } F \text{ [after 3 ns] } \text{ or } F \text{ [after 3 ns] } \text{ or } F \text{ [after 3 ns] } \text{ or } F \text{ [after 3 ns] } \text{ or } F \text{ [after 3 ns] } \text{ or } F \text{ [after 3 ns] } \text{ or } F \text{ [after 3 ns] } \text{ or } F \text{ [after 3 ns] } \text{ or } F \text{ [after 3 ns] } \text{ or } F \text{ [after 3 ns] } \text{ or } F \text{ [after 3 ns] } \text{ or } F \text{ [after 3
```

#### **Concurrent Signal Assignment**

- **Conditional** Signal Assignment
- **Selected** Signal Assignment

# Conditional Signal Assignment (2)


```
Z \leftarrow A \text{ or } B \text{ [after 1 ns]};

\Rightarrow simple concurrent statement


Z \leftarrow A \text{ or } B \text{ [after 1 ns]} \text{ when } S0 = '1';

\Rightarrow Simple concurrent statement


\Rightarrow Simple concurrent statement
```




# Conditional Signal Assignment (3)




#### Selected Signal Assignment



### Simulation Time (1)



#### Simulation Time (2)



### Concurrent vs Sequential (1)


```
architecture arch of entity ent is
begin
   concurrent signal statement,
   concurrent signal statement,
                                      <u>Outside</u> process
                                      statement
   concurrent signal statement,
   process (A, B, C)
   begin
       Sequential signal statement,
                                           inside process
       Sequential signal statement,
                                           statement
       Sequential signal statement,
   end process
end
```

Architecture Body


**Generate Statement** 

Block Statement

# Concurrent vs Sequential (2)




#### Concurrent vs Sequential (3)



### Concurrent vs Sequential (4)

#### Simulation of parallel activities


*4 processes are executed <u>concurrently</u>* 




The order of statements is important

#### Non-deterministic Execution Order


Don't know which process executes first among  $P1 \sim P4$ .




### Concurrent vs Sequential (4)




### Concurrent vs Sequential (5)




#### Zero Delay Assignment







The exact no of delta is determined by the simulator and the context




**Updated** values

### Non-Zero Delay Assignment






The exact no of delta is determined by the simulator and the context



### Non-blocking Assignment (1)



### Non-blocking Assignment (2)

```
process (A, I0, I1)
begin
   SEL <= 0;
   if (A='1') then SEL \leq SEL + 1; end if;
   case SEL is
       when 0
           Q <= 10;
       when 1
           O <= 11:
   end case;
end process;
```

Scheduled on the next delta time

SEL value will not be **updated** until the next delta time



#### **Non-blocking Assignment**

Without waiting the next delta time, it can <u>continue</u> to process the <u>next</u>

<u>sequential statement</u>

(processed with the wrong value of SEL)


### Non-blocking Assignment (3)

```
process
begin
                                                    Wait for one delta time
   SEL
        <= A or B:
                                                   Non-blocking
   wait for 0 ns;
                                                   : next statement before update
   if (A='1') then SEL \leq SEL + 1; end if;
   wait for 0 ns;
                                                    SEL
   case SEL is
       when 0
            Q <= 10;
                                                       wait for 0 ns;
       when 1
            Q <= l1;
                                                    SEL
   end case;
   wait on A, I0, I1;
                                                    Blocking
end process;
                                                    : next statement after update
```

### Non-blocking Assignment (4)

```
process (A, I0, I1)
 variable SEL: integer range 0 to 1;
begin
  SEL := A or B;
  if (A='1') then SEL := SEL + 1; end if;
  case SEL is
       when 0
           Q <= 10;
       when 1
           Q \leq 11;
  end case;
end process;
```


*Variable SEL changes its value immediately.* 



#### General MUX model

```
process (A, I0, I1)
begin
   case A is
       when '0'
             Q \le 10;
       when '1'
            Q \leftarrow 11;
   end case;
end process;
```

### Variable Assignment (1)



### Variable Assignment (2)

```
process (A, B, C, D, E, F)

variable Z2: bit;

begin

X2 <= A or B after 1 ns;

Y2 <= C or D after 3 ns;

Z2 := E or F;

end process;
```

```
process (A, B, C, D, E, F)

variable Y2 : bit;

begin

X2 \iff A \text{ or } B \text{ after } 1 \text{ ns};


Y2 \coloneqq C \text{ or } D ;


Z2 \iff E \text{ or } F \text{ after } 2 \text{ ns};


end process;
```

```
X2 \leftarrow A \text{ or } B \text{ after 1 ns;}
Y2 := C \text{ or } D ;
Z2 \leftarrow E \text{ or } F \text{ after 2 ns;}
```


### Variable Assignment (3)










The variable assignment has nothing to do with time. It executes immediately.




#### Mixed Assignments Example (1)













#### Mixed Assignments Example (2)












 $Y1 \leftarrow A \text{ or } B \text{ or } C$ ;

#### Mixed Assignments Example (3)







### Mixed Assignments Example (4)

```
process (A, B, C)

variable V1, V2: bit;

begin

V1 := A \text{ or } B;

V2 := V1 \text{ or } C \blacktriangleleft;

end process;
```

```
process (A, B, C)

variable V1, V2 : bit;

begin

Y1 <= V2;

V1 := A or B;

V2 := V1 or C;

end process;
```

```
process (A, B, C)

variable V1, V2 : bit;

begin


V1 := A or B;

Y1 <= V2;

V2 := V1 or C;

end process;
```

Same Synthesis Result



#### References

- [1] http://en.wikipedia.org/
- [2] J. V. Spiegel, VHDL Tutorial, http://www.seas.upenn.edu/~ese171/vhdl/vhdl\_primer.html
- [3] J. R. Armstrong, F. G. Gray, Structured Logic Design with VHDL
- [4] Z. Navabi, VHDL Analysis and Modeling of Digital Systems
- [5] D. Smith, HDL Chip Design
- [6] http://www.csee.umbc.edu/portal/help/VHDL/stdpkg.html
- [7] VHDL Tutorial VHDL onlinewww.vhdl-online.de/tutorial/