
# Signals & Variables (2A)


Inertial & Transport Delay Models

Copyright (c) 2012 Young W. Lim.
Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".
Please send corrections (or suggestions) to <a href="mailto:youngwlim@hotmail.com">youngwlim@hotmail.com</a> .
This document was produced by using OpenOffice and Octave.

## Inertial Delay




### Transport Delay



### Inertial Delay & Transport Delay

6 7

5




3


4

5 6 7

3

## Multiple Assignments to the Same Target






## Inertial Delay (1)


```
process (...)
begin

X2 \leftarrow 11' \text{ after } 5 \text{ ns};
X2 \leftarrow 0' \text{ after } 3 \text{ ns};
end process;
```



```
process (...)
begin


X2 \leftarrow 1' after 3 ns;
X2 \leftarrow 0' after 5 ns;
end process;
```



## Inertial Delay (2)


```
process (...)
begin

X2 \leftarrow 1' after 5 ns;
X2 \leftarrow 1' after 3 ns;
end process;
```



```
process (...)
begin


X2 \leftarrow 0' \text{ after } 3 \text{ ns};
X2 \leftarrow 0' \text{ after } 5 \text{ ns};
end process;
```




## Transport Delay (1)

```
process (...)
begin

X2 <= transport '1' after 5 ns;
X2 <= transport '0' after 3 ns;
end process;
```







## Transport Delay (2)


```
process (...)
begin

X2 <= transport '1' after 5 ns;
X2 <= transport '1' after 3 ns;
end process;
```



```
process (...)
begin

X2 <= transport '0' after 3 ns;
X2 <= transport '0' after 5 ns;
end process;
```




## **Inertial Delay**


### **Multiple Sequential Assignments - Inertial Delay**

```
process (...)
begin

X2 \leftarrow v1 after t1 ns;
X2 \leftarrow v2 after t2 ns;
end process;
```

$$t2 < t1$$
  $v2 = v1$  New one overwrites  
 $v2 \neq v1$  New one overwrites  
 $t1 < t2$   $v1 = v2$  Both are kept  
 $v1 \neq v2$  New one overwrites





## **Transport Delay**


### **Multiple Sequential Assignments - Transport Delay**

```
process (...)
begin

X2 <= transport v1 after t1 ns;
X2 <= transport v2 after t2 ns;
end process;
```

*t2* < *t1 New stat <u>overwrites</u>* 

t1 < t2 New stat is appended



## Inertial & Transport Delay Model (1)

### **Inertial Delay**

#### The simulation time of a new event

**Before** the time of an old one

New one <u>overwrites</u>

**After** the time of an old one

For the **same** value

Both are kept

For **different** values

New one overwrites

$$t2 < t1$$
  $v2 = v1$  New one overwrites  $v2 \neq v1$  New one overwrites  $t1 < t2$   $v1 = v2$  Both are kept  $v1 \neq v2$  New one overwrites

### **Transport Delay**

The simulation time of a new event

**Before** the time of an old one

New one <u>overwrites</u>

**After** the time of an old one

New stat is <u>appended</u>

t1 < t2 New stat is appended

## Inertial & Transport Delay Model (2)

### **Inertial Delay**

The simulation time of a new event

Before the time of an old one

New one overwrites


After the time of an old one


For the same value

Both are kept

For different values

New one overwrites





## Inertial & Transport Delay Model (3)

### **Transport Delay**

The simulation time of a new event

Before the time of an old one


New one overwrites


After the time of an old one

New stat is appended

t2 < t1 New stat overwrites

t1 < t2 New stat is appended






### **Resolution Function**

```
architecture arch of entity ent is
   FUNCTION w and (drivers : bit vector) RETURN bit is
   BEGIN
   END w and;
   SIGNAL X1: w_and bit;
begin
        \leftarrow A or B;
         \leftarrow C or D;
    process (A, B, C, D, E, F)
    begin
   end process;
end
```

Multiple Concurrent Assignment is <u>legal</u> only when a <u>resolution</u> function is defined.

(wire-and, wire-or)



```
X1 \leftarrow w_and (A or B, C or D);
```


## **Inertial Delay**

```
X2 <= '1' after 5 ns; Wire-or resolution function

process (...)

begin

end process;
```




```
X2 <= '1' after 3 ns; Wire-or resolution function

process (...)


begin

end process;
```



## **Transport Delay**

```
X2 <= transport '1' after 5 ns;
X2 <= transport '0' after 3 ns;
process (...)
Wire-or
begin resolution
function
end process;
```



```
X2 <= transport '1' after 3 ns;
X2 <= transport '0' after 5 ns;

process (...)


begin

end process;

Wire-or


resolution

function
```



## **Inertial Delay**


```
X2 \leftarrow A after 5 ns; Wire-or X2 \leftarrow A after 3 ns; resolution process (...) function begin end process;
```



```
X2 <= A after 3 ns; Wire-or resolution process (...) begin function function function
```

## **Transport Delay**

```
X2 <= A after 5 ns; Wire-or resolution process (...) function begin end process;
```



```
X2 <= A after 3 ns; Wire-or resolution process (...) begin function function end process;
```

#### References

- [1] http://en.wikipedia.org/
- [2] J. V. Spiegel, VHDL Tutorial, http://www.seas.upenn.edu/~ese171/vhdl/vhdl\_primer.html
- [3] J. R. Armstrong, F. G. Gray, Structured Logic Design with VHDL
- [4] Z. Navabi, VHDL Analysis and Modeling of Digital Systems
- [5] D. Smith, HDL Chip Design
- [6] http://www.csee.umbc.edu/portal/help/VHDL/stdpkg.html
- [7] VHDL Tutorial VHDL onlinewww.vhdl-online.de/tutorial/