\#1 Draw an 8-to-1 multiplexer circuit
(a) using a tri-state buffer (Fig 4.30)
(b) using an AND/OR gate (wikipedia figure)
\#2 Draw a waveform in Fig 6.4 and Table 6.1 Show clock, Shift Control, CLK, Shift Reg A, Shift Reg B

