	Contents
IBM VSE/ESA Turbo Dispatcher Performance	Turbo Dispatcher Evolvement       1         Notes etc       3         Glossary       6         References       7         A. Overview       7         Why Multiple Processors       A.2         VSE/ESA Turbo Dispatcher       A.3         Uni and N-way Capacity Constraints       A.7         Setting Correct Expectations       A.8         B. General MP Performance Aspects       B.4         What you may know already       B.2         MP vs UNI Performance       B.4
Wolfgang Kraemer	General MP Performance Targets
VSE Product Mgmnt Dept 3221 71032-14 Boeblingen WKRAEMER at DEVM wkraemer at de.ibm.com	C. VSL Implementation         Concurrency Classification       C.3         Storage Considerations       C.4         VSE Turbo Dispatching       C.5         Spin Loop Considerations       C.9         Provided TD CPU-times       C.10         Tools for Examining VSE TD Workloads       C.12         VSE Turbo Dispatching       C.4         VSE Turbo Dispatching       C.5         Performance Effects of chosen TD approach       C.15         D. Performance Considerations       D.2         Maximum Number of Exploitable Processors       D.3         Number of Each Partitions for Saturation       D.4
Copyright IBM	Single CICS Consideration D.6 MP Capacity with Multiple CICSs D.7 CICS MRO TR/FS D.8 Maximum Utilization by a Single Partition D.12 Migration from Unit to N-way D.13 N-way Related Properties of Workloads D.15
Contents	WK 2001-07-15 Copyright IBM i Contents
E. Performance Results         General Remarks to TD Results       E2         Overall Performance       E3         TD Results for RAMP-C       E9         TD Results for DSW-EXPLORE/VSE       E10         TD Results for DSW Online       E11         TD Results for DSW Online (WWVSE)       E13         VMVSE Guest/Native ITR-Ratios       E16         TD Results for DSW Online (WVVSE)       E17         TD Results for DSW Online (WVSE)       E17         TD Results for DX Overview)       E17         TD Results for Mixed Workloads       E20         POWER Spooling in VSE/ESA 2.2       E25         F. Performance Modelling/Prediction       F.3         Predict CPU Requirements (summary)       F.4         Predict CPU Requirements (summinary)       F.4         Predict CPU Requirements (summary)       F.10         Simple HW Migration Case       F.13         Benefits/Costs of A	H. VM/VSE Only TD Considerations         Guest Definitions       H.3         Importance of Low VM Overhead       H.4         Reduce VM Overhead       H.5         Dedication of Processors       H.8         VSE/ESA 2.3 TD Enhancements       H.9         VWYSE TD enhancements       H.9         VWYSE TD enhancements       H.1         VWYSE TD Example on a Dyadic       H.13         I. PR/SM LPAR Only Considerations       H.2         PR/SM LPAR Multiprocessing and VSE TD       L2         J. Appendix: Why now?       J.2         K. LSPR Results for Turbo Dispatcher       EOD         EOD       K.2
where to use ID'	WK 2001-07-15 Copyright IBM iii

# **Turbo Dispatcher Evolvement**

#### **Turbo Dispatcher Evolvement**

The VSE/ESA 2.1 Turbo Dispatcher is generally available since 07/95 and since then included in each VSE/ESA 2.1 shipment.

#### TD as of 2.1.0 GA, 07/95 (APAR DY43551):

Performance measurements in the Boeblingen lab environment with the 07/95 version of the VSE/ESA Turbo Dispatcher and different pure VTAM/CICS online workloads (no batch, no SQL/DS data base partition) have revealed that, in order to fully exploit 2-ways, an additional performance fix is required.

#### TD as of 2.1.1 GA, 10/95 (APAR DY43684):

Extensive additional measurements have shown a total sum of up to 190% on a 2-way with increased transaction throughput and much better response times (PTF UD49610/12/13).

This was achieved by implementation of several additional cases of intercommunication between the processors. This in turn resulted in higher CPU-times, and thus in lower MP-factors for some workloads.

In order to improve the MP-factors, more investigations were done to assess the workload specific individual costs and benefits of these actions.

#### TD as of 2.1.1+, 11/95 (APAR DY43757):

This performance PTF allows several 'read-only'-Fast SVCs to be run as parallel code and thus reduces the Non-Parallel share of workloads, especially with CICS monitoring (PTF UD49667/69).

Also some means have been taken to exploit-3-ways, where a total sum of 248% CPU utilization has been observed, at an MP-factor of 2.4.

#### TD as of 2.1.2+, 03/96 (APAR DY43919):

This PTF for the turbo dispatcher contains enhancements in functional areas, as well as performance (PTF UD49915).

### TD as of 2.1.3, 07/96 (APAR DY43979):

This is plain VSE/ESA 2.1.3 and is still valid. Any newer PTF level (starting with DY44052) requires newer vendor PTFs.

WK 2001-07-15

Copyright IBM

# Notes etc

# Note

All information contained in this document has been collected and is presented based on the current status.

It is intended and required to update the performance information in this document.

It is the responsibility of any user of this VSE/ESA 2.1 document to use the latest update of this document
 to use this performance data appropriately

This document is unclassified and especially suited for VSE customers.

# Trademarks

The following	terms included in this paper are trademarks of IBM:	
ES/9000 VM/ESA Nways	ESA/390 System/390 SQL/DS PR/SM VSE/ESA ESCON ECKD RAMAC 	
The following	trademarks are owned by their respective owners:	
EXPLORE/VSE TMON/VSE R/2 	by Computer Associates by Landmark Corporation by SAP AG, Walldorf, Germany	

WK 2001-07-15

Copyright IBM

# Turbo Dispatcher Evolvement ...

### Turbo Dispatcher Evolvement (cont'd)

### TD as of 2.1.3+, 07/96 (APAR DY44052):

This PTF for the Turbo Dispatcher contains enhancements for relative shares, described in APAR II09513. It has been superseded by DY44156 or DY44201

# TD as of 2.2.0+, 12/96 (APAR DY44265):

This PTF for the Turbo Dispatcher contains functional enhancements to even better allow vendor products to run in parallel mode (TD level 7).

This enabling PTF UD50177 requires new levels of vendor code, using the new function, in order to bring performance benefits.

Also functional problems in connection with vendor code and with a singular PRTY SHARE problem have been fixed.

# TD as of 2.3.0, 12/97:

This TD level 8 contains e.g. the QUIESCE enhancements. On order to correct a (rare) QUERY TD overflow problem, make sure you applied APAR DY44677 (PTF UD50680).

#### TD as of 04/99 (APAR DY44847, PTF UD50965):

Includes minor functional patches for Relative Share balancing. Retrofitted from VSE/ESA 2.4.0 GA-level. Not contained in VSE/ESA 2.3.2 refresh.

#### 1 Use always latest TD level

Starting with DY44052, additional vendor PTFs are required. Refer also to the TD APAR/PTF list later in this document

WK 2001-07-15 Copyright IBM 2

4

#### Notes etc ...

#### Disclaimer

1

This document has not been subjected to any formal review or testing procedures and has not been checked in all details for technical accuracy. Results must be individually evaluated for applicability to a particular installation.

Any performance data contained in this publication was obtained in a controlled environment based on the use of specific data and is presented only to illustrate techniques and procedures to assist to understand IBM products better.

The results which may be obtained in other operating environments may vary significantly. Users of this document should verify the applicability of this data in their specific environment.

The above disclaimer is required since not all dependencies can be described in this type of document.

#### **Acknowledgements**

Thanks to all who contributed directly or indirectly, be it by measurements, suggestions or in other ways. Special thanks is expressed to

- Ingolf Salm the designer of the Turbo Dispatcher - Hanns-J. Uhl for numerous performance measurements

All mistakes and inaccuracies in this document are my own.

Please, as in the past, contact me if you have

- suggestions or questions regarding this document questions on VSE/ESA performance, not covered in any of the VSE/ESA performance documents

Note that some additional items are documented in IBM INTERNAL USE ONLY appendages, available to your IBM representative for discussion with you, if specific need exists.

Wolfgang Kraemer, IBM VSE Development, Boeblingen Lab, Germany

WK 2001-07-15

3

#### Notes etc ...

This document essentially deals with the performance aspects of the VSE/ESA V2 Turbo Dispatcher (N-way support). For general VSE/ESA V1 and V2 performance, refer to the documents

'IBM VSE/ESA 1.1/1.2 Performance Considerations' 'IBM VSE/ESA 1.3/1.4 Performance Considerations' 'IBM VSE/ESA V2 Performance Considerations' 'IBM VSE/ESA VM Guest Performance Considerations' 'IBM VSE/ESA VM Guest Performance Activities' 'IBM VSE/ESA TCP/IP Performance Considerations' 'IBM VSE/ESA TCP/IP Performance Considerations' 'IBM VSE/ESA CICS Transaction Server Performance' 'IBM VSE/ESA V2.5 Performance Considerations' 'IBM VSE/ESA V2.5 Performance Considerations' 'IBM VSE/ESA Performance Considerations' 'IBM VSE/ESA V2.5 Performance Considerations' 'IBM VSE/ESA Performance Considerations' 'IBM VSE/ESA Performance Considerations'

The files are VE13PERF.PDF, VE21PERF.PDF, VE21TDP.PDF, VEI0PERF.PDF, VEVMPERF.PDF, VEPERACT.PDF, VETCPPER.PDF, VESORTP.PDF, VECICSTS.PDF, VE25PERF.PDF, VEXEFSP.PDF

The VSE/ESA 2.1 base document is available since the 2.1 General Availability 04/95, it has been updated many times, and now contains also VSE/ESA 2.2 and 2.3. VSE/ESA 2.4 performance info was appended in the CICS TS document.

All documents are also available from INTERNET via the VSE/ESA home

Starting with VSE/ESA 2.4 documentation, these documents are also available on the VSE/ESA CD-ROM kit SK2T-0060, in Adobe Reader format. Subject documents contain references to further VSE/ESA performance documents.

http://www.ibm.com/servers/eserver/zseries/os/vse

Copyright IBM

References

The following are references for further performance information in the context of VSE/ESA V2 or support of multiple processors:

VSE/ESA 2.1/2.2 Performance Considerations, Use W. Kraemer's latest update. Part of VE21PERF PACKAGE on IBMVSE tools disk and on INTERNET

Modelling CICS Systems (Performance impact of CICS/MVS MRO implementations) Ellen M.Friedman, Enterprise Systems Journal March/April 88, p.28

VSE/ESA Turbo Dispatcher Guide and Reference, Version 2.1 SC33-6599-00, 07/95 Version 2.2 SC33-6599-01, 12/96

Guidelines for Partitioning CICS/VS Systems, GG24–1623, 12/87, 53 pages (An introduction to CICS MRO)

VSE/ESA 2.1 'The Turbo Dispatcher', ITSO Red Book, GG24-4674-00, 58 pages, 02/96

CICS/ESA 3.3.0 Shared Data Tables Guide, SC33-0887 (An outlook to CICS/ESA and N-way)

VM/ESA, Running Guest Operating Systems, SC24-5522-02, 12/92

MVS Performance Capacity for 9672–Rxx Processors, WSC flash 9505.1, 02/95 (Available to your IBM representative, IBM Internal Use Only)

Balanced Systems and Capacity Planning, WSC Technical Bulletin, G622-9299-04, 125 pages, 08/93 by P.T. Borchetta and R.J. Wicks (Includes multiprocessor considerations for response times)

Are you Turbo Ready?, VM/VSE Tech Conf Orlando, 05/96 by Dan Janda Sizing VSE/ESA Systems, VM/VSE WAVV Conf Green Bay, 10/96 by Dan Janda VM/ESA Geater N-way Thoughts, VM/VSE Tech Conf Rome, 10/96 by Bill Bitner

CICS/VSE 2.1 MRO Function Shipping ITSO Red Book, GG22-3883-00, pages,

(http://www.ibm.com/s390/vse/ former URL)

Base Document(s)

WK 2001-07-15

**Further References** 

#### Glossary

### Glossary

- Data in Memory A concept to store as much data as possible/reasonable in processor storage **DTM**
- DLAT Directory Look Aside Table
- Internal Throughput Rate A measure for processor and/or S/W effectivity: #transactions or batch jobs per CPU-second. On n-ways it is per n CPU-seconds, thus ITR higher. TTR
- ITRR ITR ratio to a another (base) processor or S/W setup
- Large System Performance Reference IBMs method to characterize relative processor speed. Based on measurements LSPR
- Meaningless Indicator of Processor Speed (if you believe without reflection). Millions of Instructions Per Sec of a certain workload on a certain architecture and implementation. 'Effective MIPS' make some more sense, they are better suited to characterize absolute processor power. In any case only ITR-ratios to a base processor can be determined/measured/provided MIPS
- CICS Multiple Region Option MRO Provides the required communication of CICS partitions using Transaction Routing (TR) or Function Shipping (FS)
- Non-Parallel code that cannot run in parallel on more than 1 processor NP
- PR/SM Processor Resource Systems Manager An ES/9000 standard feature for logical partitioning тD VSE/ESA Turbo Dispatcher for support of multiple processors (MP)
- These terms are used here interchangeably. Any processor system with >l processors ('CEC's), shared processor storage and I/O subsystem/channels MP, n-way
- РB Partition Balancing, a VSE function
- WK 2001-07-15 Copyright IBM

5

7

#### References ...

6

8

# Further References (cont'd)

WK 2001-07-15 Copyright IBM

Real World Turbo Dispatcher Considerations, by Dan Janda, VM and VSE Tech Conf Kansas City 05/97, session 33E VM and VSE Tech Conf Mainz, Germany, 06/97, session 53E VM and VSE Tech Conf Reno, Nevada, 05/98, session 32E How Much Does a Hen Weigh? -Sizing VSE/ESA Systems-, VM and VSE Tech Conf Mainz, Germany 06/97, session 331 VM and VSE Tech Conf Mainz, Germany 06/97, session 531 Turbo Dispatcher for the Real World, by Dan Janda, VM and VSE Tech Conf Orlando, 06/2000, session E77 Turbo Dispatcher information is also available from INTERNET via the VSE Turbo Dispatcher home page http://www.ibm.com/products/vse/vsehtmls/turbod.htm

WK 2001-07-15

Overview	Why Multiple Processors
PART A. Overview	<ul> <li>VSE/ESA with 'old' Standard Dispatcher Native, under VM or in PR/SM LPAR:</li> <li>" Any VSE MACHINE can use only 1 processor's power</li> <li>Even if its workload needs more</li> <li>Even if other processors are sitting idle</li> <li>" Workload must be balanced among VSEs</li> </ul>
General Note Note that due to the high capacity of 9672 CMOS processors, work must be carefully tuned in order not to encounter performance bottlenecks, which also would have appeared on uni-processors, e with the VSE standard dispatcher.	<ul> <li>VSE/ESA with Turbo Dispatcher:</li> <li>Any VSE PARTITION can use only 1 processor's power</li> <li>Even if its workload needs more</li> <li>Even if other processors are sitting idle</li> <li>Workload must be balanced among PARTITIONS</li> </ul>
WK 2001-07-15 Copyright IBM	A.1 WK 2001-07-15 Copyright IBM A.2
VSE/ESA Turbo Dispatcher	VSE/ESA Turbo Dispatcher
Approach         Ù       Assign processor on PARTITION basis rather than on SUB-TASK basis (MVS, if sub-tasks available)         General       ·         Ù       Transparent support, keeps all 'external interface Ù         Û       Transparent support, keeps all 'external interface Ù         Smooth transition, even with vendor products         Í       Allows to keep full transparency to subsystems are existing applications         Only these programs or vendor products have an impact which - used dispatcher interfaces - did not use provided interfaces - did not use provided interfaces - used bischeduling - updated the first VSE 4K page (1) - used POWER internal control blocks         Mostly, changes apply to - performance monitors - schedulers - accounting products         No change to VSAM, CICS/VSE or VTAM was required for function reasons         Í       Basically same - operating environment - system structure - administration         By usage of several processors, naturally, it may be require - re-adjust partition priorities (including partition blancing) - split up Online work into several CICS partition         Í       Provide cost-effective and seamless support, adequate to VSE customer expectations	Basic Design         At any point in time         es' $\hat{U}$ Each partition can be dispatched         - concurrently to any other partition         - on any (single) processor         - independent of its last dispatch $\hat{U}$ System code or 'Non-Parallel work-units'         can run only on 1 processor at 1 point-in-time         Í       No dispatch affinity or pre-assignment         required/implemented         of any task or partition to a specific processor         Warnings         Any exploitation of more processor power         may need tuning effort         (as on UNI-processors)         Any MP exploitation needs proper         workload and also partition setup
	A 3 WK 2001-07-15 Convright IBM A 4

	VSE/ESA Turbo Dispatcher	VSE/ESA Turbo Dispatcher
Ар	plicability	
Ù	'Old' and Turbo Dispatcher (TD) available on any VSE/ESA V2 system	Additional Functions
	Selection via IPL LOADPARM: IPL cuuT	<ul> <li>Customer requested VSE dispatch enhancements are (will be) part of the Turbo Dispatcher only</li> </ul>
Ù	TD also runs on UNIs,	
	UNI-customer can	<ul> <li>equal balancing weights for static and (ESA 2.1.0) dynamic partitions</li> </ul>
	" exploit new partition balancing function(s)	(-> PRTY command to be checked/changed if dynamic partitions in the partition balancing group)
	" determine expected MP suitability of his individual workload and setup	- more flexible partition priority settings (ESA 2.2.0) (relative SHAREs for balanced partitions)
	Also suited for 'MP extensions' (adding processors): - install addt'l H/W - define/use >1 processor for 1 VSE (under VM or in LPAR, in already installed n-ways)	VSE TD Startup
Ù	Any number of processors function-wise supported	<b>Ù</b> IPL is done on 1 processor only
	Most capacity benefits expected for up to 4 processors	
Ù	Runs on all IBM ESA/370 or ESA/390 n-ways or multiprocessors	U Addt'l processors are started after IPL complete
	'Attached processors' (APs, w/o I/O capability) NOT supported. Parallel Sysplex (Coupled systems) NOT supported	- via startup-procedure or - via operator command
	CAUTION: 4381-92E processors may not correctly execute TS (Test and Set) instructions, potentially used in MP environments.	(//) SYSDEF TD,START=cpuaddr ALL
	VSE/ESA TD itself does not use this instruction, but potentially other components or vendor programs. More info is contained in the IBM APAR VM59052	Native: ALL causes all physical processors to be started VM/VSE: ALL causes all virtual processors to be started, which currently are defined for this guest or 'seen by VSF'
	ESA/390 Only for VSE/ESA 2.4	
		WK 2001-07-15 Copyright IBM A.6
	Uni and N-way Capacity Constraints	WK 2001-07-15         Copyright IBM         A.6           Setting Correct Expectations
	Uni and N-way Capacity Constraints	WK 2001-07-15         Copyright IBM         A.6           Setting Correct Expectations           Areas where TD benefits are limited
Tra	Uni and N-way Capacity Constraints	WK 2001-07-15     Copyright IBM     A.6       Setting Correct Expectations       Areas where TD benefits are limited       by other reasons     Difference       U     The 'biggest' VSE partition requires more
Tra	Uni and N-way Capacity Constraints	WK 2001-07-15     Copyright IBM     A.6       Setting Correct Expectations       Areas where TD benefits are limited       by other reasons     by other reasons       Ù     The 'biggest' VSE partition requires more CPU-power than is available on a single processor of the n-way
<b>Tra</b> Ù	Uni and N-way Capacity Constraints  ditional (Uni-) Constraints  CPU speed	WK 2001-07-15     Copyright IBM     A.6       Setting Correct Expectations       Areas where TD benefits are limited       by other reasons       Ù     The 'biggest' VSE partition requires more CPU-power than is available on a single processor of the n-way       Ù     The VSE system before was NOT at all CPU utilization bound
Ŭ Ù Ù	Uni and N-way Capacity Constraints  ditional (Uni-) Constraints  CPU speed  Real storage	WK 2001-07-15       Copyright IBM       A.6         Setting Correct Expectations         Areas where TD benefits are limited         by other reasons       by other reasons         Ù       The 'biggest' VSE partition requires more CPU-power than is available on a single processor of the n-way         Ù       The VSE system before was NOT at all CPU utilization bound         e.g. was limited by other system resources
Ù Ù Ù	Uni and N-way Capacity Constraints  ditional (Uni-) Constraints  CPU speed  Real storage  //O capacity	WK 2001-07-15       Copyright IBM       A.6         Setting Correct Expectations         Areas where TD benefits are limited         by other reasons       by other reasons         Ù       The 'biggest' VSE partition requires more CPU-power than is available on a single processor of the n-way         Ù       The VSE system before was NOT at all CPU utilization bound         e.g. was limited by other system resources         This may have been         I/O bottleneck         - device bottleneck
Ŭ Ù Ù	Uni and N-way Capacity Constraints  ditional (Uni-) Constraints  CPU speed  Real storage  //O capacity	WK 2001-07-15       Copyright IBM       A.6         Setting Correct Expectations         Areas where TD benefits are limited         by other reasons       by other reasons $\hat{U}$ The 'biggest' VSE partition requires more CPU-power than is available on a single processor of the n-way $\hat{U}$ The VSE system before was NOT at all CPU utilization bound         e.g. was limited by other system resources         This may have been         I/O bottleneck         - channel bottleneck         - subsystem bottleneck (incl. cache size)
Tra           Ù           Ù           Ù           N-N	Uni and N-way Capacity Constraints  ditional (Uni-) Constraints  CPU speed  Real storage  //O capacity  way Constraints	WK 2001-07-15       Copyright IBM       A.6         Setting Correct Expectations         Areas where TD benefits are limited         by other reasons       by other reasons $\hat{U}$ The 'biggest' VSE partition requires more CPU-power than is available on a single processor of the n-way $\hat{U}$ The VSE system before was NOT at all CPU utilization bound         e.g. Was limited by other system resources       This may have been         I/O bottleneck       - device bottleneck         - channel bottleneck       - subsystem bottleneck (incl. cache size)         Other system resources       Other system resources
Tra           Ù           Ù           Ù           Ù           Ù           Ù	Uni and N-way Capacity Constraints  ditional (Uni-) Constraints  CPU speed  Real storage  //O capacity vay Constraints  All Uni-constraints	WK 2001-07-15       Copyright IBM       A.6         Setting Correct Expectations         Areas where TD benefits are limited         by other reasons <ul> <li></li></ul>
Tra           Ù           Ù           Ù           Ù           Ù           Ù           Ù	Uni and N-way Capacity Constraints  ditional (Uni-) Constraints  CPU speed  Real storage  /O capacity vay Constraints  All Uni-constraints  Single engine power for single partition(s)	WK 2001-07-15       Copyright IBM       A.6         Setting Correct Expectations         Areas where TD benefits are limited         by other reasons       D         U       The 'biggest' VSE partition requires more CPU-power than is available on a single processor of the n-way         U       The VSE system before was NOT at all CPU utilization bound         e.g. was limited by other system resources       This may have been         I/O bottleneck       - device bottleneck         - channel bottleneck       - subsystem bottleneck (incl. cache size)         Other system resources       - LTA         Label processing       - Channel queue size         - Number of CCW translation buffers         - VSAM string numbers         - SVA-24 System GETVIS space
Trz           Ù           Ù           Ù           Ù           Ù           Ù           Ù           Ù           Ù	Uni and N-way Capacity Constraints  ditional (Uni-) Constraints  CPU speed  Real storage  /O capacity vay Constraints  All Uni-constraints  Single engine power for single partition(s)  Single engine power for non-parallel part of load	WK 2001-07-15       Copyright IBM       A.6         Setting Correct Expectations         Areas where TD benefits are limited         by other reasons <ul> <li></li></ul>
Tra           Ù           Ù           Ù           Ù           Ù           Ù           Ù           Ù           Ù           Ù           Ù	Uni and N-way Capacity Constraints  ditional (Uni-) Constraints  CPU speed  Real storage  //O capacity  way Constraints  All Uni-constraints  Single engine power for single partition(s)  Single engine power for non-parallel part of load  Sufficient partitions to occupy all engines	WK 2001-07-15       Copyright IBM       A.6         Setting Correct Expectations         Areas where TD benefits are limited         by other reasons
Tra           Ù           Ù           Ù           Ù           Ù           Ù           Ù           Ù           Ù           Ù           Ù           Ù           Ù           Ù	Uni and N-way Capacity Constraints  ditional (Uni-) Constraints  CPU speed  Real storage  /O capacity  vay Constraints  All Uni-constraints  Single engine power for single partition(s)  Single engine power for non-parallel part of load  Sufficient partitions to occupy all engines	WK 2001-07-15       Copyright IBM       A5         Setting Correct Expectations         Areas where TD benefits are limited         by other reasons
Tra           Ù           Ù           Ù           Ù           Ù           Ù           Ù           Ù           Ù           Ù           Ù           Ù           Ù	Uni and N-way Capacity Constraints  ditional (Uni-) Constraints  CPU speed  Real storage  /O capacity  vay Constraints  All Uni-constraints  Single engine power for single partition(s)  Single engine power for non-parallel part of load  Sufficient partitions to occupy all engines	WK 2001-07-15       Copyright IBM       Ad         Setting Correct Expectations         Areas where TD benefits are limited         by other reasons <ul> <li>The 'biggest' VSE partition requires more CPU-power than is available on a single processor of the n-way</li> <li>The VSE system before was NOT at all CPU utilization bound</li> <li>e.g. was limited by other system resources</li> <li>This may have been I/O bottleneck</li> <li>device bottleneck</li> <li>channel bottleneck (incl. cache size)</li> <li>Other system resources</li> <li>LTA</li> <li>Label processing</li> <li>Channel queue size</li> <li>Number of CCW translation buffers</li> <li>VSAM string numbers</li> <li>SVA-24 System GETVIS space</li> <li></li> <li>TD increased thruput somehow, but a new bottleneck was created, which also would have appeared on a faster UNI-processor</li> <li>Overall workload's Non-Parallel share is too high compared to the number of processors</li> <li>Not enough partitions are active concurrently</li> </ul>
Tra           Ù           Ù           Ù           Ù           Ù           Ù           Ù           Ù           Ù           Ù           Ù           Ù           Ù	Uni and N-way Capacity Constraints  ditional (Uni-) Constraints  CPU speed  Real storage  /O capacity  way Constraints  All Uni-constraints  Single engine power for single partition(s)  Single engine power for non-parallel part of load  Sufficient partitions to occupy all engines	WK 2001-07-15       Copyright IBM       Ad         Setting Correct Expectations         Areas where TD benefits are limited         by other reasons <ul> <li>The 'biggest' VSE partition requires more CPU-power than is available on a single processor of the n-way</li> <li>The VSE system before was NOT at all CPU utilization bound</li> <li>e.g. was limited by other system resources</li> <li>This may have been</li> <li>I/O bottleneck</li> <li>channel bottleneck</li> <li>channel bottleneck (incl. cache size)</li> <li>Other system resources</li> <li>LTA</li> <li>Label processing</li> <li>Channel queue size</li> <li>Number of CCW translation buffers</li> <li>VSAM string numbers</li> <li>SVA-24 System GETVIS space</li> <li></li> <li>TD increased thruput somehow, but a new bottleneck was created, which also would have appeared on a faster UNI-processor</li> <li>(se examples above)</li> <li>Overall workload's Non-Parallel share is too high compared to the number of processors</li> <li>Not enough partitions are active concurrently</li> </ul>

General MP Performance Aspects	What you may know already
	'Motherhood' Statements (hopefully)
	<ul> <li>Multiprocessor 'MIPS' are not as easily exploitable as if the total equivalent processor power (capacity) is provided on a UNI</li> <li>BUT,         <ul> <li>starting point (CMOS) is very cost effective</li> <li>some actions can be done, e.g. More partitions More Data In Memory (DIM) CICS MR0</li> </ul> </li> <li>I The 'biggest' partition (mostly CICS production) can only consume at best as many 'MIPS' as</li> </ul>
PART B. General MP Performance Aspects	<ul> <li>Consider the performance Considerations part, under which conditions even less than the power of a single processor can be exploited by a single partition.</li> <li>On a UNI, for temporary peaks, a single CICS workload could exploit the total processor capacity and thus may block lower priority tasks from being processed</li> <li>MP support alone does NOT provide a higher S/W capacity to any operating system</li> <li>For a certain total VSE workload, setup and VSE release, the maximum achievable system throughput of a single VSE does NOT increase vs a UNI with same overall 'MIPS'</li> <li>A VSE S/W bottleneck does not vanish by using several processors concurrently</li> <li>for proper VSE System Planning and Setup required.</li> <li>CPU-power is not always a means to solve performance/capacity problems (even on a UNI)</li> </ul>
WK 2001-07-15 Copyright IBM B.1	WK 2001-07-15 Copyright IBM B.2
What you may know already	MP vs LINI Performance
'Motherhood' Statements (cont'd)	
$\dot{\mathbf{h}}$ Additional processors = added capacity	MP vs. UNI Processor Performance
<ul> <li>In general no improved Response or Elapsed Times</li> <li>Except where CPU was/would have become an extreme bottleneck</li> <li>All processors in an MP system experience the SAME speed degradation</li> <li>There is no benefit if e.g. the first processor would be dedicated to the biggest VSE partition</li> <li>There is no benefit if e.g. the first processor would be dedicated to the biggest VSE partition</li> <li><u>Processor type</u> <u>Capacity</u> <u>9672-R1x</u> <u>1 x 100%</u> <u>9672-R2x</u> <u>2 x 85%</u> <u>9672-R3x</u> <u>3 x 80%</u> <u>4381-91E</u> <u>1 x 100%</u> <u>4381-92E</u> <u>2 x 80%</u></li> <li>Very rough values for illustration only. The relative capacities depend on - the workload - the operating system. They include both HW and S/W overhead</li> <li>Each workload has a certain share of code which may not run concurrently on more than 1 processor</li> <li>Mostly system functions, share is also operating system dependent and varies with setup and workload</li> <li>This is THE limiting factor for the number of processors fully exploitable by that type of workload, provided that enough partitions/regions can be set up</li> </ul>	Wr vs our processor remomance            Wore CPU-time is required         (sum from all processors used)         than on a single processor with identical         technological characteristics          Reasons:            Reduced H/W speed (cache, DLAT and bus         contention)          higher overall concurrency         As on UNIs, if concurrency increases         more task switches         more inter-processor communication         " Increased S/W pathlength (extra instructions)         synchronizing and locking         dispatching         Number and individual cost of dispatching events         queuing (e.g. spin-loops)
WK 2001-07-15         Copyright IBM         B.3	WK 2001-07-15         Copyright IBM         B.4

	MP vs UNI Performance		Gener	al MP Performance Targets	
Ù	UNI processor speed dependency				
	With increasing UNI CPU utilization, the effective speed of any IBM and non-IBM processor ('effective MIPS') to perform a certain task decreases (i.e. the CPU-time increases), e.g. by increased DLAT and cache misses.	Be	sides good Respo	onse or Elapsed Times, there are	
	This is also true for each individual processor of an MP system				
Ú	Reasons for MP specific speed degradation	,,	Two princip	pal targets for optimal MP perform	nance:
	Apart from additional S/W instructions in case of MP, the additional degradation is caused by				
	High speed buffer (cache) consistency requirements (invalidation of updated cache entries in other processors via multiple copy bit)		1. Optima with a	al exploitation of a given MP given customer workload	
	Additional bus contention when communicating (propagating) with other processors (via communication, via higher miss rates)		(a giver	n partition setup, even a single CICS par	tition)
	Higher cache/DLAT misses by tasks moving around between processors				
	(-> try to select a processor, which still may have data of the task in his local cache, but this costs S/W instructions)		2. Maxim	um total VSE throughput on any	MP
	Certain 'serializing instructions' causing processor idle times by waiting until all processors have finished their current S/390 instruction		('bigge	er n')	
Ù	Dependency of MP degradation				
	At a given (!) total MP throughput, the MP degradation				
	is nearly independent of the number of processors				
	is very dependent of the total traffic on the bus				
	is to some extent processor type dependent				
wĸ	2001-07-15 Copyright IBM B.5	W	( 2001-07-15	Copyright IBM	B.6
r i	MD Deaferman of Occeptions	7 –			
<u>1.</u> "	MP Exploitation How many processors can I exploit effectively with my setup as of today ? Given partition setup and application mix What must/can I do in order to exploit more	2. ,, ,, <u>3.</u>	ES/9000 Pro What MP p today/tome What are th processor How fast must Resulting Pe What are th	Decessor Selection processor fits to my needs/capabi prrow? he decision criteria to select an N vs a UNI? t the MP or UNI be? erformance he performance benefits/impacts	lites IP
	processors and what alternatives do I have to change my VSE setup?		througi respon depending What is the	hput/capacity se times, elapsed times on workload, partition setup etc.	?
"	How many processors can I exploit effectively with a modified setup?	"	in case I s	tay on a uni (and upgrade H/W la	ter)?
	When becomes the 'Non-Parallel state' the system bottleneck? (The 'Non-Parallel processor' is that logical(!) processor executing Non-parallel work-units)	"	e.g. on an (or equival	old dyadic 4381-92E ESA/370 pro lent, if supported)?	DCessor
	How many partitions do I need for that?	"	What has t processors	o be considered if I add additiona s in the same processor type?	l
"	Is enough power available on 1 processor to support my 'biggest' partition (production CICS)?		E.g. Going fr May I see immediate]	rom 9672-R21 to a 9672-R31 in certain cases a loss if I add a proc ly need it capacity-wise?	essor and not
1					
WK	2001-07-15 Coovright IBM B 7		( 2001-07-15	Copyright IBM	B 8

VSE Implementation	Code Classification
	Non-Parallel Work Units
	SUPVR-state Non-SUPVR = PP-state
	Supervisor, POWER, POWER append., JCL, VTAM Transients, 
PART C.	NOTE: SUFVR state code runs in NP-status since it executes privileged ESA/390 instructions. This only indirectly has to do with Non-Parallel code, mostly called NP-code here
	<ul> <li>An MP related performance target:</li> <li>Make as much code as possible/reasonable MP-capable</li> </ul>
	======> 'Parallelize' code
	'UNI-code' 'NP-code' 'Non-Parallel' 'Parallel code or work units' Any code requiring the Non-Parallel status: All key-0-code, except indicated otherwise indicated otherwise
WK 2001-07-15 Copyright IBM C.1	WK 2001-07-15 Copyright IBM C.2
Concurrency Classification	Storage Considerations
MP Oriented View of Concurrency         Ù       'Non-Parallel code' (NP-code) cannot be executed concurrently to any other NP-code	Real/Central Storage " Real storage is shared between all processors: 'Tightly Coupled'
MP Oriented View of Concurrency <sup>\u03cd</sup>	Real/Central Storage         " Real storage is shared between all processors:         'Tightly Coupled'         Virtual Storage         " Read and Write to storage areas is controlled as today on UNIs:
<ul> <li>MP Oriented View of Concurrency</li> <li>Non-Parallel code' (NP-code) cannot be executed concurrently to any other NP-code</li> <li>'Parallel code' may run concurrently with any other code</li> <li>Except if in direct functional dependency</li> <li>The highest degree of concurrency is the TD, being oble to run concurrently on oll proceeders</li> </ul>	Real/Central Storage         " Real storage is shared between all processors:         'Tightly Coupled'         Virtual Storage         " Read and Write to storage areas is controlled as today on UNIs:         - key 0: allows read/write from/to any area         - key >0: Access (PSW) key must match storage key         - to read from fetch protected areas         - to write data         - to write data
MP Oriented View of Concurrency <sup>\u03cd</sup> 'Non-Parallel code' (NP-code) cannot be executed concurrently to any other NP-code <sup>\u03cd</sup> 'Parallel code' may run concurrently with any other code         Except if in direct functional dependency <sup>\u03cd</sup> The highest degree of concurrency is the TD, being able to run concurrently on all processors ('system-reentrant')	Real/Central Storage         " Real storage is shared between all processors:         'Tightly Coupled'         Virtual Storage         " Read and Write to storage areas is controlled as today on UNIs:         - key 0: allows read/write from/to any area         - key >0: Access (PSW) key must match storage key         - to read data         - to read data         - to write data         . MP Aspects:
MP Oriented View of Concurrency <sup>\u03cd</sup> 'Non-Parallel code' (NP-code) cannot be executed concurrently to any other NP-code <sup>\u03cd</sup> 'Parallel code' may run concurrently with any other code         Except if in direct functional dependency <sup>\u03cd</sup> The highest degree of concurrency is the TD, being able to run concurrently on all processors ('system-reentrant')	Real/Central Storage         " Real storage is shared between all processors:         'Tightly Coupled'         Virtual Storage         " Read and Write to storage areas is controlled as today on UNIs:         - key 0: allows read/write from/to any area         - key >0: Access (PSW) key must match storage key         - to read data         - to write data         . MP Aspects:         - Shared areas (SUPVR, SVA-24, SVA-31)
MP Oriented View of Concurrency <sup>\u03cd</sup> 'Non-Parallel code' (NP-code) cannot be executed concurrently to any other NP-code <sup>\u03cd</sup> 'Parallel code' may run concurrently with any other code         Except if in direct functional dependency <sup>\u03cd</sup> 'Parallel code' may run concurrently with any other code         Except if in direct functional dependency <sup>\u03cd</sup> The highest degree of concurrency is the TD, being able to run concurrently on all processors ('system-reentrant')             Tasks/Code/Work Units can run concurrently to             Tasks/Code/Work Units can run concurrently to	Real/Central Storage         , Real storage is shared between all processors: Tightly Coupled'         Virtual Storage         . Read and Write to storage areas is controlled as today on UNIs:         . key 0: allows read/write from/to any area         . to read from fetch protected areas (seldomity used in VSE)         . to write data         . MP Aspects:         . Shared areas (SUPVR, SVA-24, SVA-31)         Accessible by all processors concurrently (in general, key 0 is required)
MP Oriented View of Concurrency <sup>(Non-Parallel code' (NP-code) cannot be executed concurrently to any other NP-code             <sup>(Non-Parallel code' may run concurrently with any other code             <sup>(Non-Parallel code' may run concurrently with any other code             <sup>(Non-Parallel code' may run concurrently with any other code             <sup>(Non-Parallel code' may run concurrently with any other code             <sup>(Non-Parallel code' may run concurrently with any other code             <sup>(Non-Parallel code' may run concurrency is the TD, being able to run concurrently on all processors ('system-reentrant')             <sup>(Non-Parallel code' may other any non- any related (scalled) NP-code (scalled) NP-code (scalled) NP-code (scalled) (NP-code (scalled) (scalled) (NP-code (scalled) </sup></sup></sup></sup></sup></sup></sup></sup>	Real/Central Storage         Real storage is shared between all processors:         Tightly Coupled'         Virtual Storage         Read and Write to storage areas is controlled as today on UNIs:         key 0: allows read/write from/to any area         cess (SUPVR, SVA-24, SVA-31)         cessible by all processors concurrently (in general, key 0 is required)         Each processor has its own prefix-page (4K)         ku directly accessible by other processors
MP Oriented View of Concurrency <sup>\U03101</sup> 'Non-Parallel code' (NP-code) cannot be executed concurrently to any other NP-code <sup>\U031011</sup> 'Parallel code' may run concurrently with any other code <sup>\U031011</sup> 'Parallel code' may run concurrently with any other code <sup>\U0310111</sup> 'Parallel code' may run concurrently with any other code <sup>\U03101111111111111111111111111111111111</sup>	Real/Central Storage         " Real storage is shared between all processors: 'Tightly Coupled'         Virtual Storage         " Read and Write to storage areas is controlled as today on UNIs: 
MP Oriented View of Concurrency <sup>(</sup> Non-Parallel code' (NP-code) cannot be executed concurrently to any other NP-code <sup>(</sup> Parallel code' may run concurrently with any other code <sup>(</sup> Parallel code' may run concurrently with any other code <sup>(</sup> Parallel code' may run concurrently with any other code <sup>(</sup> Parallel code' may run concurrently with any other code <sup>(</sup> Parallel code' may run concurrently with any other code <sup>(</sup> The highest degree of concurrency is the TD, being able to run concurrently on all processors ('system-reentrant') <sup>(</sup> Tasks/Code/Work Units can run concurrently to <sup>(</sup> NP-code') <sup>(NP-code)</sup> <sup>(NP-code)</sup> <sup>(NP-code)</sup> <sup>(NP-code)</sup> <sup>(NP-code)</sup> <sup>(NP-code)</sup>	Real/Central Storage
MP Oriented View of Concurrency <sup>•</sup> 'Non-Parallel code' (NP-code) cannot be executed concurrently to any other NP-code <sup>•</sup> 'Parallel code' may run concurrently with any other code <sup>•</sup> 'Parallel code' may run concurrently with any other code             Except if in direct functional dependency              The highest degree of concurrency is the TD, being able to run concurrently on all processors ('system-reentrant')             Tasks/Code/Work Units can run concurrently to             Tasks/Code/Work Units can run concurrently to             Tasks/Code/Work Units can run concurrently to             Tasks/Code/Mork Units can run concurrently to              Tasks/Code/Mork Units can run concurrently to             Tasks/Code/Mork Units can run concurrently to             Tasks/Code/Mork Units can run concurrently to             Tasks/Code/Mork Units can run concurrently to             Tasks/Code/Mork Units can run concurrently to             Tasks/Code/Mork Units can run concurrently to             Tore code:             Tore code:             Tore code:             Tore code:             Tore code:	Peak/Central Storage

# VSE Turbo Dispatching

VSE Turbo Dispatcher -a closer look-

VSE/ESA Turbo Dispatcher Ù

> can run at any time on any processor .. and even concurrently to itself

not the queue, only queue elements are locked, at the level of maintasks (not subtasks)

recognizes key 0 and SUPVR state tasks and assigns them by default to 'Non-Parallel execution'

Queuing occurs at transitions from parallel to NP-code

requires JA=YES for more info on CPU-times for optimal dispatch decisions and partition balancing priority changes

Even with 'old' dispatcher the JA-tables were updated, as soon as a PB group is used or >l partitions active in a dynamic partition class. The overhead of JA=YES vs NO is only the call of the \$JOBACCT dummy routine at end-of-jobstep

NP-code still can be interrupted as on a UNI, except code runs disabled already on a UNI

Design is open to enable MP capability on critical Ù system paths (SUPVR) and subsystems

WK 2001-07-15

Copyright IBM

# VSE Turbo Dispatching ...

Principal Dispatch Process (processor #x)



# VSE Turbo Dispatching ...

#### How VSE/ESA Turbo Dispatcher works

### 1. Work Units (UOWs)

VSE/ESA TD enables' applications' to run on more than 1 CPU by dealing with 'work units'. A UOW is a set of code or function or task that may be executed more or less independently.

In general, multiple UOWs exist in a VSE system, at least one per active partition. VSE/ESA TD does NOT allow any partition to have more than 1 UOW in the dispatch queue.

Non-Parallel UOWs are UOWs that cannot be processed in parallel to any other non-parallel UOW.

### 2. Dispatchability

A UOW is eligible for being dispatched, if all resources it is waiting for are available, e.g.

it is not waiting for a completion of an I/O operation, including  $\ensuremath{\mathsf{page-I/O}}$ 

it is not waiting for any other locked resource (e.g. LTA, locked record...)

#### 3. Dispatching

VSE/ESA TD inspects each UOW and (if eligible for being dispatched) dispatches it on any idle processor. If no processor is available and the priority of a newly dispatchable UOW is higher than the lowest priority of a curren processed UOW, that UOW is being interrupted and the processor continues with the newly dispatchable UOW. , currently

A Non-Parallel UOW can only be dispatched, if the Non-Parallel state is not already active on any processor.

#### 4. Dispatch history

Any partition may have run on any available processor of the n-way, but never on more than 1 processor at any point in time. Any processor of an n-way may have processed instructions belonging to any VSE partition.

C.6

WK 2001-07-15
---------------

C.5

Copyright IBM VSE Turbo Dispatching ...

Solutions for Non-Parallel State Contention

- 2 principal methods of solution Ù
  - 1. Execution of a 'Spin Loop' 2. Return to dispatcher (new dispatch decision)



# Spin Loop Considerations

#### **Spin Loop Considerations**

#### Purpose of 'active waits' **,**,

Spin loops are instructions executed by software instead of going into wait and being re-dispatched (hopefully) soon

Spin loops should be used in those cases where the cost of dispatch and re-dispatch is higher than the expected CPU-time for 'active wait'

As long as the processor cannot be used for other purposes, it is acceptable even if a spin loop formally costs more CPU-time than without.

> Spin loops should be designed even more carefully if - under VM - in PR/SM LPAR.

Holds also for native VSE if processor load is very high

#### Spin loops for Turbo Dispatcher

may be used for queuing for the NP-state e.g. in case of SVC or PC or External interrupts, but dependent e.g. on task and situation ...

are not used/required at all in case of a UNI-processor

do interrupt themselves after a certain time by issuing DIAG hex44 if under VM or in PR/SM LPAR.

This DIAGNOSE will invoke e.g. the VM dispatcher, which may select another VM task for being dispatched instead.

Depending on workload and also from vendor programs, about up to 3% spin time was observed:

RAMP-C 0.05% DSW 0.15% PACEX 0.40%

Up to 10% spin were observed for cases where vendors replace the SVC-new-PSW, which should not be done. They are aware. Please contact your vendor and inform us.

C.9

Ù

WK 2001-07-15

Copyright IBM

# Provided TD CPU-times ...

#### Sample QUERY TD console display

CPU	SPIN TIME	NP TIME		NP/TOT	
00	104	566303	1115630	0.507	
01		269776	565394	0.477	
03	161	319618	626749	0.509	
TOTAL	265	1155697	2307773	0.500	
ELAPS	ED TIME SINCE	LAST RESET	: 190	1703	

#### **Resulting Performance Figures**

Total/individ. process	or utilization	=	TOTj + SPINj ET		
Share of NP CPU-time =	NP   TOT+SPIN	=	NP/TOT about NP/TOT	on on	UNI MP

#### 'QUERY TD, INTERNAL'

Output as QUERY TD, but with addt'l information: Number of dispatcher entries
 Number of SVCs
 in interval - all 'normal' SVCs - 'fast' SVC 107 (x'6B') - 'fast' SVC 117 (x'75') - 'fast' SVC 124 (x'7C') - '0S/590 SVCs: SVC 131 (x'83') SVC 132 (x'84') - only SVCs intercepted by vendor pgms thru own vendor hooks are not included WK 2001-07-15 Copyright IBM

# **Provided TD CPU-times**

#### **CPU-times with VSE/ESA Turbo Dispatcher**

# Display of 'QUERY TD' command

Elapsed Time (ET)

VSE JA: CPU-time OVHD-time

QUERY TD:

UERY TD: |------| SPIN- ALLBND-time NP-time time = idle time ('Non-Parallel') ...

VSE JA results	CPU-time OVHD-time	per active job step """" (sum of all processors only)
'QUERY TD' command (per processor and total, in current interval)	SPIN-time NP-time TOT-time NP/TOT	Spin loop time Non-Parallel time Total time (w∕o spin) Ratio
	ET	Elapsed time
'More internal info'	+ALLBND-time processor idle time +#dispatcher entries +total SVC count	

- JA=YES required for TD

- Current interval is since IPL, last SYSDEF TD,RESETCNT or SYSDEF TD, START|STOP command
- Internal SVC count: with FAST-SVCs, w/o re-SVCs
- SPIN-time: always 0 on a UNI, up to say 3% on a 2-way. Not contained in VSE JA and thus in IUI DSA screen
- Higher dispatch CPU-times via Turbo Dispatcher is fully counted in VSE JA OVHD time

WK 2001-07-15 Copyright IBM C.10

# **Tools for Examining VSE TD Workloads**

## Determine individual partition's CPU consumptions

VSE Job Accounting " CPU- and overhead time per active job step No change vs UNI implementation

#### **Ù** Display System Activity (DSA) in IUI

- Total CPU utilization now may exceed 100% on an N-way. Consider this figure as a 'sum of utilizations of all processors'.
- The number of active processors is displayed, naturally
- For very CPU intensive test jobs, individual partition utilizations may exceed formally 100%, if other partitions run concurrently (Actual partition utilization may not exceed 100%) REASON: Partition utilization includes JA Overhead time, which is distributed across all partitions with the same relative amount.

#### **Determine Non-Parallel shares**

- **Ù** QUERY TD command
  - Suited best. QUERY TD described on previous charts
- Ù VSE Work Desk CPU Activity Display
  - Configurable and flexible graphic display of QUERY TD results (Requires PTF UN83022 for APAR PN75762, on top of VSE/ESA 2.1.1)

Copyright IBM

# as a snapshot (bar charts) over time (history diagram)

# Also available

Vendor Performance Displays Ù

TBD, TD usually provides the base info

WK 2001-07-15

C 11

C 12

VSE Turbo Dispatching	VSE Turbo Dispatching
VSE Turbo Dispatcher -a closer look- (cont'd)	VSE Turbo Dispatcher -a closer look- (cont'd)
<ul> <li>No Processor Affinity except for functional reasons</li> <li>No affinity of any partition to any processor</li> <li>Additional pathlength would have first to be compensated Would be questionable anyhow if total utilization high, especially for small number of real processors</li> <li>No affinity of NP-code to any processor: 'floating Non-Parallel'</li> <li>Affinity would require additional dispatching overhead</li> <li>No affinity of I/O interrupts to any processor</li> <li>All processors are enabled Interrupt 'storing' can be done in parallel state, but the proper interrupt handling requires the Non-Parallel state</li> <li>One processor 'wins' (or 'loses')</li> <li>Enabling only e.g. the that processor currently running Non-Parallel code would not be beneficial, since additional S/W overhead would be required and for other reasons</li> <li>Naturally, the processor from which VSE IPL was done plays a specific role: - cannot be STOPPed</li> <li>the only processor available for IUCV and VMCF interrupts if under VM/ESA</li> </ul>	<ul> <li>No benefit of internal balancing of logical processors</li> <li>TD roughly tries to balance processor usage</li> <li>TD always can select/find an idle processor and use it</li> <li>Do not argue on how the TD spreads total VSE load across individual logical or physical processors</li> <li>QUERY TD gives you processor individual data just for information, NOT for tuning or performance reasons. Such type of balancing would not help to improve performance. In spite of that, currently, CPU utilizations are well balanced. NOTEs:</li> <li>Balancing of processors is dependent on the H/W. May change if H/W changes</li> <li>Under VM or in PR/SM LPAR, balancing of physical processing Capacity</li> <li>It may be desirable to reserve certain processing capacities to specific partitions, without giving them higher VSE dispatching priority: e.g. for day batch</li> <li>Assigning or reserving a processor to a specific VSE partition may look as a solution, but</li> </ul>
WK 2001-07-15 Copyright IBM C.13	WK 2001-07-15 Copyright IBM C.14
<ul> <li>1 VSE MP-dispatching is less granular, less sophisticated than in MVS</li> <li>1 partition can only exploit the power of a single processor (at most and at best)         <ul> <li>(including all subtasks)</li> <li>The effect that WVS/CICS uses some internal MVS subtasking to potentially use additional engines 'can be generally ignored for rough capacity estimates'</li> <li>More active and dispatchable partitions are needed to exploit a multi-processor system, e.g. the 9672-Rx1/Rx2 parallel CMOS servers</li> <li>Higher share of Non-Parallel code in VSE limits the maximum MP exploitation for a given workload</li> <li>Partitions must queue more often/longer if Non-Parallel state is active on another processor</li> <li>The MP-factor for a given number of exploited processors is potentially lower than seen for other MP supports</li> </ul> </li> </ul>	PART D. Performance Considerations
WK 2001-07-15 Copyright IBM C.15	WK 2001-07-15 Copyright IBM D.1

# MP (N-way) Processor Environments

#### **VSE Native**

Important focus for MP performance and ,, exploitation

#### Single VSE Guest under VM/ESA

- All considerations for VSE native apply **,**, to the VM task 'VSE'
- VM CP may exploit additional processor(s) and thus increase total host MP exploitation
- VM CMS tasks likewise exploit additional ,, processors

#### Multiple VSE Guests under VM/ESA

- Single VSE's MP exploitation capability less critical
- All considerations done here for VSE native apply ,, to the individual VM tasks 'VSEx'

#### Multiple VSE LPARs

- Single VSE's MP exploitation capability less critical
- All considerations done here for VSE native apply ... to the individual LPARs
- 1 VSE native is considered here primarily

WK 2001-07-15

Copyright IBM

D.2

(C)

D.4

# Number of Batch Partitions for Saturation

Number of (equal) batch partitions for saturation

# nsat = 0.9 / (NPS x %CPU) = nMP / %CPU (B)

# %CPU = resulting CPU utilization if 1 batch partition would run alone on 1 single processor of the n-way (refer to TABLE B)

KItot KItot/MIPS %CPU KItot/MIPS + IOT KItot + IOTxMIPS

			TABLE	C (%	CPU)			
KItot Relative I∕O- intensiveness		5 Heavy	10 Heavier	15 	20 Avg	30 Lower	50 Low	
IOTxMIPS	50 100 150 200	.09 .05 .03 .02	.17 .09 .06 .05	.23 .13 .09 .07	.28 .17 .12 .09	.37 .23 .17 .13	.50 .33 .25 .20	

- MIPS = equivalent number of millions of instructions executed in the average per processor second on a single processor of the n-way (it is reasonable to use the total n-way capacity/n). Naturally, (C) also can be applied to a UNI
- KItot = average number of thousands of instructions between 2 successive I/O operations

IOT = average duration of a physical I/O operation in msec, e.g. 6..14 for cached, 15 to 20 for uncached I/Os

(In general only very few batch applications overlap I/Os. POWER CPU-time is considered as part of this consideration, though POWER I/Os are overlapped to partition I/Os)

WK 2001-07-15

Copyright IBM

# Maximum Number of Exploitable Processors

Even with optimal partition setup... The 'Non-Parallel processor' is fully saturated at 100%, for CPU queueing time reasons we assume here only 90%:

#### Max. number of fully exploitable processors

nMP = 0.9 / NPS

(A1)

NPS = share of Non-Parallel CPU-time

(any mix of batch and/or CICS partitions) (estimated or extrapolated or directly measured) (may vary across a day, depending on load mix)

The resulting number nMP of processors is INDEPENDENT from the speed of a single processor in the MP environment. But the faster each individual processor, the more total load is required for exploitation.

	(nMP)					
nMP = 0.9 / NPS (A1)						
Fraction of NP-code NPS	.20 .25	.30 .35	.40 .45	.50 .55		
Max # of processors nMP	4.5 3.6	3.0 2.6	2.2 2.0	1.8 1.6		

Since under VM, the Non-Parallel code is 'enlarged'...

As VM guest, the effective NPS must be taken:

NPS\_effective = NPS x TV\_ratio (A2)

Refer to the VM/VSE Only part

D.3

D.5

# Copyright IBM Number of Batch Partitions for Saturation ...

				TABLE	В	(nsat	)			
	nsat =	0.9/(	NPS ×	%CPU	) = n	MP /	%CPU		(B)	
Share of NP-code	NPS	.15	.20	. 25	.30	.35	.40	. 45	.50	. 55
%CPU=	.1 .2 .3	60 30 15	45 25 11	36 18 9	30 15 8	26 12 7	22 11 6	20 10 5	17 9 4	15 8 3

1 High #partitions for high MIPS (even at fast I/O)

### Examples

WK 2001-07-15

NP share NPS	KItot per IO	MIPS for 1 proc.	IOT (msec)	%CPU on 1 proc.	#Batch partitions nsat	#expl. proc. nMP
				(0)	(B)	(A)
. 25	20	8 12	15 8 15 8	.14 .24 .10 .17	25.7 15.0 36.0 21.2	3.6 " "
. 35	20	8 12	15 8 15 8	.14 .24 .10 .17	18.4 10.7 25.7 15.1	2.6 " "
. 45	20 10	8 8	15 8 15 8	.14 .24 .077 .135	14.3 8.3 26.0 14.8	2.0 " "

1 Many batch partitions can/must be run before the Non-Parallel processor becomes the bottleneck

Reason is the high MIPS for the individual processors

WK 2001-07-15

	MP Capacity with Multiple CICSS
	MP Capacity with (Independent) Multiple CICSs
Single CICS Consideration	" Max. number of processors exploitable The maximum number of exploitable processors (nMP) as a function of the number of CICS partitions (nCICS) is:
" A single CICS partition can consume just the processing power of a single processor, but only if queuing of this CICS partition for getting the Non-Parallel state is negligible	nMP = nCICS / %max %max = max((nCICS x NPS / .9), 1) I 'NP' 'nome' processor is bottleneck nCICS = #CICS partitions NPS = share of NP-code
Refer to the chart 'Maximum Utilization by a Single Partition'	From nCICS = 1 up to .9/NPS CICS partitions the 'NP processor is not yet the bottleneck, but instead just the number of CICS partitions (each running on its own logical processor, here simply called 'home processor'). If more CICSs are active, the 'NP-state' becomes the bottlenec
" Definitions and Assumptions:	<b></b>
<ul> <li>CPU-time share of a tx-workload consumed in the VTAM partition:</li> </ul>	nMP = nCICS (if nCICS < .9/NPS)
Since this share is in most cases very small (.03 to .05), it is not considered separately in the following. It is simpler to include that here in the total CICS partition. For the same reason, it is not separately considered that all VTAM code is NP-code.	(#CICSS is bottleneck) (D) nMP = .9 / NPS (if nCICS > .9/NPS) ('NP proc.' is bottleneck)
Also, the number of CICS partitions needed in order to exploit l full processor with VTAM only is very high	
- CPU-time share of a tx-workload consumed in the POWER	" Example for NPS=0.30 Non-Parallel share
partition by the CICS Report Controller: This share is very small, even if RCF is used, thus neglected	> nMP = .9/NPS = 3.0 CICSs Maximum number of exploitable processors and bottlepeck.
- Each CICS is assumed here with same characteristics and load	nMP(1CICS) = 1.0 home processor nMP(2CICS) = 2.0 home " nMP(3CICS) = 3.0 NP/home " nMP(4CICS) = 3.0 NP " nMP(5CICS) = 3.0 NP "
WK 2001-07-15 Copyright IBM D.6	WK 2001-07-15         Copyright IBM         D.7
CICS MRO TR/FS	CICS MRO TR/FS
CICS MRO Transaction Routing/Function Shipping	Multiple CICS Workload Setup for MP
<u>CICS MRO Transaction Routing/Function Shipping</u> (TR/FS) " On a UNI, TR and FS are used performance-wise	Multiple CICS Workload Setup for MP           Ù         The following principal alternatives exist
CICS MRO Transaction Routing/Function Shipping (TR/FS) , On a UNI, TR and FS are used performance-wise - to split required virtual storage across several specialized CICS partitions (some kind of VSCR)	Multiple CICS Workload Setup for MP         Ù       The following principal alternatives exist         "       Independent CICS partitions         - TOR, ADR, FOR-combination in independent partitions         - Brings high MP benefit if loadwise doable
CICS MRO Transaction Routing/Function Shipping (TR/FS) , On a UNI, TR and FS are used performance-wise - to split required virtual storage across several specialized CICS partitions (some kind of VSCR) - at cost of increased CPU-time (reduces CPU effectiveness of a UNI)	Multiple CICS Workload Setup for MP         Ù       The following principal alternatives exist         "       Independent CICS partitions         • TOR, AGR, FOR-combination in independent partitions         • Brings high MP benefit if loadwise doable and function-wise possible         "       MRO TR to several target CICSs         • Separate (AOR, FOR) into independent combinations
<u>CICS MRO Transaction Routing/Function Shipping</u> (TR/FS) On a UNI, TR and FS are used performance-wise - to split required virtual storage across several specialized CICS partitions (some kind of VSCR) - at cost of increased CPU-time (reduces CPU effectiveness of a UNI) On an MP, TR and FS	Multiple CICS Workload Setup for MP         Ù       The following principal alternatives exist          Independent CICS partitions          ToR, ADR, FOR-combination in independent partitions          Brings high MP benefit if loadwise deable and function-wise possible          Separate (ADR, FOR) into independent combinations          Brings high MP relief if doable          Not possible if some files are required by all txns
CICS MRO Transaction Routing/Function Shipping (TR/FS) , On a UNI, TR and FS are used performance-wise - to split required virtual storage across several specialized CICS partitions (some kind of VSCR) - at cost of increased CPU-time (reduces CPU effectiveness of a UNI) , On an MP, TR and FS - likewise give VSCR	Multiple CICS Workload Setup for MP <ul> <li>The following principal alternatives exist</li> <li>Independent CICS partitions</li> <li>TOR, ADR, FOR-combination in independent partitions</li> <li>Brings high MP benefit if loadwise doable and function-wise possible</li> </ul> MRO TR to several target CICSS <ul> <li>Separate (ADR, FOR) into independent combinations</li> <li>Brings high MP relief if doable</li> <li>Not possible if some files are required by all txns</li> </ul> , MRO FS to a target FOR - Move FOR processing into separate CICS(s).
CICS MRO Transaction Routing/Function Shipping (TR/FS) On a UNI, TR and FS are used performance-wise - to split required virtual storage across several specialized CICS partitions (some kind of VSCR) - at cost of increased CPU-time (reduces CPU effectiveness of a UNI) On an MP, TR and FS - likewise give VSCR - but MP-exploitation (throughput) will increase	Multiple CICS Workload Setup for MP
CICS MRO Transaction Routing/Function Shipping (TR/FS) On a UNI, TR and FS are used performance-wise - to split required virtual storage across several specialized CICS partitions (some kind of VSCR) - at cost of increased CPU-time (reduces CPU effectiveness of a UNI) On an MP, TR and FS - likewise give VSCR - but MP-exploitation (throughput) will increase if additional processors are available (in spite of increased total CPU-time per tx)	Multiple CICS Workload Setup for MP
CICS MRO Transaction Routing/Function Shipping (TR/FS) On a UNI, TR and FS are used performance-wise - to split required virtual storage across several specialized CICS partitions (some kind of VSCR) - at cost of increased CPU-time (reduces CPU effectiveness of a UNI) On an MP, TR and FS - likewise give VSCR - but MP-exploitation (throughput) will increase if additional processors are available (in spite of increased total CPU-time per tx) The maximum achievable MP throughput is determined by the utilization of (whatever comes	<ul> <li>Multiple CICS Workload Setup for MP</li> <li>The following principal alternatives exist</li> <li>Independent CICS partitions</li> <li>TOR, ADR, FOR-combination in independent partitions</li> <li>Brings high MP benefit if loadwise doable and function-wise possible</li> <li>MRO TR to several target CICSS</li> <li>Separate (AOR, FOR) into independent combinations</li> <li>Fings high MP relief if doable</li> <li>Not possible if some files are required by all txns</li> <li>MRO FS to a target FOR</li> <li>If all file requests to be function shipped: Small MP relief, due to high FS overhead in base partitie. I fouly few file requests to be function shipped: Small MP relief, since only few requests offloaded</li> <li>Mixtures of TR and FS</li> <li>Not considered here</li> </ul>
CICS MRO Transaction Routing/Function Shipping (TR/FS) On a UNI, TR and FS are used performance-wise - to split required virtual storage across several specialized CICS partitions (some kind of VSCR) - at cost of increased CPU-time (reduces CPU effectiveness of a UNI) On an MP, TR and FS - likewise give VSCR - but MP-exploitation (throughput) will increase if additional processors are available (in spite of increased total CPU-time per tx) The maximum achievable MP throughput is determined by the utilization of (whatever comes first) - the NP-state	<ul> <li>Multiple CICS Workload Setup for MP</li> <li>The following principal alternatives exist</li> <li>Independent CICS partitions</li> <li>108, A08, F08-combination in independent partitions</li> <li>Brings high MP benefit if loadwise doable and function-wise possible</li> <li>MRO TR to several target CICSS</li> <li>Separate (A0R, F08) into independent combinations</li> <li>Brings high MP relief if doable</li> <li>Not possible if some files are required by all txns</li> <li>MRO FS to a target FOR</li> <li>If all file requests to be function shipped: Small MP relief, due to high FS overhead in base partition I folly few file requests to be function shipped: Small MP relief, since only few requests offloaded</li> <li>Mixtures of TR and FS</li> <li>Not considered here</li> <li>Distributed tx-processing</li> <li>Not considered here</li> </ul>
<ul> <li><u>CICS MRO Transaction Routing/Function Shipping</u> (TR/FS)</li> <li>On a UNI, TR and FS are used performance-wise <ul> <li>to split required virtual storage across several specialized CICS partitions (some kind of VSCR)</li> <li>at cost of increased CPU-time (reduces CPU effectiveness of a UNI)</li> </ul> </li> <li>On an MP, TR and FS <ul> <li>likewise give VSCR</li> <li>but MP-exploitation (throughput) will increase if additional processors are available (in spite of increased total CPU-time per tx)</li> </ul> </li> <li>The maximum achievable MP throughput is determined by the utilization of (whatever comes first)</li> <li>the NP-state <ul> <li>any processor running an affected CICS partition (TOR, AOR, FOR, or any mix)</li> </ul> </li> </ul>	Multiple CICS Workload Setup for MP <ul> <li>The following principal alternatives exist</li> <li>Independent CICS partitions</li> <li>Prings high MP benefit if loadwise doable and function-wise possible</li> </ul> <ul> <li>MRO TR to several target CICSs</li> <li>Separate (AOR,FOR) into independent combinations</li> <li>Prings high MP relief if doable</li> <li>Not possible if some files are required by all txns</li> </ul> MRO FS to a target FOR <ul> <li>Hove FOR processing into separate CICS(s).</li> <li>Leve TOR and AOR</li> <li>If all file requests to be function shipped:</li> <li>Small MP relief, due to high FS overhead in base partiti</li> <li>If only few file requests to be function shipped:</li> <li>Small MP relief, since only few requests offloaded</li> </ul> <ul> <li>Mixtures of TR and FS</li> <li>Not considered here</li> <li>If MP processing power is available for attractive costs, MRO overhead is less critical</li> </ul>
<ul> <li><u>CICS MRO Transaction Routing/Function Shipping</u> (TR/FS)</li> <li>On a UNI, TR and FS are used performance-wise</li> <li>to split required virtual storage across several specialized CICS partitions (some kind of VSCR)</li> <li>at cost of increased CPU-time (reduces CPU effectiveness of a UNI)</li> <li>On an MP, TR and FS</li> <li>likewise give VSCR</li> <li>but MP-exploitation (throughput) will increase if additional processors are available (in spite of increased total CPU-time per tx)</li> <li>The maximum achievable MP throughput is determined by the utilization of (whatever comes first)</li> <li>the NP-state</li> <li>any processor running an affected CICS partition (TOR, AOR, FOR, or any mix)</li> </ul>	<ul> <li>Multiple CICS Workload Setup for MP</li> <li>i The following principal alternatives exist</li> <li></li></ul>
<ul> <li>CICS MRO Transaction Routing/Function Shipping (TR/Fs)</li> <li>On a UNI, TR and FS are used performance-wise</li> <li>to split required virtual storage across several specialized CICS partitions (some kind of VSCR)</li> <li>at cost of increased CPU-time (reduces CPU effectiveness of a UNI)</li> <li>On an MP, TR and FS</li> <li>likewise give VSCR</li> <li>but MP-exploitation (throughput) will increase if additional processors are available (in spite of increased total CPU-time per tx)</li> <li>The maximum achievable MP throughput is determined by the utilization of (whatever comes first)</li> <li>the NP-state</li> <li>any processor running an affected CICS partition (TOR, AOR, FOR, or any mix).</li> </ul>	<ul> <li>Multiple CICS Workload Setup for MP</li> <li>C The following principal alternatives exist</li> <li></li></ul>



Migration from Uni to N-way	N-way Related Properties of Workloads
A) Coming from an equivalent Uni	
= Adding processors	N-way Related Properties of Workloads
In general, no TD specific problems	1. Share of Non-Parallel code
Except, when 1 VSE partition uses >70% of total	<ul> <li>2. Relative frequency of transitions into NP-state</li> <li>This number is the frequency of potential conflicts when NP-state</li> </ul>
Watch out for problems which are caused by higher throughput, and which	is required. It is one indication for N-way overhead, be it via - more dispatcher calls/cycles or - more spin time
would also have appeared on a UNI Any emerging VSE or setup bottleneck	3. Relative dispatch intensiveness This relative frequency is determined by SVC, I/O and timer interrupts and by the design dependent SIGP frequency. Roughly spoken, it is THE major impact factor for N-way overhead
B) Coming from a faster Uni	(TD overhead on UNI + MP-factor)
= Having 'smaller per-engine-ITR'	
" Problems if speed/capacity of 1 engine not sufficient for biggest VSE partition	" Relative I/O Intensiveness This value is SVC0 related, the real number of I/Os is setup-dependent. It also determines the I/O interrupt frequency
" CPU intensive night single-batch jobs may run slower	" Distribution and type of supervisor calls (overall = normal + fast)
Likewise applies e.g. to (long running) single thread update transaction	The type of individual SVC (plus the Function Code FC for Fast-SVCs) determines whether a call could be made Non-Parallel. Also it is a measure of the pathlength spent in NP-state per SVC
Í Restructure night batch work to achieve more parallelism	" Relative frequency of timer interrupts This frequency depends on - MSECS
Refer to 'Night Batch Window' in VSE/ESA 1.3 document	<ul> <li>the number of active partition balanced partitions</li> <li>the usage of other timers, by CICS, monitors etc</li> </ul>
Caution for both cases: Be aware of 'Latent Demand' (source processor >90% full at peak hour)	
WK 2001-07-15 Copyright IBM D.14	WK 2001-07-15 Copyright IBM D.15
Performance Results	General Remarks to TD Results
PART E. Performance Results	General Remarks         Ù       Worst case workloads were kept deliberately for development reasons         • partly high I/0 or file intensiveness (RAMP-C, PACEX)         High file intensiveness         -> high supervisor and dispatch intensity         -> high Non-Parallel share         Refer to workload descriptions e.g. in the VSE/ESA 2.1/2.2 base document
	$\check{U}$ The following processors were used so far
<u>Overview</u>	9221-170 (UNI) and 9221-200 (DYAD) 9672-RX1 (UNI to 6-way) 9221-211 (UNI) and 9221-421 (DYAD) 9121-320 (UNI) and 9121-480 (DYAD)
<ul> <li>General Remarks</li> <li>Overall Performance</li> <li>Measurement Results (mostly 9672-Rx1)</li> </ul>	" Performance does not differ between CMOS and 'non-CMOS'-processors,
RAMP-C Online	at same basic ESA/390 MIPS
RAMP-C Online DSW Online DSW+EXPLORE/VSE	at same basic ESA/390 MIPS " 9672-Rx2 TD MP-factors do not differ from Rx1
RAMP-C Online DSW Online DSW+EXPLORE/VSE DSW+EXPLORE/VSE on 9121-320/480	at same basic ESA/390 MIPS " 9672-Rx2 TD MP-factors do not differ from Rx1 The same applies to 9672-Rx4 and to 2003 processors (refer to LSPR results at the end of this document).
RAMP-C Online DSW Online DSW+EXPLORE/VSE DSW+EXPLORE/VSE on 9121-320/480 with Variations under VW/ESA PACEX Batch Mixed Online/Batch	<ul> <li>at same basic ESA/390 MIPS</li> <li>, 9672-Rx2 TD MP-factors do not differ from Rx1         The same applies to 9672-Rx4 and to 2003 processors (refer         to LSPR results at the end of this document).</li> <li>È Exploitation problems for 2- and 3-ways resolved         and response times improved,         at cost of CPU-time         (TD overhead on Uni and MP-factor)</li> </ul>
RAMP-C Online DSW Online DSW+EXPLORE/VSE DSW+EXPLORE/VSE on 9121-320/480 with Variations under VM/ESA PACEX Batch Mixed Online/Batch	<ul> <li>at same basic ESA/390 MIPS</li> <li>9672-Rx2 TD MP-factors do not differ from Rx1         The same applies to 9672-Rx4 and to 2003 processors (refer         to LSPR results at the end of this document).</li> <li>È Exploitation problems for 2- and 3-ways resolved         and response times improved,         at cost of CPU-time         (TD overhead on Uni and MP-factor)</li> </ul>

#### **Overall Performance Overall Performance ...** 1. Maximum Number of Fully Exploitable Processors 2. CPU-Time Costs Up to about 3 processors can be fully exploited Ù VSE/ESA 2.1 Dispatcher Processor TD MP UNI UNI TD UNI (NP-share varies from about 0.25 to 0.5) Max # processors (native) nMP \*\*\* Approx. Non-Parallel share NPS 5-10% ----> MP-factor Workload CPU-time cost Overall thruput ratio -----> Customer workloads TBD TBD SAP R/2 production .20 \*\* Ù Turbo vs old dispatcher on a UNI: about 5-10% cost Measured values (latest status): DSW Online .27 3.3 +15% for PACEX (I/O and supervisor intensive) (real worst case) " - +EXPLORE/VSE . 30 3.0 RAMP-C (DIM setup) .31 2.9 +4% for DSW-CICS (CICS function intensive) and DY43919 +7% for RAMP-C DIM (very file intensive) RAMP-C (I/O intens.) .416 2.2e PACEY (ESA expl.) 3. MP-Factors tbd tbd PACEX Batch \* . 47 Definition mMP = 0.9 / NPS estimated Very file and thus supervisor intensive load. NP-share varies from 0.30 and 0.55 for individual jobs SAP R/2 loads can hardly be split across multiple CICS partitions NP-share only slightly increases when going from a UNI to an n-way NP-share may vary across a day, depending on load mix For WH/VSE the number of fully exploitable processors is reduced by the T/V-ratio Throughput ratio of an n-way to corresponding UNI, at SAME total processor utilization: e CPUT\_uni crut n CPUT\_nway / CPUT\_uni \* \* MPfactor = -CPUT nway / n --Pre-req is that the selected total CPU utilization can be achieved for the specific type of workload! \* \* \* Naturally, a lot of dispatchable batch partitions are required, especially on high-capacity 9672 CMOS n-way processors WK 2001-07-15 E.3 WK 2001-07-15 Copyright IBM E.4 Copyright IBM **Overall Performance ... Overall Performance ...** MP-factors (cont'd) NPS and MP-Factor Relationship MP-factors on 9221–200 vs 9221–170 (UNI) at 70%/90% TD 2.1.1 results from 9672-R21) 2-way NPS simply gives the relative amount of CPU-time running in NP-state It does NOT tell directly anything on Workload VSE TD VM/VSE (2xSD) MVS/SI 4.2.0 how often transitions from Parallel to Non-Parallel state are TSO IMS LSPR CICS 1.73 1.62 1.8x done. This is one contributor influencing N-way performance how often the dispatcher is called (relative dispatch intensiveness). This is another parameter influencing N-way performance RAMP-C (DIM setup) TD 2.1.2+ 1.65 @80% 1.70e RAMP-C (IO-intens.) tbd 1.63 1 It does NOT directly give an indication of how effectively a given n-way can be exploited DSW 1.82 TD 2.1.2+ 1.72 .. 1.75 Only that it can be fully utilized, if at all PACEX MP-factor simply tells how effectively a selected TD 2.1.2+ 1.4 ,, n-way can be exploited: VM/VSE: 2x VSE/ESA 1.3 under VM/ESA 1.2.1 MVS/SP: Source is WSC Flash 9418 Be aware of manifold dependencies of MP-factors Throughput ratio at same overall CPU util., mostly 90%, sometimes 70%, PROVIDED the NPS allows you at all to exploit the n-way to that level If NPS does NOT allow to exploit a selected n-way, VSE MP-factors for 9672-R CMOS processors Ù NO MP-factor at all exists for this n-way MP-factors at <70% make no sens VSE RAMP-C DIM VSE DSW&LSPR MVS IMS/TSC MVS Processo 1 Having the same NPS for 2 loads does NOT mean 9672-R21 2-way 1.88 1.65 1.75 1.8 that their MP-factors are also same. 9672-R31 3-way 2.2 2.4 2.5 2.696 9672-R41 4-way 2.7 2.8 3.1 3.41 BUT: A very rough first guess for an MP-factor 9672-R51 5-way 3.7 is what has been measured for another workload estimated/expected Base is the 9672-Rll UNI processor MP-factors are very workload depend No claim to exploit 4-/5-ways fully with a similar NPS . ndent There is only a statistical relationship, no load specific one ('Your mileage may vary')

E.5

WK 2001-07-15

Copyright IBM

E.6

## 1 Entry MP performance for VSE TD

WK 2001-07-15

Overall Performance	Overall Performance					
What Factors Determine N-way Performance?         Ù       Processor type	Results on 9672-Rx1 (RAMP-C and DSW Online)					
<ul> <li>Only minor MP-factor deltas between newer 9221s, 9672s, 9121s and 9021s</li> <li>Workload type         <ul> <li>Frequency and type of system services called             <li>Non-Parallel Share NPS</li> <li>Polating Interprint program of the system services o</li></li></ul></li></ul>	" Multiple CICS partitions (partition balanced) In general, on n-ways more CICS partitions are used. So any performance deltas due to more CICS partitions are contained in the measured MP-factors.					
" <b>Relative intensiveness of</b> transitions into Non-Parallel state dispatcher calls (includes I/Os, normal-SVCs, timer interrupts,) Fast-SVCs which must run Non-Parallel	" Each CICS with 300 or 400 terminals and 6 user volumes					
<ul> <li>Workload setup         <ul> <li>Number and type (Batch/CICS) of active partitions</li> <li>Required CPU-power for 'biggest' partition</li> </ul> </li> <li>All factors determining performance on a UNI, at same throughput         <ul> <li>Avoid system bottlenecks with higher loads</li> <li>TD PTF level</li> </ul> </li> </ul>	" Cached 9345 devices, 6 channels, 2x 64M cached CUs Refer to next pages					
WK 2001-07-15         Copyright IBM         E.7	WK 2001-07-15         Copyright IBM         E.8					
TD Results for RAMP-C	TD Results for DSW+EXPLORE/VSE					
$\begin{array}{r} \hline \textbf{RAMP-C Results on 9672-Rx1} \\ \textbf{, TD status as of 03/96 (2.1.2+, DY43919)} \\ \hline \begin{tabular}{lllllllllllllllllllllllllllllllllll$	DSW+EXPLORE/VSE Results on 9672-Rx1, VSE/ESA 2.1.1+ TD status: DY43697					
2/1.22 =1.65 3/1.38 =2.17 Both cases at about 82% total CPU utilization 1 Overall throughput ratio (n-way vs UNI with SD): 1.65/1.07 =1.54 2.17/1.07 =2.03 About 53%/103% more RAMP-C throughput on 2-/3-way	Similar n-way related figures here as w/o EXPLORE/VSE 1 EXPLORE/VSE overhead here: CPU-time: about 4% to 6% I/Os : very minor RT : minor NS : .30 vs .27 (2- and 3-way) (Base were corresponding runs without EXPLORE/VSE) Note that EXPLORE/VSE overhead depends on the monitoring options. SVC monitoring is CPU-time expensive and was not used here.					
WK 2001-07-15 Copyright IBM E.9	WK 2001-07-15 Copyright IBM E.10					

DSW Results on 9672-R41       • SEEEA 2.1.2* TD status: D'43915       • Status: 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0	TD Results for DSW Online	TD Results for DSW Online						
w. VSE/ESA 2.1.2 · TD status: DV43919         1 Overall throughput ratio (n-way vs UNI with SD):           1 Overall throughput ratio (n-way vs UNI with SD):         1.75/1.04 = 1.69         2.33/1.04 = 2.24           1 overall throughput ratio (n-way vs UNI with SD):         1.75/1.04 = 1.69         2.33/1.04 = 2.24           1 overall throughput ratio (n-way vs UNI with SD):         1.75/1.04 = 1.69         2.33/1.04 = 2.24           1 overall throughput ratio (n-way vs UNI with SD):         1.75/1.04 = 1.69         2.33/1.04 = 2.24           1 overall throughput ratio (n-way vs UNI with SD):         1.75/1.04 = 1.69         2.33/1.04 = 2.24           1 overhead on Uni:         about 275         3.129 = about 2.35         2.33/1.04 = 2.24           1 Dverhead on Uni:         about 476         about 177         3.129 = about 2.35           2 Unit status:         DV overhead on Uni:         about 177         3.129 = about 2.35           2 Unit status:         DV overhead on Uni:         about 176         3.129 = about 2.35           2 Unit status:         DV overhead on Uni:         about 176         0.129           1 D results for DSW Online (VMVSE)         DSW+EXPLORE/VSE Results on 9121-320/480         convolutions           1 D results would not differ on same speed CMOS         a) hattive conclusions           1 D results would not differ on same speed CMOS         a) hattive conclusion	DSW Results on 9672-Rx1	DSW Results on 9672-Rx1 (2.1.2+) (cont'd)						
μποτο         μποτο <t< td=""><td>" VSE/ESA 2.1.2+ TD status: DY43919</td><td><math display="inline">\rm \hat{1}~</math> Overall throughput ratio (n-way vs UNI with SD):</td></t<>	" VSE/ESA 2.1.2+ TD status: DY43919	$\rm \hat{1}~$ Overall throughput ratio (n-way vs UNI with SD):						
<sup>1</sup> /2	#proc.         #CICSs         tx/sec         RT (sec)         CPU% sum         IO/sec         CPU7/tx (rel.)         NPS (rel.)           1 SD         2         32.4         0.20         62.1%         188         0.99         -	1.75/1.04 = 1.69 $2.33/1.04 = 2.24$						
2         2	1         2         32.2         0.64         91.2%         276         0.96         -           1         TD         2         32.2         0.29         65.0%         185         1.04         0.259           2         48.1         0.51         93.0%         265         1.00         0.253	Higher DSW tx-throughput on n-ways						
ψ         ψ	2 CIT         38.4         0.57         90.6%         220         1.22         0.212           2         2         82.1         2.68         180.5%         457         1.135         0.273	" 2 CICSs on 2-way consideration						
<ul></ul>	3         85.0         1.43         185.9%         463         1.13         0.274           3         4         101.3         3.86         252.3%         561         1.29         0.285	With Online CICS transaction workload alone (no Batch on top), the following observations hold:						
1       To verhead on Uni: about 4%         1       MP-factors (DSW):         2/1.135 = about 1.75       3/1.29 = about 2.35         2*very at 52k; 3*way at 68k total CPU utilization         wt 200-07-16       Copyright IBM         wt 200-07-16	4     4     103.2     3.72     279.3%     567     1.40     0.296       4     617     95.6     4.45     299.8%     537     1.62     0.255       - SD = standard dispatcher     -     Different tx-rates from different terminal think times (varied from 3 to 15 sec).     Each CICS partition had 300 or 400 active terminals       - Runs with higher tx-rates started to be Non-Parallel State bound (up to 83% utilization)     -     NP-share was .25/.27/.27 on 1/2/3-way       * 2 CICSS on 2-way discussed separately     -     -     -	Full 2-way exploitation still possible Response times somewhat higher at high utilization						
f Doverhead on Un: about 4%       [MP-factors (DSW):             21.135 = about 1.75         3/1.29 = about 2.35         2*****************************	CIT IS WITH CITS INTERNAL TRACE ON	Costs about 17% to 22% CPIL-time						
f MP-factors (DSW):	í TD overhead on Uni: about 4%							
With the results of DSW Online (VMVSE)       With the results of DSW Online (VMVSE)         DSW-EXPLORE/VSE Results on 9121-320/480       DSW-EXPLORE/VSE Results on 9121-320/480 (contd)         To Results for DSW Online (VMVSE)       DSW-EXPLORE/VSE Results on 9121-320/480 (contd)         To SUPERA 2.1.1+ To status: DY43697       DSW-EXPLORE/VSE Results on 9121-320/480 (contd)         To results would not differ on same speed CMOS       DSW+EXPLORE/VSE Results on 9121-320/480 (contd)         To results would not differ on same speed CMOS       DSW+EXPLORE/VSE Results on 9121-320/480 (contd)         To results would not differ on same speed CMOS       DSW+EXPLORE/VSE Results on 9121-320/480 (contd)         To results would not differ on same speed CMOS       DSW+EXPLORE/VSE results on 9121-320/480 (contd)         To results would not differ on same speed CMOS       DSW+EXPLORE/VSE results on 9121-320/480 (contd)         To results would not differ on same speed CMOS       DSW+EXPLORE/VSE results on 9121-320/480 (contd)         To results would not differ on same speed CMOS       DSW+EXPLORE/VSE results on 9121-320/480 (contd)         To results would not differ on same speed CMOS       DSW+EXPLORE/VSE results on 9121-320/480 (contd)         To results would not differ on same speed CMOS       DSW+EXPLORE/VSE results on 9121-320/480 (contd)         To results would not differ on same speed CMOS       DSW+EXPLORE/VSE results on 9121-320/480 (contd)         To results would not differ on same speed CMOS	<pre>Í MP-factors (DSW): 2/1.135 = about 1.75</pre>	Reduces Non-Parallel Share from .25 to about .21 (2-way) from .27 to about .23 (3-way) est.) from .29 to about .25 (4-way)						
TD Results for DSW Online (VMVSE)DSW+EXPLORE/VSE Results on 9121-320/480, VSE/ESA 2.1.1+ TD status: DY43697To Results for DSW Online (VMVSE)DSW+EXPLORE/VSE Results on 9121-320/480 (cont'd)(TO results would not differ on same speed CMOSa status: DY43697(TO results would not differ on same speed CMOS(TO results for DSW Online (VMVSE)(TO results mould not differ on same speed CMOS(TO results mould not differ on same speed CMOS(TO results for DSW Online (VMVSE))Native: ne EXPLORE/SE(To results for DSW Online (VMVSE))(To results for DSW	WK 2001-07-15 Copyright IBM E.11	WK 2001-07-15         Copyright IBM         E.12						
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	TD Results for DSW Online (VM/VSE)	TD Results for DSW Online (VM/VSE)						
Native, with EXPLORE/VSE       (1000)         Native, with EXPLORE/VSE       (1000)         1 SD 4 4 77.1 2 0.23 91.22 72.1 0.643       (1000)         1 TD 4 6 65.7 0.22 90.33 72.6 0.633 0.385       (1000)         1 TD 4 6 65.7 0.22 90.33 72.6 0.633 0.385       (1000)         2 3 85.3 0.21 70.22 121.5 0.999 0.385       (1000)         2 4 105.7 100.58 0.737 76.0 0.633 0.375       (1000)         1 80 - 4 105.7 100.58 0.737 76.0 0.999 0.385       (1000)         1 80 - 4 105.7 100.58 0.737 76.0 0.999 0.377       (1000)         1 80 - 4 105.7 100.58 0.737 75.1 0.999 0.377       (1000)         1 80 - 4 105.7 0.998 0.377 1.100.0 0.375       (1000)         1 80 - 4 105.7 0.998 0.387 66.7 0.991 0.386       (1000)         2 Ver, no 4 101.1 0.10 0.59 07.13 116.1 1.100 0.390       (1000)         1 80 - 4 4 66.2 0.37 07.1 116.1 1.100 0.390       (3000)         1 90 - 4 4 66.2 0.37 07.1 116.1 1.100 0.390       (3000)         1 90 - 4 4 66.2 0.37 07.1 116.1 1.100 0.390       (3000)         1 90 - 4 4 66.2 0.37 07.1 116.1 1.100 0.390       (3000)         1 90 - 4 4 66.2 0.37 07.3 11.0 1.1 1.100 0.390       (3000)         1 90 - 4 4 66.2 0.37 07.3 11.0 1.1 1.100 0.390       (3000)         1 90 - 4 4 66.2 0.37 07.3 11.0 1.1 1.100 0.390       (3000)         1 90 - 4 100.1 0.59 07.1 1.201 0.450       (300	DSW+EXPLORE/VSE Results on 9121-320/480 , VSE/ESA 2.1.1+ TD status: DY43697 #DFOC. #CICSs tx/sec RT CPUX ITR CPUT/tx NPS	DSW+EXPLORE/VSE Results on 9121-320/480 (cont'd) 1 TD results would not differ on same speed CMOS						
$\frac{1}{150} \frac{4}{4} \frac{71.2}{12} \frac{0.23}{91.28} \frac{91.2x}{92.4} \frac{78.1}{0.760} \frac{0.760}{1.5} \frac{1}{10} \frac{1}{10} \frac{1}{10} \frac{1}{2} \frac{4}{66.5} \frac{1}{0.25} \frac{1}{90.4x} \frac{72.6}{90.5x} \frac{0.263}{0.531} \frac{1}{0.633} \frac{1}{0.531} \frac{1}{10} \frac{1}{10} \frac{1}{90.7} \frac{1}{70.8} \frac{0.263}{0.639} \frac{0.375}{0.531} \frac{1}{10} \frac{1}{90.7} \frac{1}{70.8} \frac{0.263}{0.639} \frac{0.375}{0.531} \frac{1}{10} \frac{1}{90.7} \frac{1}{10.8} \frac{1}{0.639} \frac{1}{0.633} \frac{1}{0.535} \frac{1}{0.535} \frac{1}{10} \frac{1}{10} \frac{1}{90.7} \frac{1}{10.8} \frac{1}{0.639} \frac{1}{0.539} \frac{1}{0.539} \frac{1}{0.535} \frac{1}{10} \frac{1}{100.7} \frac{1}{10.8} \frac{1}{0.809} \frac{1}{0.535} \frac{1}{10.7} \frac{1}{10.9} \frac{1}{10.8} \frac{1}{10.10} \frac{1}{0.999} \frac{1}{0.535} \frac{1}{10.71} \frac{1}{10.8} \frac{1}{0.999} \frac{1}{0.535} \frac{1}{10.71} \frac{1}{10.8} \frac{1}{0.991} \frac{1}{0.991} \frac{1}{0.536} \frac{1}{0.576} \frac{1}{0.999} \frac{1}{0.536} \frac{1}{0.576} \frac{1}{0.596} \frac{1}{0.576} \frac{1}{0.576} \frac{1}{0.596} \frac{1}{0.576} \frac{1}{0.576} \frac{1}{0.596} \frac{1}{0.576} \frac{1}{0.596} \frac{1}{0.576} \frac{1}{0.596} \frac{1}{0.576} \frac{1}{0.596} \frac{1}{0.576} \frac{1}{0.596} \frac{1}{0.576} \frac{1}{0.576} \frac{1}{0.596} \frac{1}{0.576} \frac{1}{0.596} \frac{1}{0.576} \frac{1}{0.596} \frac{1}{0.576} \frac{1}{0.576} \frac{1}{0.596} \frac{1}{0.576} \frac{1}{0.596} \frac{1}{0.576} \frac{1}{0.576} \frac{1}{0.596} \frac{1}{0.576} \frac{1}{0.596} \frac{1}{0.576} \frac{1}{0.596} \frac{1}{0.576} \frac{1}{0.596} \frac{1}{0.576} \frac{1}{0.596} \frac{1}{0.596} \frac{1}{0.576} \frac{1}{0.596} $	Native, with EXPLORE/VSE	a) Native Conclusions						
$\frac{1}{1} \frac{10}{10} \frac{2}{4} \frac{65.7}{65.6} \frac{0.26}{0.28} \frac{92.7x}{92.7x} \frac{72.8}{76.0} \frac{0.826}{0.839} \frac{0.375}{0.831} \frac{72.8}{0.833} \frac{0.826}{0.839} \frac{0.375}{0.833} \frac{1}{0.837} \frac{1}{76.0} \frac{1}{0.633} \frac{0.835}{0.835} \frac{1}{76.0} \frac{1}{0.633} \frac{0.835}{0.835} \frac{1}{76.0} \frac{1}{0.633} \frac{1}{0.837} \frac{1}{76.0} \frac{1}{0.633} \frac{1}{0.837} \frac{1}{121.5} \frac{1}{0.9.69} \frac{1}{0.839} \frac{1}{0.837} \frac{1}{121.5} \frac{1}{0.9.69} \frac{1}{0.837} \frac{1}{121.6} \frac{1}{0.909} \frac{1}{0.937} \frac{1}{0.946} \frac{1}{0.337} \frac{1}{0.337} \frac{1}{0.946} \frac{1}{0.337} \frac{1}{0.947} \frac{1}{0.948} \frac{1}{0.927} \frac{1}{0.948} 1$	1 SD 4 71.2 0.23 91.2% 78.1 0.770 - 1 SD L 4 74.1 0.18 90.4% 82.0 0.683 -	i TD overhead on Uni:						
2       2       95.8       0.70       77.2       121.5       0.926       0.373         4       05.3       0.21       77.2       121.5       0.969       0.372         4       05.3       0.21       77.2       121.5       0.969       0.372         Native, no       EXPLORE/VSE	1 TD 2 65.7 0.26 90.3% 72.8 0.826 0.375 4 65.6 0.25 92.7% 70.8 0.849 0.389 1 TD L 4 68.9 0.18 90.7% 76.0 0.633 0.351	<ul> <li>higher than w/o the internal VSE driver</li> <li>depends on driver setup (rel.# disp.calls per tx)</li> </ul>						
Native, No Exclusion         Native, No Exclusion         Native, No Exclusion         Native, No Exclusion         No V=R         1 D V=R         4       60.2         0.23       90.0%         1 D V=R       4         4       98.1         0.99       91.0%         1 11.1       10.10         0.99       97.1%         1 11.1       10.35         2 V=R, D       4         4       0.63       89.8%       94.55         1 1.1       10.1       0.455         2 V=V, D       4       84.0       0.48       91.7%         1 1.1       1.1       1.01       0.455         1 4       84.0       0.48       91.7%       91.7         1 1.1       1.1       1.1       1.1       1.1         1 terminal sinuitated with aves (its cared)       1.1	2 2 95.8 0.70 73.8% 129.8 0.926 0.373 3 85.3 0.21 70.2% 121.5 0.989 0.385 108.2 1.06 87.3% 124.0 0.969 0.372 4 85.3 0.21 71.9% 118.6 1.013 0.391 108.7 0.96 90.4% 120.2 1.000 0.370	Terminal DriverDisp.calls/txabout 9%Internal, Hi prior.1.5about 8%Internal, Lo prior.1.3about 4%External1.0 Base						
No tend of the number of the second	2 4 113.1 0.44 88.4% 127.9 0.940 0.355	í MP-factors (incl. EXPLORE/VSE):						
- Different terminal think times (9 to 15 sec) and total terminal numbers (96 to 1680)       NPS : 0.38 vs 0.35         - ITR is the number of tx's per n CPU-seconds on n-way       NPS : 0.37 vs 0.35         - NPS is the Non-Parallel share of CPU-time: small variations. Highest NP util. (at 108.7 tx/sec): 0.370x2x90.4%=66.9%       Note that EXPLORE/VSE overhead depends on the monitoring options. SVC monitoring is CPU-time expensive and was not used here.         - All VSE DASDs defined to VM/ESA 2.1.0 as DEDicated DASDs       WK 2001-07-15       Copyright IBM         WK 2001-07-15       Copyright IBM       E.13	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	2/1.178 = 1.70 (4 vs 4 CICSs at 90%) 2/1.142 = 1.75 (3 vs 4 CICSs at 90%) 2/1.173= 1.705 (3 vs 2 CICSs at 90%) Í EXPLORE/VSE overhead here: CPU-time: about 6% RT : measurable, since utilization high						
	<ul> <li>Parrevent terminal think times (9 to 15 sec) and total terminal numbers (96 to 1680)</li> <li>ITR is the number of tx's per n CPU-seconds on n-way</li> <li>NFS is the Non-Parallel share of CPU-time: small variations. Highest NP util. (at 108.7 tx/sec): 0.370x2x90.4%=66.9%</li> <li>All VSE DASDs defined to VM/ESA 2.1.0 as DEDicated DASDs</li> <li>D means 'DEDicated 2nd processor'</li> </ul> WK 2001-07-15 Copyright IBM E.13	NPS     : 0.38 vs 0.35       Note that EXPLORE/VSE overhead depends on the monitoring options.       SVC monitoring is CPU-time expensive and was not used here.       WK 2001-07-15     Copyright IBM       E.14						

TD Results for DSW Online (VM/VSE)		VM/VSE Guest/Native ITR-Ratios						
DSW+EXPLORE/VSE Results on 9121-320/480 (c	<u>ont'd)</u>				tion for	TD		
b) VM/VSE Guest Conclusions	-	VIVI/VSE GUes	VNative	IIR-Ra	tios tor			
í MP-factors (incl. EXPLORE/VSE):		ù General a	spects:					
2/1.237 = 1.62		" TD on instru	uni doe Ictions th	es not un nan the	use mo SD	re priv	vileged	
2/1.250 = 1.60 (4 vs 4 CICSs at 90% V=V)		They r	quire CP i	ntercept	ion unde	r VM		
This is about 5% smaller than the native MP-factor		" <b>TD on</b>	n-way ι	ises Di	AGNO	SE and	I SIGP	on top
	_	" Dispa	ching is	only a	smalle	er part	of tota	l load
V=R Uni SD 0.936 Uni TD 0.916 2% lower than SD 2-way 0.897 4% lower than SD		Ù DSW Mea	suremen	t Resu	Its for	VM/ES	A 2.1.0	):
V=V Uni SD 0.860 Uni TD 0.832 very similar to SD 2-way 0.786 6% lower than SD	)	"On ur	i:					
$\acute{\mathrm{I}}$ More VSE logical than physical processors:		VM/V same	SE guest as for \$	/native SD	(+ T/V)	) ratio		
Higher CPU-times required on any processo	r	" On 2-	way:					
1.201/0.901 = 1.33 on 1-way (9121-320) 1.311/1.115 = 1.18 on 2-way (9121-480) as expected. Just a functional test Í <b>DEDicated 2nd processor:</b>		VM/V (and	SE guest VM/VSE I 	/native MP-fac about	ratio tor) 4% lov	ver vs	uni	
About 7% better CPU-time, thus better response times, 2nd processor unavailable for other VM task Dedication recommended where feasible	but ( <b>S.</b>	Refer	the 9121:	-320/480	VM/VSE 1	DSW resu	lts	
WK 2001-07-15 Copyright IBM	E.15	WK 2001-07-15		Copyright	IBM			E.16
TD results for DSW (Overview)		TĽ	Result	ts for	PACE	X Bat	tch	
TD results for DSW (Overview)		Worst Case F	esults fo	or PAC	EX Bate	ch (03/	<u> 96)</u>	
UNISD UNITD 2-WAY TD Ovhd MP-Factor on Uni		" PACEX as	a very h	neavy I	/O inter	nsive v	workloa	ad
ITR=78.1         0.91         1.70         120.2           ITR=78.1	NATIVE	" 9672-Rx1, " 5 user vol	VSE/ESA umes pe	A TD st r 4 act	tatus 2. ive bat	1.2+ (l ch par	DY4391 titions	19)
0.94 0.94 0.99 V V V	Guest∕ Native Ratio	" Cached 93 2 x 64M c	45 devic ached C	æs,6 o Us	hannel	s,		
1         0.91         1.62           73.1        >         66.7        >           0.390         0.386         0.386           0.23 sec         0.23 sec         0.99 sec	V=R GUEST	#proc. #bat par	ch ET . (sec)	jobs ∕min	CPU% sum	I0/sec	CPUT/ part. (sec)	NPS
0.84   0.83   0.78	Guest∕ Native Ratio	1 SD 8 st 8 dy 16	nt 245 255 431	13.7 13.2 15.6	68.8% 69.8% 82.6%	695 696 806	21.09 22.27 22.29	- - -
65.6	V=V	1 TD 8 st 8 dy 16	at 252 1 259 469	13.3 13.0 14.3	77.8% 80.3% 87.8%	676 685 741	24.46 26.01 25.79	.452 .484 .471
0.24 sec 0.27 sec 1 0.63 sec	00231	2 16 3 16	370 393	18.8 17.1	159.4% 198.2%	937 885	36.87 48.66	.484 .454
All figures apply to DSW Online workload and the specific - 9121-320/480, CMOS values are very similar - with EXPLORE, VSE internal driver at highest priori and 4 CICS DSW partitions	setup used ity,	<ul> <li>PACEX16 co</li> <li>&gt; Dynamic vs st</li> </ul>	atic partit	static ion over CPU-time	+ 8 dynai head:	mic part s here	for PACE	
<ul> <li>vn/tsA 2.1.0, for V=K guest: DEDicated devices for V=V guest: no MDC was used</li> <li>90% overall utilization</li> <li>ITR = #tx per n CPU-sec</li> <li>tx/sec = 0.9 x ITR (here)</li> <li>TNe NES values only slightly varv. just for illustration</li> </ul>		í <b>TD overhea</b>	d on UNI about	l: t 15% ł	nere foi	PACE	EX	
Consider that response times hold for different transaction and are given for illustration only (* RT is at much lower the second seco	on rates ` tx rate)	í MP-factor f	or 2-way	(PACE	X):			
All values are workload dependent: 'Your mileage may vary'			2/(CPUT-I	ratio) =	about	1.4		
ACKIIOWIEAGEMENT All the 9121–320/480 runs were done by Greg Kudamik, VM Development, Endicott (NY).		Varies wit	ı utilizati	ons				
	I							

TD F	Results f	or PACEX	Batch			More Det	ails for Ir	ndividual	Workload	ds
Results for PA	ACEX (con	<u>t'd)</u>				More Details for - System Resou 9672-Rx1, V	<u>Individual</u> rce View - SE/ESA 2.1	Workloads	tus: DY436	97
						Run-ID	RAMP-C alone (PB) no EXPLORE R21 09289501	DSW alone (PB) no EXPLORE R31 09279510	PACEX16 alone (PB) no EXPLORE R21 10239503	PACEX8 alone (PB) EXPLORE R21 10049503
i Overall thro	oughput ra	tio (2-way vs	UNI with S	SD):		tx/sec	78.4	103.9	_	
	1.4/1.15	= 1.22 for PACE)	x			RT	0.31 sec	3.53 sec		107 (**
About 22	% more P	ACEX throug	hput			IO/sec	545	248.7%	959	674
(worst ca	se, 2-way)					msec∕IO Max CHANQ used	- 109	- 72	- 25	8 15
						(255) Max Copyblks (BUESZ=3000)	571	513	2997	ca 2435
Comment to 3	-way trial:					Max GETV.used SVA-24 SVA-31	1116K (89%) 3816K	1088 (87%) 3028	508K (40%) 512K	ca 388K
Since 2-way proutilization),	ocessor is '	nearly maxed out	t' (high Non-	Parallel		Locks fail				
adding a 3rd p	increased +	n reduces throug	at increased	CPU-time		Ext. Int.	U.6% 7.5%	0.9% 1.7%	8.9% 5.2%	ca 8.6% ca 1.0%
Normal case is	Increased th	niougnput, aiso	at increased	CFU-CIMe		NP/TOT NP util.	0.307 50%	0.271 67%	0.453 75%	0.530 67%
						Batch ET	-	-	362 sec	264 sec
						- PB = Partitio	n Balancing	(	a w/a laakfil	
						- All Vexternal	VOC	internal sinc	e w/o 10ck+11	e
							, of offeren i			
WK 2001-07-15	Co	pyright IBM		E.19		WK 2001-07-15	Copyr	ight IBM		E.20
TD R	esults fo	or Mixed W	/orkloads		Γ	TD Res	ults for N	lixed Wo	rkloads	
" 9672-Rx1, " DSW Onlin · 2 CICS parti · 8 PACEX part	VSE/ESA 2 e + PACE2 tions with 3 itions, 7 ba	2.1.1+ TD sta 2.8 Batch (inc 00 terminals eac tch jobs each, 3	L htus: DY43( cl. EXPLOR ch (9 sec thi 1 dynamic par	697 E/VSE) hktime) tition/class		<u>'Mixing Online a</u> í This mixed k	nd Batch' o	on a 2-way s 2-way to	<u>(cont'd)</u> 85% overa	II,
Run - ID	DSW alone 10059501	DSW + PACEX8 mix 10099501	PACEX8 alone (no PB) 10049502	PACEX8 alone (PB) 10049503		- with 83% of	'Batch alone	e' throughput		
tx/sec (rel)	45.82 (1.00)	37.96 (0.83)	-	-		í Costs are				
CPU% sum	108.6%	170.1%	121.7%	127.6%		- increase	d RTs (her	e by 0.12 s	ec)	
IO/sec msec/IO	266 9	539 10	649 8	674 8		- about 19	% more CF	PU-time		
Max CHANQ used (255) Max Copyblks (BUFSZ=3000)	62 1246	52 2057	14 2435	15 na			vs running	loads seq	uentially	
Max SVA-24 GETVIS used	1136K = 90%	1176K = 93%	388K = 31%	na						
Locks fail Ext.	3.0%	6.7%	8.6%	na		f Dotah mantiti	n helenstr	~		
NP/TOT	0.308	0.383	0.532	0.530			ni palancin	9		
NP util.	53%	65%	64%	61%		- costs 1º	% CPU-time	9		
Batch ET (rel.thruput)	-	642 sec	274 sec	264 sec		- brings 49	% more 'Ba	atch alone'	throughpu	t
- All runs ab - Shared I/O - No PRTYIO s - PB = Partit	ove on 2-way with channel. et ion Balancing	9672-R21 /CU/device conto g	ention							
Also some po	tential VSE :	system resource	bottlenecks	are shown						
WK 2001-07-15	Co	opyright IBM		E.21		WK 2001-07-15	Copyr	ight IBM		E.22







#### Predict CPU Requirements (Example) Predict CPU Requirements (Example) ... Example (cont'd) **Requirements for Individual Partitions (Example)** The maximum number of fully exploitable processors here is nMP = 0.9 / 0.35 = 2.6 (A) On a 9221-191 with VSE/ESA 1.3 native (about 10 VSE/ESA MIPS), the CPU utilizations shown in Table 1 have been observed during a representative peak hour interval: Thus only a 2-way can be fully exploited, though, a 3-way may be filled in certain periods, too. Consumed CPU Power 'MIPS' on Source | TD Uni| TD N-way 2b) | 2c) | 2d) TABLE 1 Utilizations ut So, if hypothetically VSE/ESA TD would be used on a UNI-processor, the source CPU requirements would have to be multiplied here by on Sour processor 2a) 1.20 x 1.03 x 1.05 = 1.30 (x MF1) (x MF2) Partition MF1 = 1.00 x 1.03 x 1.05 = 1.08 0.7 MIPS\_VTAM = 0.5 VTAM ut\_VTAM =0.05 depending on where the anticipated growth will take place MIPS\_CIC1 = 6.0 7.8 CICSI ut CIC1 =0.60 8.9 ut\_CIC2 =0.05 MIPS\_CIC2 = 0.5 0.6 CICS2 0.7 Assuming a 9672–R21 2-way target processor and an estimated VSE MP-factor of 1.75, ... results in a factor POWER ut POWR =0.01 MIPS POWR = 0.1 0.1 0.1 0.8 MF2 = 2/1.75 = 1.14 BATCH1 ut\_BAT1 =0.07 MIPS\_BAT1 = 0.7 0.9 ut\_BAT2 =0.02 MIPS\_BAT2 = 0.2 0.2 BATCH2 0.2 Table 1 shows that an n-way will be required which allows to consume 8.9 MIPS consumed on a single processor alone ('biggest partition') 11.6 MIPS consumed on the total processor. Total ut\_tot =0.80 MIPS\_tot = 8.0 10.2 11.6 Note that batch throughput ratio is hard to project - if going from Uni to N-way or changing processor speed - and if any online utilization approaches 100% 'MIPS' here is ANY reasonable figure for the effective speed/capacity of a processor (Refer to separate chart) If the adequate N-way utilizations are e.g. about 80%, the nominal capacity/speed of the n-way must be multiplied with MF3 = 1/0.8 = 1.25 Assumptions for this Example: The following Requirements result here: - The intended growth for the production CICS is 20%. Required speed-MIPS values The total workload is not heavy I/O intensive, thus roughly the release delta figure may be assumed as 3%, the TD vs UNL overhead is assumed as 5% more pathlength = (source\_utils)x(source-MIPS) x MF1 x MF2 x MF3 (B) -> 8.9/.8 = 11.1 MIPS for a single processor alone -> 11.6/.8 = 14.5 MIPS for the total processor No change in partition setup is planned, VSCR provided by VSE/ESA 2.1 is used for growth, without exploiting more DIM. - Non-Parallel Share is estimated to be about 0.35 WK 2001-07-15 Copyright IBM F.10 WK 2001-07-15 F.11 Copyright IBM Predict CPU Requirements (Example) ... Simple H/W Migration Case 'Simple' H/W Migration Case (no S/W or setup change) VSE/ESA 2.1 with TD already used on Source-UNI Example (cont'd) SOURCE UNI EQUIVALENT TARGET UNI TARGET N-WAY ----MP-factor ITR-ratio Check feasability of selected n-way: ..... From LSPR, refer e.g. to the LSPR/PC figures in this document, the (UNI-)processor ITR-ratio can be calculated: ITR\_9672-R11 0.72 ITR-Ratio = ----- = 1.41 (UNI-ratio) ITRR\_UNI = ITR-T-UNI ITR-S-UNI MPf ----) ITR 9221-191 0.51 ITRR-T-NWAY = N x (ITRR\_UNI x (actually, LSPR shows ITR-ratios to a common source processor) So, since we assumed here about 10 MIPS for the 9221–191, the equivalent UNI 9672–R11 has about 14 MIPS. 9121-411 9672-R12 9672-R22 MPf | | ----->| | 1.7 |ITRR-T-NWAY| | ITRR\_UNI | | ITR-S-UNI |----->| ITR-T-UNI |---= 5.44 | calc. | = 4.77 | in LSPR | from LSPR | in LSPR | (1.0) | (->0.87) | Native example Using the same conditions as described in Step 'Check Capacities of Selected N-way', it result (= 2x0.74) a) 14/MF2 = 14x(MPf/n) = 14x1.75/2 = 12.25 is larger than 11.1 MIPS (1 single engine has enough power) 0.87 = 4.77/5.44 $2 \times 0.74 = 2 \times (0.87 \times 1.7/2)$ b) 12.25 x n = 24.5 is larger than 14.5 MIPS (Total processor power is big enough) Without any S/W change, the 9672–R22 2-way provides 2 times 74% of effective processing power i.e. - 74% for any VSE partition - 148% for the total VSE/ESA This result must be checked whether it fits in a specific case (see 'Predict CPU Requirements') c) NPS allows full 2-way exploitation d) These conditions have been observed > The selected 9672-R21 is OK Here is the corresponding example for a V=R guest: 9672-R12 9672-R22 9121-411 ITRR\_UNI MPf ITR-S-UNI ITR-T-UNI = 6.20 from = 5.12 1.6 LSPR (1000) VM/VSE example (1.0) |(= 2x0.66) | (->0.825) WK 2001-07-15 Copyright IBM F.12 WK 2001-07-15 Copyright IBM F.13

Benefits/Costs of Additional Engines	Turbo Dispatcher Performance Hints				
Benefits/Costs of Additional Engines					
Here it is assumed that the additional engine can be exploited for the assumed type of workload and setup:					
i.e. from the – TD NPS value – biggest VSE TD partition – #VSE guests – biggest VSE uni guest					
$\label{eq:main_state} \begin{array}{l} \textbf{MP-factors for various workloads} \\ Without workload specifics, which may have a lot of impact, you usually may see the following average MP-factors (and power perengine) for the different environments shown: \\ \hline \\ $	PART G. Turbo Dispatcher Performance Hints				
í total capacity increases í capacity per engine decreases					
WK 2001-07-15 Copyright IBM F.14	WK 2001-07-15 Copyright IBM G.1				
Where to use TD?	Tuning VSE for the TD (Summary)				
Where to use TD?         Ù       Use Turbo Dispatcher ONLY if         a single VSE needs more than a single         processors power         (naturally, not if 1 partition alone eats up say >70% of all)         or	Tuning VSE for the TD (Summary) Apart from - having enough concurrently dispatchable partitions (see 'Partition Setup', later) - having installed the latest TD level - having installed the latest TD PTFs from vendors 1. Tune VSE as for the Standard Dispatcher				
you need the enhanced partition balancing or VSE/ESA 2.2 relative SHAREs	" Reduce total CPU-time - More or More intelligent setup of Data In Memory - More or More intelligent setup of Data In Memory				
This is of benefit for specific cases or	<ul> <li>Better usage of VSE system resources, e.g. GETVIS/FREEVIS (GETVIS subpools, clustering of GETVISs, includes LE enclave creation)</li> </ul>				
you need info on the Non-Parallel share	– Careful specification of performance relevant parameters (CICS SIT, VSE standard options, Trace options, POWER DBLK, 3800 spooling)				
or want to test whether your programs would run	- More effective application design 2 Tune VSF in order to reduce Non-Parallel CPI Ltime				
This may be done only temporarily	All aspects apply as for Standard Dispatcher above, with specific care for non-parallel CPU-time				
inere will be more reasons to use the TD, when some dispatching/balancing enhancements are implemented.         Refer to VM/VSE regarding consolidation of VSE guests         Where NOT to use TD         Ù       On N-ways, without check of applicability         Ù       Under VM, to define an N-way on a uni         Note	<ul> <li>Reduce inefficient use of system services         SVC statistics from SIR MON may help</li> <li>Reduce, if possible, usage of key 0 programs         Measure NPS for varying environments and/or activities</li> <li>Check for TD related PTFs</li> <li>Reduce, if possible, number of task switches,         timer interrupts</li> <li>Run POWER in parallel mode</li> </ul>				
Ù If possible, start with 2 processors More than 2 processors require careful evaluation	3. Tune for lowest CP overhead (T/V ratio)				
WK 2001-07-15 Copyright IBM G.2	WK 2001-07-15 Copyright IBM G.3				

	Performance Hints for Customers	Performance Hints for Customers
Acl	ieve Throughput Economically (lowest CPU-time)	<u>Partition Setup</u> " Set up more batch and/or (independent) CICS
		partitions Exploitation of fast single processors and of multiple processors
"	Use/Define only as many processors as required	" If req'd and possible
	<ul> <li>- if not exploitable due to limited #partitions</li> <li>- if not required since others are used below say 70%-80%</li> </ul>	Split up huge CICS partitions into multiple partitions
	increase the total CPU-time per job or tx.	with CICS MRO
	This is caused e.g. by 2 effects:	- Transaction Routing
	- more frequent ALLBOUND processing	- Function Shipping
	(ALLBUUND costs more than on a UNI-processor)	- Shared Data Tables (not with CICS/VSE 2.x)
	- more communication to idle processors via SIGP	Refer to the CICS MRO section in this document
	Defining more processors may hurt even if 1 processor is already fully utilized with a single partition (CICS):	" 'Go relational'
	Single processor speed is reduced and hence the processing capacity of the biggest CICS partition	SQL/DS on 1 processor can run concurrently with CICS on another processor This split of required partition CPU-power is an extra bonus when 'going relational'
"	Use as many partitions (especially CICS) as	Consider CPU-time increase with increased relational functionality
	required on the selected n-way The impact of more CICS partitions than required is much smaller than the impact of additional (non-required) process	SQL/DS 3.5 even allows to do data base switching
	(as long as that does not mean a higher frequency of MRO)	<ul> <li>Multiple SQL/DS partitions (or application servers) for 1 CICS allow more concurrency</li> </ul>
WK 2	101-07-15 Copyright IBM G.	WK 2001-07-15 Copyright IBM G.5
	Non-Parallel Share	Non-Parallel Share
<u>NP</u> .	Share Hints for Maximum MP Exploitation Reduce share of NP-code by exploiting DIM Saves I/Os and thus also supervisor code Gives also better response times and/or allows higher proce utilization	", Usage of DEBUG option for problem analysis: slightly higher Elapsed and Response time overhead
	Naturally requires sufficient real storage	3 DEBUG areas (SVA-31) as for SD,
"	Be aware that Virtual Disk is mostly running	<ul> <li>each used wraparound, switched to next at cancel condition</li> <li>size specifiable with DEBUG, default= 64K each</li> <li>Extra DEBUG area (64K) in SVA-31 used wraparound for TD</li> </ul>
	Contention may occur if NP-utilization is already very high	specific entries and Short critical path is locally locked to ensure proper trace
	vµ use extensive Maybe in such a case using a VM VD is an alternative	entry sequence DEBUG code runs in parallel or non-parallel state
"	Do NOT use the NPA parameter option in // EXEC, except where really required	NP-Share Determination
	This parameter is an 'emergency exit only', is 'unsocial' used w/o urgent need	
"	DUMP is also running Non-Parallel	" Determine and monitor your share of NP-code Use e.g. QUERY TD to check
	- Not expected to be a production system problem	
WK 2	101-07-15 Copyright IBM GJ	WK 2001-07-15 Copyright IBM G.7



VSE System Load Balancing	VSE/ESA 2.2 Turbo Dispatcher		
Aspects for Partition Balancing for TD (cont'd)	Load Balancing Enhancements in VSE/ESA 2.2 TD		
With the TD, PRTY setup has to be changed, except all of the following conditions are fulfilled - you stay on a UNI - no partition balancing group defined	<ul> <li>Situation</li> <li>" Any terminal/user driven Online load can monopolize CPU consumption</li> </ul>		
<ul> <li>no bynamic partitions in Fb group</li> <li>only 1 partition per dynamic class used</li> <li>In the exceptional case above TD cannot show benefits,</li> <li>TD clearly was NOT done for this case.</li> </ul>	" If processor not powerful enough, no chance to get even a small 'day batch' throughput,		
" Do not 'overconsolidate' VSE systems or VSE partitions, even on MP processors	even if customer is willing to limit CICS performance slightly (increased response times and lower Online throughput) It is impossible to have a Batch and a CICS partition in the case BB compute before VEC(SEA 22)		
as long as only 1 PB group is provided Refer to chapter 'VSE/ESA Workload Balancing' in 'IBM VSE/ESA 1.3/1.4 Performance Considerations'	<ul> <li>Problem solved with VSE/ESA 2.2 Turbo Dispatcher via 'Relative CPU Shares'</li> </ul>		
Í VSE TD Relative SHAREs reduce (or even avoid) the need for >1 PB groups Refer to the separate foil	í Better (more flexible) control of VSE/ESA partitions in case of high overall CPU utilization		
WK 2001-07-15 Copyright IBM G.12	WK 2001-07-15 Copyright IBM G.13		
VSE/ESA 2.2 Turbo Dispatcher	Some Hints for PRTT SHARE Settings		
Setting Relative CPU Shares            Ù         PRTY SHARE command allows to set and retrieve the SHAREs for the balanced group         which holds static partitions/dynamic classes         Balanced Group defined e.g. via PRTY BG,C=F5=F6=F8,F2,F3,F1         ,, Each member of the balanced group has a         default SHARE         Default SHARE value is 100	Background "Dispatching of partitions outside the PB group is not affected Still absolute priority of a higher priority partition (or the PB "SHAREs have higher effect at times when processor full Partitions below the PB group are not affected by SHAREs, except that now they can be put into the PB group for the first time "SHARES only have effect to partitions when they		
<ul> <li>All dynamic partitions have the SHARE of the corresponding dynamic class</li> <li>PRTY SHARE <x>=n to set a SHARE value</x></li> </ul>	are dispatchable A very I/O intensive partition may benefit less from higher SHARES , Within the PB group, the SHAREs result in 'soft		
where <x> = static partition or dynamic class n = any value out of 1 9999 (low high priority) (0 means lowest priority in PB grp, but unbalanced)</x>	<pre>capping' A PB partition can get more than its share in a PB group, IF others can not use their shares</pre>		
e.g. PRTY SHARE,C=50	" Classification of partitions regarding traditional PB suitability		
Ù PRTY also displays the SHAREs	Type of partition PB suitability (w/o VSE SHAREs)		
<ul> <li>Current time slice of balanced group member calculated via MSECS and SHARE of member (individual SHARE / sum of all SHAREs of active PB partitions)</li> </ul>	CICS Online Balancing several production CICSs was usual (Concurrent I/O per partition) Data Base Server Traditionally had lower, same, or higher priority as CICS		
${\rm f}$ RELative SHAREs Complex customer load situations can be handled w/o the need for >1 partition balancing groups	(Concurrent I/O per partition) Batch Was not balanceable in practice with any CICS (I/Os mostly single thread)		
	A batch partition was so far not balanceable with a production CICS, since a CPU intensive batch could dominate the processor (provided I/O was completed, more CPU could always be consumed)		

#### Some Hints for PRTY SHARE Settings ... TD and 1 Big Rel.-Share-Balanced Group SHARE Hints TD and 1 Big Rel.-Share-Balanced Group Assign the SHAREs in the PB group in an , evolutionary manner Background Ù An 'uplifted partition' (moved from below the PB group into it) should start with a lower SHARE value than the average value. Even the lowest SHARE suffices to give a partition absolute priority over a partition below the PB group. TD PRTY SHARE settings are very effective, but only apply to the partition balanced (PB) group in PRTY A 'downgraded partition' (moved from above the PB group into it) should start with a high SHARE value (maybe higher than the sum of all the rest in the PB group). Only 1 PB group is available Select SHARE values noticeably different, Sometimes a partition priority is beneficial, ,, to cover the entire priority spectrum: which is high enough to avoid e.g. overruns (TCP/IP) but still allows others to continue in case of high temporary CPU demand (or even a loop, especially on a UNI processor) Use values between say 50 to 2000 Observe the balancing results What to do if PB group is already used, e.g. for batch? ,, Potential Solution Ù Consider the conditions above on impact of SHAREs, at different loads across a day $\label{eq:shares}$ Try to get better overall VSE partition dispatch Be aware that by more concurrent activities of partitions in the PB group e.g. file contention may show up. by setting up 1 big PB group Exploit TD Relative CPU Shares to the max This effect may be lowered for server partitions, which may differentiate between requests originated from Batch vs Online Assign Rel. Shares such that **Correct/Refine values** relation is roughly like desired CPU utilizations increase those values which are RT critical ,, Since customer workloads vary a lot, also across a day, finding optimal values is an iterative way. **Customer Experience** Ù More Hints Very good (running since about 01/99, posted in VSE-L 03/99) Make sure the PTF for TD APAR DY44847 (as of 04/99) is installed. For more info refer e.g. to II09513 Information APAR, describing these balancing enhancements DY44052 with PTFs UN49992(94,95) providing this function WK 2001-07-15 Copyright IBM G.16 WK 2001-07-15 Copyright IBM G.17 **MSECS Setting for Balancing** MSECS Setting for Balancing ... **MSECS Setting for Balancing** Background Ù Ù Recommendations PB internal priority rearrangements occur at 'MSECS times' in a VSE system. Not only the potential rearrangements of temporary dispatch priority within the PB group is done (also using the PRTY SHARE values), but also a scan of all other active partitions. The MSECS default of about 1 sec (976) is reasonable in most cases A PB internal partition priority is changed, essentially, when a partition has consumed 'enough' CPU-time since the last change. In general, MSECS should be Ù Some Measurement Results PACEX I/O Intensive Workload - small enough, to provide enough granularity 9672-R11 CMOS processor (roughly) 7 I/O-intensive batch jobs per partition 8 (dynamic) partitions, all in 1 PB group Every partition had the same total work to do (to get a mix, sequence of jobs was 'rotated') for control by PB - big enough, to avoid unnecessary CPU-time overhead In any case, you may try for your environment, but no major other results are expected than sketched above. MSECS 100 MSECS 9760 MSECS 976 (Default) Elapsed Time Ending Window \*1 250 sec 23 sec 245 sec 13 sec 270 sec 89 sec CPU Time 208.4 sec (1.000) 209.7 sec (1.005) 206.9 sec (0.995) MSECS may be set lower on faster processors 0.502 1021.3K 1068.4K 0.503 0.503 NPS # Disp. Entries # SVCs 1027.5K 1068.5K 1024.9K 1068.9K 'Ending Window' is the time from 'first partition available' until 'all partitions completed' \*1 The MSECS value for an n-way usually can stay the same as on the same single engine UNI > Fairest balancing is obtained for MSECS 100, at only 0.5% CPU-time cost > High MSECS saves only 0.5% of CPU-time, but balancing is not granular enough (biggest ending window) WK 2001-07-15 Copyright IBM G.18 WK 2001-07-15 Copyright IBM G.19

VSE/ESA 2.3 TD Enhancement	Performance Hints for Vendors
VSE/ESA 2.3 TD Enhancement	Performance Hints for Vendors
, QUERY TD Enhancements	" Enable and/or favor actions by customers
The QUERY TD command provides additional information concerning the workload:	
Spin Share: (SPIN_TIME) / (SPIN_TIME + TOTAL_TIME)	" Avoid key-0 code where appropriate, check whether running disabled is required
This is the share of time spent by processors in so-called spin-loops.	" Use those ESA features (if possible) which do not require SUPVR state
(TOTAL_TIME + SPIN_TIME) / ELAPSED_TIME	Avoids that by default the processing state of the code is running Non-Parallel
This value corresponds to the sum of all individual processor utilizations, which can add up to n x 100% (native)	- Use AR-mode (can run completely in PP-state)
NP Utilization: (NONPARALLEL_TIME / ELAPSED_TIME)	" Do Not replace SVC-new-PSW This action leads to performance degradation, since non-parallel
This value is additional info to the well known 'Non-Parallel Share' NPS (or NP/TOT). It is the utilization of the non-parallel status and can reach at most 100% (native). It is a good indicator of the remaining potential for achieving more total throughput, especially with more processors	status is enforced. Ine effect is a major increase of the spin-time, showing up to about 10%, vs about 2%. Use the provided vendor interfaces, as described in SC33-6331.
D Exploitation by IBM/Vendor Programs	Software AG's Exploitation of TD
here are different grades/steps of exploitation possible:	<ul> <li>DADABAS C data base product exploits n-ways</li> <li>Was implemented in 2 phases:</li> </ul>
<ul> <li>This step is a real pre-requisite for any further step.</li> <li>It simply means that the program runs with the TD functionwise</li> </ul>	<ol> <li>Non-Parallel share was reduced         <ul> <li>via improved 'Hand-Shaking' on TD and Vendor side (needs TD level 7 or above)</li> </ul> </li> </ol>
<ul> <li>This step is a real pre-requisite for any further step.</li> <li>It simply means that the program runs with the TD functionwise.</li> <li>For very most programs, this is already fulfilled, if the program runs at all in a VSE/ESA V2 environment.</li> <li>This really is the lowest level of 'support' imaginable</li> </ul>	<ol> <li>Non-Parallel share was reduced         <ul> <li>via improved 'Hand-Shaking' on TD and Vendor side (needs TD level 7 or above)</li> </ul> </li> <li>Can run concurrently in &gt;1 VSE partitions ('SMP')</li> </ol>
<ul> <li>This step is a real pre-requisite for any further step.         It simply means that the program runs with the TD functionwise.             For very most programs, this is already fulfilled, if the             program runs at all in a VSE/ESA V2 environment.             This really is the lowest level of 'support' imaginable     </li> <li>Level 2: TD 'Toleration+'         This step is fulfilled if several copies of the same program     </li> </ul>	<ol> <li>Non-Parallel share was reduced         <ul> <li>via improved 'Hand-Shaking' on TD and Vendor side (needs TD level 7 or above)</li> </ul> </li> <li>Can run concurrently in &gt;1 VSE partitions ('SMP')         <ul> <li>1 for Updates (should get higher dispatch priority)             <ul> <li>n for Reads</li> <li>Data buffers in separate address spaces</li> <li>Data buffers in separate address spaces</li> <li>Data buffers in separate</li> <li>Address (should get higher dispatch priority)</li> <li>n for Reads</li> <li>Data buffers in separate address spaces</li> <li>Data buffers in separate</li> <li>Data buffers in separate</li></ul></li></ul></li></ol>
<ul> <li>This step is a real pre-requisite for any further step.</li> <li>It simply means that the program runs with the TD functionwise. For very most programs, this is already fulfilled, if the program runs at all in a VSE/ESA V2 environment. This really is the lowest level of 'support' imaginable</li> <li>Level 2: TD 'Toleration+'</li> <li>This step is fulfilled if several copies of the same program can be run CONCURRENTLY in several partitions of VSE/ESA V2 with the TD.</li> <li>It especially applies to those programs (e.g. SORTs) for which so far it was not reasonable/beneficial to allow several copies</li> </ul>	<ol> <li>Non-Parallel share was reduced         <ul> <li>via improved 'Hand-Shaking' on TD and Vendor side (needs TD level 7 or above)</li> </ul> </li> <li>Can run concurrently in &gt;1 VSE partitions ('SMP')         <ul> <li>1 for Updates (should get higher dispatch priority)</li> <li>n for Reads</li> <li>Data buffers in separate address spaces (only small duplication)</li> <li>Efficient use of 'invalidation bits' for data consistency.</li> <li>High benefits from a common ESA data space used as S/W cache (further reducing the Non-Parallel Share)</li> </ul> </li> </ol>
<ul> <li>This step is a real pre-requisite for any further step.</li> <li>It simply means that the program runs with the TD functionwise. For very most programs, this is already fulfilled, if the program runs at all in a VSE/ESA V2 environment. This really is the lowest level of 'support' imaginable</li> <li>Level 2: TD 'Toleration+'</li> <li>This step is fulfilled if several copies of the same program can be run CONCURRENTLY in several partitions of VSE/ESA V2 with the TD.</li> <li>It especially applies to those programs (e.g. SORTs) for which so far it was not reasonable/beneficial to allow several copies to be run, since already 1 copy was very CPU intensive. The TD with support of several processor makes this option madatory</li> </ul>	<ol> <li>Non-Parallel share was reduced         <ul> <li>via improved 'Hand-Shaking' on TD and Vendor side (needs TD level 7 or above)</li> </ul> </li> <li>Can run concurrently in &gt;1 VSE partitions ('SMP')         <ul> <li>1 for Updates (should get higher dispatch priority)</li> <li>1 for Updates (should get higher dispatch priority)</li> <li>1 for Reads</li> <li>Data buffers in separate address spaces (only small duplication)</li> <li>Efficient use of 'invalidation bits' for data consistency</li> <li>High benefits from a common ESA data space used as S/W cache (further reducing the Non-Parallel Share)</li> </ul> </li> <li>Environment         <ul> <li>ADABAS V6.1.3 (or 6.1.2 +PTFs) or 6.2.1 (SMP)</li> <li>SAG phases in SVA: ADASTUB, ADANCHOR, ADASVC61</li> </ul> </li> </ol>
<ul> <li>This step is a real pre-requisite for any further step.         It simply means that the program runs with the TD functionwise. For very most programs, this is already fulfilled, if the program runs at all in a VSE/ESA V2 environment.             This really is the lowest level of 'support' imaginable     </li> <li><b>Level 2: TD 'Toleration+'</b>         This step is fulfilled if several copies of the same program concounter to be run CONCURRENTLY in several partitions of VSE/ESA V2 with the TD.         It especially applies to those programs (e.g. SORTs) for which so far it was not reasonable/beneficial to allow several copies to be run, since already I copy was very CPU intensive. The TD with support of several processor makes this option mendatory     </li> <li>Level 3: 'TD Exploitation'</li> <li>Allow to split a partition load (so far in 1 partition only) dynamically across several partitions</li> </ul>	<ul> <li>Non-Parallel share was reduced         <ul> <li>via improved 'Hand-Shaking' on TD and Vendor side (needs TD level 7 or above)</li> </ul> </li> <li>Can run concurrently in &gt;1 VSE partitions (SMP')         <ul> <li>1 for Updates (should get higher dispatch priority)</li> <li>1 for Reads</li> <li>Data buffers in separate address spaces (only small duplication)</li> <li>Efficient use of 'invalidation bits' for data consistenc:</li> <li>High benefits from a common ESA data space used as S/W cache (further reducing the Non-Parallel Share)</li> </ul> </li> <li>Environment         <ul> <li>ADABAS V6.1.3 (or 6.1.2 +PTFs) or 6.2.1 (SMP)</li> <li>SAG phases in SVA: ADASTUB, ADANCHOR, ADASVC61</li> <li>Customer Production Results                 Obtained 01/97, on 9672 2-way, 1 Update, 2 Read partitions.</li> </ul> </li> </ul>
<ul> <li>This step is a real pre-requisite for any further step.</li> <li>It simply means that the program runs with the TD functionwise. For very most programs, this is already fulfilled, if the program runs at all in a VSE/ESA V2 environment. This really is the lowest level of 'support' imaginable</li> <li>Level 2: TD 'Toleration+'</li> <li>This step is fulfilled if several copies of the same program can be run CONCURRENTLY in several partitions of VSE/ESA V2 with the TD.</li> <li>It especially applies to those programs (e.g. SORTs) for which so far it was not reasonable/beneficial to allow several copies to be run, since already 1 copy was very CPU intensive. The TD with support of several processor makes this option matatory</li> <li>Level 3: 'TD Exploitation'</li> <li>Allow to split a partition load (so far in 1 partition only) dynamically across several partitions</li> </ul>	<ul> <li>1. Non-Parallel share was reduced         <ul> <li>via improved 'Hand-Shaking' on TD and Vendor side (needs TD level 7 or above)</li> </ul> </li> <li>a for level 7 or above)</li> <li>a for updates (should get higher dispatch priority)         <ul> <li>1 for Updates (should get higher dispatch priority)</li> <li>1 for Reads</li> <li>Data buffers in separate address spaces (only small duplication)</li> <li>Efficient use of 'invalidation bits' for data consistency</li> <li>High benefits from a common ESA data space used as S/W cache (further reducing the Non-Parallel Share)</li> </ul> </li> <li>Environment         <ul> <li>ADABAS V6.1.3 (or 6.1.2 +PTFs) or 6.2.1 (SMP)</li> <li>SAG phases in SVA: ADASTUB, ADANCHOR, ADASVC61</li> <li>Customer Production Results</li> <li>Obtained 01/97, on 9672 2-way, 1 Update, 2 Read partitions. ADASH was used to apply Data In Memory (reduce SSCHs) in Phase 1</li> </ul> </li> </ul>
<ul> <li>this step is a real pre-requisite for any further step.</li> <li>It simply means that the program runs with the TD functionwise. For very most programs, this is already fulfilled, if the program runs at all in a VSE/ESA V2 environment. This really is the lowest level of 'support' imaginable</li> <li>Level 2: DD 'Doleration+'</li> <li>This step is fulfilled if several copies of the same program can be run CONCURRENTLY in several partitions of VSE/ESA V2 with the TD.</li> <li>It especially applies to those programs (e.g. SORTs) for which so far it was not reasonable/beneficial to allow several copies of a the support of several processor makes this option madatory</li> <li>Level 3: 'DD Exploitation'</li> <li>Allow to split a partition load (so far in 1 partition only) dynamically across several partitions</li> <li>Level 4: 'DD Exploitation+'</li> <li>Allow that the load of a single task is split up into several tasks and later on be combined</li> </ul>	<ul> <li>Non-Parallel share was reduced         <ul> <li>via improved 'Hand-Shaking' on TD and Vendor side (needs TD level 7 or above)</li> </ul> </li> <li>Can run concurrently in &gt;1 VSE partitions ('SMP')         <ul> <li>1 for Updates (should get higher dispatch priority)</li> <li>1 for Reads</li> <li>Data buffers in separate address spaces (only small duplication)</li> <li>Efficient use of 'invalidation bits' for data consistency</li> <li>High benefits from a common ESA data space used as S/W cache (further reducing the Non-Parallel Share)</li> </ul> </li> <li>Environment         <ul> <li>ADABAS V6.1.3 (or 6.1.2 +PTFs) or 6.2.1 (SMP)</li> <li>SAG phases in SVA: ADASTUB, ADANCHOR, ADASVC61</li> <li>Customer Production Results             <ul> <li>Obtained 01/97, on 9672 2-way. 1 Update, 2 Read partitions. ADACSH was used to apply Data In Memory (reduce SCHs) in Phase 1</li> <li>Non-Parallel Share 0.36 0.29 0.19</li> </ul> </li> </ul></li></ul>
<ul> <li>this step is a real pre-requisite for any further step.</li> <li>It simply means that the program runs with the TD functionwise. For very most programs, this is already fulfilled, if the program runs at all in a VSE/ESA V2 environment. This really is the lowest level of 'support' imaginable</li> <li>Level 2: TD 'Toleration+'</li> <li>This step is fulfilled if several copies of the same program one be run CONCURRENTLY in several partitions of VSE/ESA V2 with the TD.</li> <li>It especially applies to those programs (e.g. SORTs) for which so far it was not reasonable/beneficial to allow several copies to be run, since already 1 copy was very CPU intensive. The TD with support of several processor makes this option mandatory</li> <li>Level 3: 'TD Exploitation'</li> <li>Allow to split a partition load (so far in 1 partition only) dynamically across several partitions.</li> <li>Level 4: 'TD Exploitation+'</li> <li>Allow that the load of a single task is split up into several tasks and later on be combined</li> </ul>	<ul> <li>1. Non-Parallel share was reduced <ul> <li>via improved 'Hand-Shaking' on TD and Vendor side (needs TD level 7 or above)</li> </ul> </li> <li>2. Can run concurrently in &gt;1 VSE partitions (SMP') <ul> <li>1 for Updates (should get higher dispatch priority) <ul> <li>1 for Reads</li> </ul> </li> <li>2. Data buffers in separate address spaces <ul> <li>(only small duplication)</li> <li>2. Fricient use of 'Invalidation bits' for data consistency</li> <li>3. High benefits from a common ESA data space used as S/W</li> </ul> </li> <li>Environment <ul> <li>ADABAS V6.1.3 (or 6.1.2 +PTFs) or 6.2.1 (SMP)</li> <li>SAG phases in SVA: ADASTUB, ADANCHOR, ADASVC61</li> </ul> </li> <li> <ul> <li>Ù Customer Production Results</li> <li>Obtained 01/97, on 9672 2-way, 1 Update, 2 Read partitions. <ul> <li>ADACSH was used to apply Data In Memory (reduce SSCHs) in Phase 1</li> <li>Non-Parallel Share 0.36 0.29 0.19</li> </ul> </li> <li> Ù More info</li></ul></li></ul></li></ul>
<text><text><section-header><text><text><text><text><text><text><text><text><text></text></text></text></text></text></text></text></text></text></section-header></text></text>	<ul> <li>1. Non-Parallel share was reduced <ul> <li>via improved 'Hand-Shaking' on TD and Vendor side (needs TD level 7 or above)</li> </ul> </li> <li>2. Can run concurrently in &gt;1 VSE partitions (SMP') <ul> <li>1 for Updates (should get higher dispatch priority)</li> <li>1 for Reads</li> </ul> </li> <li>2. Data buffers in separate address spaces <ul> <li>(only small duplication)</li> <li>2. Fficient use of 'invalidation bits' for data consistenc:</li> <li>3. High benefits from a common ESA data space used as S/W <ul> <li>cache (further reducing the Non-Parallel Share)</li> </ul> </li> <li>2. Environment <ul> <li>ADABAS V6.1.3 (or 6.1.2 +PTFs) or 6.2.1 (SMP)</li> <li>SAG phases in SVA: ADASTUB, ADANCHOR, ADASVC61</li> </ul> </li> <li>2. Customer Production Results <ul> <li>Obtained 01/97, on 9672 2-way, 1 Update, 2 Read partitions. <ul> <li>ADACSH was used to apply Data In Memory (reduce SSCHs) in Phase 1</li> <li>Non-Parallel Share 0.36 0.29 0.19</li> </ul> </li> <li>2. More info <ul> <li>'Software AG's Enablement of VSE/ESA Turbo Dispatcher' by Peter Harris, SAG, WXVSE Tech Conf, Kansas City. </li> <li>May 13:6, 1997. Session #56D.</li> </ul> </li> <li>2. Contact vendor to get latest vendor level for TD</li> </ul></li></ul></li></ul>
<text><text><section-header><text><text><text><text><text><text><text><text><text></text></text></text></text></text></text></text></text></text></section-header></text></text>	<ul> <li>1. Non-Parallel share was reduced <ul> <li>yia improved 'Hand-Shaking' on TD and Vendor side (needs TD level 7 or above)</li> </ul> </li> <li>3. Can run concurrently in &gt;1 VSE partitions (SMPP) <ul> <li>1 for Updates (should get higher dispatch priority)</li> <li>1 for Updates (should get higher dispatch priority)</li> <li>1 for Reads</li> </ul> </li> <li>3. Data buffers in separate address spaces (only small duplication) <ul> <li>3. Data buffers in separate address spaces (only small duplication)</li> <li>3. Efficient use of 'invite of Common ESA data space used as S/W cache (further reducing the Non-Parallel Share)</li> </ul> </li> <li>3. ADABAS V6.1.3 (or 6.1.2 +PTFs) or 6.2.1 (SMP) <ul> <li>3. ADABAS V6.1.3 (or 6.1.2 +PTFs) or 6.2.1 (SMP)</li> <li>3. Sag phases in SVA: ADASTUB, ADANCHOR, ADASVC61</li> </ul> </li> <li>3. Distained 01/97, on 9672 2-way, 1 Update, 2 Read partitions. ADACSH was used to apply Data In Memory (reduce SSCHs) in Phase 1 Non-Parallel Share)</li> <li>3. Mon-Parallel Share 0.36 0.29 0.19</li> <li>3. Mone info</li> <li>1. 'Software AG's Enablement of VSE/ESA Turbo Dispatcher' by Peter Harris, SAG, WH/VSE Tech Conf, Kansas City. May 13-16, 1997. Session #36F. sagphasagus.com June 16-18, 1997. Session #36F.</li> </ul>

CA Products and the TD CA System Adapter in General			
CA Products and the TD	Ù Avoid that CA-products run in BG SYSCOM and BG COMREG reside in the first page and thus cannot be updated in NP-mode.		
ù CA System Adapter History	This applies to all vendor products, IBM products not affected		
" Originally used SVC NEW PSW swap	CA System Adapter in General Most of the System Adapter is VLA-51-bit capable		
causing increased SPIN-time	" Should be loaded into the VLA-31		
" Now uses new TD functions	Just to save virtual and thus real storage,		
- Specific 'Hand-Shaking' functions for system related	since concurrently used from several partitions. Ensures availability of SVA-31 space		
SWITCHPU, SWITCHNP, RESETPU	" Should NOT be loaded into the VLA-24		
- specific FLIH intercept for TD	Would be a waste of shared space below the line		
ù Required CA Software levels	" If not loaded into any VLA, it would be loaded automatically into 'SVA-ANY', when required		
<ul> <li>L016881-9705 CA90s GenLevel meanwhile replaced by L022343</li> </ul>	'Load deferred'		
Exploits new TD functions, as cited above	", It may be of performance benefit, to start >1 engines only AFTER the System Adapter		
U Customer Non-Parallel Share Results	More info		
With System	<ul> <li>'CA Products and the VSE/ESA Turbo Dispatcher' by Greg Lee, CA, VM/VSE Tech Conf, Kansas City, 05/97. Session 36F</li> </ul>		
Original         Adapter         PTFs           (9705)         (9705)         0.20 - 0.35	í Contact vendor, to get latest vendor level for TD		
Ù Newest level for System Adapter is 9907	Note		
	IBM cannot confirm the accuracy of performance, compatibility, or any other claims related to non-IBM products.		
Cont'd	Questions regarding the capabilities of non-IBM products should be addressed to the suppliers of those products.		
WK 2001-07-15 Copyright IBM G.24	WK 2001-07-15 Copyright IBM G.25		
Addt'I VSE/ESA TD Performance APARs	VM/VSE Only TD Considerations		
AddTIVSE/ESA ID PERFORMANCE APARS/PIFS The following are hints to additional TD specific performance related			
performance PTFs.			
<ul> <li>the VSE V2 performance PTFs in the Base document</li> <li>the APAR/PTFs referred to in this TD document</li> </ul>			
* DY43952 UD49914 VSAM performance PTF			
This PTF reduces VSAM CPU-time by avoiding SECTVAL SVCs for SD and TD (provided the partition crosses the 16M line) and improves VSAM data compression with ICCF started.			
IL requires a ID FIF (for APAK DY43919) and is contained in in VSE/ESA 2.1.3. Please make sure that the performance benefit of this PTF is			
not reduced by a newer VSAM PTF, i.e. make sure that also VSAM PTF UD50015 is applied.	PART H.		
* DY44055 UD50003 Parallel POWER for VSE/ESA 2.2 UD50004	VM/VSE Only TD Considerations		
This PTF upgrades to POWER 6.1.1 which allows to run POWER tasks in parallel mode.			
Still the default is POWER running non-parallel, since some preconditions have to be met functionwise with vendor programs. Refer to this APAR for more information. Make sure DY44112 with PTF UD50016 is applied, too.			
* DY44172 UD50112 TD System Enhancements when ICCF started UD50115 UD50118			
This PTF avoids that whenever ICCF is started in a VSE/ESA system, monitor class MC(4,1) is 'hot' across all VSE partitions (causing additional dispatcher entries) With this PTF (exclusive to the TD), MC(4,1)s are only hot when an ICCF interactive partition is started and only in this interactive partition, not for the whole VSE. It is also required for the CA System Adapter enhancements.			
This PTF belongs to VSE/ESA 2.2.			
WK 2001-07-15 Copyright IBM G.26	WK 2001-07-15 Copyright IBM H.1		

# VW/ESA Multiprocessing and VSE TD

#### **VM/ESA MP Features**

#### VM/ESA can provide Ù

#### Real Multiprocessing ...

An individual guest logical processor gets exclusive use of a physical processor (selected by VM) (V=R|F guests only)

#### Virtual Multiprocessing

Guest 'can see' more processors than actually available Even on a Uni-processor

- 1 Defining more virtual than real processors results in poor guest performance (just recommended for testing purposes)
- 1 No performance reason to define >1 logical VSE processors under VM/ESA on a UNI
- Ù Some VM specific definitions
  - Master and Alternate (Real) Processors Master processor is one of the real processors, where certain VM/CP work must run (Mostly the IPLed processor, this is one method, VM uses to serialize work). The Master Processor cannot be dedicated to any guest Alternate processor is any other real processor
  - **Base (Virtual) Processors** ,, Base processor is that virtual processor of a guest, to which VM/CP associates total guest resources in the virtual machine definition block. This is used only by CP internally

WK 2001-07-15

Copyright IBM

# Importance of Low VM Overhead

# Why is a low VM overhead important for TD?

#### **Technical Background**

VSE non-parallel code is key-0 code (often supervisor code) which is often intercepted by CP

1 Non-parallel code is 'enlarged' by the CP overhead (T/V ratio)

This is also true for parallel code, but ... this can be compensated by adding more processors

#### Native VSE:

The non-parallel utilization is

NPU\_native = NPS\_native x (total sum of CPU utilizations) with NPS\_native as the (native) Non-Parallel Share.

#### Under VM: **,**,

The effective NPS is

NPS\_eff = NPS\_guest x TV\_ratio Actually, the NPS shown by QUERY TD in case of VM guest (NPS\_guest) is only minimally bigger than in case of native (NPS native)

#### $\rm i$ The lower/better the T/V ratio is, the higher is the maximum TD throughput under VM:

Example

	Non-Parallel Shares NPS	Max# fully expl. proc. nMP = 0.9 / NPS
Native	NPS_native = 0.35	nMP = 2.6 (native)
Under VM	NPS_guest = 0.36 NPS_eff = NPS x TV_ratio	= 1.9 (T/V=1.3) nMP = 2.1 (T/V=1.2) = 2.4 (T/V=1.1)
K 2001-07-15	Copyright IBM	н

Copyright IBM

# **Guest Definitions**

#### **Guest Definitions**

,,

...

,,

H.2

#### **Directory for Guest:**

MACHINE ESA <max\_no\_of\_virt.\_proc.>

<max\_no\_of\_virt.\_proc.> If omitted, number is given by the number of the CPU directory control statements

# Directory control statement or CP DEFINE cmd:

CPU <cpuaddr> NODEDICATE|DEDICATE

- cpuaddr = virtual address, e.g. 00..05, at most <max\_no\_of\_virt.\_proc.> CPUs
- NODEDICATE|DEDICATE specifies whether this virtual processor is to be dedicated to a physical processor (selected by WN). Default depends on guest type and OPTION statement
- If V=R and VM/ESA on real MP (and automatic dedication enabled) VM/CP dedicates 1 processor by default
- NODEDICATE is used in general, DEDICATE gives performance benefits (details below)

The CPU statements in the directory are 'static', the CP DEFINE commands are 'dynamic' (i.e. can be issued when the guest is up).

#### Attach/Detach of virtual processors

# DEFINE CPU <cpuaddr> DETACH CPU <cpuaddr>

Attaches/detaches a virtual processor from your virtual guest configuration

H.3

H.5

All definitions (except DEFINE) cannot be reset without a new guest IPL Refer to 'VM/ESA CP Command Reference'

Specific conditions must apply to keep/have VM IOASSIST active

WK 2001-07-15 Copyright IBM

# **Reduce VM Overhead**

#### Reduce VM CP overhead as far as possible

- Refer to VM/VSE performance documentation, e.g.
  - VM/ESA 2.1.0 Performance SC24-5782
  - 'IBM VSE/ESA Guest Performance Considerations'
- Most preferrably use V=R/F guests with DEDicated ,, DASDs

Benefits from I/O passthru/assist and VM CCW translation bypass. Even w/o dedicated DASDs, still SIGP Interpretation Assist helps

- Especially check that IOASSIST is really active ,, Refer to 'IOASSIST' below
- Dedicate CPUs if possible ...

## a) All started VSE CPUs can be dedicated

This is the best case, all processors have same speed (seen by VSE)

#### b) Not all started VSE CPUs can be dedicated

May be your workload already benefits even if not all guest processors can run on a dedicated engine. No general statement possible so far. Individual trial required. Refer to 'Dedication of Processors' below

WK 2001-07-15

# Reduce VM Overhead ...

# ASSIST Aspects

" VM IOASSISTs are only active, if ALL logical processors currently defined via CPU <cpuaddr> of a guest are started via SYSDEF TD,START=..

Check IOASSIST status via QUERY IOASSIST in VM. SIE assist include IOASSIST, beneficial for all V=R/F guests with DEDicated DASD devices

-> A new TD function in VSE/ESA 2.3 to QUIESCE a processor 'STOPQ'

### " SIGP Interpretation Assist

Important for performance of VM preferred guests or LPARs for n-ways

Part of SIE assist, avoids interception of SIGPs. Standard on all 9672 Enterprise Servers and newer ES/9000s

I Avoid that a CPU defined for VSE under VM is not started

Add via CP DEFINE CPU only those virtual processors, you immediately start via SYSDEF TD Unfortunately a CP DETACH CPU is not possible w/o a VSE re-IPL to stay in IOASSIST.

#### **Relative/absolute VM SHAREs**

If a VSE TD system runs in competition with other VM tasks (e.g. CMS, or VSE-test) ...

" Increase VM SHAREs for the VSE TD guest when defining addt'l logical processors

VM SHAREs of a guest are divided amongst all currently defined guest virtual processors, independent of their state.

WK 2001-07-15

Copyright IBM

# **Dedication of Processors**

#### Dedication of processors (cont'd)

" Imbalance of processor speeds imposed by CP or other VM tasks

Since VM/CP runs on the VM Master Processor, this processor 0 seems to have lower speed for a VM MP guest. But, VM tries to put lesss load onto the VM Master Processor. MVS MP experiences revealed that it is/was of benefit for MVS to have 'equal speed processors' (spin aspects). Nevertheless also in such cases dedication of processors may be beneficial.

" When/How to use DEDicated processors?

Since VSE TD has no processor affinities, there would be no means to preferrably select the DEDicated processor for VSE work (in order to hurt other lower priority VM tasks less).

- Í You may UNDEDicate the 2nd processor (processor 1) on 2-ways via UNDED VSEmach CPU ALL|cpuaddr Dedication only reasonable if those processors not needed for other VM tasks
- I A mix of DEDicated and non-DEDicated processors for a single guest has to be evaluated on an individual customer base

You may try it for your environment, no general rules can be given

1 DEDicate all VSE processors if you have enough real processors

WK 2001-07-15

Copyright IBM

H.8

H.6

### Reduce VM Overhead ...

### VSE logical processors in stopped state

Defining virtual processors w/o using them

Causes more CPU-time overhead

Lowers the effective SHARE value of a guest

#### **Causes loss of VM IOASSIST**

#### Dedication of Processors (more details)

#### Dedication of a physical processor

- means exclusive use by 1 (specific) VSE (logical) processor
- excludes other VM tasks (e.g. CMS, VSEs) from using this physical processor
- likewise applies to standard VSE dispatcher
- applies to any type of guest (V=R/F/V)
- may not be reasonable on a dyadic processor, if other VM tasks exist (see below)
- is another VM means to reserve processing power
- reduces total CP overhead for VSE guests

#### ... Utilization of a DEDicated processor

Both VMPRF and the IND command show 100% utilization for any DEDicated processor

# I Use VSE to determine actual utilization of a DEDicated processor

WK 2001-07-15	
---------------	--

H.7

# **VSE/ESA 2.3 TD Enhancements**

Copyright IBM

#### VSE/ESA 2.3 TD Enhancements

#### " New Supervisor Services for Vendors

With the new TD level, additional performance optimized services for vendors have been provided. They help in order to save non-parallel CPU-time and thus to reduce the Non-Parallel Share NPS.

### " Quiesce CPU

#### Problem

Dependent on the workload it may be necessary or beneficial to temporarily stop an engine (CPU) in order to avoid the overhead of an additional CPU that can't be exploited or is not required (this may apply e.g. during off-shift).

However, VM/ESA V=R guest environments with any 'not started (stopped)' CPU will have no I/O assist for dedicated devices. So the VM overhead may increase and not allow to benefit from a stopped processor.

#### Solution

A CPU can be quiesced via a new command 'STOPQ'.

Copyright IBM

Such a CPU will no longer participate in processing the workload. The overhead of the CPU, that is not required, can be avoided, and the VM/ESA guest continues to run with I/O assist.

#### **Performance Results**

Refer to next foil

WK 2001-07-15

H.9



PR/SM LPAR Only Considerations	PR/SM LPAR Multiprocessing and VSE TD
PART I. PR/SM LPAR Only Considerations	<ul> <li>PR/SM LPAR features for n-way operating systems</li> <li>PR/SM Logical Partitions (LPAR) can provide a         <ul> <li>Dedicated LPAR(s)</li> <li>A logical partition that has exclusive use of its processors are mapped to a separate subset of the physical processors)</li> <li>Shared LPAR(s)</li> <li>A logical partition that shares all physical processors (not assigned to any dedicated LPAR) with all other shared LPARs</li> <li>Naturally, only the maximum number of processors defined for an LPAR can be 'seen' (concurrently used)</li> <li>Processing weights for shared LPARs are defined and always hold for the total LPAR guest, independent of the number of defined or currently active processors are started</li> <li>Any LPAR may consist of multiple processors</li> <li>No processor is shared between a dedicated and always hared LPAR</li> </ul> </li> </ul>
WK 2001-07-15       Copyright IBM       L1         PR/SM LPAR Multiprocessing and VSE TD       PR/SM LPAR Performance for N-ways         Ù       LPAR Performance for N-ways         Ù       LPAR in general gives lower ITR than basic mode         "       Shared LPAR overhead is very similar to	WK 2001-07-15 Copyright IBM I.2 Appendix: Why now?
<ul> <li>Dedicated LPAR overhead is smaller than for Shared LPARs</li> <li>Defining more logical processors than required gives higher overhead (like under VM)</li> <li>When a large single-image processing is NOT required</li> <li>LPAR overhead is reduced or even compensated when each partition has fewer logical processors assigned than there are physical processors (especially for dedicated LPARs)</li> <li>MVS examples (IMS on ES/3090-600E)</li> </ul>	PART J. Appendix: Why now?
# and type       ITR ratio         of LPAR partitions       vs 3090-600E (basic mode)         2 DEDICATED 3-ways       110% *         2 SHARED 3-ways       102%         * Both LPARs had 84% of a 3090-300E         Í Major factor for LPAR performance:         # logical processors         # physical processors         This ratio should be as low as possible         For more info, refer to 'PR/SM Planning Guide', GA22-7123-13, GA22-7236-00 (for G3 and Multiprise 200)	The following is an article (courtesy of Jerry Johnston, IBM) for more background information
WK 2004-07-15 Convricts IBM 1.3	WK 2001-07-15 Copyright IBM J.1

### Why VSE MP support now?

#### Why VSE MP support now?

Multi-processing and VSE. Those are words many of us never thought we'd see together in a sentence. For years, one of most fundamental and enduring 'principles' of S/370/390 was that MVS and VM covered MPs, while VSE limited itself to small and intermediate uni-processors. The reason was perfectly logical - right up until technology changed the ground rules and it wasn't logical anymore.

MPs first came into common use in the early 70s. System/370 158 and 168 offered MP models. They were super, high end systems of little interest to most VSE customers. In the late 80s, 3090 systems pushed MP models to even higher levels of performance while most VSE users were content with the performance of IBM 9370 or 4381 uni-processor models. Some larger VSE customers took advantage of MP support in VM, but there was no broad-based requirement for native VSE support of MP models. For most VSE customers, there was always a bigger uni-processor available. The world was simple.

Things began to change in the early 90s. The entry ES/9000 was the ES/9221, a small rack-mounted system. The ES/9221 was (and is) an ideal choice for many VSE customers. Until recently, the top ES/9221 was the M 200, a 2-way system. Since there was no VSE support for MP, a VSE customer outgrowing the largest ES/9221 uni-processor was encouraged to go to an ES/9121 uni-processor and skip the more obvious M 200. If MP models became common across a broad spectrum of performance, not just the high end, could VSE avoid MP support and still meet customer needs for choice and growth?

Now the change in ground rules is even starker. IBM introduced the System/590 Parallel Enterprise Server (IBM 9672 R) in September 1994 The 9672 R comes in six models – one uni-processor and five MPs. Becau: of its lower total cost of computing (acquisition cost, power, coolinn space requirements, reliability, growth potential, etc), the IBM 967 R is an ideal enterprise server and a sizable portion of the VSE population found it appealing. 9672

Equally significant, CMOS and the new parallel technology was clearly the future for S/390. Instead of several unique processor designs, System/390 systems of the future will be based on a common S/390 CMOS microprocessor technology (the same basic technology used to make low cost, commodity microprocessors and memory chips). Today the 9672 R and '211' models of the ES/9221 share a common S/390 CMOS microprocessor. To address a range of performance requirements, S/390 servers will simply add more CMOS microprocessors in parallel.

WK 2001-07-15

Copyright IBM

# Why VSE MP support now? ...

The VSE/ESA V2.1 Turbo Dispatcher runs on any ESA-capable processor. An 'ESA-capable processor' may be a uniprocessor or an 'n-way' model. 'N-way' means any system with two or more processing units (PUs) with shared main memory and channels. The current 9672 R goes up to 6-way (6 processing units), the 9221 goes up to 2-way, and the 9121 goes up to 4-way. All ES/9000 models will be supported by the Turbo Dispatcher. ESA capable processors also include the 4381-9XE models and most later 3090 models.

The Turbo Dispatcher does not support 'Parallel Sysplex' (known as 'coupling'). The latest MVS/ESA supports 'coupled systems'. That is, multiple systems, each of which may be a 'n-way' (where 'n' may be different for each system). NVS/ESA manages the entire complex as a 'single system image'. You can think of MVS as supporting 'm x-way' (or maybe more accurately: anl + b\*r2 + cxn3 + ...). VSE doesn't plan to go that far. Thus, although VSE has added MP support, the relative positioning of VSE and MVS remains unchanged. VSE is still positioned for small and intermediate systems. It's just that today's 'small' systems are often more powerful than the 'jumbo' systems of just a few years ago.

Turbo Dispatcher demonstrates that IBM has the good sense to change even the most fundamental 'principles' when technology and customer requirements indicate that what was once logical is no longer so. With the Turbo Dispatcher and the System/390 Parallel Enterprise Server, IBM gives VSE customers the sort of cost/effective capacity and growth opportunities that are needed in the emerging client/server world.

Jerry Johnston

J.4

J.2

Fortunately VSE was ready for the change. VSE/ESA Version 1 had just completed a massive upgrade. In a span of only 3-4 years, VSE transformed itself from VSE/SP, with all its restrictions and limitations, to VSE/ESA V1.3 with support for 2 GB of real storage, up to about 200 partitions, 31 bit virtual addressing and virtual storage constraint relief, ESA data spaces, and much, much more. The capacity and extendibility of VSE had grown enormously but it still lacked MP

support.

In September 1994, along with the System/390 Parallel Enterprise Server, IBM announced VSE/ESA Version 2. Building on VSE/ESA VI, Version 2 added client/server to traditional VSE strengths in cost/effective batch and transaction processing. Version 2 also included something called the 'Turbo Dispatcher'. MP support is coming to VSE and will be generally available in July, 1995.

The Turbo Dispatcher is a unique VSE design. One obvious objective was to support IBM's new n-way systems, exploiting multiple processors in a cost/effective way to improve throughput. Another, more important, objective was a design that minimizes the effect on staff and programs. Early experience says the Turbo Dispatcher meets both objectives.

A dispatcher distributes the jobs and various work units that make up each job to the available hardware resources. Work units are pieces of a job that begin at the instant of dispatching and continue to run up to the point when an interrupt request is posted. The Turbo Dispatchers have 'equal rights'. That is, every PU has access to the shared virtual areas of VSE/ESA (including the supervisor) and every PU may receive interrupt requests from any I/O or other external sources. While a PU is processing a work unit, no other PU can process any work units of the same job. The Turbo Dispatcher does not dedicate a specific PU to a job. Instead, it distributes jobs evenly to all PUs. Thus, while a job aid run on more than one PU at a time, during the life of any job it will run on all the PUs in the system.

As complicated as it may sound, the design is really quite simple. It works 'natively' or under VM/ESA. The Turbo Dispatcher does not change the system structure (for example, layout of VSE address speces). That means no changes are required for most user or vendor written programs. In addition, there is no impact on systems administration or operating environment. Again, the most important objective of the Turbo Dispatcher design was to minimize staff and people cost.

WK 2001-07-15 Copyright IBM J.3

K.1

# LSPR Results for Turbo Dispatcher

PART K.

LSPR Results for Turbo Dispatcher

This section was updated and moved into the new document 'IBM VSE/ESA Hints for Performance Activities'

For official LSPR results and more info, refer to

LSPR in Internet URL=http://www.s390.ibm.com/lspr/

WK 2001-07-15

Copyright IBM

WK 2001-07-15

Copyright IBM

#### Why VSE MP support now? ...

The challenge to VSE's uni-processor strategy was clear. Unless we convinced ourselves that each and every VSE customer could be content with one single uni-processor model (the ultimate 'one size fits all' approach) MP support would soon become critical for VSE.

EOD		
END OF DOCUMENT	Have a nice day	
WK 2001-07-15	Copyright IBM	K.2