

MICROCOMPUTER DATABOOK

GENERAL INFORMATION 32-BIT RISC MICROCOMPUTER 16-BIT SINGLE-CHIP MICROCOMPUTER 3 8-BIT SINGLE-CHIP MICROCOMPUTERS 4-BIT SINGLE-CHIP MICROCOMPUTERS 4-BIT SINGLE-CHIP MICROCOMPUTERS (FOR DATA BANK USE) PRECAUTIONS FOR SINGLE-CHIP MICROCOMPUTERS

DEVELOPMENT SUPPORT SYSTEMS

8

PACKAGING

NOTICE

The circuit application examples in this publication are provided to explain representative applications of SHARP devices and are not intended to guarantee any circuit design or license any intellectual property rights. SHARP takes no responsibility for any problems related to any intellectual property right of a third party resulting from the use of SHARP devices.

SHARP reserves the right to make changes in the specifications, characteristics, data, materials, structures, and other contents described herein at any time without notice in order to improve design or reliability. Contact SHARP in order to obtain the latest device specification sheets before using any SHARP device. Manufacturing locations are also subject to change without notice.

In the absence of confirmation by device specification sheets, SHARP takes no responsibility for any defects that occur in equipment using any SHARP devices shown in catalogs, data books, etc.

Observe the following points when using any device in this publication. SHARP takes no responsibility for change caused by improper use of the devices which does not meet the conditions and absolute maximum ratings for use specified in the relevant specification sheet nor meet the following conditions:

- The devices in this publication are designed for use in general electronic equipment designs, such as:
 - · Personal computers
 - Office automation equipment
 - Telecommunication equipment (except for trunk lines)

- Test and measurement equipment
- Industrial control
- Audio visual equipment
- Consumer electronics
- Measures such as fail-safe function and redandant design should be taken to ensure reliability and safety when SHARP devices are used for or in connection with equipment that requires higher reliability such as:
 - · Main frame computers
 - Transportation control and safety equipment (i.e., aircraft, trains, automobiles, etc.)
 - Traffic signals

- Gas leakaga sensor breakers
- Alarm equipment
- · Various safety devices etc.
- SHARP devices shall not be used for or in connection with equipment that requires an extremely high level of reliability and safety such as:
 - Military and aerospace applications
 - Telecommunication equipment (trunk lines)
- Nuclear power control equipment
- Medical and other life suport equipment (e.g. scuba)

Contact a SHARP representative in advance when intending to use SHARP devices for any 'specific' applications other than those recommended by SHARP or when it is unclear which category mentioned above controls the intended use.

If the SHARP devices listed in this publication fall in the scope of strategic products described in the Foreign Exchange and Foreign Trade Control Law, it is necessary to obtain export permission or approval under the law in order to export such SHARP devices.

This publication is the proprietary product of SHARP and copyrighted, with all rights reserved. Under the copyright laws, no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, for any purpose, in whole or in part, without the express written permission of SHARP.

Express written permission is also required before any use of this publication may be made by a third party.

Contact and consult with a SHARP representative if there are any questions about the contents of this publication.

© Sharp Corporation, April 1996. R5El Printed in Japan

PREFACE

As we become more and more an infomation-oriented society, microcomputers have come to play a major role in both home and office equipment. On the one hand, computer-related services are growing ever more sophisticated and diverse; on the other, they are becoming much more accessible to each of us in our daily lives. Along with this increase in the importance of the information processing in our lives, we are faced with a growing demand for microcomputers using the most advanced technology.

To keep pace with this rapid progress, we at Sharp will continue to direct our efforts at understanding the crucial trends of the moment in this area and supply our customers with products that truly meet their needs. In short, to contribute to a better life for all of us in this age of expanding technology.

Sharp has developed a wide range of microcomputer units including 4-bit, 8-bit and 16-bit microcomputers and 32-bit RISC microcomputer for use in numerous areas of application. Sharp microcomputer units are used extensively in home appliances, PDAs and multimedia-related products, as well as in communication equipment.

This data book has been especially compiled for the use of our customers. Listed here is the major microcomputers products developed and manufactured by Sharp, with detailed explanations of their many functions and outstanding features. We hope that you find this book useful in determining which Sharp products are best suited to your needs. Please contact us directly if you have any further questions.

SHARP'S INTEGRATED CIRCUIT DOCUMENTATION

MICRO-COMPUTER

- · 32-Bit RISC Microcomputer
- 16-Bit Single-Chip Microcomputer
- 8-Bit Single-Chip Microcomputers
- · 4-Bit Single-Chip Microcomputers
- 4-Bit Single-Chip Microcomputers (For Data Bank Use)
- Development Support Systems etc.

MOS

- CCDs/CCD Peripherals
- Display Drivers
- A/D · D/A Converters
- · Facsimile MODEMs
- Telecommunications

MEMORY

- Pseudo-Static RAMs
- Dynamic RAMs
- Static RAMs
- · Mask-Programmable ROMs
- FIFO Memories
- Application Notes

BIPOLAR

- · Operational Amplifiers/Comparators
- · Transistor Arrays, Voltage Regulators
- A/D D/A Converters
- · ICs for Audio/Visual Equipment
- CCD Peripherals, ICs for Telephone, etc.

RELIABILITY HANDBOOK

- · Quality and Reliability Assurance System
- How Sharp Views Semiconductor Device Reliability and Reliability Prediction
- · Reliability Testing
- · Failure Analysis
- · Proper Handing of Semiconductor Devices

TABLE OF CONTENTS

SECTIO	ON	PAGE
1	GENERAL INFORMATION	1
	Alphanumeric Index	2
	Product Lineup	3
	Quality Assurance	8
2	32-BIT RISC MICROCOMPUTER	25
	Development Environment for ARM Microprocessors	48
3	16-BIT SINGLE-CHIP MICROCOMPUTER	51
4	8-BIT SINGLE-CHIP MICROCOMPUTERS	63
5	4-BIT SINGLE-CHIP MICROCOMPUTERS	191
6	4-BIT SINGLE-CHIP MICROCOMPUTERS (FOR DATA BANK USE)	345
7	PRECAUTIONS FOR SINGLE-CHIP MICROCOMPUTERS	371
8	DEVELOPMENT SUPPORT SYSTEMS	375
	• 8-Bit/4-Bit Single-Chip Microcomputers Development Support Systems	376
	8-Bit Single-Chip Microcomputer Development Support Tools	377
	 4-Bit Single-Chip Microcomputer Development Support Tools 	378
	 16-Bit/8-Bit Single-Chip Microcomputers, 32-Bit RISC Microcomputer Development Support Tools 	379
9	PACKAGING	381



GENERAL INFORMATION

Alphanumeric Index	
32-BIT RISC MICROCOMPUTER	
LH77790	26
46 DIT CINOLE CUID MICROCOMPUTED	
16-BIT SINGLE-CHIP MICROCOMPUTER	50
SM6004	52
8-BIT SINGLE-CHIP MICROCOMPUTERS	
SM8311	140
SM8313	140
SM8314	140
SM8315	140
SM8502	64
SM8503	64
SM8504	64
SM8505	64
SM8506	·····64
4-BIT SINGLE-CHIP MICROCOMPUTERS	
SM3903	217
SM3905	
SM5K4	
SM5K5	
SM5K6	
SM5L1	
SM5L2	
SM5L3	
SM563	_
SM565	
	∠99

4-BIT SINGLE-CHIP MICROCOMPUTERS (FOR DATA BANK USE)

SM350335	52
SM350435	54
SM350735	50
SM350836	ô4
SM350936	60
SM351136	66
SM351236	62
SM351336	68
SM351435	56
SM351535	58


PRODUCT LINEUP

32-Bit RISC Microcomputer (ARM Series)

★ Under development

Model No.	Configuration	Operating frequency (MHz) MAX.	Power consumption (mW) MAX.	Supply voltage (V)	Package
★LH77790	ARM7D CPU + Cache Memory (2 kB) + RAM (2 kB) + Timer +	25 (at 5 V)	600 (at 5 V)	2.7 to	160QFP
X LI II I I I I	UART (3-ch) +INTC + PIO + DRAMC + PWM + MEM I/F + LCDC + WDT	16.5 (at 3.3 V)	90 (at 3 V)	5.5	IOUGEE

16-Bit Single-Chip Microcomputers



Model No.	Memo	ry (bit)	I/O	Instruction cycle	Supply current	osc	Supply voltage	Operating temp.	Package	Remarks
Moder No.	ROM	RAM	1/0	(μs) MIN. (mA) TYP.		030	(V)	(°C)	rackage	nemarks
★ SM6004	60 k x 8	2 048 x 8	88	0.133	65		2.5 to 5.5*2 4.5 to 5.5*3	– 20 to 70	100QFP 100LQFP*4	16-bit timer unit, 10-bit A/D, 8-bit D/A, UART, SIO,
<u> </u>										PWM output
*LU6000F0/F1	124 k x 8*1	3 584 x 8	88	0.133	TBD		2.7 to 3.6*2 4.5 to 5.5*3	– 20 to 70	100LQFP**	16-bit timer unit, 10-bit A/D, 8-bit D/A, UART, SIO, PWM output


^{*1} Flash memory


^{*2} Main clock 20MHz

^{*3} Main clock 30MHz

^{*4 0.5}mm pin-pitch

8-Bit Single-Chip Microcomputers





SM8300, SM8500 Series

	Memo	Memory (bit)		Instruction	'''		Supply Operating					
Model No.	ROM	RAM	I/O	cycle (µs) MIN.	current (mA) TYP.	osc	voltage (V)	temp. (°C)	Package	Remarks		
SM8311	8k x 8	512 x 8	52	0.5	6 (at 1 μS)	Crystal/ Ceramic	2.7 to 5.5					
SM8313	16k x 8	512 x 8	52	0.5	6 (at 1 μS)	Crystal/ Ceramic	2.7 to 5.5	-20 to 70	64SDIP/	PWM output, LED direct drive, Built-in A/D, SIO		
SM8314	24k x 8	1 024 x 8	52	0.5	6 (at 1 μS)	Crystal/ Ceramic	2.7 to 5.5	-201070	64QFP			
SM8315	32k x 8	1 024 x 8	52	0.5	6 (at 1 μS)	Crystal/ Ceramic	2.7 to 5.5					
★SM8502	24k x 8	1 024 x 8	84	0.33*2	10	Crystal	1.8 to 5.5		1			
★SM8503	32k x 8	1 024 x 8	84	0.33*2	10	Crystal	1.8 to 5.5					
SM8504	40k x 8	1 024 x 8	84	0.33*2	10	Crystal	1.8 to 5.5	- 20 to 70		Built-in wave form generator (2-ch),		
★SM8505	40k x 8	2 048x 8	84	0.33*2	10	Crystal	1.8 to 5.5			10-bit A/D, D/A, SIO		
SM8506	60k x 8	2 048x 8	84	0.33*2	10	Crystal	1.8 to 5.5	j				
LU8500F0/F1	60k*1 x 8	2 048x 8	84	0.33*2	20	Crystal	2.7 to 3.6 4.5 to 5.5					

^{*1} Flash memory

^{*2} System clock speed is switchable on programming.

^{*3 0.5} mm pin-pitch

4-Bit Single-Chip Microcomputers

	ROM (byte)	RAM (bit)	I/O	Model NO.		Application
Built-in 10-bit A/D converter	2 k	128 x 4	24	SM5K4	- 7 [Electric shavers
	2 k	128 x 4	24	SM5K5	}	Camcorders Battery chargers
	4 k	256 x 4	24	SM5K6	-	Remote controls

Controller Series


BA 1 - 1 S.1 -	Memory (A/D	Instruction	Supply	000	Supply	Operating	D 1
Model No.	ROM	RAM	I/O	conversion	cycle (µs) MIN.	current (mA) TYP.	osc	voltage (V)	temp. (°C)	Package
SM5K4	2 048 x 8	128 x 4	17*1 23*2 24*3	10-bit 4-ch	1.2	1.2	Resistor	2.7 to 5.5	-20 to 85	30SDIP/ 24SSOP/ 32SOP/ 36QFP
SM5K5	2 048 x 8	128 x 4	20*4 23* ² 24* ³	10-bit 4-ch	1	1.2	Crystal/ Ceramic	2.2 to 5.5	-20 to 70	30SDIP/ 28SOP/ 32SOP/ 36QFP
SM5K6	4 096 x 8	256 x 4	24	10-bit 8-ch	1	1.6	Crystal/ Ceramic	2.0 to 5.5	-20 to 70	30SDIP/ 32SOP/ 36QFP

^{*1 24-}pin SSOP

^{*3 32-}pin SOP or 36-pin QFP

^{*2 30-}pin SDIP

^{*4 28-}pin SOP



LCD Driver Series

Model No.	Memor	y (bit)	I/O	Instruction	Supply	osc	Supply	Operating	Doolsono
Woder No.	ROM	RAM	1/0	cycle (µs) MIN.	current (mA) TYP.	USC	voltage (V)	temp. (°C)	Package
SM563	4 096 x 8	128 x 4*3 32 x 4*4	30	2 (at 5 V) 6.7 (at 3 V)	400 (at 3 V)	Resistor	2.7 to 5.5	-20 to 70	64QFP
SM565	8 192 x 8	192 x 4*3 64 x 4*4	31	2 (at 5 V) 8.79 (at 3 V)	160 (at 3 V)	Ceramic	2.4 to 5.5	-20 to 70	100QFP
SM5L1	2 048 x 8*1 160 x 6*2	48 x 4* ³ 21 x 4* ⁴	14	61	8 (at 122 μs)	Crystal/ Resistor	1.5 ± 20%	0 to 50	60QFP
SM5L2	3 072 x 8*1 256 x 6*2	96 x 4* ³ 34 x 4* ⁴	14	61	10 (at 122 μs)	Crystal/ Resistor	1.5 ± 20%	0 to 50	72QFP*5/ 80QFP
SM5L3	4 096 x 8 ^{*1} 256 x 6 ^{*2}	128 x 4*3 42 x 4*4	14	61	12 (at 122 μs)	Crystal/ Resistor	1.5 ± 20%	0 to 50	80QFP
SM3903	2 772 x 8	96 x 4* ³ 32 x 4* ⁴	16	52.8	40	Ceramic	2.6 to 3.2	0 to 50	60QFP
SM3905	4 096 x 8	128 x 4*3 32 x 4*4	30	8.79	160	Ceramic	2.4 to 3.6	-20 to 70	64QFP


^{*1} Program ROM

^{*3} Data RAM

^{*5 0.5} mm pin-pitch

^{*2} Melody ROM

^{*4} Display RAM (Usable for Data RAM)



For Data Bank Use

Model	Memor	y (bit)		Instruction Supply current (TYP.)			Supply	Operating		
No.	ROM	RAM	I/O	cycle (µs) MIN.	Operating (µA)	Standby (µA)	osc	voltage (V)	temp. (°C)	Package
SM3503	6 144 x 23	1 024 x 8 256 x 4	8	12	85	20*1	Built-in*2 OSC	2.5 to 3.4	-10 to 60	Chip/ 100QFP
SM3504	6 144 x 23	512 x 8 256 x 4	8	12	85	20*1	Built-in*2 OSC	2.5 to 3.4	-10 to 60	Chip/ 80QFP
SM3507	6 144 x 23	512 x 8 256 x 4	18	12	85	20*1	Built-in*2 OSC	2.5 to 3.4	-10 to 60	Chip/ 80QFP
SM3509	8 192 x 23	2 048 x 8 256 x 4	18	12	85	20*1	Built-in*2 OSC	2.5 to 3.4	-10 to 60	Chip/ 100QFP
★ SM3512	8 192 x 23	8 192 x 8 256 x 4	18	12	85	20*1	Built-in*2 OSC	2.5 to 3.4	-10 to 60	Chip/ 100QFP
SM3514	8 192 x 23	512 x 8 256 x 4	8	10	100	20*1	Built-in*2 OSC	2.5 to 3.4	-10 to 60	Chip/ 100QFP
SM3508	12 288 x 23	3 072 x 8 256 x 4	19	3	270 (at 3 V)	40*1(at 3 V)	Built-in OSC*2/ Ceramic	2.5 to 5.5	-10 to 60	Chip/ 128QFP
SM3515	12 288 x 23	512 x 8 256 x 4	8	10	100	20*1	Built-in*2 OSC	2.5 to 3.4	-10 to 60	Chip/ 100QFP
SM3511	24 576 x 23	512 x 8 256 x 4	20	3	600 (at 5 V)	50*1 (at 5 V)	Built-in OSC*2/ Ceramic	3.8 to 6.0	-10 to 60	Chip
★ SM3513	24 576 x 23	512 x 8 256 x 4	20	3	600 (at 5 V)	50*1 (at 5 V)	Built-in OSC*2/ Ceramic	3.8 to 6.0	-10 to 60	Chip

RAM Upper: Data RAM

Lower: Work RAM

^{*1} Specifications at LCD displaying conditions

^{*2} Usable with a crystal oscillator (32.768 kHz) for clocks

QUALITY ASSURANCE

Quality Assurance System

Sharp develops and produces a wide range of consumer and industrial-use semiconductor products.

In recent years, the applications of ICs have expanded significantly, into fields where extremely high levels of quality are critical.

In response, Sharp has implemented a total quality assurance system that encompasses the entire production process from planning to aftersales service. This system ensures that quality is a priority in the planning development and production and guarantees product reliability through rigorous reliability testing. We compiled the "Sharp Semiconductor Reliability Handbook, IC Edition" to introduce you to the results of some of our research and to our quality and reliability philosophy and programs. We hope that it is informative and that it will help Sharp customers develop and refine their quality and reliability assurance and control activities. We will introduce a part of this system here.

Sharp's quality and reliability assurance activities are based on the following guidelines:

- All personnel should participate in quality assurance by continually cultivating a higher level of quality awareness.
- In the design and development stages of new products, create reliable designs that consider reliability in every respect.
- Quality control in all production processes, all working environments, materials, equipment, and measuring devices should be carefully monitored to ensure quality and reliability from the very beginning of the production process.
- Confirm long-term reliability and obtain a thorough understanding of practical limits through reliability testing.

 Continually work to improve quality through application of data from process inspections, reliability testing, and market surveys.

Quality Assurance During New Product Development

New product development (Fig. 1) begins with an accurate grasp of the purpose, environment, and manners in which customers will use the product as well as the required reliability. A development plan is then drafted, clarifying the price, quantity, sales period and target reliability of the product to be manufactured.

Quality and reliability are built into the product from the beginning of the product cycle by introducing design review (DR) and reliability planning in the development and design stage. The first tasks undertaken in this stage are process development and circuitry design, by which a prototype, or technical sample (TS), is made. An evaluation of the technical sample is conducted, centering on the function and performance of the sample under conditions in which the final product will be used (TS evaluation).

Next, an engineering sample (ES) is made, based on the results of the TS evaluation, and it is subjected to ES evaluation. The ES evaluation consists of determining, under mass production conditions, whether the product functions and performs as intended during development and design. Reliability testing is also used to decide whether the engineering sample has the required degree of reliability.

In the final stage, the transfer of the product to mass production is discussed-based on the results of the TS and ES evaluations. Once TS and ES are accepted, preproduction begins. At this time, it is determined whether the quality and reliability obtained during development and design can be maintained, whether there are any discrepancies in the production process and what yields will be. The manufacturability of the product is determined, based on these results.

DR (Design Review) is performed to prevent faulty operation and to enhance the functions, usability, quality and reliability, upon completion of structural design, logic design, software design, circuit design, TS/ES evaluation and reliability tests.




Fig. 1 New Product Development Steps

PROCESS	CHARACTERISTIC (S) CONTROLLED	PURPOSE OF CONTROL
INCOMING SILICON INSPECTION WAFER OXIDATION	EXTERNAL APPEARANCE, DIMENSIONS, SHEET RESISTIVITY	REMOVE PRODUCTS HAVING IM- PROPER DIMENSIONS, FLAWS AND CRYSTAL DEFECTS. ENSURE PROPER SHEET RESISTANCE VALUES
OXIDE INSPECTION MONITORING PHOTOLITHOGRAPHY	EXTERNAL APPEARANCE, FILM THICKNESS, SURFACE CLEANLINESS	FIND PINHOLES, CHECK SURFACE CLEANLINESS AND CONTROL FILM THICKNESS
VISUAL INSPECTION MONITORING ON IMPLANTATION	DEVELOPABILITY, ETCHABILITY, LINE WIDTH	CHECK FOR PROPER DEVELOPMENT AND ETCHING. CONTROL LINE WIDTH
ELECTRICAL INSPECTION OF CHIP MONITORING DICING FRAME DEFANCE ORDERNO	ELECTRICAL CHARACTERISTICS, MAJOR DEVICE CHARACTERISTICS	REMOVE PRODUCTS HAVING POOR ELECTRICAL CHARACTER- ISTICS. ENSURE PROPER DEVICE CHARACTERISTICS
BREAK, SORTING DIE INSPECTION	EXTERNAL APPEARANCE	REMOVE CRACKED AND CHIPPED ITEMS.
DIE BONDS WIRE DIE BOND INSPECTION MONITORING WIRE BONDS	EXTERNAL APPEARANCE ADHESIVE STRENGTH	ENSURE QUALITY OF DIE BONDS
COM- POUNDS WIRE BOND INSPECTION MONITORING	EXTERNAL APPEARANCE TENSILE STRENGTH	CHECK POSITION AND SHAPE OF BONDS, ENSURE PROPER WIRE TENSILE STRENGTH
ENCAPSULATION / MOLD MONITORING STABILIZED BAKE	TEMPERATURE, TIME, STRESS WIRE CONDUCTIVITY	ENSURE MOLDABILITY. ENSURE PROPER WIRE CONFIGURATION
LEAD SURFACE FINISHING	INGREDIENTS, TEMPERATURE, CONTAMINATION	MAINTAIN FINISH QUALITY
FINISHING INSPECTION MONITORING	THICKNESS, UNIFORMITY (SOLDERABILITY) PLATED LAYER COMPOSITION PLATED LAYER THICKNESS	REMOVE PRODUCTS HAVING PLAT- ING IRREGULARITIES. MAINTAIN PLATING QUALITY
MARKING	TEMPERATURE, TIME, MARKING MATERIAL	MAINTAIN MARK QUARITY
LEAD CUT FORMING	TOOLING SHARPNESS TOOLING DIMENSIONS	PREVENT ABNORMAL STRESS ON PLASTIC MOLD RESULTING IN DAMAGE

Fig. 2 Example of the Quality Control Process

Raw Materials Control

The level of product quality and reliability is largely governed by the quality of the materials originally making up the production process and environment.

It is the responsibility of the vendor to execute the quality assurance of basic materials purchased by Sharp. Raw material quality assurance is conducted according to the following system:

- Initial selections of a raw material manufacturer.
- Quality qualification for each new material put into use (quality and reliability assessments of devices in which such new materials are used).
- Periodic quality consultations based on quality information obtained during mass production.

Acceptance inspections are carried out as necessary based on acceptance criteria derived from product specifications and approved drawings.

Control of the Manufacturing Environment

Integrated circuit devices are manufactured in a clean room where there is minimal airborne particulates. The use of ultrapure water also aids cleanliness. Such conditions are necessary due to the adhesion of even small bits of foreign particles (0.1 μ m or less), no more than 1/5-1/10 the size of the smallest IC pattern, can result in defects later in the process.

Particulates not only affects chip yields, but can also have a lethal affect on the quality and reliability of a device. Therefore, the cleanliness of every piece of equipment and facility in the plant as well as that of work clothes and work articles are controlled. Degree of cleanliness is usually expressed numerically as the number of particles over 0.5 μ m per cubic foot of air.

The degree of cleanliness maintained in Sharp

clean rooms, where wafers come in direct contact with air, is Class 1. Temperature and humidity are maintained at constant levels by continuous computer-controlled monitoring (Table 1).

The ultrapure de-ionized (DI) water used in the wafer process is manufactured with an ultrapurification equipment, employing ion-exchange treatment, ultraviolet irradiation and ultrafiltration systems.

Table 1 Clean Room Temperature & Humidity Standards

Temperature	24±0.5°C
Humidity	45±5% RH

Control of Facilities and Instrumentation

Intregrated circuit device technology is experiencing rapid revolutionary change, and advances in IC production facilities and equipment are equally impressive.

Process automation is promoted by using the latest CIM (Computer Intregrated Manufacturing) system to create devices having stable quality and to reduce variance of characteristics. In addition, production facilities maintenance control, and precision control for various instrumentation devices are implemented by both daily and periodic spot inspections.

Facilities' control is conceptually based on Total Productive Maintenance (TPM), in which all concerned employees systematically participate in facilities maintenance activies. Sharp's goal is to create a highly skilled human resource through activities such as :

- operator-initiated maintenance;
- scheduled maintenance;
- corrective maintenance.

Control of instrumentation devices is in accordance with Japanese national standards. Regular calibration by overseeing public agencies also helps maintain a high level of accuracy in these devices.




Fig. 3 Product Inspection System

Quality Control During the Production Process

Designed-in quality and reliability must be faithfully built into a device during production to manufacture consistently high-quality and high-reliability products.

Production Operations are therefore based on specific, established operational standards. Checks are performed at each process step to decide whether specific characteristics have been obtained and quality has been built in. Each process is monitored to ensure that defectives are not sent to the next process. This is done by rigorously carrying out various standardized controls, appropriate to each process, such as monitoring, visual inspections and sampling inspections.

Sharp strongly promotes the automaition of production facilities and equipment. Sharp works to prevent quality problems before they occur and to stabilize quality. Operations that required human skills in the past are now automated. Computer Integrated Manufacturihg (CIM) is being introduced into the wafer process. CIM is used to implement comprehensive production control, including conveyance within a process, equipment monitoring and progress control. CIM enables several types of process data to be processed together. Control charts and process capacity index (Cpk) are computed in real time for individual pieces of equipment. Even minute fluctuations in characteristics are fed back to improve control.

Reliability is also being assessed by periodic sampling. This test is a long-term reliability assessment, and the results are fed back to the related divisions.

While quality assurance tests and inspections are conducted for improving and maintaining quality, they are also used to predict the probable reliability a product will have in the market-place. They provide a multi-faceted approach to ensuring product quality.

Table 2 Reliability Test Items

CLASSIFICATION	TEST	PURPOSE & CONDITIONS	REFERENCE STANDARDS
Thermal Environment Tests	Soldering Heat	To determine soldering heat resistance. Standard test conditions: Solder bath temperature: 260±5°C Time: 10±1 s Solder composition: Pb: Sn = 4:6	JIS C 7022 : A-1 MIL-STD-750 2031 IEC Pub. 68 Test Tb
	Temperature Cycling	To determine resistance to high and low temperatures and to temperature chenges between these extremes. Standard test conditions: Ta=Tstg MIN. to Tstg MAX. [gas phase]	JIS C 7022 : A-4 MIL-STD-883 1010 IEC Pub. 68 Test Na, Nb
	Thermal Shock	To determine resistance to sudden chengs in temperature. Standard test conditions: Ta=Tstg MIN. to Tstg MAX. [liquid phase]	JIS C 7022 : A-3 MIL-STD-883 1011 IEC Pub. 68 Test Nc
	Temperature and Humidity Cycling	To destermine resistance to conditions of high temperature and high humidity Standard test conditions: -10 to 65°C, 90 to 96% RH, one (1) cycle every 24 hours	JIS C 7022 : A-5 MIL-STD-883 1004 IEC Pub. 68 Test Z/AD
Mechanical Environment Tests	Variable Frequency Vibration	To determine resistance to vibration during transportation and use. Standard test conditions: Cycle: 100 to 2 000 Hz in 4 min. Peak acceleration: 200 m/s² {20 G} Orientation: four (4) times in each of the orientations ±X, ±Y, and ±Z	JIS C 7022 : A-10 MIL-STD-883 2007 IEC Pub. 68 Test Fc
	Mechanical Shock	To determine resistance to shocks during transportation and use. Standard test conditions: Peak acceleration: 15 000 m/s² {1 500 G} Pulse duration: 0.5 ms Orientation: three (3) pulses in each of the orientations: ±X, ±Y, and ±Z	JIS C 7022 : A-7 MIL-STD-883 2002 IEC Pub. 68 Test Ea
Constant Acceleration		To determine resistance to constant acceleration. Standard test conditions: Stress level: 200 000 m/s² {2 000 G} Orientation: applied for one (1) min. in each of the orientations ±X, ±Y and ±Z	JIS C 7022 : A-9 MIL-STD-883 2001 IEC Pub. 68 Test Ga

Table 2 (cont'd) Reliability Test Items

CLASSIFICATION	TEST	PURPOSE & CONDITIONS	REFERENCE STANDARDS
Environment Tests such as wiring. (1) Tensile strength. Standard test conditions: A specified load is applied in a directive lel to the lead axis for 10±1 s (2) Bending strength. Standard test conditions: A specified load is applied to the tip of eand the lead is bent once each through a -90° arc and back. (The specified load		(1) Tensile strength. Standard test conditions: A specified load is applied in a direction parallel to the lead axis for 10±1 s (2) Bending strength. Standard test conditions: A specified load is applied to the tip of each lead and the lead is bent once each through a + and -90° arc and back. (The specified load is determined by nominal cross section or nominal section modulus.)	JIS C 7022 : A-11 IEC Pub. 68 Test U
	Solderability	To determine the solderability of leads which are connected by soldering.	JIS C 7022 : A-2 MIL-STD-883 2003
	Seal (Hermeticity) To determine the effectiveness of the seal of hermetically sealed devies. (1) Fine leak detection (helium): measured with a helium detector after storage in an He atmosphere at a prescribed pressure for a designated time period. (2) Gross leak observation (bubbles): observation of bubbles formed by a fluorocarbon or silicone oil.		JIS C 7022 : A-6 MIL-STD-883 1014 IEC Pub. 68 Test Q
	Salt Atmosphere (Corrosion)	To determine resistance to corrosion in a salt fog. Standard test conditions: Exposure to salt spraying conditions of salt concentration, 5±1wt%. Spray rate: 0.5 to 3 ml/80 cm³/h Salt fog temperature: 35±2°C for a designated period of time.	JIS C 7022 : A-12 MIL-STD-883 1009 IEC Pub. 68 Test Ka
Life Tests	High Temperature Operation	To determine resistance to prolonged operating stress, electrical and thermal. Standard test conditions: Ta=Topr MAX. Operating source voltage=MAX. specified operating source voltage	

Table 2 (cont'd) Reliability Test Items

CLASSIFICATION	TEST	PURPOSE & CONDITIONS	REFERENCE STANDARDS
Life Tests	High Temperature Storage	To determine resistance to prolonged high temperature storage. Standard test conditions: Ta=Tstg MAX.	JIS C 7022 : B-3 MIL-STD-883 1008
	Low Temperature Storage	To determine resistance to prolonged low temperature storage. Standard test conditions: Ta=Tstg MIN.	JIS C 7022 : B-4 IEC Pub. 68 Test A
	High Temperature/ High Humidity Bias	To determine resistance to prolonged temperature, humidity and electrical stress. Standard test conditions: 85°C, 85% RH Applied source voltage = MAX. specified source voltage	JIS C 7022 : B-5 IEC Pub. 68 Test C
	High Temperature/ High Humidity Storage	To determine resistance to prolonged storage at high temperature and humidity. Standard test conditions: (1) 60°C, 90% RH (2) 85°C, 85% RH	JIS C 7022 : B-5 IEC Pub. 68 Test C
Miscellaneous Pressure Cooker (PCT)		To evaluate moisture resistance in a short period of time. Standard test conditions: 121°C,100% RH, 2×10 ⁵ Pa {2 atm}, no electrical load.	EIAJ IC-121 : 18
	Series Test	Several tests (selected from those listed above) performed in series to effectively evaluate product. Example: for a surface mount device: High-temperature/High-humidity Storage → Soldering heat Resistance → Pressure cooker (PCT)	EIAJ ED-4701 : B-101
·	Electrostatic Discharge Strength	To determine resistance to electrostatic stress. Standard test conditions: (1) Human body model: Earth capacity C=100 pF, equivalent Resistance R=1.5 k Ω (2) Machine model: Earth capacity C=200 pF, equivalent Resistance R=0 Ω	MIL-STD-883 3015 EIAJ ED-4701 : C-111
	Latch-Up Strength	To determine resistance to latch-up. Standard test conditions: (1) Condenser charge (2) Current application (3) Vcc overvoltage application	EIAJ ED-4701




Fig. 4a Quality Assurance System




Fig. 4b Quality Assurance System

Reliability Tests

Reliability Tests Methods

Reliability tests should always have good reproducibility. Thus, reliability tests for IC devices are based on standardized test methods. Such uniform testing standards include those established by JIS (Japanese Industrial Standard), MIL (U.S.MILitary Standard), EIAJ (Electronic Industries Association of Japan) and IEC (International Electrotechnical Commission). As indicated in *Table 2*, however, Sharp has established its own testing method based on these standards.

Advances in semiconductor device technology are astonishing, and they call for higher quality and reliability standards. Improved failure analysis techniques are, therefore, necessary to ensure semiconductor device reliability.

The causes of semiconductor device failure are becoming increasingly diverse. This diversity is the result of element and interconnect miniaturization required for higher integration. It is also due to an increasingly complex manufacturing process with an increased number of steps from the wafer fabrication process to the assembly process.

Failure analysis is the use of human, physical and electrical analytical procedures to clarify the failure mechanisms of defective parts. It is used to evaluate defective items appearing throughout the life of parts: during the semiconductor manufacturing process, outgoing inspections and reliability testing; during the user's incoming inspections, processing and reliability testing; and during operation in the field.

The ultimate goal of failure analysis is to prevent the recurrence of failure. It is necessary to establish various measures based on the results of failure analysis and to feed those measures back to the manufacturing process and product users.

Sharp has an on-going program of supplying users with our own quality data, reliability test data, etc., upon request. It is just one of Sharp's efforts to maintain a high degree of user service. *Fig. 5* illustrates Sharp's Quality Information Routes.




Fig. 5 Routes through which malfunctions outside the company are handled

Handling Precautions

All the semiconductor products listed in this data book are manufactured based on exacting designs and under comprehensive quality control. However, to take full advantage of the features offered and to assure each products' long-life service, please refer to the following items.

Maximum Ratings

It is generally known that the failure rate of semiconductor products increases as the temperature increases. It is, therefore, necessary that the ambient temperature be within the maximum rated temperature. Further, it is desirable from the standpoint of reliability that the ambient temperature be lowered as much as possible. The voltage, current, and electric power used are also factors that significantly influence the life of semiconductor products. Voltage or current that exceeds the rated level may damage the semiconductor product; even if applied only momentarily and the unit continues to operate properly, excessive voltage or current will likely increase the failure rate.

Therefore, in actual circuit design, it is important that the semiconductor products have an allowance with respect to the voltage, current and temperature conditions under which they will be used. The greater this allowance, the fewer the failures that will occur.

To keep failures to a minimum, the circuit should be designed so that under all conditions to absolute maximum, the ratings are not exceeded even momentarily and so that the maximum values for any two or more items are not achieved simultaneously. In addition, remember that the circuit functions of semiconductor products are guaranteed within the operating temperature range (Topr) or the absolute maximum ratings, but that storage temperature (Tstg) is the range in a nonoperating condition.

Storage Precautions

General Storage Precautions

- a. Storing product in the packing in which it is shipped is recommended. If transferred to a different container, use one that will not readily carry an electrostatic charge.
- b. Store at conditions of normal tempetature (5-35°C) and normal humidity (45-75% RH).
- c. Avoid storing product in the presence of corrosive gases or dusty areas.
- d. Avoid storing product in areas of direct sunlight or where sudden temperature changes will occur.
- e. Avoid stacking product or otherwise applying heavy loads.
- f. In the case of extended storage, take particular care against corrosion and deterioration in lead solderability. Inspecting such product before use is recommended.

Basic Electrostatic Discharge Countermeasures

Semiconductor device mounting requires exacting precautions to avoid applying excessive static electricity to the semiconductor.

Item (a)-(c) below are basic electrostatic discharge countermeasures.

- Use humidifiers and the like to ensure against excessively low relative humidity in the work environment. (Maintaining relative humidity consistently above 50% is ideal).
- b. To prevent sudden electrostatic discharge, spread high-resistance electroconductive mats (about $10^6~\Omega$) over workbenches and have workers wear wrist (ground) straps.

Have workers wear clothing made of charge-resistant cotton, noncharging materials (10^9 - 10^{14} Ω) or static electricity dissipating materials (10^5 - 10^9 Ω). Anti-static foot apparel is also effective.

 c. Ionizers (ionized air blowers) are effective when it is difficult to discharge static electricity from mounting equipment, contacting dielectrics and semiconductors.

Sharp recommends using static electricity measuring devices to quantify electrostatic charges and develop effective countermeasures.

When forming the lead wires of semiconductor products to be mounted, forceps or a similar tool that will prevent stress from being applied to the base of the wires should be used.

To prevent the input terminals of semiconductor products on completed printed circuit boards from becoming open during storage or transport, the terminals of the circuit board should be shortcircuited or the entire circuit board itself should be wrapped in aluminium foil.




Fig. 6 Failure Analysis Procedure

Soldering and Cleaning

When a semiconductor product is solder-bonded, specify the best conditions according to *Table 4*. If using a soldering iron, use one that doesn't leak from the soldering tip. An 'A Class' soldering iron with an insulation resistance of less than 10 $\mbox{M}\Omega$ is recommended. When using a solder bath, it should be grounded to prevent an unstable electric potential.

Using a strongly acidic or alkaline flux for soldering can cause corrosion of the lead wires. A rosin flux is ideal for this type of soldering.

To assure the reliability of a system, removal of the solder flux is generally required.

To prevent stress of semiconductor products and circuit boards when using ultrasonic cleaning, a cleaning method must be used that will shadow the main unit from the vibrator and specify the best conditions according to the following:

Table 3
Recommended Conditions for PC Board Cleaning

Ultrasonic Power	less than 25 W/I
Cleaning Conditions	less than one minute total
Cleaning Solution Temperature	15 to 40°C

Adjustment and Tests

When the set is to be adjusted and tested upon completion of the printed circuit board the printed circuit board must be checked to ensure that there are no solder bridges or cracks before the power is turned on. Also, if the market-rated voltage and current are to be used, it is wise to use a current limiter.

Whenever a printed circuit board is to be removed or mounted, or mounted on a socket, the power must be turned off.

When testing with a probe, care must be taken to assure that the probe does not come in contact with other signals or the power supply. If the test location has been decided beforehand, it is wise to set up a specially designed testpin for testing.

When testing in high and low temperatures, the constant-temperature bath must be grounded and measures taken to protect the set inside the bath from static electricity.

Table 4 outlines the semiconductor bonding and testing methods.

Table 4
Semiconductor Bonding and Testing Methods

BONDING METHOD	TEMPERATURE AND TIME	TEST POSITION
Infrared reflow	Peak temp. 240°C or less 230°C or more within 15 s Heating speed: 1 to 4°C/s	Surface IC package
Flow dipping	245°C or less Within 3 s/cycle Within 5 s in total	Solder bath
VPS	215°C or less 200 to 215°C within 40 s	Steam
Hand soldering (Using a soldering iron)	260°C or less, within 10 s	IC outer lead

TIMING DIAGRAM CONVENTIONS

TIMING DIAGRAM	INPUT FUNCTIONS	OUTPUT FUNCTIONS
	HIGH or LOW	HIGH or LOW
	HIGH-to-LOW transitions allowed	HIGH-to-LOW transitions during designated interval
	LOW-to-HIGH transitions allowed	LOW-to-HIGH transitions during designated interval
	Don't care	State unknown or changing
	(Does not apply)	Centerline is high-impedance



32-BIT RISC MICROCOMPUTER

2

LH77790

FEATURES

- · Highly integrated single chip
- 32-bit ARM7D CPU core
- 2 kB (B : byte) data/instruction cache
- 2 kB Static RAM (4 kB without cache)
- Low power
- High performance
- Programmable clock and power management
- Programmable monochrome LCD controller
- · On-chip interrupt controller
- Three UARTs 16C450-class
- IrDA/DASK infrared interface
- · Three pulse width modulator channels
- · Simplified no glue memory interface
- · On-chip DRAM controller
- 24-bit Programmable Peripheral Interface (PPI)
- · Three 16-bit counter/timer channels
- · Hardware watchdog timer
- Dual range operation
 - 5 V TTL / 25 MHz
 - 3.3 V LVTTL / 16.7 MHz
- Package: 160-pin TQFP (1.4 mm thinner type package)

DESCRIPTION

The LH77790 Embedded microcontroller is an ARM7D-based system on chip with a high level of integration. In addition to the CPU, it consists of a number of essential peripherals, instruction/data cache, and Static RAM. The targeted applications are handheld, battery operated devices that require performance greater than that available from 16-bit and 32-bit CISC-based controllers. These devices include all monochrome LCD displays, keyboards, non-volatile memory (typically Flash), Static RAM, and other communications ports and external peripherals. The Embedded controller provides the features required in these systems, including an LCD controller, no-glue memory (SRAM / DRAM / EEPROM / Flash) interface, and other peripherals

Embedded Microcontroller

that eliminate all external components, except for memory and buffers (i.e. RS232 level converters). The LH77790 allows an external bus master to take control of the external as well as the internal interface (address bus, data bus, controls).

APPLICATIONS

- Hand-held personal equipment (GPS, PDA, communication, games)
- Point-of-sale (barcode scanners, portable inventory controllers)
- Industrial instrumentation (portable oscilloscopes, analyzers)

DEVELOPMENT TOOLS

The ARM software development toolkit 2.0 provides a complete integrated environment for software development. The toolkit provides a complete toolset for:

- Software simulation via ARMulator.
- Debugging via ARMs Embedded ICE JTAG debug tool
- ANSI C optimized compiler
- ARM assembler

The ARM software development toolkit 2.0 is available on the following platforms:


- Windows 95
- Window 3.1x
- Windows NT (Intel and Alpha)
- MS DOS 6.x
- SunOs 4.1x




TIM

ARM and ARM7D are trademarks of Advanced RISC Machines Ltd. ©1993 Advanced Risc Machines Ltd.





BLOCK DIAGRAM



PIN DESCRIPTION

DINI NI ANG	OPERATION	NAL MODE#	DECORIDATION
PIN NAME	MASTER	SLAVE	DESCRIPTION
			EXTERNAL BUS INTERFACE
A[25:0]*	0	I	Master mode : External address bus. The Embedded microcontroller will provide a 26-bit address to external memories and peripherals.
			Slave mode: External address bus. The external bus master will provide a
			26-bit address to the Embedded microcontroller. The High order six bits of the address are provided by an internal programmable register giving the external
			bus master full access a 32-bit address space. The Embedded microcontroller
			tristates the address bus in Slave mode.
DQ[15:0]*	I/O	I/O	External 16-bit data bus. The Embedded microcontroller tristates the data bus in Slave mode.
ŌE*	0	ı	Master mode: Output enable for external memory and peripherals. OE allows external memory and peripherals to drive the data bus and is asseted Low during a read operation.
			Slave mode: Output enable for Embedded microcontroller. \overline{OE} should be driven Low during a read operation by the external bus master. The Embedded microcontroller tristates \overline{OE} in Slave mode.
WE*	0	l	Master mode: Write enable for external memory and peripherals. During a write operation, this pin is driven Low. During a read operation, this pin is driven High.
			Slave mode: Determines the direction data transfer. Low indicates a write operation (External bus master> Embedded microcontroller) and High
			indicates a read operation (Embedded microcontroller> External bus master). The Embedded microcontroller tristates WE in Slave mode.
CE[5:0]/	0	0	These pins provide the chip enables/column address select to directly connec
CAS[5:0]			to standard external memory/peripheral devices. The pins act as CAS wher
			interfacing to DRAMs and $\overline{\text{CE}}$ otherwise. They are fully programmable by the
			system designer and can support byte enables.
RAS[1:0]	0	0	Row address select pins for DRAM Bank 0 and Bank 1. Embedded
			microcontroller refreshes the external DRAM in both Master and Slave modes.
WAIT	<u> </u>	1	External memory wait. Allows the use of slow memories.
BW*	0	l	Master mode: Byte wide access. The ARM-CPU indicates to externa
			memory and peripherals the data size of the data transfer. When Low, the data
***.			transfer is a byte length. Can be used by an external address decoder to
			generate extra chip/byte enables.
			Slave mode: Size transfer. The external bus master indicates the transfe size. Low indicates a byte transfer and High indicates a halfword transfer. The
			Embedded microcontroller tristates BW in Slave mode.

BB	1	0	Master mode: Byte boot selects between x8 or x16 for the boot memory. It is				
			sampled when RESETI transitions from Low to High.				
			Slave mode: The external bus master can provide its own address to the				
Į.			Embedded microcontroller on the address bus in which case this pin should be				
			Low. The external bus master can also use an internal counter to the				
1			Embedded microcontroller as an address source in which case this pin should				
			be High. In Slave mode, the High order six bits of the address are provided by				
			an internal programmable register.				
BREQ	ı	ı	Bus master request. An external bus master can request control of the				
			external as well as internal interfaces (data bus, address bus, controls) by				
			asserting this pin High. When the Embedded microcontroller is ready to				
			release the Interface, it will drive High BGR. By asserting BREQ LOW, the				
			external bus controller indicates to the Embedded microcontroller it is releasing				
			the interface.				
BGR	0	0	Bus master grant. Upon detecting BREQ=High, the Embedded microcontroller				
İ			grants and allows the external bus master to take control of the external as well				
			as internal interfaces by asserting this pin High, and releasing the data bus,				
			address bus and controls. The Embedded microcontroller will operate in Slave				
Ī			mode. The external bus master has control as long as BGR is driven High. In				
			Slave mode, the Embedded microcontroller will continue to refresh the DRAM				
			banks as programmed. The Embedded Microcontroller can takeover (operate				
			in Master mode) the interface by asserting BGR Low.				
XREQ	l I		Master mode : No function				
			Slave mode: Transfer request. The external bus master can request access				
			the Embedded microcontroller internal SRAM, cache, registers, DRAM				
		ĺ	controller, or SRAM controller by asserting this pin High during BFR=High, and				
			providing address, data, and controls as necessary. Burst access is not				
			supported.				
XACK	0	0	Transfer acknowledge. Upon detecting XREQ=High, the Embedded				
			microcontroller acknowledges the transfer request by asserting XACK HIGH,				
			latching address, data, and controls. The Embedded microcontroller will take				
			control of the interface by asserting BGR Low. Upon completing the transfer,				
			the Embedded microcontroller will drive XACK Low, drive the data bus on a				
			read operation and continue to assert BGR Low as long as XREQ is High.				
			When XREQ is driven Low, the Embedded microcontroller assets BGR High				
140	giving the external bus master control of the Interface.						
CATEGOR	i i		COUNTERS/TIMERS INTERFACE				
GATE[2:0]	0	0	Counter/timer control gate input signals. Counter/timer output signals may be connected to interrupt input signals.				
OUT[2:0]			INTERRUPT INTERFACE				
INT[5:0]	<u> </u>	i i	External interrupt input signals.				
1141[5.0]	<u> </u>	<u>'</u>	External interrupt input signals.				

	LCD CONTROLLER INTERFACE								
CP ₂	0	0	Display data shift clock to LCD display.						
CP ₁	0	0	Display data latch pulse and scan signal transfer clock signal.						
MCLK	0	0	LCD display frame signal.						
S	0	0	Scan line start pulse to LCD display.						
LCDCNTL	0	0	LCDC output control to LCD.						
VD[7:0]	0	0	Video data to LCD display.						
		F	ROGRAMMABLE PERIPHERAL INTERFACE						
PA[7:0],	PA[7:0], I/O I/O Parallel ports A, B, and C signals. Signals have programmable operation and								
PB[7:0],			can function as input, output or controls. PB[7:0] and PC0 are multiplexed with						
PC[7:0]			UART's MODEM signals.						
			PWM INTERFACE						
PWM[2:0]	0	0	Pulse width modulator output signals.						
			UARTS INTERFACE						
RxD[2:0]	I	1	UART serial data input signals. RxD2 also doubles as the digital input for the						
			IrDA interface.						
TxD[2:0]	0	0	UART serial data output signals. TxD2 also doubles as the digital output for						
			the IrDA interface.						
RTS[1:0]	0	0	Request To send for UARTs 0 & 1. multiplexed with PB0 & PB3 respectively						
CTS[1:0]	1	1	Clear To send for UARTs 0 & 1. multiplexed with PB1 & PB4 respectively						
Ri[1:0]	I	I	Ring indicator for UARTs 0 & 1. multiplexed with PB2 & PB5 respectively						
DTR₀	0	0	Data terminal ready for UART 0 only. multiplexed with PB6						
DSR₀	I	1	Data set ready for UART 0 only. multiplexed with PB7						
DCD₀	1	1	Data carrier detect for UART 0 only. multiplexed with PC0						
			RESET & EXTERNAL CLOCKS						
RESETI	I	1	Chip reset Input. It should be driven Low for at least 6 cycles to guarantee a						
		, (Ch.,	proper reset. RESETI has a built-in glitch detector. RESETO will be driven						
			Low after a valid reset is detected for as long as RESETI is driven Low.						
RESETO	0	0	Chip reset output. It will be driven Low during :						
			(1) Chip reset						
			(2) WDT timeout reset (8 cycles)						
			(3) Software controlled reset						
XCLK	l l	ĺ	The Embedded microcontroller external clock input pin						
UCLK	1) I	UART/DASK demodulator external clock input signal						
CTCLK	- 1	1	Counter/timer external clock input signal.						
			JTAG INTERFACE						
TCK	I	I	JTAG test clock input signal. This pin is not part of the scan chain						
TMS	I	ı	JTAG test mode select input signal. This pin is not part of the scan chain						
TRST	1	1	JTAG test scan reset input. This pin is not part of the scan chain						
TDI		I	JTAG test data input signal. This pin is not part of the scan chain						
TDO	0	0	JTAG test data output signal. This pin is not part of the scan chain						

TEST INTERFACE							
ADBE	1		Test Pin. For normal operation, this pin should be Low. This pin is not part of				
			the scan chain				

N/A: Not Available

Master mode : The Embedded microcontroller is the bus

master (BGR = 0)

Slave mode: An external device is the bus master (BGR = 1)

*Tristated in slave mode

FUNCTIONAL DESCRIPTION CPU Core

The CPU core is the ARM7D. The ARM7D is comprised of the ARM7 processor, with Debugging (D) features provided with access via the JTAG test port.

FEATURES

- ARM7D 32-bit RISC CPU
- · Low power consumption
- · High performance
- Fast interrupt response with minimal context switching
- 25 MHz at 5 V, 16.7 MHz at 3.3 V
- · Excellent High-level language support
- · Simple but powerful instruction set
- · Little endian operation Mode
- Fully static design for power sensitive applications

Cache

The 2 kB on-chip cache provides for zero wait state operation on cache hits. It is a combined data/instruction cache.

FEATURES

- 2 kB cache
- · 4-way associative
- Line size = 1 word, 128 sets
- Combined instruction/data
- Write-Back Policy
- Least recently used replacement policy
- Four modes of operation :
- 2 kB cache
- 2 kB SRAM (giving a total of 4 kB local SRAM)
- Flush mode
- Invalidate mode

Local SRAM

The 2 kB local SRAM provides zero wait state operation and is ideal for fast access to critical data or code (such as interrupt service routines).

FEATURES

- 2 kB expandable to 4 kB (See Cache section)
- Read/write programmable

Memory and Peripheral Interface

The Embedded microcontroller supports standard x8 and x16 SRAM, DRAM, EEPROM, and Flash memory devices. It also supports memory mapped peripherals through a programmable external bus controller with little or no glue logic, resulting in lower power consumption and cost savings in device count and board area.

FEATURES

- · Supports 26-bit address bus
- · Supports 16-bit data bus
- Memory management
- SRAM controller
 - Six SRAM banks
- DRAM controllers
 - Two DRAM banks
- Programmable properties:
 - Six multiplexed chip enables/nCAS pins
- Two RAS pins
- 0-7 wait states
- 8/16-bit bus width
- Half word access
- Access privilege for user/system
- External memory mapped I/O support
- · LCD frame buffer support

Memory Management

The ARM CPU can address up to 4 GB of address space (32-bit internal address). The Embedded microcontroller can address up to 64 MB (26-bit external address). The Embedded microcontroller supports up to eight programmable segments (0-7). Each segment can address 64 MB of external memory. This will give a total of 512 MB external addressable space.

FEATURES

- Supports eight programmable segments
- Supports one default segment
- Each segment consists of :
 - START register
 - STOP register
- Segment descriptor register (SDR)
- · SDR contains information on :
 - System/user privileges
 - Cacheability
 - Cache write policy
 - 16/32-bit mode
- Memory bank selection
- Supports eight memory banks
- Six SRAM banks and two DRAM banks
- Each bank has a bank configuration register (BCR)
- BCRs reflect external memory properties

Logical To Physical Mapping

When the external bus controller receives an internal address for a memory access, it maps the address to the appropriate segment (or default segment) and performs all the necessary check for cacheability and privileges as programmed in the SDR. Once all the checks are passed, the external bus controller accesses the appropriate memory bank, BCR, as programmed in the SER. BCR tells the external bus controller which external device to select and its properties. The lower 26 bits of the address are used to address the external device.




Fig. 1 Logical to Physical Address Mapping

DRAM Controller

The Embedded microcontroller supports a wide range of x8, and x16 DRAMs. The On-chip DRAM controller eliminates the need for an external DRM controller, and simplifies the design of the system.

FEATURES

- Supports x8 and x16 DRAM
- · Supports up to 2 banks
- · Each bank can be programmed for :
 - Device size (256 kB-64 MB)
 - Device width (8, 16 bits)
 - Fast page mode
 - Refresh rate (One RR for both banks)
 - Memory protection
- · CAS before RAS refresh

UART

The Embedded microcontroller provides three 16C450-class UART macrocells (Universal Asynchronous Receiver/Transmitter). UART_0 supports a nine-wire interface (TxD, RxD, RTS, CTS, DTR, DSR, DCD, RI, and GND). UART_1 supports a six-wire interface (TxD, RxD, RTS, CTS, RI, and GND). UART_2 supports a three-wire interface (TxD, RxD, and GND) and is IrDA-IR and SHARP DASK-IR compliant.

FEATURES

- Double buffering
- 16-bit programmable baud rate generator
- Independently controlled interrupts
 - Receive, transmit, line status, and MODEM status
- · Fully-prioritized interrupt system control
- · Programmable interface characteristics
 - 5 to 8-bit data
 - Even, odd, no parity
 - 1, 1-1/2, 2 stop bits
- Complete status reporting
- · False start bit detection
- · Line break generation and detection
- Full MODEM support on UART 0
- Loop back mode on UART 0
- UART 2 supports three modes of operation :
 - Pass through: Gives a total of three UARTs
- IrDA SIR: Gives a total of two UARTs + one infrared Port
- DASK SIR : Gives a total of two UARTs + one infrared port

Serial Infrared (SIR) Interface

The Embedded microcontroller has a serial infrared (SIR) interface that is IrDA and SHARP-DASK compatible. The interface connects to UART_2 and performs format encoding/decoding between UART format and IrDA/DASK SIR format. The SIR interfaces directly to any external IrDA/DASK transceiver module.

FEATURES

- IrDA SIR (version 1.0) compatible
- · SHARP DASK SIR compatible
- Adds IR port to UART 2
- 2.4 Kbps to 115.2 kbps IrDA data rate
- 2.4 Kbps to 57.6 Kbps DASK data rate
- Sleep mode to save power
- Three modes of operations :
- Pass through: Three serial ports
- IrDA SIR: Two serial ports + one infrared port
- DASK SIR: Two serial ports + one infrared port
- UART format
 ⇔ SIR format

APPLICATIONS

The SIR interface is an important feature that allows wireless communications and data exchange between hand-held devices, office equipment, and office networks. It is an ideal solution for compact, low-power, cost-sensitive applications.

Pulse Width Modulator (PWM)

The Embedded microcontroller supports three fully independent pulse width modulator channels (PWM0, PWM1, PWM2) with the frequency range shown in Table 1.

Table 1 PMW Channels

SYSTEM CLOCK	PWM PULSE FREQUENCY RANGE				
FREQUENCY	16-BIT RESOLUTION	8-BIT RESOLUTION			
16.7 MHz	4.10 Hz - 4.17 MHz or DC	1.05 kHz - 4.17 MHz or DC			
25 MHz	6.15 Hz - 6.25 MHz or DC	1.58 kHz - 6.25 MHz or DC			

FEATURES

- · Each PWM channel is independent
- Frequency range :
 - DC High or Low
 - 4.10 Hz: 6.25 MHz
- · Easy to program
- One 16-bit resolution PWM and two 8-bit resolution PWMs
- Programmable Synchronous mode support
 - This will produce a synchronized sequence of PWM pulses
- Programmable pulse width (Duty Cycle) and interval (frequency)
 - Static programming: PWM is stopped/disabled
 - Dynamic programming: PWM is runnint/enabled
 - · Double buffering allows dynamic programming
 - Updates to duty cycle and frequency are done at end of a PWM cycle
- Enable/disable PWM
 - Disable PWM output at end of a PWM cycle
- Sleep mode to save power
- · PWM output connected to on-chip counters
 - This feature simplifies building applications like A/D
- · Ability to invert the PWM output on the fly

APPLICATIONS

Pulse Width Modulation (PWM) is used in a variety of applications, such as:

- · LED intensity control
- LCD gain and contrast
- Automotive engine control
- DC motor speed
- D/A and A/D conversion
- · Sound synthesis
- Laser applications
- Servo motor control

LCD Controller

The LCD controller provides control and pixel data for directly driving LCD displays. The Video frame buffer resides in the CPU main memory, eliminating the need for additional pins for a frame buffer memory interface and memory component(s) for the buffer. The LCD controller supports two primary modes: Binary mode (on, off) and Gray mode (on, off, or two gray shades).

FEATURES

- Frame buffer resides in CPU main memory
- LCD Display modes :
- Binary mode : Pixels are On or Off (1 bit/pixel)
- Gray mode: Pixels are On, Off, or one of two intermediate gray shades (2 bits/pixel)
- · LCD panel:
- Single (4-bit and 8-bit data transfer)
- Double (4-bit data transfer)
- Panel division or OR function in Single panel mode
- · Maximum resolution :
- Horizontal: 2048 pixels in Binary mode, 1024 pixels in Gray Mode
- Vertical: 1024 lines in single scan, 2048 lines in dual scan
- Virtual display screen
- · Smooth vertical scrolling
- DMA data transfers for panel refresh from main memory to maximize system performance
 - CPU can be running out of cache with no interference from the LCD controller

Counters/Timers

The Embedded microcontroller provides three independent 16-bit counter/timer (CNT/TMR) channels. Each channel can operate in one of six modes and works with either Binary or BCD counting. The current counter value, control word, and current state of each OUT signal are available to the CPU.

FEATURES

- · Six modes of operation:
 - Mode 0 : Interrupt on terminal count
 - Mode 1 : Hardware retriggerable one-shot
 - Mode 2: Rate generator
 - Mode 3 : Square wave Mode
 - Mode 4 : Software triggered strobe
 - Mode 5: Hardware triggered strobe
- · Binary or BCD counting
- · CPU has access to the following:
 - Current counter value
 - Control word
 - Current state of OUT signals
- Selectable Input clock
 - System clock
 - External clock
- · Power management
 - Scale down system clock
 - Halt input clock

APPLICATIONS

- · Accurate time delays
- · Real time clock
- Event counter
- · Digital one-shot
- · Programmable rate generator
- · Square wave generator
- Binary rate multiplier
- · Complex waveform generator
- Motor control

Programmable Peripheral Interface (PPI)

The Embedded microcontroller provides an 8225-class Programmable Peripheral Interface (PPI). It is a general-purpose I/O unit to interface peripherals to the Embedded microcontroller with no external glue logic. It has three 8-bit ports which can be programmed as inputs or outputs. The inputs and outputs can be read or written directly, or they can be strobed by external signals providing handshaking and interrupt signals.

FEATURES

- 24 programmable I/O signals
 - Three 8-bit ports: Port A, Port B, and Port C
- · Bit set/reset capability
- Read/write control register
- · Three modes of operation
 - Basic input/output
 - Strobed input/output
 - Strobed bidirectional I/O
- · Data, control, and status bits

APPLICATIONS

The Programmable Peripheral Interface (PPI) can be used for :

- Printer interface
- · Keyboard and display interface
- D/A and A/D interface
- Basic floppy disk interface

Interrupt Controller

The on-chip interrupt controller supports both internal and external interrupt sources. Internally there are six peripheral interrupt sources (three UARTs and three counters/timers). Externally there are six interrupt sources (INT[5:0]).

FEATURES

- · Each interrupt Source is programmable :
 - Enabled
 - Cleared
 - Active High or Low
 - Drive IRQ or FIQ (ARM7D Interrupts)
 - Level or edge triggered
- In Sleep mode, the CPU clock is restarted when an interrupt is detected

Clock and Power Management

The clock and power management unit (C&PM) distributes the clock to the CPU core and peripherals, and provides a programmable clock divider to the CPU and peripherals that serves to reduce power. The CPU and peripheral can have their clocks stopped to further reduce power. The CPU clock, when halted, restarts at the fastest speed when an interrupt to the CPU is detected (either IRQ or FIQ).

FEATURES

- · Clock control and power management
- Provide clocks to the CPU core and peripherals
- Provide a programmable clock divider to the CPU
- Provide a programmable clock dividers to UARTs and counters/timers (LCD controller and PWMs have built-In programmable clock dividers)
- Stop clocks to CPU and/or peripherals
- CPU clock is restarted when an interrupt is detected

Watchdog Timer

The watchdog timer is a hardware protection against malfunctions. It is a programmable timer that is reset by the software at regular intervals. Failure to do so causes the Embedded microcontroller to interrupt/reset. As long as the system is operating properly, the software that is executing clears the timer on a regular basis.

FEATURES

- Selectable input clock
 - System clock
 - System clock/8
- Selectable Timeout interval
 - Four intervals
- Freeze option
- Protection mechanism
- Selectable Timeout action
 - Non-maskable interrupt
 - Chip reset
- Power management

I/O Configuration

The Embedded microcontroller has a 24-bit input/output configuration register (IOCR) that allows the system designer to program multifunctional pins, select between internal and external clocks for the UARTs and counter/timers, and control the GATE signals to the counter/timers.

Reset

The Embedded microcontroller uses the RESETI input signal to generate a global chip reset. This signal must be held Low upon system power-up and remain Low for at least six clock cycles after Vcc has stabilized. RESETI is a level sensitive signal. A Low level causes the instruction being executed to terminate abnormally. When RESETI becomes High for at least one clock, the ARM CPU restarts from address 0 in supervisor mode and all peripherals are reset. During the Low period, the processor performs dummy instruction fetches with the address incrementing from the point where reset was activated.

In addition to holding the RESETI Low, the boundary scan reset input, TRST, must be pulsed or driven low to achieve normal device operation upon power-up. If the boundary scan interface is used, then TRST must first be driven Low, then High. If the boundary scan interface is not used, then TRST input may be tied permanently Low.

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING	UNIT
Supply voltage	Vcc	-0.3 to 6.0	V
Input voltage	Vin	-0.3 to Vcc+0.3	V
Output voltage	Vouт	-0.3 to Vcc+0.3	V
Operating temperature	Topr	0 to 70	°C
Storage temperature	Тѕтс	-40 to 125	°C

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
Supply voltage	Vcc	3.0 to 3.6	3.3 / 5.0	4.5 to 5.5	V.	1
Input High voltage	ViH	2.0	- A	7.0+aaV	٧	1
Input Low voltage	VIL	-0.5		0.8	V	1
Operating temperature	Торя	0		+70	°C	

NOTE:

DC ELECTRICAL SPECIFICATIONS

 $(Ta = 0 \text{ to } +70^{\circ}C)$


PARAMETER	SYMBOL	CONDITIONS	Vcc = 3,0	to 3.6 V	Vcc = 4.	UNIT	
PANAMEICN	STIVIBUL	COMPLITIONS	MIN.	MAX.	MIN.	MAX.	JUNII
Input Low voltage	VıL		-0.3	0.8	-0.3	0.8	V
Input High voltage	VIH	2%	2.0	Vcc+0.3	2.0	Vcc+0.3	V
Output Low current	lol	Vol = 0.4 V	2.0		8.0		mA
Output High current	Іон	Vон = 2.4 V	-4.0		-8.0		mA
Input leakage current	lıL	V _{IN} = 0 to V _{CC} MAX.	– 2	2	- 2	2	μA
Output, input/output leakage current	loz	V _{IN} = 0 to V _{CC} MAX.	-2	2	-2	2	μА
Average active operating current	lcc (Active)	F = Fmax.		30	-	115	mA
Average halt current	Icc (Halt)	F = FMAX.		1		2	mA



^{1.} The applicable voltage on any pin with respect to Vss (0 V).


AC SPECIFICATIONS

• Memory I/F Timing




PIN	DESCRIPTION	At 3	3.3 V	At 5	5.0 V	UNIT
NO.	DESCRIPTION	MIN.	MAX.	MIN.	MAX.	UNII
t ₁	Clock period			40		ns
t 2	Clock High			20		ns
tз	Clock Low			20		ns
t ₄	Clock High to address valid				15	ns
t ₅	Address hold from clock			5		ns
t 6	Clock High to control active - WR, OE, CE (5:0)				15	ns
t ₇	Address to control setup			3		ns
t 8	Clock Low to control inactive - WR, OE, CE (5:0)			5	15	ns
t ₉	Address hold from control inactive			3		ns
t 10	WAIT setup to clock High			5		ns
t ₁₁	WAIT hold from clock High			5		ns
t 12	Data-in setup to control inactive - WR, CE (5:0)			5		ns
t 13	Data-in hold from control inactive - WR, CE (5:0)			0		ns
t ₁₄	Control active to data-in valid - (memory access time)			25		ns
t 15	Data-out setup to control inactive - WR, CE (5:0)			20		ns
t 16	Data-out hold from control (WR, CE (5:0))			5		ns

• Parallel I/O Port Timing - Mode 0 Input & Output




PIN	DESCRIPTION	 At 3	.3 V	At 5	5.0 V	UNIT
NO.	DESCRIPTION	MIN.	MAX.	MIN.	MAX.	UNIT
t ₁	Data-in set-up to CLK	- 12	7	7		ns
t ₂	Data-in hold from CLK	0		0		ns
tз	CLK to data-out valid		34		20	ns

• Parallel I/O Port Timing - Mode 1 Strobed Input




PIN	DESCRIPTION	At 3	At 3.3 V			UNIT
NO.	DESCRIPTION	MIN.	MAX.	MIN.	MAX.	UNIT
tı	STB pulse width	45		25	-	ns
t ₂	STB falling edge to IBF active	0	35	0	20	ns
tз	peripheral data-in set-up to STB High	20		10		ns
t ₄	peripheral data-in hold from STB High	0		0		ns

• Parallel I/O Port Timing - Mode 1 Strobed Output



PIN	DESCRIPTION	At 3	3.3 V	At 5	.0 V	UNIT
NO.	DESCRIPTION	MIN.	MAX.	MIN.	MAX.	ONIT
t ₁	ACK pulse width	40		25		ns
t 2	ACK High to interrupt disable	TBD		TBD		ns
tз	ACK Low to OBF High delay		35		20	ns


• Parallel I/O Port Timing - Mode 2 Bi-Directional Data Transfer



PIN	DESCRIPTION	At 3	3.3 V	At 5	UNIT	
NO.	DESCRIPTION	MIN.	MAX.	MIN.	MAX.	ONIT
t ₁	STB pulse width	40		25		ns
t ₂	STB Low to IBF High delay		35		20	ns
tз	Peripheral data-in set-up to STB High	20		10		ns
t ₄	ACK Low to data-out valid delay		35		20	ns
ts	ACK High to data-out Hi-Z delay		35		20	ns
t 6	ACK pulse width	40		25		ns
t 7	ACK Low to OBF High delay		35		20	ns


Hi-Z = High impedance

• Counter/Timer Timing




PIN	DESCRIPTION	At 3	3.3 V	At 5	UNIT	
NO.	DESCRIPTION .	MIN.	MAX.	MIN.	MAX.	UNIT
t ₁	CTCLK High time	30		20		ns
t ₂	CTCLK Low time	30		20		ns
tз	CTCLK period	60		40		ns
t ₄	GATE High time	40		25		ns
t 5	GATE Low time	40		25		ns
t ₆	GATE High set-up to CLTCLK	15		10		ns
t 7	GATE High hold from CTCLK	0		0		ns
t ₈	GATE Low set-up to CTCLK	15		10		ns
t 9	GATE Low hold from CTCLK	0		0		ns
t 10	GATE to OUT delay	0	35	0	20	ns
tıı	CTCLK to OUT delay	0	35	0	20	ns

• PWM Timing



PIN	DESCRIPTION	At 3.3 V		At 5.0 V		UNIT	
NO.	DESCRIPTION	MIN.	MAX.	MIN.	MAX.	UNII	
t ₁	PWM pulse period	CLK /		CLK /		CLK	
	هر.	prescale		prescale		periods	
t 2	CLK to PWM delay	0 .	15	0	12	ns	
tз	PWM active pulse width		34		20	CLK	
			34		20	periods	

• Clock Timing




PIN	DESCRIPTION	At 3	3.3 V	At 5	UNIT	
NO.	DESCRIPTION	MIN.	MAX.	MIN.	MAX.	ONT
t ₁	Clock cycle time	60		50		ns
t 2	Clock Low time	24		20		ns
tз	Clock High time	24		20		ns

NOTE:


CLK timings are measured to 50% Vcc.

External Interrupt Timing



PIN	DESCRIPTION	At 3.3	3 V	At 5.0 V	UNIT
NO.	DESCRIPTION	MIN.	MAX.	MIN. MAX.	ONI
t ₁	External interrupt set-up time.	20		10	ns
	(only used to insure capture on next active clock edge)				
t ₂	External interrupt hold time.	20		10	ns
1	(only used to insure capture on next active clock edge)				1
tз	External interrupt active High interval	3 x tcLock		3 x tсьоск	
t ₄	External interrupt active Low interval	3 x tстоск		3 х тогоск	ns

Reset Timing




PIN	DESCRIPTION	At 3	At 3.3 V		At 5.0 V		NOTE
NO.	DESCRIPTION	MIN.	MAX.	MIN.	MAX.	UNIT	NOTE
t ₁	RESET setup to CLK	60		50		ns	1, 2
t ₂	RESET setup to CLK	24		20		ns	1, 2

NOTES:

- 1. RESET is an asynchronous input, setup and hold times only ensure the signals are captured at the specified clock edge.
- 2. RESET must remain Low for 16 CLK periods after the power supply and clock have stabilized.

PACKAGE DIMENSION



Development Environment for ARM Microprocessors

The RISC development environment requires an advanced high-level language compiler that allows the advantages of RISC microprocessors to be exploited fully.


The software development toolkits for ARM microprocessors are offered by ARM and GH*.


We hope that system engineers who develop software for 32-bit RISC Microcomputer LH77790 will make full use of these advanced tools.

* Under development

ARM: Advanced Risc Machines, Ltd.

GH: Green Hills Software, Inc.







16-BIT SINGLE-CHIP MICROCOMPUTER



SM6004

DESCRIPTION

The SM6004 is a 16-bit single chip microcomputer incorporating a 16-bit CPU core, ROM, RAM, timer unit, watch dog timer, serial interface (UART, SIO), PWM output, real time output, A/D converter, D/A converter and bus controller.

FEATURES

ROM capacicity: 61 440 x 8 bits
RAM capacicity: 2 048 x 8 bits

Versatile timer units: 16 bits counter x 6

Timer 0

16 bits counter x 1

Capture register x 5

Compare register x 2

Timer 1

16 bits counter x 1

Capture register x 1
Capture/compare register x

Timer 2

16 bits counter x 1

Capture register x 1

Capture/compare register x 1

Timer 3

16 bits counter x 1

Compare register x 1

Timer 4

16 bits counter x 1

Compare register x 1

Timer 5

16 bits counter x 1

Compare register x 2

PWM output available

Watch dog timer: 8 bits x 1

· Serial interface :

UART/SIO x 2 (built-in baud rate generator)

SIO x 1

• PWM outputs:

14 bits x 2

(14, 12, 10, 8 bits selectable)

• Real time outputs: 4 bits x 2

Low-Voltage High-Speed 16-Bit Single-Chip Microcomputer

· A/D converter :

Channels

Resolution

10 bits 8

• D/A converter : 8 bits x 2

· Bus controller

External bus access function

Multi-/nonmulti- address and data selectable

Selectable bus width, 8 and 16 bits

Auto-wait function

I/O ports:

Input ...

8 bits x 1 (also used as A/D input)

Input/output 16 bits x 5

Supply voltage :

2.5 to 5.5 V (at 20 MHz main clock)


4.5 to 5.5 V (at 30 MHz main clock)


Package :

100-pin QFP (QFP100-P-1420)

100-pin LQFP (LQFP100-P-1414)

PIN CONNECTIONS





PIN DESCRIPTION


PIN NAME	I/O	FUNCTION
P0 ₀ / EAD0 / EADB0	1/0	I/O port / address output (EAD0) / address · data I/O (EADB0)
P0 ₁ / EAD1 / EADB1	1/0	I/O port / address output (EAD1) / address · data I/O (EADB1)
P0 ₂ / EAD2 / EADB2	I/O	I/O port / address output (EAD2) / address · data I/O (EADB2)
P0 ₃ / EAD3 / EADB3	I/O	I/O port / address output (EAD3) / address · data I/O (EADB3)
P04 / EAD4 / EADB4	1/0	I/O port / address output (EAD4) / address · data I/O (EADB4)
P0 ₅ / EAD5 / EADB5	I/O	I/O port / address output (EAD5) / address · data I/O (EADB5)
P0 ₆ / EAD6 / EADB6	1/0	I/O port / address output (EAD6) / address · data I/O (EADB6)
P07 / EAD7 / EADB7	I/O	I/O port / address output (EAD7) / address · data I/O (EADB7)
P0 ₈ / EAD8 / EADB8	I/O	I/O port / address output (EAD8) / address : data I/O (EAD88)
P0 ₉ / EAD9 / EADB9	I/O	I/O port / address output (EAD9) / address · data I/O (EADB9)
P0 ₁₀ / EAD10 / EADB10	1/0	I/O port / address output (EAD10) / address · data I/O (EADB10)
P0 ₁₁ / EAD11 / EADB11	I/O	I/O port / address output (EAD11) / address · data I/O (EADB11)
P0 ₁₂ / EAD12 / EADB12	I/O	I/O port / address output (EAD12) / address · data I/O (EADB12)
P0 ₁₃ / EAD13 / EADB13	1/0	I/O port / address output (EAD13) / address · data I/O (EADB13)
P0 ₁₄ / EAD14 / EADB14	I/O	I/O port / address output (EAD14) / address · data I/O (EADB14)
P0 ₁₅ / EAD15 / EADB15	I/O	I/O port / address output (EAD15) / address · data I/O (EADB15)
P1 ₀ / EAD16	1/0	I/O port / address output (EAD16)
P1 ₁ / EAD17	I/O	I/O port / address output (EAD17)
P12 / EAD18	1/0	I/O port / address output (EAD18)
P1 ₃ / EAD19	1/0	I/O port / address output (EAD19)
P1 ₄ / EAD20	1/0	I/O port / address output (EAD20)
P15 / EAD21	I/O	I/O port / address output (EAD21)
P16 / EAD22	I/O	I/O port / address output (EAD22)
P17 / EAD23	1/0	I/O port / address output (EAD23)
P1 ₈ / EWRB	1/0	I/O port / write signal output (EWRB)
P19 / ERDB	1/0	I/O port / read signal output (ERDB)
P110 / EBYTEB	10	I/O port / byte signal output (EBYTEB)
P1 ₁₁ / ECK	1/0	I/O port / system clock 1 output (ECK)
P1 ₁₂ / EALE	1/0	I/O port / address latch signal output (EALE)
P1 ₁₃	1/0	I/O port
P1 ₁₄	1/0	I/O port
P115	I/O	I/O port
P2₀ / EDB0	I/O	I/O port / data I/O (EDB0)
P2 ₁ / EDB1	I/O	I/O port / data I/O (EDB1)
P22 / EDB2	I/O	I/O port / data I/O (EDB2)
P2 ₃ / EDB3	I/O	I/O port / data I/O (EDB3)
P24 / EDB4	I/O	I/O port / data I/O (EDB4)
P25 / EDB5	I/O	I/O port / data I/O (EDB5)
P26 / EDB6	I/O	I/O port / data I/O (EDB6)
P27 / EDB7	I/O	I/O port / data I/O (EDB7)

PIN NAME	I/O	FUNCTION
P28 / EDB8	1/0	I/O port/data I/O (EDB8)
P29 / EDB9	1/0	I/O port/data I/O (EDB9)
P210 / EDB10	1/0	I/O port/data I/O (EDB10)
P2 ₁₁ / EDB11	1/0	I/O port/data I/O (EDB11)
P2 ₁₂ / EDB12	1/0	I/O port/data I/O (EDB12)
P2 ₁₃ / EDB13	I/O	I/O port/data I/O (EDB13)
P2 ₁₄ / EDB14	1/0	I/O port/data I/O (EDB14)
P2 ₁₅ / EDB15	I/O	I/O port/data I/O (EDB15)
P3 ₀ / TxD0	I/O	I/O port/SCI0 transmit data output
P3 ₁ / RxD0	1/0	I/O port/SCI0 receive data input
P3 ₂ / SCK0	I/O	I/O port/SCI0 clock I/O
P3 ₃ / TxD1	1/0	I/O port/SCI1 transmit data output
P34 / RxD1	1/0	I/O port/SCI1 receive data input
P3₅ / SCK1	I/O	I/O port/SCI1 clock I/O
P36 / T5PWM	I/O	I/O port / Timer 5 PWM output
P37 / PWM0	1/0	I/O port/PWM0 output
P3 ₈ / PWM1	1/0	I/O port/PWM1 output
P3 ₉ / T0C0	1/0	I/O port/ Timer 0 capture input 0
P310 / T0C1	I/O	I/O port/ Timer 0 capture input 1
P3 ₁₁ / T0C2	I/O	I/O port/ Timer 0 capture input 2
P3 ₁₂ / T0C3	I/O	I/O port/ Timer 0 capture input 3
P3 ₁₃ / T0C4	1/0	I/O port/ Timer 0 capture input 4
P314 / T0O0	I/O	I/O port/Timer 0 output compare output 0
P3 ₁₅ / T0O1	1/0	I/O port/ Timer 0 output compare output 1
P4 ₀ / T1C0 / T1E	/ 1/0	1/O port/ Timer 1 capture input 0 / Timer 1 clock
P41 / T10 / T1C1	1/0	I/O port/ Timer 1 output compare output / Timer 1 capture input 1
P42 / T2C0 / T2E	1/0	I/O port/ Timer 2 capture input 0 / Timer 2 clock
P4 ₃ / T2O / T2C1	<i>V</i> O	I/O port/ Timer 2 output compare output / Timer 2 capture input 1
P44 / RTO00	1/0	I/O port / real time output 00
P45 / RTO01	1/0	I/O port / real time output 01
P46 / RTO02	1/0	I/O port / real time output 02
P47 / RTQ03	1/0	I/O port / real time output 03
P4 ₈ / RTO10	1/0	I/O port / real time output 10
P49 / RTO11 / SI	1/0	I/O port / real time output 11 / SIO receive data input
P4 ₁₀ / RTO12 / SO	I/O	I/O port / real time output 12 / SIO transmit data output
P4 ₁₁ / RTO13 / SCK	I/O	I/O port / real time output 13 / SIO clock I/O
P4 ₁₂ / INT0	I/O	I/O port / external interrupt 0
P4 ₁₃ / INT1	I/O	I/O port / external interrupt 1
P4 ₁₄ / INT2	I/O	I/O port / external interrupt 2
P4 ₁₅ / INT3	1/0	I/O port / external interrupt 3

PIN NAME	I/O	FUNCTION
P5 ₀ / AIN ₀	I	I/O port / analog input 0
P51 / AIN1	ī	I/O port / analog input 1
P5 ₂ / AIN ₂	T	I/O port / analog input 2
P53 / AIN3	I	I/O port / analog input 3
P54 / AIN4	1	I/O port / analog input 4
P5s / AINs	ī	I/O port / analog input 5
P5 ₆ / AIN ₆	ī	I/O port / analog input 6
P57 / AIN7	ı	I/O port / analog input 7
ADVR	T	A/D converter reference voltage input
DA ₀	0	D/A converter output 0
DAı	0	D/A converter output 1
DAVR	ı	D/A converter reference voltage input
AGND	1	A/D, D/A converter referense voltage (GND level)
RESET	I	Reset input
TEST	I	Test input : connected to GND
MBUS	I	Bus mode select input
X1, X2		For clock oscillation
V _{DD}	ı	Power supply
GND	ī	Ground



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	CONDITIONS	RATING	UNIT
Supply voltage	V _{DD}		-0.3 to 6.5	V
Input voltage	Vı	·	-0.3 to V _{DD} +0.3	V
Output voltage	Vo		-0.3 to V _{DD} +0.3	V
Max. output current	Іон	All output pins but DAo, DA1	-4	mA
	l _{OL1}	P30, P33, P411	6	mA
	lo _{L2}	All output pins but P3o, P33, P411, DAo, DA1	4 🐧	mA
	\sum IOH	All output pins but DA ₀ , DA ₁	-40 ∖ ∖	mA
Total output current	\sum IOL1	P30, P33, P411	12	mA
	\sum IOL2	All output pins but P3 ₀ , P3 ₃ , P4 ₁₁ , DA ₀ , DA ₁	40	mA
Operating temperature	Topr	4	-20 to +70	.C
Storage temperature	Тѕтс		-50 to ±150	°C

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	CONDITIONS	RATING	UNIT	NOTE
Supply voltage	VDD		2.5 to 5.5	V	
A/D supply voltage	ADVR		2.5 to V _{DD}	V	
D/A supply voltage	DAVR		2.5 to VDD	V	
Analog GND potential	AGND		GND	V	
Minimum instruction avala	Tsys	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$	133	ns	
Minimum instruction cycle		$V_{DD} = 2.5 \text{ to } 5.5 \text{ V}$	200	ns	
Maximum ayatam alaak fraguanay	Fsmax	$V_{00} = 4.5 \text{ to } 5.5 \text{ V}$	15	MHz	1
Maximum system clock frequency	rsmax	$V_{DD} = 2.5 \text{ to } 5.5 \text{ V}$	10	MHz	1
Manipular paris als als fragues as	<u> </u>	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$	30	MHz	
Maximum main clock frequency	Fmax	$V_{DD} = 2.5 \text{ to } 5.5 \text{ V}$	20	MHz	
Operating temperature	Торп		-20 to +70	°C	

NOTE:

1. When system clock is divided-by-2 main clock.



DC CHARACTERISTICS

 $(V_{DD} = 2.5 \text{ to } 3.3 \text{ V}, \text{ Ta} = -20 \text{ to } +70^{\circ}\text{C})$

PAR	AMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE		
Input voltage		Input voltage		VIH1		0.7 x VDD	1	V _{DD}	V	4
input voitage		V _{IL1}				0.3 x VDD	'	'		
Input current		Інт	$V_{IN} = V_{DD}, V_{DD} = 3 V$			10		2		
Input current		IL1	$V_{IN} = 0 V$, $V_{DD} = 3 V$			-10	μΑ			
	Output voltage		$loh = -1 mA, V_{DD} = 3 V$	V _{DD} -0.5				3		
Output voltage			loL = 1 mA, VDD = 3 V			0.5	l v	4		
			loL = 2 mA, VDD = 3 V			0.5	l N	5		
	Resolution		ADVD V		10		bits			
A/D converter	Differential linear error				± 2	± 4				
AVD Converter	Linear error		$ADVR = V_{DD} = 3 V$		± 4	± 6	LSB			
	Total error				± 5	± 8				
	Resolution				8		bits			
D/A converter	Output resistance		At registance output		6	1450	kΩ	6		
	Total error		At resistance output		± 0.03	± 0.06	٧	0		
Supply ourront	Supply current				25	50	mA	7		
					1	10	μA	8		

NOTES:

- 1. Applicable pins: P0o-P015, P1o-P115, P2o-P215, P3o-P315, P4o-P415, RESET.
- 2. Applicable pins: P0o-P015, P1o-P115, P2o-P215, P3o-P315, P4o-P415, RESET.
- 3. Applicable pins: P0o-P015, P1o-P115, P2o-P215, P3o-P315, P4o-P415, RESET.
- 4. Applicable pins: P0o-P015, P1o-P115, P2o-P215, P31, P32, P34-P315, P4o-P410, P412-P415, RESET.
- 5. Applicable pins: P30, P33, P411.
- 6. At R-2R resistance output.
- 7. No-load condition, $V_{DD} = 3 \text{ V}$, main clock 20 MHz.
- 8. No-load condition, VDD = 3 V, ADVR = DRVR = AGND = GND, fixed input signal.

PARAMETER		SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Input voltage		ViH1		0.7 x V _{DD}		VDD	٧	1
		VIL1		0		0.3 x V _{DD}		1
Input current		Інт	VIN = VDD, VDD = 5 V			10	μA	2
		IL1	VIN = 0 V, VDD = 5 V			-10		2
Output voltage		Vон1	loh = -2 mA, Vdd = 5 V	V _{DD} -0.5			V	3
		V _{OL1}	loL = 2 mA, VDD = 5 V			0.5		4
		V _{OL2}	loL = 4 mA, VDD = 5 V			0.5		5
A/D converter	Resolution		ADVR = V _{DD} = 5 V		10	Constitution of the Consti	bits	
	Differential linear error			Ţ.	± 1.	± 2.5	LSB	
	Linear error				± 3	± 5	LSB	
	Total error				±4	± 6	LSB	
D/A converter	Resolution		DAVR = VDD = 5 V	e de la companya de	8		bits	
	Output voltage range			0.8		VDD-0.8	V	6
	Total error		(at AMP output)	N. A.	± 0.05	± 0.10		"
	Output resistance		At registeres sutput		6		kΩ	7
	Total error		At resistance output		± 0.05	± 0.10	٧	'
Supply current		loo		Property of the second	65	130	mA	8
		Іѕтор		÷ .	1	20	μA	9

NOTES:

- 1. Applicable pins: P00-P015, P10-P115, P20-P215, P30-P315, P40-P415, RESET.
- 2. Applicable pins: P0o-P015, P1o-P115, P2o-P215, P3o-P315, P4o-P415, RESET.
- 3. Applicable pins: P0o-P015, P1o-P115, P2o-P215, P3o-P315, P4o-P415, RESET.
- 4. Applicable pins: P0o-P015, P1o-P115, P2o-P215, P31, P32, P34-P315, P4o-P410, P412-P415, RESET.
- 5. Applicable pins: P30, P33, P411
- 6. At AMP output
- 7. At R-2R resistance output
- 8. No-load condition, VDD = 5 V, main clock 30 MHz.
- 9. No-load condition, VDD = 5 V, ADVR = DRVR = AGND = GND, fixed input signal.



•		

8-BIT SINGLE-CHIP MICROCOMPUTERS



SM8502*/SM8503*/ SM8504/SM8505*/ **SM8506**

8-Bit Single-Chip Microcomputer (Controllers For General Purpose)

★ Under development

DESCRIPTION

SM8500 series is a 1-chip microcomputer containing SM85CPU core and the required peripheral functions for system. SM85CPU is an 8-bit high performance CPU with various addressing modes and highefficiency instructions set. SM85CPU is featured by allocating general registers on RAM to reduce overhead when calling subroutines.

The peripheral functions and memory of SM8500 series contain ROM, RAM, timer/event counter, serial interfaces (SIO, UART), A/D converter, and D/A converter and waveform generator.

The SM8500 series are offered by a variety of models with different capacity of memory. These are SM8502, SM8503, SM8504, SM8505, and SM8506.

FEATURES

• ROM capacity: 24 576 x 8 bits (SM8502)*

32 768 x 8 bits (SM8503)*

40 960 x 8 bits (SM8504) 49 152 x 8 bits (SM8505)*

61 440 x 8 bits (SM8506)

• RAM capacity: 1 024 x 8 bits (SM8502*/SM8503*/SM8504) 2 048 x 8 bits (SM8505*/SM8506)

- · A RAM area is used as subroutine stack
- I/O ports:

Input

16 (8 inputs also used as

A/D input pins)

Output 16 Input / Output 52 D/A output 2

Interrupts:

Non-maskable interrupts

x 2

(watch dog timer / illegal instruction trap)

Maskable interrupts

(internal interrupts x 10 / external interrupts x 4)

• A/D converter :

Resolution

8 bits

Channel

8 channels

D/A converter :

Resolution

8 bits

(4 bits for waveform generator)

Channel

2 channels

· Waveform generator :

Channel

2 channels

16 level tone, 32 step / 1 period waveform output.

Combined with external circuit, DTMF

waveform can be output.

* Waveform generator can be used by combining with D/A converter.

• Timer/counter: 16 bits x 1, 8 bits x 5

PWM output available

Watch dog timer: 8 bits x 1

Clock timer:

8 bits x 1

- Input capture function
- · Clock output (also used as buzzer output)
- Serial interface :

SIO

8 bits clock synchronous x 1

UART

8 bits clock asynchronous x 1

- External memory expansion
- Memory configuration (SM8505/SM8506) :

Setting of external memory accessing address range.

· CPU core:

8 bits x 8 ports (or 16 bits x 4 ports) and 16 bits x 4 ports general purpose register are used as accumulator, register pointer, and register index.

Instruction sets

67

(multiplication / division / bit manipulation

instruction)

Addressing mode

23 types

System clock cycle $\,$ 0.17 μs (MIN.) at 12 MHz

main clock cycle

System clock is variable by software (system clock can be optioned to 1/2, 1/4, 1/8, 1/16, 1/32 of main-clock and 1/2 of sub-clock.)

· Built-in main clock oscillator for system clock

- Built-in sub clock oscillator for real time clock
- Standby modes : halt mode / stop mode
- · Supply voltage:

4.5 to 5.5 V;

system clock frequency 6 MHz(MAX.)

2.7 to 3.6 V:

system clock frequency 3 MHz(MAX.)

1.8 to 2.7 V;


system clock frequency 750 kHz(MAX.)


* The system clock frequency must be switched to above given ratings by program.

· Packages :


100-pin LQFP (LQFP100-P-1414) 100-pin QFP (QFP100-P-1420)

PIN CONNECTIONS





BLOCK DIAGRAM



PIN DESCRIPTION

TYPE	PIN NAME	I/O	FUNCTION
	V _{DD}	Input	Power supply
	V 00		Applied to +1.8 V to 5.5 V
	GND	Input	Ground
	and and	iriput	Applied to 0 V. Also serving as the D/A ground pin.
	VR	Input	A/D converter reference voltage
Power supply		mput	Set it to V _{DD} level when not in use.
Tower supply	DAVR₀	Input	D/A converter low-level reference voltage
		input	Set it to Voo level when not in use.
	DAVR ₁	Input	D/A converter high-level reference voltage
	D/(VIII	mpar	Set it to VDD level when not in use.
	AGND	Input	Analog Ground
		mpat	The ground pin for A/D converter. Applied to 0 V
	CKIN, CKOUT	1/0	Oscillator pin for main clock
Clock	Cran, Craoti	.,,	Connecting crystal oscillator.
CIOOR	OSCIN, OSCOUT	I/O	Oscillator pin for subclock
			Connecting 32.768 kHz crystal oscillator.
	RESET	Input	External Reset
System		mput	When setting pin to low level, the hardware reset will be initiated.
- Cyclom	TEST	Input	Test
			Don't be released for user, connect to GND.
			External interrupt PINT ₀ -PINT ₂
1			These are external interrupt input pins and sharing with the P3 ₃ ,
Interrupt	PINT ₀ , PINT ₁ , PINT ₂	Input	P36 and P37. PINT0 pin is able to detect for falling edge, rising
			edge and the both edge. PINT1, PINT2 pins are low level and
			able to detect for falling edge, rising edge and the both edge.
	P0 ₀ -P0 ₇	Input	External interrupt P0 ₀ -P0 ₇
	1 00 1 0/	input	Pins of Port 0 can be used in an interrupt by falling edge.

TYPE	PIN NUMBER	I/O	FUNCTION
	P0 ₀ -P0 ₇	Input	Port 0 An 8 bit input port. By port pull-up setting register (PPC), the pull-up resistance of the port can be set to ON/OFF in 8 bit unit.
	P10-P17	1/0	Port 1 An 8 bit I/O port. The port can be set as I/O port by P1 control register (P1C) in 1 bit unit. For input mode, the pull-up resistance can be set to ON/OFF in 1 bit unit by P1 pull-up setting register (P1PC).
	P2o-P27	I/O	Port 2 An 8 bit I/O port. The port can be set as I/O port by P2 control register (P2C) in 1 bit unit. For input mode, the pull-up resistance can be set to ON/OFF in 1bit unit by P2 pull-up setting register (P2PC).
	P30-P37	1/0	Port 3 An 8 bit I/O port. The port can be set as I/O port by P3 control register (P3C) in 1 bit unit. For input mode, the pull-up resistance can be set to ON/OFF in 8bit unit by port pull-up setting register (PPC).
Port	P4 ₀ -P4 ₇	Input	Port 4 An 8 bit input port.
	P5 ₀ -P5 ₇	I/O	Port 5 An 8 bit I/O port. The port can be set as I/O port by P5 control register (P5C) in 1 bit unit. For input mode, the pull-up resistance can be set to ON/OFF in 8 bit unit by port pull-up setting register (PPC).
	P6 ₀ -P6 ₇	Output	Port 6 An 8 bit output port with large current (10mA) [the total output (sink) current of Porte and Porte are 100mA]. By mask option, the port can be configured as a N-ch open drain pin.
	P7o-P73	I/O	Port 7 An 8 bit I/O port. The port can be set as I/O port by P7 control register (P7C) in 1 bit unit. For input mode, the pull-up resistance can be set to ON/OFF in 8 bit unit by port pull-up setting register (PPC).
	P8 ₀ -P8 ₇	1/0	Port 8 An 8 bit I/O port. The port can be set as I/O port by P8 control register (P8C) in 1 bit unit. For input mode, the pull-up resistance can be set to ON/OFF in 8 bit unit by port pull-up setting register (PPC).

TYPE	PIN NUMBER	I/O	FUNCTION
Port	P9 ₀ -P9 ₃	I/O	Port 9 An 8 bit I/O port. The port can be set as I/O port by P9 control register (P9C) in 1 bit unit. For input mode, the pull-up resistance can be set to ON/OFF in 4bit unit by port pull-up setting register (PPC).
	PA ₀ -PA ₇	Output	Port A An 8 bit output port with large current (10mA) [the total output (sink) current of Port6 and PortA are 100mA]. By mask option, the port can be configured as a N-ch open drain pin.
	Тоито, Тоит1, Тоит2	Output	Timer output 0 to 2 These are output pin for timer/counter 0 to 2. Each pin is shared with pin P3₀, P3₁ and P3₂, respectively. (P3₀/Tουτ₀, P3₁/Tουτ₁, P3₂/Tουτ₂)
	CNT ₀ , CNT ₁ , CNT ₂	Input	Timer event count input 0 to 2 These are output pin for timer/counter 0 to 2. Each pin is shared with pin P3 ₃ ,P3 ₄ and P3 ₅ , respectively. (P3 ₃ /PINT ₀ /CNT ₀ , P3 ₄ /PINT ₁ /CNT ₁ , P3 ₅ /PINT ₂ /CNT ₂) CNT ₀ can also be used as a capture trigger input of timer/counter 0.
Timer	PINT ₀ , PINT ₁ , PINT ₂	Input	External interrupt input 0 to 2 Each pin is shared with pin P3 ₃ , P3 ₆ and P3 ₇ . (P3 ₃ /PINT ₀ /CNT ₀ , P3 ₆ /PINT ₁ , P3 ₇ /PINT ₂)
	PWM	Output	PWM output This is PWM output pin of timer/counter 3 to 4 and shared with pin P7 ₇ (P7 ₇ /PWM).
	F	Output	Clock (buzzer) output This is clock output pin for the buzzer of timer/counter 5 and shared with pin P76 (P76 /F).
	Sin	Input	SIO data input This is an input pin for SIO data and shared with pin P7 ₃ (P7 ₃ /S _{IN}).
SIO	Sout	Output	SIO data output This is an output pin for SIO data and shared with pin P74 (P74/Sout)
	Sck	1/0	SIO transfer clock I/O This is an I/O pin for SIO data and shared with pin P75 (P75/Sck).
UART	RxD	Input	UART data input This is an input pin for UART data and shared with pin P7o (P7o/RxD).
UART	TxD	Output	UART data output This is an output pin for UART data and shared with pin P7 ₁ (P7 ₁ /TxD).

TYPE	PIN NUMBER	I/O	FUNCTION
			Analogue input 0 to 7
A/D converter	AD ₀ -AD ₇	Input	These are an analogue input pin for A/D and shared with pin
			P4 ₀ -P4 ₇ (P4 ₀ /AD ₀ -P4 ₇ /AD ₇) respectively.
D/A converter	DAouto, DAouti	Output	D/A converter output 0,1
D/A Converter	DA0010, DA0011	Culput	These are output pins for D/A (2 channel).
			Address bus (lower bit)
	A ₀ -A ₇	Output	In external memory expansion mode, P50-P57 pins will be
	Λυ-Λ/	Cuipui	address bus. It will output the lower 8bit address, while
)	accessing the external memory expansion area*.
	A8-A15		Address bus (upper bit)
		Output	In external memory expansion mode, P20-P27 pins will be
External	A8-A15	Output	address bus. It will output the upper 8bit address while accessing
memory			the external memory expansion area*.
expansion	DB ₀ -DB ₇	1/0	Data bus
expansion			In external expansion mode, P1o-P17 pins will be data bus.
			Read
	RD	Output	In external memory expansion mode, P0o pin will be $\overline{\text{RD}}$ pin. This
	<u></u>		pin will be low level when reading external memory.
			Write
	WR	Output	In external memory expansion mode, P01 pin will be WR pin.
		1	This pin will be low level when writing external memory.

^{*} External memory expansion area depends on models. For more details, please refer to [Memory map] .

ABSOLUTE MAXIMUM RATINGS

PARAMETER		SYMBOL	CONDITION	RATING	UNIT
Power supply v	oltage	VDD		-0.3 to 6.5	V
Input voltage		Vı		-0.3 to $V_{DD} + 0.3$	V
Output voltage		Vo		-0.3 to V _{DD} + 0.3	V
Maximum	High level	Іон	All output pins	-4	mA
	Low level	lo _{L1}	P60-P67, PA0-PA7	+30	mA
output current	Low level	lol2	All output pins except P6o-P67, PAo-PA7	+4	mA
Total output	High level	Σон	All output pins	-20	mA
Tatal output current	Low level	∑ol1	P60-P67, PA0-PA7	+100	mA
Low level		∑ol2	All output pins except P6o-P67, PAo-PA7	+20	mA
Operating temperature		Topr		-20 to 70	°C
Store temperat	ure	Тѕтс		-50 to 150	°C

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	CONDITION	RATING	UNIT	NOTE
Power supply voltage	V _{DD}		1.8 to 5.5	V	
A/D voltage	VR		1.8 to +VDD	V	
D/A voltage	DAVR		1.8 to +V _{DD}	V	
		$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$	0.17 to 61	μs	
System clock cycle	t sys	$V_{DD} = 2.7 \text{ to } 4.5 \text{ V}$	0.33 to 61	μs	
		V _{DD} = 1.8 to 2.7 V	1.33 to 61	μs	
Custom sleek	fsys	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$	16.384 k to 6.0 M	Hz	
System clock		$V_{DD} = 2.7 \text{ to } 4.5 \text{ V}$	16.384 k to 3.0 M	Hz	
frequency		$V_{DD} = 1.8 \text{ to } 2.7 \text{ V}$	16.384 k to 750 k	Hz	
Maximum main alaak		$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$	12.0	MHz	
Maximum main clock frequency	fmain (fck)	$V_{DD} = 2.7 \text{ to } 4.5 \text{ V}$	6.0	MHz	1
		V _{DD} = 1.8 to 2.7 V	1.5	MHz	1
Subclock frequency	fsuB	$V_{DD} = 1.8 \text{ to } 5.5 \text{ V}$	32.768	kHz	
Operating temperature	topr		-20 to +70	°C	

NOTE:

System clock is the rating value when set to maximum speed (1/2 of main-clock). Actually, 12 MHz main clock can be used in power supply voltage range (1.8 to 5.5 V). Under this case, however, corresponding to the operating voltage, the system clock frequency must be set in above given ratings. The setting can be done by program.

DC CHARACTERISTICS

 $(V_{DD} = 4.5 \text{ to } 5.5 \text{ V}, \text{ Ta} = -20 \text{ to } +70^{\circ}\text{C})$

PARAMETER		SYMBOL	COMPITION		LINUT	NOTE		
		STIVIBUL	CONDITION	MIN.	TYP.	MAX.	UNIT	NOTE
		VIH1		0.8 x VDD		VDD	V	
lanut,	uelteen	VIL1		0		0.2 x V _{DD}	\ \	1 1
input '	voltage	V _{IH2}		VDD - 0.3		V _{DD}	V	2
		V _{IL2}		0		0.3]	-
		lıнı	$V_{IN} = V_{DD}$, $V_{DD} = 5 V$			10	μΑ	3
Input of	current	I _{IL1}	$V_{IH} = 0 \text{ V}, \text{ V}_{DD} = 5 \text{ V}$	_		-10	μA	3
		l _{IL2}	VIN = 0 V, VDD = 5 V	-4 0	- 75	-150	μA	4
İ		Vон1	lон = −1 mA, V _{DD} = 5 V	VDD - 0.5			v	5
Q.,.tm	t accerant	V _{OL1}	lol = 10 mA, VDD = 5 V			2	\ \ \	
Outpu	t current	V _{OH2}	IoH = -1 mA, VDD= 5 V	VDD - 0.5			v	6
		V _{OL2}	IoL = 1 mA, VDD = 5 V			0.5]	o l
	resolution		VR = V _{DD} = 5 V, f _{MAIN} = 12 MHz		10		bits	
A/D	differential	linear tolerance	VR = VDD = 5 V, fMAIN = 12 MHz		± 1	± 2.5	LSB	
AVD	linear tol	erance	VR = VDD = 5 V, fMAIN = 12 MHz		± 3	± 5	LSB	
	combine	d tolerance	VR = VDD = 5 V, fMAIN = 12 MHz		± 4	± 6	LSB	
	resolutio	n	DAVR = VDD = 5 V		8		bits	
D/A	A output resistance		DAVR = V _{DD} = 5 V			6	kΩ	8
combined tolerance		d tolerance	DAVR = V _{DD} = 5 V		± 0.05	± 0.10	V	
loc		loo	fsys = 6 MHz		10	20		
Cupat	u aurront	Іпри	fsys = 6 MHz, HALT mode		3	6	mA	9
Subbi	y current	IDDS1	fsuв oscillate, STOP mode		30	60	μA	10
		I _{DDS2}	fsuв stop, STOP mode		1	10	μA	11

NOTES:

1. Applicable pins: P1₀-P1₇, P2₀-P2₇, P3₀-P3₂, P4₀-P4₇, P5₀-P5₇, P7₁, P7₂, P7₄, P7₆, P7₇, P8₀-P8₇,

P90-P93, CKIN

2. Applicable pins : $\overline{\text{RESET}}$, OSC_{IN}, P0₀-P0₇, P3₃-P3₇, P7₀,

P73, P75

3. Applicable pins: (separated pull-up resistant status)

P0₀-P0₇, P1₀-P1₇, P2₀-P2₇, P3₀-P3₇, P4₀-

 $P4_7,\ P5_0\text{-}P5_7,\ P7_0\text{-}P7_7,\ P8_0\text{-}P8_7,\ P9_0\text{-}P9_3$

4. Applicable pins : RESET

(connected pull-up resistant status) P0₀-P0₇, P1₀-P1₇, P2₀-P2₇, P3₀-P3₇, P5₀-P5₇, P7₀-P7₇, P8₀-P8₇, P9₀-P9₃

- 5. Applicable pins: P60-P67, PA0-PA7
- 6. Applicable pins: P10-P17, P20-P27, P30-P37, P50-P57, P70-

P77, P80-P87, P90-P93.

P0₀ (RD), P0₁ (WR) (During external

memory expansion mode)

- 7. Applicable pins: DAOUTO, DAOUTI
- 8. No load condition, VDD = 5 V, main-clock frequency = 12 MHz
- No load condition, V_{DD} = 5 V, fsvs oscillating status (32.768 kHz), VR = GND, input signal fixed.
- No load condition, V_{DD} = 5 V, OSC_{IN} = GND, VR = GND, input signal fixed.

 $(V_{DD} = 2.7 \text{ to } 3.3 \text{ V}, \text{ Ta} = -20 \text{ to } +70^{\circ}\text{C})$

PARAMETER SY		SYMBOL CONDITION			RATINGS			
		STIVIBUL	CONDITION	MIN.	TYP.	MAX.	UNIT	NOTE
VIH1		VIH1		0.8 x VDD		V _{DD}	V	1
Input	voltogo	V _{IL1}		0		0.2 x V _{DD})	'
Iriput	voltage	V _{IH2}		V _{DD} - 0.3		V _{DD}	V	2
		VIL2		0		0.3]	~
		lih1	$V_{IN} = V_{DD}, V_{DD} = 3 V$			10	μA	3
Input	current	lil.1	V _{IH} = 0 V, V _{DD} = 3 V			-10	μA	3
		l _{IL2}	VIN = 0 V, VDD = 3 V	-10	-25	-50	μA	4
		Vон1	Iон = −1 mA, V _{DD} = 3 V	V _{DD} - 0.5			V	5
Outo.	ıt ourront	V _{OL1}	IoL = 10 mA, V _{DD} = 3 V			1] '	5
Cuipu	Output current VoH2		lон = −1 mA, V _{DD} = 3 V	V _{DD} - 0.5			V	6
		V _{OL2}	loL = 1 mA, VDD = 3 V			0.5	1 '	"
	resolution		VR = VDD = 3 V, fMAIN = 6 MHz		10		bits	
A/D	differential	linear tolerance	VR = VDD = 3 V, fMAIN = 6 MHz		± 1	± 2.5	LSB	
AVD	linear tol	erance	VR = VDD = 3 V, fMAIN = 6 MHz		± 3	± 5	LSB	
	combine	d tolerance	VR = VDD = 3 V, fMAIN = 6 MHz		± 4	± 6	LSB	
	resolutio	n	DAVR = V _{DD} = 3 V		8		bits	
D/A	output resistance					6	kΩ	7
	combined tolerance				± 0.03	± 0.06	V	
		loo	fsys = 3 MHz		4	8	mA	8
Suppl	y current	Іодн	fsys = 3 MHz, HALT mode		1	2	111/5	
Cuppi	y current	IDDS1	fsub oscillate, STOP mode		20	40	μA	9
		IDDS2	fsuв stop, STOP mode		1	6	μA	10

NOTES:

1. Applicable pins : P10-P17, P20-P27, P30-P32, P40-P47, P50-

P5₇, P7₁, P7₂, P7₄, P7₆, P7₇, P8₀-P8₇,

P90-P93, CKIN

2. Applicable pins : RESET, OSCIN, P00-P07, P33-P37, P70,

P73, P75

3. Applicable pins: (separated pull-up resistant status)

P0o-P07, P1o-P17, P2o-P27, P3o-P37, P4o-

P47, P50-P57, P70-P77, P80-P87, P90-P93

4. Applicable pins : RESET

(connected pull-up resistant status)

P0₀-P0₇, P1₀-P1₇, P2₀-P2₇, P3₀-P3₇, P5₀-

P57, P70-P77, P80-P87, P90-P93

5. Applicable pins: P60-P67, PA0-PA7

6. Applicable pins: P1o-P17, P2o-P27, P3o-P37, P5o-P57, P7o-

P77, P80-P87, P90-P93

P0₀ (RD), P0₁ (WR) (During external

memory expansion mode)

7. Applicable pins: DAouтo, DAouт1

- 8. No load condition, VDD = 3 V, main-clock frequency = 6 MHz
- 9. No load condition, V_{DD} = 3 V, f_{SUB} oscillating sataus (32.768 kHz), VR = GND, input signal fixed.
- 10. No load condition, $V_{DD} = 3 \text{ V}$, $OSC_{IN} = GND$, VR = GND, input signal fixed.

SM85CPU

The SM85 CPU is an 8-bit CPU with an unique architecture, developed by SHARP, and the following features.

General purpose register architectures

 There are eight 8-bit general purpose registers (also serve as four 16-bit general purpose registers) and four 16-bit general purpose registers serve as accumulator, index register, or the pointer registers.

General purpose register allocated at RAM

 The general purpose register access the RAM location by the register pointer RP. So pushing the register during an interrupt and passing parameter to subroutine can be executed in high speed.

Refined instruction set

- The instruction set contains total 68 members: 8 load instructions, 19 arithmetic instructions, 7 logic instructions program control (branch) instruction, 8 bit manipulation instructions, 8 rotate & shift instructions and 9 CPU control instructions.
- There are powerful bit manipulation instructions includes plural bits transfer, logical operation between bits, and the bit test and jump instructions that incorporates a test and condition branch in the same instruction. (Ref. to Table 1)

- There are data transfer, arithmetic and conditional branch instructions for 16 bit. It can rapidly process the word-sized and long jump.
- There are 8-bit x 8-bit→16 bit multiplication and 16 bit x 16 bit→16 bit remaining 8-bit division instructions. (Unsigned arithmetic)

23 address modes

 The rich address modes provides optimal access to ROM, RAM and the register files.

Illegal instruction detecting function

 When an error code is detected, a non-maskable interrupt (NMI) will be generated.

Standby function

 There are two standby modes, HALT and STOP mode, and the mode can be change by HALT instruction or STOP instruction, respectively.



TYPE	INSTRUCTION	NUMBER
Load instruction	CLR, MOV, MOVM, MOVW, POP, POPW, PUSH, PUSHW	8
Arithmetic instruction	ADC, ADCW, ADD, ADDW, CMP, CMPW, DA, DEC, DECW, DIV,	10
Arithmetic instruction	EXTS, INC, INCW, MULT, NEG, SBC, SBCW, SUB, SUBW	19
Logic instruction	AND, ANDW, COM, OR, ORW, XOR, XORW	7
Program control instruction	BBC, BBS, BR, CALL, CALS, DBNZ, IRET, JMP, RET	9
Bit manipulation instruction	BAND, BCLR, BCMP, BMOV, BOR, BTST, BSET, BXOR	8
Rotate & shift instruction	RL, RLC, RR, RRC, SLL, SRA, SRL, SWAP	8
CPU control instruction	COMC, CLRC, DI, EI, HALT, NOP, SETC, STOP	8

Total 67

Table 2 Addressing mode summary

TYPE	ADDRESSING MODE	SYMBOL	ACCESS TARGET
Dogistor direct	Register	r	General purpose register R0, R1, R2R7
Register direct	Register pair	rr	General purpose register RR0, RR2, RR4RR14
	Register indirect	@r	
	Register indirect auto increment	(r)+	Memory (0000H-00FFH)
Register indirect	Register indirect auto decrement	-(r)	
negister indirect	Register pair indirect	@rr	
	Register pair indirect increment	(rr)+	Memory (0000H-FFFFH)
	Register pair indirect decrement	-(rr)	
Index	Register index	n(r)	Memory (0000H-00FFH)
nidex	Register pair index	nn(rr)	Memory (0000H-FFFFH)
	Register file	R	Register file (0000H-007FH)
Register file	Register file pair	RR	and memory (0080H-00FFH)
	Port	р	Register file (0010H-0017H)
	Direct	DA	Memory (0000H-FFFFH)
Direct	Direct short	DAs	Program memory (1000H-1FFFH)
	Direct special page	DAp	Memory (FF00H-FFFFH)
Memory indirect	Index indirect	@nn(r)	Memory (0000H-FFFFH)
iviemory indirect	Direct indirect	@DA	wellory (000011-11111)
PC relative	Relative	RA	Program memory (PC-128 and PC+127)
Bit	Bit	b	Any bit in register file (0000H-007FH) and
DIL	Bit	_	memory (0080H-00FFH, FF00H-FFFFH)
Immediate	Immediate	IM	Immediate data included in the operand
inineciale	Immediate long	IML ·	inimediate data included in the operand
Implied	Implied	_	Carry (C), interrupt mask (I), etc.

Register Lineup

Fig. 1 shows the SM85CPU register lineup. The CPU internal register consists of eight 8-bit general purpose registers (R0-R7), four 16bit general purpose registers

(RR8-RR14), a program counter (PC) and four other control registers. (The R0-R7 can be also used as four 16-bit general purpose registers (RR8-RR14).)




Fig. 1 Register lineup

GENERAL PURPOSE REGISTER

The eight 8-bit general purpose registers R0-R7 and all eight 16-bit general purpose registers (RR0-RR14) are available for use as accumulator, index register and pointer registers. (The R0 and RR0 cannot be used as index register)

The other eight 8-bit registers R8-R15 cannot be used as 8-bit general purpose register.

The feature of the SM8500CPU architecture is that general purpose registers are virtually allocated at 16-byte internal RAM. Actually, if the CPU accesses general purpose registers, the designated RAM will be accessed by the 8-bit register pointer (RP)*. When RP=00000B, the registers occupy the first 16 bytes starting at 0000H. Incrementing the

field, RP = 00001B, shifts the mapping by eight bytes so that the registers start at 0008H. As a result, the general purpose registers can be switch in 8-byte unit to any RAM location within 0000H-00FFH.

Although the general purpose registers are members of the register file, which stores the data onto actual RAM, is different from the other members (control registers).

That is, general purpose registers can be referred as registers, as register file (allocated at 0000H-000FH) and as RAM accessing by all addressing modes.

* About register pointer (RP), please refer to [processor status (PS0)].

CPU CONTROL REGISTER

The SM8500CPU has the following control register: processor status PS0, processor status PS1, system configuration register SYS,stack pointer SPH, SPL and program counter PC. All control register except the program counter PC are members of the register file and accessible by the register file R and the register file pair RR addressing modes.

Processor status 0 (PS0)

The processor status PS0 is an 8-bit readable/writable register containing 2 fields, the upper 8-bit is register pointer (RP) and the lower 8-bit is interrupt mask.

Bit 7	7							0
	PR4	PR3	PR2	PR1	PR0	IM2	IM1	IM1

Bit 7-3: Register pointer (RP)

This gives, in 8 bytes unit, the starting address in RAM for general purpose registers.

Bit 2-0: Interrupt mask bit (IM)

BIT	CONTENT
000	All maskable interrupts recognized
001	All maskable interrupts recognized
010	Maskable interrupts with level 1 to 12 recognized
011	Maskable interrupts with level 1 to 10 recognized
100	Maskable interrupts with level 1 to 8 recognized
101	Maskable interrupts with level 1 to 6 recognized
111	Maskable interrupts with level 1 tto 4 recognized
111	Maskable interrupts with level 1 to 2 recognized





Fig. 2 Register pointer (RP) setting example

Processor status 1 (PS1)

The processor status PS1 is an 8-bit readable/ writable register and consists of eight flag bits. These flags can be use as the condition codes for the conditional branch instructions. When CPU generates an interrupt, the content of processor status PS1 and the value of program counter PC automatically are pushed onto stack.



Bit 7: Carry (C)

It indicates that generated a carry in operation.

Bit 6 : Zero (Z)

It indicates that the operation result is zero.

Bit 5 : Sign (S)

It indicates that the operation result is negative (Sign bit = [1]).

Bit 4: Overflow (V)

Executes the operation with the signed value. If the operation result cannot indicate to '2' complete, then the bit will be '1'.

Bit 3: Decimal adjustment (D)

It indicates that the last arithmetic operation was a subtract.

Bit 2: Half carry (H)

It indicates that generated a carry between bit 3 and 4.

Bit 1 : Bit (B)


It indicates that the result of the last bit manipulation.

Bit 0 : Interrupt enable (I)

This is a flag which enables / disables all maskable interrupt.

System configuration register (SYS)

The system configuration register SYS is an 8-bit readable / writable register which sets the external memory expansion modes and selects 8-bit / 16-bit stack pointer.



Bit 6: Stack pointer configuration (SPC)

0	8 bit (SPLonly)
1	16 bit (both SPL, SPH)

Bit 4: AW bit

Alougth this bit is readable / writable. It must clear '0'.

Bit 2-0: Memory configuration (MCNF2-0)

	,gaa (
BIT	CONTENT				
000	External memory expansion disable.				
011	External memory expansion (256 bytes,				
011	FF00H-FFFFH)				
110	External memory expansion mode				
110	(64k bytes *)				
Other	Do not uso				
combination	Do not use.				


*: In ROM space (60k bytes), the field beyond the internal ROM is the external memory access field. For example, in SM8504, the external memory access field is B000H-FFFFH.

Stack pointer (SPL, SPH)

The stack pointer SPL, SPH are 8-bit readable/ writable register and show the stack address. The bit SPC of the system configuration (SYS) specifies whether the stack pointer is 8 (SPL only) or 16 (both SPL and SPH) bits long.

Program counter (PC)

The program counter (PC) is a pointer for program memory and contains the starting address for the next instruction.



The program counter PC is initialized to 1020H after hardware reset. That is, the application program starts executing from the address 1020H after hardware reset.

Memory configuration register (MCF) only use in SM8505/SM8506

This is a register which sets the accessible address range of internal memory within internal ROM field (1000H-FFFFH). The outside field which set by this register can be used as the access field of external memory. Had set this register as soon as the setting memory field becomes valid. The internal memory beyond the setting field cannot be

accessed. To access the external memory, it is necessary to switch the SM8505/SM8506 to external memory expansion mode by setting the bits MCNF2-MCNF0 (bit 2-0 : SYS). The initial value of the register is in the all build-in ROM accessible state. This register is only valid for SM8505/SM8506.

For all others SM8500 series, other than SM8505/SM8506, the operation for the register read/write does not affect to microcomputer internal action.

Internal / external overlap memory field is accessible by program switching. While the program switches to access internal memory from external memory, only if sets the external memory expansion mode to be invalid by setting system configuration register SYS, the overlap internal memory is impossible to access. The access field also is necessary to change by register MCF. In addition, if sets the bits MC3-MC0 to '0000' and the corresponding pins is in the state, same as external memory expansion mode, then all internal ROM will be accessible.

Bit 7	7 							0
	-	-	-	-	МСЗ	MC2	MC1	MC0

Bit 3-0: Build-in memory accessing field selection bit

BIT	BUILD-IN M	EMORY ACCESSING FIELD	EXTERNA	L MEMORY FIELD
0000	60k bytes	1000H-FFFFH	Nothing	
0001	56k bytes	1000H-EFFFH	4k bytes	F000H-FFFFH
0010	52k bytes	1000H-DFFFH	8k bytes	E000H-FFFFH
0011	48k bytes	1000H-CFFFH	12k bytes	D000H-FFFFH
0100	44k bytes	1000H-BFFFH	16k bytes	C000H-FFFFH
0101	40k bytes	1000H-AFFFH	20k bytes	B000H-FFFFH
0110	36k bytes	1000H-9FFFH	24k bytes	A000H-FFFFH
0111	32k bytes	1000H-8FFFH	28k bytes	9000H-FFFFH
1000	28k bytes	1000H-7FFFH	32k bytes	8000H-FFFFH
1001	24k bytes	1000H-6FFFH	36k bytes	7000H-FFFFH
1010	20k bytes	1000H-5FFFH	40k bytes	6000H-FFFFH
1011	16k bytes	1000H-4FFFH	44k bytes	5000H-FFFFH
1100	12k bytes	1000H-3FFFH	48k bytes	4000H-FFFFH
1101	8k bytes	1000H-2FFFH	52k bytes	3000H-FFFFH
1110	4k bytes	1000H-1FFFH	56k bytes	2000H-FFFFH
1111	disable			142

Address Space

Fig. 9 shows the SM8500CPU address space. The 64k bytes address space is divided into RAM (0000H-0FFFH) and ROM (1000H-FFFFH) areas. The address 0000H-007FH are both shared by RAM and register file.

The amounts of RAM and ROM physically present are different between SM8500 series number. For more details, please refer to [Memory Map].

The RAM and register file, which allocated at 0000H-007FH, can be selected by the addressing mode, designated by instructions.

ROM Area

ROM area starts at the address 1000H of the space address. The first portion (1000H-101FH) is reserved for the interrupt vector table. Each 2 bytes entry in the vector table contains the address of interrupts. When an interrupt encountered, the CPU jumps to the corresponding branch address of vector table for program executing. The address 1020H marks the start of the user program area itself. Executing always starts at 1020H after hardware reset.

Register File Area

The register file is allocated between 0000H and 007FH. The first 16 bytes (0000H-000FH) area are general registers. The remainder is for CPU control registers, peripherals control register and data register.

The accessing manipulation for register file is based on the addressing mode, (1) register file R, (2) register file pair RR, and (3) port P.

RAM Area

The RAM area starts at the beginning 0000H of the address space. It overlaps the register file for the address 0000H-007FH.

This arrangement is to shorten the instruction length as much as possible and to permit the use with both RAM and the register file for faster execution.




Fig. 3 Register file / memory data formats

Data Format

The SM85CPU supports four data types: bit, 4-bit BCD, byte, and word data.

REGISTER FILE DATA FORMATS

The register file (0000H-007FH) and RAM (0080H-00FFH) accessible with register file R and register file pair RR addressing support processing for all 4 data types: bit 4-bit BCD, byte, and word data. Fig. 3 shows the data layout in the register file.

Bit data (register file)

Bit manipulation instructions access bit data in the register by register file R addressing, which gives the byte address in the register file (0000H-007FH), or RAM (0080H-00FFH), and the operand b, which gives the bit number within the byte.

Byte data (register file)

Instructions access the byte data in the register file by register file R addressing, which gives the byte data address in the register file (0000H-007FH) or RAM (0080H-00FFH).

Word data (register file)

Instructions access word data in the register file by register file pair RR addressing, which gives the word address, even and 2 bytes address, in the register file (0000H-007FH) or RAM (0080H-00FFH). The address must be even (0, 2, 4,..., 254). Specifying an odd address leads to unreliable results.

BCD data (register file)

The decimal adjust instruction (DA), used to adjust BCD digits after an odd or substract, accesses a BCD data byte in the register file by register file R addressing.

Notice for the general register on register file

The general registers are the first 16 bytes (0000H-000FH) in the register file. They can be accessed as byte-sized by register file R addressing and as word-sized by register file pair RR addressing.

MEMORY DATA FORMATS

The memory area (ROM and RAM 0000H-FFFFH) supports processing for all 4 data types:bit, 4-bit BCD, byte, and word data. However, bit data is limited to the ranges (0000H-00FFH, FF00H-FFFFH), and 4-bit BCD data to the ranges 0000H-00FFH. Fig. 3 shows the data layout in memory.

Bit data (memory)

Bit manipulation instructions access bit data in memory by register index n(r) addressing, which gives the byte address in the range (0000H-00FFH), or by direct special page DAp addressing, which gives the byte address in the range (FF00H-FFFFH), and the operand b, which gives the bit number within the byte.

Byte data (memory)

Instructions access the byte data in memory by shorthand (0000H-00FFH or FF00H-FFFFH or full (0000H-FFFFH) address.

Word data (memory)

Instructions access the word data, continue 2 bytes, in memory by shorthand (0000H-00FFH or FF00H-FFFFH) or full (0000H-FFFFH) address. Unlike word data in the register file, the address can be even or odd.

BCD data (memory)

The decimal adjust instruction (DA), used to adjust BCD digits after an odd or substract, accesses a BCD data byte in memory by register index @r addressing.

Notice for general register on memory

The general registers are actually in a RAM area specified by register pointer RP, so they can be read and modify directly as RAM. While programming, the programmer must take care to arrange program data so that other RAM operations do not destroy general registers content.

Bus Timing

The SM85CPU is variable for system clock. The bit FCPUS2-FCPUS0 (bit5-3: CKKC) of the clock changing register CKKC can select system clock to 1/2, 1/4, 1/8, 1/16, 1/32 of the main clock and 1/2 of sub-clock. The CPU operates at 1/32 clock of the main clock after hardware reset.

INTERNAL MEMORY ACCESS TIMING

The read cycle of internal RAM is 2 cycles. The internal RAM supports 2 cycles for reading or writing.

EXTERNAL MEMORY ACCESS TIMING

The external memory supports 2 cycles for reading or writing. Fig. 5 shows the read timing and Fig. 6 shows the write timing.

INSTRUCTION PREFETCH

The SM8500 CPU, which execution cycle overlaps with the OP code, fetches next instruction OP code during one instruction execution cycle. For example, the execution time for 2 bytes instructions (MOV R, r) of transferring the RAM contents to a register is 4 cycles.





Fig. 4 Instruction execution for transfer instruction (2 bytes)

External memory access timing (read timing)



 t_{RSA} : The time between address firm and $\overline{\text{RD}}$ signal falling low level firm.

 t_{RSD} : The time between $\overline{\text{RD}}$ signal firm and input valid data firm.

twrd: RD signal low level width.

 t_{RHA} : The time between $\overline{\text{RD}}$ signal rising high level firm and address change.

 t_{RHD} : The time between $\overline{\text{RD}}$ signal rising high level firm and output data floating.

Load capacitance is 50 pF.

Fig. 5 External memory access timing (read timing)

• Operating condition (VDD = 4.5 V to 5.5 V, Topre -20 to 70°C)

ITEM	SYMBOL	RATINGS				NOTE
I I EIVI	STIVIBUL	MIN.	TYP.	MAX.	UNIT	NOTE
Address setup time	trsa		tsys	tsys + 50	ns	- 1
Read data setup time	trsp			(tsys/2) - 30	ns	1
RD signal pulse width	twnd	tsys - 50		tsys	ns	1
Address hold time	t rha	0			ns	
Read data hold time	t RHD	0			ns	

NOTE:

• Operating condition (VDD = 2.7 V to 5.5 V, Topr= -20 to 70°C)


ITEM	SYMBOL	RATINGS				NOTE
II EWI	STINIBUL	MIN.	TYP.	MAX.	UNIT	NOIE
Address setup time	t rsa		tsys	tsys + 80	ns	1
Read data setup time	trsp			(tsys/2) - 60	ns	1
RD signal pulse width	twn	tsys - 80		tsys	ns	1
Address hold time	t rha				ns	
Read data hold time	t RHD				ns	

NOTE:

1. tsvs : The system clock period which set by the bits FCPUS2-FCPUS0 setting to a value other than [100] under $V_{DD} = 4.5 \text{ V}$ to 5.5 V. Or, the system clock period which under $V_{DD} = 2.7 \text{ V}$ to 5.5V.

^{1.} t_{sys}: The system clock period (main clock x 1/2) when the bits FCPUS2-FCPUS0 = [100].

External memory access timing (write timing)



twsa : The time between address firm and \overline{WR} signal falling low level firm.

twso : The time between $\overline{\text{WR}}$ signal firm and input valid data firm.

twrd: WR signal low level width.

twha : The time between \overline{WR} signal rising high level firm and address change.

 t_{WHD} : The time between $\overline{\text{WR}}$ signal rising high level firm

and output data floating.

Load capacitance is 50 pF.

Fig. 6 External memory access timing (write timing)

• Operating condition (V_{DD} = 4.5 V to 5.5 V, T_{OPR}= -20 to 70°C)

ITEM	SYMBOL		RATINGS		LIMIT	NOTE
I I EIVI	STIVIBUL	MIN.	TYP.	MAX.	UNIT	NOTE
Address setup time	twsa		tsys	tsys + 50	ns	1
Data setup time	twsp	tsys - 50	tsys + 10		ns	1
WR signal pulse width	twwn	tsys - 60		tsys	ns	1
Address hold time	twна	10			ns	
Data hold time	t whD	10			ns	

NOTE:

1. t_{sys}: The system clock period (main clock x 1/2) when the bits FCPUS2-FCPUS0 = [100].

Operating condition (VDD = 2.7 V to 5.5 V, Topre -20 to 70°C)

ITEM	SYMBOL	RATINGS				NOTE
I I CIVI	STIVIDOL	MIN.	TYP.	MAX.	- UNIT	NOIE
Address setup time	twsa		tsys	tsys + 80	ns	1
Data setup time	twsp	tsys - 80	tsys + 20		ns	1
WR signal pulse width	twwn	tsys - 100		t sys	ns	1
Address hold time	twна	10			ns	
Data hold time	twнD	10			ns	

NOTE:

1. tsys: The system clock period which set by the bits FCPUS2-FCPUS0 setting to a value other than [100] under $V_{DD} = 4.5 \text{ V}$ to 5.5 V. Or, the system clock period which under $V_{DD} = 2.7 \text{ V}$ to 5.5V.

SYSTEM CONTROL Oscillator Circuit

The SM8500 builds in the main-clock and subclock oscillator circuits for generating clock signal. The main-clock oscillator circuit is applied to 1.5 to 12 MHz. The sub-clock oscillator circuit is applied to 32.768 kHz.

Clock System

The SM8500 uses the main-clock and sub-clock oscillator circuits to generate the required clock.

The system clock, lead CPU operation, is one of the five clocks which dividing the main-clock (f_{CK}) into 1/2, 1/4, 1/8, 1/16, 1/32. It also selects from sub-clock (f_{32K}). In addition, the clocks supplied to the peripheral functions are f_{C1} - f_{C10} divided by the prescaler PRS0 and derived from the 1/2 clock of main-clock, (f_{CK} /2). It is also are f_{X1} - f_{X8} divided by the prescaler PRS1 and derived from the sub-clock.




Fig. 7 SM8500 clock system




Fig. 8 SM8500 clock system (equivalent circuit for clock system peripheral blocks)

Clock change register (CKKC)

Clock change register CKKC is an 8-bit readable/ writable register containing the control of system clock change and the setting of warming up period after waking up from the STOP mode.

Clock change register CKKC is initialized to 00H after hardware reset.

Bit 7	7							0
i	FCPUEN	MCKSTP	FCPUS2	FCPUS1	FCPUS0	TFCPU	WUPS1	WUPS0

Bit 7 : Clock change enable bit (FCPUEN)

0 | disable system clock speed change

1 | enable system clock speed change

Bit 6: Main-clock stopped bit (MCKSTP)

Main-clock stopped allows switching to sub-clock used as system clock.

0 | Main-clock operation

1 | Main-clock stop

Bit 5-3 : System clock selection bit (FCPUS2-FCPUS0)

Under the bit FCPUEN = [1], if executes the STOP instruction, the bits will be valid.

0.0.	rioti detieri, tire ente rim de randi
BIT	SYSTEM CLOCK FREQUENCY
000	system clock = (1/32) x main-clock
001	system clock = (1/16) x main-clock
010	system clock = (1/8) x main-clock
011	system clock = (1/4) x main-clock
100	system clock = (1/2) x main-clock
101, 110	disable
111	system clock = (1/2) x sub-clock

Bit 2: Reserved bit (TFCPU)

Always write '0' to this position. Writing a '1' produces unrealiable operation.

Bit 1-0: Warming up selection bit (WUPS1-WUPS10)

The bits are able to set the warming up period of after wake up from STOP mode

віт	WARMING UP PERIOD AFTER STOP MODE RELEASES (when main-clock (fck) = 11.0592 MHz)			
00	218 x main-clock period (23.70 ms)			
01	2 ¹⁷ x main-clock period (11.85 ms)			
10	216 x main-clock period (5.9326 ms)			
11	215 x main-clock period (2.963 ms)			

Memory Map

Fig.9 shows the SM8500 memory map




Fig. 9
SM8500
memory
map
2

	Address	Register na	ıme	R/W	Initial value	Address	Register name		R/W	Initial value
	0000H	General purpose register	RR0	R/W	Undefined	0020H	P0 (Input) register	P0	R	Undefined
ŀ	0001H	General purpose register I	31	R/W	Undefined	0021H	P1 (Input/Output) register	P1	R/W	00H
	0002H	General purpose register	R2 RR2	R/W	Undefined	0022H	P2 (Input/Output) register	P2	R/W	00H
	0003H	General purpose register	3	R/W	Undefined	0023H	P3 (Input/Output) register	P3	R/W	00H
	0004H	General purpose register	R4 RR4	R/W	Undefined	0024H	P4 (Input) register	P4	R	Undefined
	0005H	General purpose register	₹5	R/W	Undefined	0025H	P5 (Input/Output) register	P5	R/W	00H
	0006H	General purpose register	R6 RR6	R/W	Undefined	0026H	P6 (Output) register	P6	R/W	00H
	0007H	General purpose register	37	R/W	Undefined	0027H	P7 (Input/Output) register	P7	R/W	00H
	0008H	General purpose register	RR8	R/W	Undefined	0028H	P8 (Input/Output) register	P8	R/W	00H
	0009H	General purpose register	39	R/W	Undefined	0029H	P9 (Input/Output) register	P9	R/W	· F0H
	000AH	General purpose register	R10 RR10	R/W	Undefined	002AH	PA (Output) register	PA	R/W	00H
Fig.	000BH	General purpose register	R11	R/W	Undefined	002BH	UART Transmit data register	URTT	W	FFH
J. 9	000CH	General purpose register	R12 RR12	R/W	Undefined	002CH	UART Receive data register	URTR	R	00H
	000DH		R13	R/W	Undefined	002DH	UART Status register	URTS	R	0*000010
SE I	000EH		R14 RR14	R/W	Undefined	002EH	UART Control register	URTC	R/W	00H
SM8500 memory map	000FH		R15	R/W R/W	Undefined	002FH	UART Baud rate setting register	URTB	R/W	00H
8	0010H	Interrupt enable register 0 IE0			00H	0030H	P0 Control register	POC	R/W	00H
₫	0011H	Interrupt enable register 1 IE1			00H	0031H	P1 Control registe	P1C	R/W	00H
em	0012H	Interrupt flag register 0 IF0			00H	0032H	P2 Control registe	P2C	R/W	00H
9	_0013H	Interrupt flag register 1 IF1			03H	0033H	P3 Control registe	P3C	R/W	00H
<u>`</u>	0014H	External interrupt mode regis		R/W	00H	0034H	P4 Control registe	P4C	R/W	00H
jar	0015H	SIO Control register	SRC	R/W	00H	0035H	P1 Pull-up setting register	P1PC	R/W	00H
(2)		SIO Data register	SRD	R/W	Undefined	0036H	P2 Pull-up setting register	P2PC	R/W	00H
.9	0017H	A/D Data register	ADCD	R/W	00H	0037H	P7 Control registe	P7C	R/W	00H
i	0018H	A/D Control register	ADCC	R/W	00H	0038H	P8 Control registe	P8C	R/W	00H
	0019H	System configuration registe		R/W	*0000000	0039H	P9 Control registe	P9C	R/W	F0H
	_001AH	Clock change regsiter	CKKC	R/W	00H	003AH	P5 Control registe	P5C	R/W	00H
	001BH	Reverse (access disable)			-	003BH	Port Pull-up setting register	PPC	R/W	00H
	001CH	Stack pointer H	SPH SP	R/W	Undefined	003CH	Waveform generator scale data registe 0	WGSD0	R/W	00H
		Stack pointer L	SPL	R/W	Undefined	003DH	Waveform generator scale data registe 1	WGSD1	R/W	00H
	001EH	Processor status 0	PS0	R/W	Undefined	003EH	Waveform generator scale control registe	WGC	R/W	11H
	001FH	Processor status 1	PS1	R/W	*******0	003FH	D/A Control registe	DACC	R/W	33H

NOTES:

- R/W indicates that there is at least one bit in the register is capable of read/write.

 (The register indicated by R/W includes the bit of special-purpose register for read). R indicates that the register is only for read.

 * indicates that the corresponding bit is ubdefined.



,					,	,				
l	Address	Register name		<u>R/W</u> _	Initial	Address	Register name		R/W	Initial
Į	0040H	Timer0 counter H	TM0H TM0	R	00H	0060H	Waveform memory 0 Step00/01	WGM00	R/W	Undefined
	0041H	Timer0 counter L	TM0L	Ŗ	00H	0061H	Waveform memory 0 Step02/03	WGM01	R/W	Undefined
	0042H	Timer0 modular register H	TM0MH TM0M	R/W	FFH	0062H	Waveform memory 0 Step04/05	WGM02	R/W	Undefined
- 1	0043H	Timer0 modular register L	TM0ML	R/W	FFH	0063H	Waveform memory 0 Step06/07	WGM03	R/W	Undefined
- 1	0044H	Timer0 capture register H	TMOPH TMOP	R	00H	0064H	Waveform memory 0 Step08/09	WGM04	R/W	Undefined
	0045H	Timer0 capture register L	TM0PL	R	00H	0065H	Waveform memory 0 Step10/11	WGM05	R/W	Undefined
- [0046H	Timer0 control register 0	TM0C0	R/W	COH	0066H	Waveform memory 0 Step12/13	WGM06	R/W	Undefined
ĺ	0047H	Timer0 control register 1	TM0C1	R/W	1FH	0067H	Waveform memory 0 Step14/15	WGM07	R/W	Undefined
ĺ	0048H	Timer counter	TM1	R	00H	0068H	Waveform memory 0 Step16/17	WGM08	R/W	Undefined
ĺ	0049H	Timer1 modular register	TM1M	R/W	FFH	0069H	Waveform memory 0 Step18/19	WGM09	R/W	Undefined
_[004AH	Timer1 control register	TM1C	R/W	07H	006AH	Waveform memory 0 Step20/21	WGM0A	R/W	Undefined
Fig.	004BH	Timer2 counter	TM2	R	00H	006BH	Waveform memory 0 Step22/23	WGM0B	R/W	Undefined
.9	004CH	Timer2 modular register	TM2M	R/W	FFH	006CH	Waveform memory 0 Step24/25	WGM0C	R/W	Undefined
	004DH	Timer2 control register	TM2C	R/W	07H	006DH	Waveform memory 0 Step26/27	WGM0D	R/W	Undefined
Š	004EH	Timer1/2 clock select register	TM12CT	R/W	00H	006EH	Waveform memory 0 Step28/29	WGM0E	R/W	Undefined
8	004FH	Reverse (access disable)		-	-	006FH	Waveform memory 0 Step30/31	WGM0F	R/W	Undefined
8	0050H	Timer4 counter	TM4	R	00H	0070H	Waveform memory 1 Step00/01	WGM10	R/W	Undefined
SM8500 memory map	0051H	Timer3 counter	TM3	R	00H	0071H	Waveform memory 1 Step02/03	WGM11	R/W	Undefined
ğΓ	0052H	Timer3 control register	TM3C	R/W	00H	0072H	Waveform memory 1 Step04/05	WGM12	R/W	Undefined
3	0053H	Reverse (Only use for flash memory ve	rsion) *1			0073H	Waveform memory 1 Step06/07	WGM13	R/W	Undefined
3	0054H	Timer4 modular register	TM4M	R/W	FFH	0074H	Waveform memory 1 Step08/09	WGM14	R/W	Undefined
g	0055H	Timer3 modular registe	TM3M	R/W	FFH	0075H	Waveform memory 1 Step10/11	WGM15	R/W	Undefined
<u>ω</u>	0056H	Timer4 control register	TM4C	R/W	00H	0076H	Waveform memory 1 Step12/13	WGM16	R/W	Undefined
اح	0057H	Memory configuration register *2	MCF	-	-	0077H	Waveform memory 1 Step14/15	WGM17	R/W	Undefined
	0058H	Timer5 counter	TM5	R	00H	0078H	Waveform memory 1 Step16/17	WGM18	R/W	Undefined
ĺ	0059H	Timer5 modular register	TM5M	R/W	FFH	0079H	Waveform memory 1 Step18/19	WGM19	R/W	Undefined
	005AH	Timer5 control register	TM5C	R/W	10H	007AH	Waveform memory 1 Step20/21	WGM1A	R/W	Undefined
	005BH	Reverse (Only use for flash memory ve	rsion) *1	-	-	007BH	Waveform memory 1 Step22/23	WGM1B	R/W	Undefined
ĺ	005CH	Timer6 counter	TM6	R	00H	007CH	Waveform memory 1 Step24/25	WGM1C	R/W	Undefined
	005DH	Timer6 control register	TM6C	R/W	38H	007DH	Waveform memory 1 Step26/27	WGM1D	R/W	Undefined
	005EH	Watchdog timer register	WDT	R	00H	007EH	Waveform memory 1 Step28/29	WGM1E	R/W	Undefined
[005FH	Watchdog timer control register	WDTC	R/W	38H	007FH	Waveform memory 1 Step30/31	WGM1F	R/W	Undefined

^{*1:} These two address are only valid with flash memory version [LU8500F0/F1] and do not exist in SM8500 series.

Executing read/write operation at these address do not effect to the SM8500 operation.
*2: Only exist for SM8506 and flash memory version [LU8500F0/F1].

Hardware Reset

The hardware reset is an initial function for SM8500 system and comes from the following sources.

(1) External reset

If the RESET pin is applied to low level in SM8500 operating, the hardware resets.

(2) Watchdog timer overflow

While watchdog timer overflows, the hardware resets.

The above 2 hardware reset sources initializate the system.

OPERATING EXPLANATIONS

Hardware reset operation

When the SM8500 is operating, a built-in pull-up resistor keeps the RESET pin at High level. If external circuit (like as reset IC, etc.) applies Low level voltage to RESET pin, the SM8500 is reset by hardware after approximately two instruction cycles. To ensure hardware reset execution keeps the RESET pin at Low level over two instruction cycles of system clock.

The pin back to High level from Low level starts the warming up counter built in SM8500. When the counter overflows, about 2¹⁸ x main-clock (23.70 ms: 11.0592 MHz), leaves its hardware reset state and begins the program execution from the instruction at address 1020H. In the warming up interval, SM8500 is in HALT mode state.

Same as watchdog Timer overflow case, the CPU leaves the hardware reset behind warming up period.

System initial state

Immediately after hardware reset, the system is initializated as following.

 The registers listed below are undefined for their contents.

General register R0-R15 Stack pointer SPH, SPL

Processor status PS0, PS1 [other than bit I

(bit 0 : PS1)]

Waveform memory WGM00-WGM1F

Internal RAM

The read value of P0, P4 (input) register

• The I/O pins are in the following states.

The port function shared by port/peripheral function is selected.

I/O ports are in input state.

I/O ports and input only ports are in the pullup resistance 'OFF' state.

Output only ports are in Low level state.

The Interrupt control register are in the following states

Bit I (bit 0 : PS1) is cleared to '0', all maskable interrupts are in disable state.

All bits of the interrupt enable registers IE0 , IE1 are cleared to '0', every maskable interrupt is in disable state.

 All built-in peripheral functions all stop. About the initial value for other control registers on the register fill, please refer to [Fig. 9 memory map].

Interrupt Function

The SM8500 supports 16 interrupt sources. In these interrupts, watchdog timer and illegal instruction trap interrupts are belong to non-maskable interrupt, the others, however, are maskable interrupts

16 interrupt sources are shared to independent interrupt vector, respectively, in the ROM address area between 1000H-101FH. And, the maskable interrupts are set to 14 steps with priority level.




Fig. 10 Interrupt block diagram

VECTOR LOCATION	SYMBOL	PRIORITY*	
1000H	External pin input (P33/PINTo/CINTo)	PINT0	1
1002H	External pin input (P36/PINT1)	PINT1	2
1004H	Timer (TIM0) match signal	TIMOINT	3
1006H	Timer (TIM1) match signal	TIM1INT	4
1008H	UART transmit/receive complete	UARTINT	5
100AH	SIO transmit/receive complete	SIOINT	6
100CH	Timer (TIM2) match signal	TIM2INT	7
100EH	Timer (TIM3) match signal	TIM3INT	8
1010H	Timer (TIM4) match signal	TIM4INT	9
1012H	Timer (TIM5) match signal	TIM5INT	10
1014H	Clock Timer (TIM6) overflow	TIM6INT	11
1016H	A/D converter complete	ADINT	12
1018H	External pin input (P37/PINT2)	PINT2	13
101AH	External pin input (P0o-P07)		14
101CH	Watchdog timer overflow	WDTINT	_
101EH	Illegal instruction	IRRINT	_

Table 3 SM8500 interrupt vectors location and their priority

Register Explanations

interrupt mask bit (IM) of processor status 0 (PS0)

The bits IM2-IM0 can set the acceptable level for interrupt. The maskable interrupt requested by CPU is set to 1 to 14 priority level. These bits IM2-IM0 determine processing interrupts which priority level.

Bit 2-0: Interrupt mask bit (IM2-IM0)

BIT	CONTENT						
000	All maskable interrupts recognized.						
001	All maskable interrupts recognized.						
010	Maskable interrupts with 1 to 12 level						
010	recognized.						
011	Maskable interrupts with 1 to 10 level						
""	recognized.						
100	Maskable interrupts with 1 to 8 level						
100	recognized.						
101	Maskable interrupts with 1 to 6 level						
101	recognized.						
110	Maskable interrupts with 1 to 4 level						
	recognized.						
111	Maskable interrupts with 1 to 2 level						
	recognized.						

^{*} When an interrupt enables by interrupt mask bit, if all interrupt conditions are setup, then the CPU starts to the interrupt processing.

^{*} The priority levels determine the order in which the chip process simultaneous interrupts. It also denotes the priority level of mask interrupts by setting the bits IM2-IM0 (bit 2-0 : PS0).

Interrupt enable bit (I) of processor status 1 (PS1)

The bit I (bit 0 : PS1) enables/disables all maskable interrupts. After hardware reset, the bit I is cleared to '0' and so all maskable interrupts are in disable state.

Bit 0: Interrupt enable (I).

BIT	CONTENT
0	Disable to accept all maskable interrupts
	Enable to accept maskable interrupt. For
	each maskable interrupt can be enabled/
'	disabled by interrupt enable register IE0, IE1
	and bits IM2-IM0.

Except that write to processor status PS1 directly, the bit I can be set/cleared by the following special-purpose instructions. (Under normal case, the special-purpose instructions are used.)

DI instruction : bit I is cleared to '0'. El instruction : bit I is set to '1'.

Interrupt enable register 0 (IE0)

The interrupt enable register IE0 is an 8-bit readable/writable register containing the settings for enable/disable to accept interrupt sources.

Bit 7	7							0
	IE07	IE06	IE05	IE04	IE03	IE02	IE01	IE00

Bit 7: PINTO Interrupt Enable bit Bit 6: PINT1 Interrupt Enable bit Bit 5: Timer 0 Interrupt Enable bit Bit 4: Timer 1 Interrupt Enable bit Bit 3: UART Interrupt Enable bit Bit 2: SIO Interrupt Enable bit Bit 1: Timer 2 Interrupt Enable bit

Bit 0: Timer 3 Interrupt Enable bit

BIT CONTENT

0 disable

1 enable

Interrupt enable register 1 (IE1)

The interrupt enable register IE1 is an 8-bit readable/writable register containing the settings for enable/disable to accept interrupt sources.

Bit 7	,							0
	IE17	IE16	IE15	IE14	IE13	IE12	-	-

Bit 7: Timer 4 Interrupt Enable bit Bit 6: Timer 5 Interrupt Enable bit Bit 5: Timer 6 Interrupt Enable bit Bit 4: A/D Interrupt Enable bit Bit 3: PINT2 Interrupt Enable bit

Bit 2: P0 Interrupt Enable bit

BIT	CONTENT	
0	disable	
1	enable	

The bit 1 and bit 0 are readable/writable bits. To manipulate these bits also do not affect others operation of the microcomputer.

The interrupt enable register IEO and IE1 also are used to wake up the chip from standby mode (STOP mode, HALT mode) by setting the interrupt to enable. If the interrupt enabled by the interrupt enable register IEO and IE1 occurs, the chip will wake up from standby mode. But also there is interrupt source which cannot use to wake up from STOP mode.

Interrupt flag register 0 (IF0)

The interrupt flag register IF0 is an 8-bit readable/writable register. If the interrupt occurs, the corresponding bit will be set to '1'.

Bit 7 : PINTO Interrupt Request bit
Bit 6 : PINT1 Interrupt Request bit
Bit 5 : Timer 0 Interrupt Request bit
Bit 4 : Timer 1 Interrupt Request bit
Bit 3 : UART Interrupt Request bit
Bit 2 : SIO Interrupt Request bit

Bit 1 : Timer 2 Interrupt Request bit Bit 0 : Timer 3 Interrupt Request bit

BIT	CONTENT				
0	-				
1	request				

Interrupt flag register 1 (IF1)

The interrupt flag register IF0 is an 8-bit readable/writable register. If the interrupt occurs, the corresponding bit will be set to '1'.

Bit 7: Timer 4 Interrupt Request bit Bit 6: Timer 5 Interrupt Request bit Bit 5: Timer 6 Interrupt Request bit Bit 4: A/D Interrupt Request bit Bit 3: PINT2 Interrupt Request bit

Bit 2: P0 Interrupt Request bit

BIT		CONTENT	
0	-		
1	request		

P0 control register (P0C)

The control register P0C is an 8-bit readable/writable register and enables/disables the external interrupt $P0_0$ - $P0_7$ in bit unit.

The external internal $P0_0$ - $P0_7$ occurs with falling edge of each input pin and is shared to same interrupt vector (101AH-101BH). The bit IE12 (bit 2: IE1) can disable all the external internal $P0_0$ - $P0_7$.

Bit 7 0
| P0C7 | P0C6 | P0C5 | P0C4 | P0C3 | P0C2 | P0C1 | P0C0

Bit 7: P07 Interrupt Enable bit Bit 6: P08 Interrupt Enable bit Bit 5: P08 Interrupt Enable bit Bit 4: P04 Interrupt Enable bit Bit 3: P03 Interrupt Enable bit Bit 2: P02 Interrupt Enable bit Bit 1: P01 Interrupt Enable bit Bit 0: P08 Interrupt Enable bit

BIT		CONTENT	٦
0	enable		\neg
1	disable		\neg

External interrupt mode register (EXIN)

The register is use for setting external interrupt ports (PINT0/P3₃, PINT1/P3₆, PINT2/P3₇).

Table 4 Interrupt control register

SHARP

		Interrupt Control Register ·					
Interrupt Source	Mask Enable	Priority Level	Enable Register	Other			
External pin input (P3 ₃ /PINT ₀ /CNT ₀) (including capture input)		<u>-</u>	IE07 (bit7 : IE0)	EXS00-01 (bit7-6 : EXIN) (Sampling clock selection) EX00-01 (bit5-4 : EXIN) (Detect edge selection)			
External pin input (P3 ₆ /PINT ₁)			IE06 (bit6 : IE0)	EX10-11 (bit3-2 : EXIN) (Low level detect, detect edge selection)			
Timer (TIM0) match signal			IE05 (bit5 : IE0)				
Timer (TIM1) match signal			IE04 (bit4 : IE0)				
UART transmit/receive complete			IE03 (bit3 : IE0)				
SIO transmit/receive complete			IE02 (bit2 : IE0)				
Timer (TIM2) match signal			IE01 (bit1 : IE0)				
Timer (TIM3) match signal			IE00 (bit0 : IE0)				
Timer (TIM4) match signal	Bit 1	Bit IM (bit2-0:PS0)	IE17 (bit7 : IE1)				
Timer (TIM5) match signal	(bit0:PS1)		IE16 (bit6 : IE1)				
Clock Timer (TIM6) overflow			IE15 (bit5 : IE1)				
A/D converter complete			IE14 (bit4 : IE1)				
External pin input (P3 ₇ /PINT ₂)			IE13 (bit3 : IE1)	EX20-21 (bit1-0 : EXIN) (Low level detect, detect edge selection)			
External pin input (P0) P0	7		IE12 (bit2 : IE1)	P0C7 (bit7 : P0C) P0 ₇ pin enable / disable			
PO	6		(All of P0 pins enable / disable)	P0C6 (bit6 : P0C) P0 ₆ pin enable / disable			
P0	5			P0C5 (bit5 : P0C) P0 ₅ pin enable / disable			
PO	4			P0C4 (bit4 : P0C) P0 ₄ pin enable / disable			
Po	3			P0C3 (bit3: P0C) P03 pin enable / disable			
PO	2			P0C2 (bit2 : P0C) P0 ₂ pin enable / disable			
P0	1]			P0C1 (bit1 : P0C) P0 ₁ pin enable / disable			
P0	0			P0C0 (bit0 : P0C) P0 ₀ pin enable / disable			
Watchdog timer overflow				WDTRN (bit6:WDTC) select the operation as an interrupt occur			
Illegal instruction trap							

Standby Function

The standby function is a function which temporarily stops program execution so as to conserve power. The standby mode is the chip enters temporary stop state from the operating state, executing program. It contains STOP mode and HALT which can selects it according to your desired.

If the CPU executes the STOP mode or HALT mode, the chip will switch to standby mode from an operating mode. If the wake up source of the standby mode, like as interrupt, encounters, the chip returns to operating mode from the standby mode. Fig. 11 shows its state transition diagram.




Fig. 11 State transition diagram

NOTE:

The STOP instruction also is used for clock change function, which its operation is different from switching the chip to STOP mode, please take care to use it.

	HALT MODE	STOP MODE
method	HALT instruction execution	STOP instruction execution
method	Hardware reset, interrupt	Hardware reset, interrupt *1
CPU	stop	stop
Main-clock	operating	stop
Sub-clock	operating	operating
RAM, register	remain*2	remain*2
I/O Port	remain	remain
P3 ₃ /PINT ₀ /CNT ₀ sampling circuit	operating	stop
Timer	operating	The timer used main-clock as counter clock is stop. It used external clock as counter clock can still operate.
Capture trigger	operating	stop
UART	operating	stop
SIO	operating	If SIO transfer clock is set to Touth and Timer1 counter clock was selected from external clock or sub-clock divider frequency clock (fxs), it can still operate.
A/D converter	operating	stop
Waveform generator,	operating	stop
	method CPU Main-clock Sub-clock RAM, register I/O Port P3₃/PINT₀/CNT₀ sampling circuit Timer Capture trigger UART SIO A/D converter Waveform	method HALT instruction execution method Hardware reset, interrupt CPU stop Main-clock operating Sub-clock operating RAM, register remain*² I/O Port remain P3:/PINTo/CNTo sampling circuit Timer operating Capture trigger operating UART operating SIO operating A/D converter operating Waveform generator, operating

Table 5 System state at standby mode

About how to use HALT mode and STOP mode

Switches back to the operating mode from the HALT mode immediately after the wake up sources are encounter. For this reason, the HALT mode is suitable for the system need to immediately be waked up by key input frequently. And, all interrupt sources (other than illegal instruction trap) can wake up the chip from the HALT mode.

Switching back to the operating mode from the STOP mode after the wake up sources are encounter must pass a warming up period. In addition, the function blocks used by the main-clock cannot be used in the wake up from STOP mode. Since the sampling circuit is stopped, it do not accept the PINTo input, too.

For this reason, the STOP mode, conserving more power than the HALT mode, is suitable for the system that the program stop time is more long and the time, back to the operating mode (warming up period), is enough.

In standby mode, I/O ports setting and output level for output ports are remained.

Before switches to standby mode, in order to reduce to the current through every pins, please set with program.

^{*1} The interrupts used to wake up the chip from STOP mode only have the external interrupts and the internal interrupts generated by operatible Timer, and SIO.

^{*2} General registers, control registers, and the other memory content all are remained. But something will be changed for the operatable blocks at STOP mode (for example, interrupt flag register IF0, IF1 content, etc.)

I/O PORTS

The SM8500 supports two 8 bit input ports (Port 0, 4), two 8 bit large current output ports (Port6, A), and six 8bit and one 4-bit input/output ports (Port 1, 2, 3, 5, 7, 8, 9).

Table 6 Ports function overview

BODTO	PIN	FUNCTION		RELATED CONTROL	
PORTS				REGISTER	
Port 0	P0 ₀ -P0 ₇	8 bit input port Available to ON/OFF pull-up resistor in 8 bit unit Shared with external interrupt pins (P0o-P0r) P0o, P01 pin serve as RD and WR pin, respectively, in external memory expansion mode.	P0 P0C PPC	(0020H) (0030H) (003BH)	
Port 1	P1o-P17	8 bit I/O port (preventive buffer for through current) Available to set input/output in 1-bit unit Available to ON/OFF pull-up resistor in 1-bit unit, in input mode. P1o-P17 pins serve as data bus in external memory expansion mode.	P1 P1C P1PC	(0021H) (0031H) (0035H)	
Port 2	P2 ₀ -P2 ₇	8 bit I/O port (preventive buffer for through current) Available to set input/output in 1-bit unit Available to ON/OFF pull-up resistor in 1-bit unit, in input mode. P2o-P27 pins serve as upper address bus (As-A15) in external memory expansion mode.	P2 P2C P2PC	(0022H) (0032H) (0036H)	
Port 3	P3o/Touto P31/Tout1 P32/Tout2 P33/PINTo/CNTo P34/CNT1 P35/CNT2 P36/PINT1 P37/PINT2	8 bit I/O port Available to set input/output in 1-bit unit Available to ON/OFF pull-up resistor in 8 bit unit, in input mode. Shared with Timer output pins (P3o-P32) Shared with external interrupt input/capture trigger input/ event counter input pin (P33) Shared with event counter pin (P34) Shared with external interrupt input pin (P36, P37)	EXIN P3 P3C PPC TM0C0 TM0C1 TM1C TM2C TM12CT	(0014H) (0023H) (0033H) (003BH) (0046H) (0047H) (004AH) (004DH)	

Table 6	Ports	function	overview ((cont'd)
---------	-------	----------	------------	----------

PORTS	PIN	FUNCTION	RELATED CONTROL REGISTER	
port 4	P40/AD0-P47/AD7	8 bit input port (preventive buffer for through current)	P4	(0024H)
		Shared with analog input pins (P4 ₀ -P4 ₇)	P4C	(0034H)
port 5	P5 ₀ -P5 ₇	8 bit I/O port Available to set input/output in 1-bit unit Available to ON/OFF pull-up resistor in 8bit unit, in input mode. P5o-P57 pins serve as lower address bus (Ao-A7) in external memory expansion mode.	P5 P5C PPC	(0025H) (003AH) (003BH)
port 6	P6 ₀ -P6 ₇	8 bit large current output port Available for corresponding to N-ch open drain by mask option.	P6	(0026H)
port 7	P7o/RxD P71/TxD P72 P73/SiN P74/Sout P75/Sck P76/F P77/PWM	8 bit I/O port Available to set input/output in 1-bit unit Available to ON/OFF pull-up resistor in 8 bit unit, in input mode. Shared with UART pin (P7 ₀ , P7 ₁) Shared with SIO pin (P7 ₃ , P7 ₄ , P7 ₅) Shared with clock (Buzzer) output pin (P7 ₆) Shared with PWM pin (P7 ₇)	P7 P7C PPC URTC URTB SRC TM5C TM3C TM4C	(0027H) (0037H) (003BH) (002EH) (002FH) (0015H) (005AH) (0052H) (0056H)
port 8	P8 ₀ -P8 ₇	8bit I/O port Available to set input/output in 1-bit unit Available to ON/OFF pull-up resistor in 8 bit unit, in input mode.	P8 P8C PPC	(0028H) (0038H) (003BH)
port 9	P9 ₀ -P9 ₃	4-bit I/O port Available to set input/output in 1-bit unit Available to ON/OFF pull-up resistor in 4-bit unit, in input mode.	P9 P9C PPC	(0029H) (0039H) (003BH)
Port A	PA ₀ -PA ₇	8 bit large current output port Available for corresponding to N-ch open drain by mask option.	PA	(002AH)

P0 (input) Register (P0)

P0 is an 8 bit read only register for reading input data from the port 0.

P0 Control Register (P0C)

P0 control register P0C is an 8 bit readable/writable register which enables/disables the P00-P07, shared to port 0, interrupts (KYINT).

P1 (input/output) Register (P1)

P1 is an 8 bit readable/writable register for reading input data from the port 1 and storing output data to the port 1.

P1 Control Register (P1C)

P1 control register is an 8 bit readable/writable register which controls the I/O of port 1 in 1-bit unit.

P1 Pull-up Setting Register (P1PC)

P1PC is an 8 bit readable/writable register which ON/OFF pull-up resistor of port 1 in 1-bit unit. This register setting is valid when the corresponding bit is set as input pin. (The pins which are set as output pins are in the pull-up resistor OFF state and regardless of this register setting.)

P2 (input/output) Register (P2)

P2 is an 8 bit readable/writable register for reading input data from the port 2 and storing output data to the port 2.

P2 Control Register (P2C)

P2 control register is an 8 bit readable/writable register which controls the I/O of port 2 in 1-bit unit.

P2 Pull-up Setting Register (P2PC)

P2PC is an 8 bit readable/writable register which ON/OFF pull-up resistor of port 2 in 1-bit unit. This register setting is valid when the corresponding bit is set as input pin. (The pins which are set as output pins are in the pull-up resistor OFF state and regardless of this register setting.)

P3 (input/output) Register (P3)

P3 is an 8 bit readable/writable register for reading input data from the port 3 and storing output data to the port 3.

P3 Control Register (P3C)

P3 control register is an 8 bit readable/writable register which controls the I/O of port 3 in 1-bit unit. When the port 3 is used as input/output for built-in peripheral functions (Timer, etc.), the I/O direction of the corresponding pins for using function must be set by this register.

External Interrupt Mode Register (EXIN)

The external interrupt mode register EXIN is an 8 bit readable/writable register which selects a valid edge of the external interrupts (PINT0-PINT2), and a sampling clock of the external interrupt (PINT0).

Bit 7 0 | EXS00 | EXS01 | EX00 | EX01 | EX10 | EX11 | EX20 | EX21

Bit 7-6: PINTO/P33 Sampling clock selection bit

BIT	SAMPLING CLOCK
00	fc2 (1 382.4 kHz*)
01	fc6 (345.6 kHz*)
10	fc4 (86.4 kHz*)
11	fc8 (21.6 kHz*)

* : main-clock = 11.0592 MHz

Bit 5-4: PINTO/P33 Valid edge selection bit

BIT	VALID EDGE
00	Invalid
01	rising edge detected
10	falling edge detected
11	both edge detected

Bit 3-2: PINT1/P36 Valid edge selection bit

BIT	VALID EDGE	
00	both edge detected	
01	falling edge detected	
10	rising edge detected	
11	Low level detected	

Bit 1-0: PINT0/P37 Valid edge selection bit

BIT	VALID EDGE
00	both edge detected
01	falling edge detected
10	rising edge detected
11	Low level detected

P4 (input) Register (P4)

P4 is an 8 bit read only register for reading input data from the port4.

P4 Control Register (P4C)

P4 control register is an 8 bit readable/writable register which switches in 1-bit unit to analog pins (AD0-AD7), shared to port4, for A/D converter .

P5 (input/output) (P5)

P5 is an 8 bit readable/writable register for reading input data from the port5 and storing output data to the port5.

P5 Control Register (P5C)

P5 control register is an 8 bit readable/writable register which controls the I/O of port5 in 1-bit unit.

P6 (output) Register (P6)

P6 register is an 8 bit readable/writable register for storing the output data to the port6.

P7 (input/output) Register (P7)

P7 is an 8 bit readable/writable register for reading input data from the port7 and storing output data to the port7.

P7 Control Register (P7C)

P7 control register is an 8 bit readable/writable register which controls the I/O of port7 in 1-bit unit. When the port7 is used as input/output for built-in peripheral functions (SIO, etc.), the I/O direction of the corresponding pins for using function must be set by this register.

P8 (input/output) Register (P6)

P8 is an 8 bit readable/writable register for reading input data from the port8 and storing output data to the port8.

P8 Control Register (P8C)

P8 control register is an 8 bit readable/writable register which controls the I/O of port8 in 1-bit unit.

P9 (input/output) Register (P6)

P9 is a 4-bit readable/writable register for reading input data from the port4 and storing output data to the port4. The upper 4-bit do not exist. If the CPU reads this register, these bits will be read with '1'.

P9 Control Register (P9C)

P9 control register is a 4-bit readable/writable register which controls the I/O of port9 in 1-bit unit. The upper 4-bit do not exist. If the CPU reads this register, these bits will be read with '1'.

PA (output) Register (PA)

PA is an 8 bit readable/writable register for storing output data to the portA.

Port Pull-up Setting Register (PPC)

PPC is an 8 bit readable/writable register which ON/OFF pull-up resistor of P0, P3, P5, P7, P8, P9 in port unit. This register setting is valid when the corresponding bit is set as input pin. (The pins which are set as output pins are in the pull-up resistor OFF state and regardless of this register setting.)

TIMER / COUNTERS

The SM8500 supports five 8 bit timer/event counter ports, one 16-bit timer/event counter port, one 8bit

clock timer port, and one 8 bit watchdog timer port.

Table 7 Timer function overview

	Up co	ounter	Select clock or count clock		Timer output			
Timer No.	Free-run operation*1	Compare operation*2	Internal clock	External clock	Square wave output	PWM output	Interrupt source	Others
TIM0 (16bit timer/counter)	0	0	fc ₁ , fc ₂ , fc ₃ ,fx ₅	P3 ₃ /PINT ₀ /CNT ₀ (rising edge, fallingedge, both edge)	O (P3 ₀ /T _{OUT0})	O (P3 ₀ /T _{OUT0}) (Duty variable)	. Timer match *3 . Capture trigger input	. with input capture function . counter stopped function (counter cleared)
TIM1 (8bit timer/counter)	0	O	fc ₁ , fc ₂ , fc ₃ , fc ₄ , fc ₅ , fc ₆ , fc ₇ ,fx ₅	P3 ₄ /CNT ₁ (rising edge, fallingedge)	O (P3 ₁ /T _{OUT1})	O (P3 ₁ /T _{OUT1}) (Duty variable)	. Timer match	counter stopped function (counter cleared)
TIM2 (8bit timer/counter)	0	0	fc ₁ , fc ₂ , fc ₃ , fc ₄ , fc ₅ , fc ₆ , fc ₇ , fx ₅	P3 ₅ /CNT ₂ (rising edge, fallingedge)	O (P3 ₂ /T _{OUT2})	O (P3 ₂ /T _{OUT2}) (Duty variable)	. Timer match	. counter stopped function (counter cleared)
TIM3 (8bit timer/counter)	0	0 0	fc ₁ , fc ₂ , fc ₃ , fc ₄ , fc ₅ , fc ₆ , fc ₇ , fx ₅ fc ₄ , fc ₅ , fc ₆ , fc ₇ , fc ₈ , fc ₉ , fx ₅ , TIM3 overflow		O (P7 ₇ /PWM)	O (P7 ₇ /PWM) (Period or Duty variable)	. Timer match	. Combining timer3 and timer4 is used as 16bit Timer counter stopped function (counter cleared)
TIM4 (8bit timer/counter)								
TIM5 (8bit timer/counter)	0	0	fc ₃ , fc ₄ , fc ₅ , fc ₆ , fc ₇ , fc ₈ , fc ₉ , fx ₅	-	O (P7 ₆ /F) (Buzzer output)		. Timer match	. counter stopped function (counter cleared)
TIM6 (8bit Clock timer)	0	-	fc ₇ , fc ₈ , fc ₉ , fc ₁₀ , fx ₅ , fx ₆ , fx ₇ , fx ₈	-	-	-	Counter overflow (seventh step / eighth step overflow can be selected)	. counter stopped function (counter cleared) . clearable in counter operation
WDT (8bit Watchdog timer)	0	-	fc ₁₂ , fc ₁₃ , fc ₁₄ , fc ₁₅ , fx ₅ , fx ₆ , fx ₇ , fx ₈	-	-	-	. Counter overflow (hardware reset / non-maskable interrupt can be selected)	counter stopped function (counter cleared) clearable in counter operating

^{*1} Counter cleared by counter overflow



^{*2} Counter cleared by matching with the modular register

^{*3} when counter matches with the modular register




Fig. 12 Timer 0 (TIM0) block diagram




Fig. 13 Timer 1, 2 (TIM1, TIM2) block diagram




Fig. 14 Timer 3, 4 (TIM3, TIM4) block diagram




Fig. 15 Timer 5 (TIM5) block diagram




Fig. 16 Clock timer (TIM6) block diagram




Fig. 17 Watchdog timer (WDT) block diagram

Relative Register Summary

TIMER NO.	ADDRESS	NAME	SYM	/IBOL	R/W	INITIAL
	0040H	Timer 0 counter register H	TM0H	ТМО	R	00H
ļ	0041H	Timer 0 counter register L	TMOL	TIVIO	R	00H
	0042H	Timer 0 modular register H	TM0MH	TMOM	R/W	FFH
TIMO	0043H	Timer 0 modular register L	TM0ML	1 1010101	R/W	FFH
TIIVIO	0044H	Timer 0 capture register H	TMOPH	TMOP	R	00H
	0045H	Timer 0 capture register L	TM0PL	TWOP	R	00H
	0046H	Timer 0 control register 0	TM0C0		R/W	C0H
	0047H	Timer 0 control register 1	TM0C1		R/W	1FH
	0048H	Timer 1 counter register	TM1		R	00H
TIM1	0049H	Timer 1 modular register	TM1M		R/W	FFH
	004AH	Timer 1 control register	TM1C		R/W	07H
	004BH	Timer 2 counter register	TM2	TM2		00H
TIM2	004CH	Timer 2 modular register	TM2M	TM2M		FFH
	004DH	Timer 2 control register	TM2C		R/W	07H
TIM1, 2	004EH	Timer 1/2 clock selection register	TM12CT		R/W	00H
	0051H	Timer 3 counter register	TM3		R	00H
TIM3	0055H	Timer 3 modular register	TM3M		R/W	FFH
ļ	0052H	Timer 3 control register	TM3C		R/W	00H
	0050H	Timer 4 counter register	TM4		R	00H
TIM4	0054H	Timer 4 modular register	TM4M		R/W	FFH
	0056H	Timer 4 control register	TM4C		R/W	00H
	0058H	Timer 5 counter register	TM5		R	00H
TIM5	0059H	Timer 5 modular register	TM5M	TM5M		FFH
ļ	005AH	Timer 5 control register	TM5C		R/W	10H
TIM6	005CH	Timer 6 counter register	TM6		R	00H
(use for clock)	005DH	Timer 6 control register	TM6C		R/W	38H
WDT	005EH	Watchdog timer counter register	WDT		R	00H
WDT	005FH	Watchdog timer control register	WDTC		R/W	38H

Timer 0 (TIM0) Register Explanation Timer 0 counter register TM0 (TM0H, TM0L)

Counter TM0 is a 16-bit read only register and counts up by input clock.

Timer 0 modular register (TM0ML, H)

Modular register TM0M is a 16bit readable/writable register. A necessary value, corresponding to timer0 operation, is set to the register.

An interrupt will occur if the counter TM0 matches with the value of modular register TM0M.

TMOMH: 00H-FFH TMOML: 01H-FFH


Timer 0 capture register (TM0PL, H)

Capture register TMOP is a 16-bit read only register. It captures the content of counter TM0 from the external trigger input (P33/PINTo/CNTo). The bits EX00-EX01 (bit 5-4: EXIN) of external interrupt mode register EXIN can set the valid edge of P33/PINTo/CNTo pin. (Refer to [External Interrupt Mode Register EXIN]).

Timer 0 control register (TM0C0)

Control register TM0C0 is an 8bit readable/writable register which selects the operating mode and count clock of timer0.

Control register TM0C0 is initializated to C0H after hardware reset.



Bit 5-3 : Timer 0 operating mode selection bits (TM0D2-TM0D0)

BIT	OPERATING MODE	COUNTER	
611	OPENATING WIODE	OPERATION	
000	Interval timer/counter	Compare operation	
001	interval timen/counter	Free-run operation	
010	PWM (Start : Low level)	Free-run operation	
011	PWM (Start : High level)	Free-run operation	
100	Pulse width measured	Compare operation	
101	Fuise widiii illeasured	Free-run operation	
110-111	Not to use.	-	

Bit 2-0 : Timer count clock selection bits (CNT02-CNT00)


BIT	COUNT CLOCK
000	fc1 (0.362 µs*1)
001	fc2 (0.723 µs*1)
010	fc ₃ (1.447 μs*¹)
011	fxs (0.975 ms*²)
100	valid edge of P3 ₃ /PINT ₀ /CNT ₀ input pin
101-111	Not to use.

^{*1} The value in () is the period when main-clock is 11.059 MHz.

Timer 0 control register 1 (TM0C1)

Control register TM0C1 is an 8 bit readable/writable register which sets the timer0 to start/stop, timer output or not, and indicates the counter overflow state.

Control register TM0C1 is initializated to 1FH after hardware reset.



Bit 7: Timer 0 start/stop bit (TM0ST)

BIT	CONTENT
0	stop (counter cleared)
1	start

Bit 6: Timer 0 overflow flag (TM0OV)

BIT	CONTENT
0	no overflow
1	overflows

Bit 5 : Timer 0 output control bit (TM0CE)

BIT	CONTENT
0	disable output
1	enable output

^{*2} The value in () is the period when sub-clock is 32.768 KHz.

Timer 1, 2 (TIM1, TIM2) Register Explanation

Timer 1, 2 (TIM1, TIM2) have the same function.

Timer 1, 2 counter register (TM1, TM2)

Counters1, 2 (TM1, TM2) are 8 bit read only registers, respectively, which count up from input clock.

Timer 1, 2 modular register (TM1M, TM2M)

Modular registers TM1M, TM2M are 8 bit read only registers respectively which set the necessary value, corresponding to timer 1, 2 operation.

An interrupt will generate while the value of counter TM1 (TM2) matches with modular register's TM1M (TM2M).

Modular register is set during the timer count stopping.

The setting value of modular register is in the following range.

TM1M, TM2M = 01H-FFH

Timer 1/2 clock selection register (TM12CT)

Clock selection register TM12CT is an 8bit readable/ writable register which both select count clock of timer 1 and timer 2.

Bit 7 0

CNT23|CNT22|CNT21|CNT20|CNT13|CNT12|CNT11|CNT10|

Bit 7-4 : Timer 2 count clock selection bits (CNT23-CNT20)

Bit 3-0 : Timer 1 count clock selection bits (CNT13-CNT10)

BIT	COUNT CLOCK
0000	fc ₁ (0.362 μs* ¹)
0001	fc ₂ (0.723 µs*¹)
0010	fc ₃ (1.447 μs*¹)
0011	fc4 (2.894 µs*1)
0100	fc₅ (5.787 µs*¹)
0101	fc ₆ (11.57 μs*¹)
0110	fc ₇ (23.15 μs*¹)
0111	fx5 (0.975 ms*²)
1000	rising edge of external input pin*3
1001	falling edge of external input pin*3
1010-1111	Not to use.

- *1 The value in () is the period when the main-clock is 11.0592 MHz.
- *2 The value in () is the period when the main-clock is 32.768 kHz.
- *3 For an external clock, the is input from P34/CNT₁ pin and timer2 is input from P3s/CNT₂.

Timer 1, 2 control register (TM1C, TM2C)

Control registers TM1C, TM2C are 8 bit readable/writable registers respectively which set the timers 1, 2 to start/stop, timer output or not, and indicates the counter overflow state.

Control registers TM1C, TM2C are initializated to 07H respectively after hardware reset.

Bit 7	7							0	
	TM1ST	тм10۷	TM10E	TM1D1	TM1D0	-	-	-	TM1C
	TM2ST	TM2OV	ТМ2ОЕ	TM2D1	TM2D0	-	-	-	TM2C

Bit 7 (TM1C): Timer 1 start/stop (TM1ST)
Bit 7 (TM2C): Timer 2 start/stop (TM2ST)

BIT	CONTENT		
0	Timer stop [Counter TM1 (TM2) is cleared.]		
1	Timer start		

Bit 6 (TM1C): Timer 1 overflow flag (TM1OV)
Bit 6 (TM2C): Timer 1 overflow flag (TM2OV)

BIT	CONTENT		
0	No overflow		
1	Overflow		

Bit 5 (TM1C): Timer 1 output control (TM1OE) Bit 5 (TM2C): Timer 2 output control (TM2OE)

BIT	CONTENT		
	Timer output disable [The content of P31 (bit		
0	1 : P3) is output from P31/Touт1 pin]. [The		
"	1 : P3) is output from P31/TouT1 pin]. [The content of P32 (bit 2 : P3) is output from		
	P32/Tout2 pin]		
4	Timer output enable [Waveform set by timer		
, 	operating mode is output]		

Bit 4-3 (TM1C) : Timer 1 operating mode selection

bits (TM1D1-TM1D0)

Bit 4-3 (TM2C) : Timer 2 operating mode selection bits (TM2D1-TM2D0)

BIT	OPERATING MODE	COUNTER
00	Interval timer/counter	Compare operation
01	interval timer/counter	Free-run operation
10	PWM (Start : Low level)	Free-run operation
11	PWM (Start : High level)	Free-run operation

Timer 3, 4 (TIM3, TIM4) Register Explanation

Timer 3, 4 (TIM3, TIM4) can be combinated to serve as 16 bit timer/counter except that is used as two 8 bit independent timer/counter. And, by using the combination which timer 3, 4 counters match with modular registers, it can output the PWM wave which its period and duty are variable.

Timer 3, 4 counter register (TM3, TM4)

Counter registers TM3, 4 (TM3, TM4) are 8 bit read only registers, respectively, which count up from input clock. When they are used as 16 bit timer, the counter TM3 is the lower 8-bits and TM4 is the upper 8-bits for 16-bit counter register.

Timer 3, 4 modular register (TM3M, TM4M)

Modular registers TM3M, TM4M are 8 bit read only registers, respectively, which set the necessary value, corresponding to timer 3, 4 operation.

An interrupt will generate while the value of counter TM3 (TM4) matches with modular register's TM3M (TM4M).

Modular register is set during the timer count stopping.

Timer 3, 4 control register (TM3C, TM4C)

Control registers TM3C , TM4C are 8 bit readable/ writable register respectively which set the timer 3, 4 to start/stop, timer output or not, select the count clock, and indicate the counter overflow state.

Bit 7 0

TM3ST TM3OV TM3OE TM3D1 TM3D0 CNT32 CNT31 CNT30 TM3C

TM4ST TM4OV TM4OE TM4D1 TM4D0 CNT42 CNT41 CNT40 TM4C

Bit 7 (TM3C): Timer 3 start/stop bit (TM3ST)
Bit 7 (TM4C): Timer 4 start/stop bit (TM4ST)

BIT	CONTENT		
0	Timer stop [Counter TM3 (TM4) is cleared.]		
1	Timer start		

Bit 6 (TM3C): Timer 3 overflow flag (TM3OV) Bit 6 (TM4C): Timer 4 overflow flag (TM4OV)

BIT	CONTENT		
0	No overflow		
1	Overflow		

Bit 5 (TM3C): Timer 3 output control bit (TM3OE) Bit 5 (TM4C): Timer 4 output control bit (TM4OE)

TM40E	ТМЗОЕ	CONTENT	
		Timer output disable [The content	
	U	of bit P77 (bit: 7: P7) is output]	
		Timer output enable (square wave	
0	1	output signal generated by reversing	
(1)	(0)	while timer 3 (4) modular register	
	l	match with its counter)	
4	4	Timer output enable (PWM signal	
'	'	by timer 3, 4)	

Bit 4-3 (TM3C) : Timer 3 operating mode selection bits (TM3D1-TM3D0)

Bit 4-3 (TM4C) : Timer 4 operating mode selection bits (TM4D1-TM4D0)

BIT	OPERATING MODE	COUNTER
00	Interval timer/counter	Compare operation
01	interval time/counter	Free-run operation
10	PWM (start : Low level)	Compare operation
11	PWM (start : High level)	Compare operation

Bit 2-0 (TM3C): Timer 3 count clock selection bits (CNT32-CNT30)

BIT	COUNT CLOCK
000	fc ₁ (0.362 µs*¹)
001	fc ₂ (0.723 µs*¹)
010	fc ₃ (1.447 µs*¹)
011	fc ₄ (2.894 μs*¹)
100	fc ₅ (5.787 μs*¹)
101	fc ₆ (11.57 μs*¹)
110	fc ₇ (23.15 µs*¹)
111	fx5 (0.975 ms*²)

- *1 The value in () is the period when main-clock is 11.0592 MHz.
- *2 The value in () is the period when main-clock is 32.768 kHz.

Bit 2-0 (TM4C): Timer 4 count clock selection bits (CNT42-CNT40)

BIT	COUNT CLOCK
000	fc4 (2.894 µs*¹)
001	fc₅ (5.787 µs*¹)
010	fc ₆ (11.57 μs*¹)
011	fc ₇ (23.15 µs*¹)
100	fc ₈ (46.03 µs*¹)
101	fc9 (92.59 µs*1)
110	fx ₅ (0.975 ms* ²)
111	Timer 3 overflow

- *1 The value in () is the period when main-clock is 11.0592 MHz.
- *2 The value in () is the period when main-clock is 32.768 kHz.

Timer 5 (TIM5) Register Explanation

Timer 5 counter register (TM5)

Counter TM5 is an 8 bit read only register which counts up from input clock.

Timer 5 modular register (TM5M)

Modular register TM5M is an 8 bit readable/writable which sets the interval time of timer5.

An interrupt will generate while the value of counter TM5 matches with modular register's TM5M.

Modular register is set during the timer count stopping.

Timer control register (TM5C)

Control register TM5 is an 8 bit readable/writable register which sets the timer5 to start/stop, timer output or not, selects the count clock, and indicates the counter overflow state.

Bit 7 0
| TM5ST | TM5OV | TM5OE | - | TM5D0 | CNT52 | CNT51 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 | CNT50 |

Bit 7: Timer 5 start/stop bit (TM5ST)

BIT	CONTENT	
0	Timer stop (Counter TM5 is cleared)	
1	Timer start	

Bit 6: Timer 5 overflow flag (TM5OV)

	mile a cromen mag (time a t)
BIT	CONTENT
0	No overflow
1	Overflow

Bit 5: Timer 5 output control bit (TM5OE)

BIT	CONTENT
0	Timer output disable [The content of P76
"	(bit6 : P7) is output]
1	Timer output enable

Bit 3: Timer 5 operating mode selection bit (TM5D0)

BIT	OPERATING MODE	COUNTER		
0	Interval timer/equator	Compare operation		
1	Interval timer/counter	Free-run operation		

Bit 2-0 : Timer 5 count clock selection bits (CNT52-CNT50)

BIT	COUNT CLOCK	
000	fc ₃ (1.447 μs*¹)	
001	fc ₄ (2.894 μs*¹)	
010	fc₅ (5.787 µs∗¹)	
011	fc ₆ (11.57 μs*¹)	
100	fc ₇ (23.15 μs*¹)	
101	fc ₈ (46.30 μs*¹)	
110	fc ₉ (92.59 μs*¹)	
111	fx ₅ (0.975 ms*²)	

- *1 The value in () is the period when main-clock is 11.0592 MHz
- *2 The value in () is the period when main-clock is 32.768 kHz.

Timer 6 (TIM6) [Clock Timer] Register Explanation

Timer 6 counter register (TM6)

Counter TM6 is an 8 bit read only register which counts up from input clock.

Timer 6 control register (TM6C)

Control register TM6 is an 8 bit readable/writable register which sets the timer 6 to start/stop, counter step number of interrupt, counter clear designation, and selects the count clock.

Bit 7								0
	TM6ST	TM6OV	•	-	TM6CR	CNT62	CNT61	CNT60

Bit 7: Timer 6 start/stop bit (TM6ST)

0 | Timer stop (Counter TM6 is cleared)

1 | Timer start

Bit 6 : Counter step number of interrupt selection bit (TM6OV)

- 0 | Interrupt occurs at counter the eighth step overflow.
- 1 | Interrupt occurs at counter the seventh step overflow.

Bit 3 : Counter clear bit (TM6CR) [Write only bit]

- 0 | No clear.
- 1 | Counter TM6 is cleared only in writting operation.

Bit 2-0 : Timer 6 count clock selection bits (CNT62-CNT60)

BIT	COUNT CLOCK
000	fc7 (23.15 µs*1)
001	fc ₈ (46.30 µs*¹)
010	fc ₉ (92.59 µs*¹)
011	fc10 (185.2µs*1)
100	fxs (0.975 ms*²)
101	fx ₆ (1.95 ms* ²)
110	fx7 (3.91 ms*²)
111	fx ₈ (7.81 ms* ²)

- *1 The value in () is the period when main-clock is 11.0592 MHz.
- *2 The value in () is the period when main-clock is 32.768 kHz

Watchdog Timer (WDT) Register **Explanation**

Prescaler 2 (PRS2)


Prescaler PRS2 generates the count clock to watchdog timer counter WDT.

The following conditions is to clear all bits of prescaler PRS2.

When hardware reset.

When watchdog timer counter WDT stopped. When counter WDT is cleared by writting '1' to the

bit WDTCR (bit3: WDTC).



Prescaler PRS2 divides the frequency derived from input clock fc10 (185.3 ms : main-clock = 11.0592 MHz) then fc11-fc15 is output.

Watchdog timer counter register (WDT)

Watchdog timer counter WDT is an 8 bit read only register which count up from input clock.

Watchdog timer control register (WDTC)

Watchdog timer control WDTC is an 8 bit read only register which sets watchdog timer to start/stop, counter clear designation, and selects the count clock.

Bit 7	•							0	
	WDTST	WDTRN	-	-	WDTCR	WCNT2	WCNT1	WCNT0	

Bit 7: Watchdog timer start/stop bit (WDTST) 0 | Timer stop [Counter WDT is cleared]

1 | Timer start

Bit 6: Operation select while watchdog timer overflow (WDTRN)

0 | Hardware reset.

1 | Non-maskable interrupt.

Bit 3 : Counter clear bit (WDTCR) [write only bit]

0 | No clear.

1 | Only in writting operation, counter WDT is cleared.

Bit 2-0: Watchdog timer counter clock selection bits (WCNT2-WCNT0)

BIT	COUNT CLOCK
000	fc ₁₂ (740.7 µs*¹)
001	fc ₁₃ (1.481 ms* ¹)
010	fc ₁₄ (2.963 ms* ¹)
011	fc ₁₅ (5.926 ms* ¹)
100	fx₅ (0.975 ms*²)
101	fx6 (1.95 ms*²)
110	fx7 (3.91 ms*²)
111	fx8 (7.81 ms*²)

*1 The value in () is the period when main-clock is 11.0592 MHz.

*2 The value in () is the period when main-clock is 32,768 kHz.

OPERATING EXPLANATIONS OF TIMER / COUNTERS

Free-run Operation and Compare Operation

Timer 0-5 (TIM0-TIM5) can select to operate in a free-run operation or compare operation.

Input Capture Function

Timer 0 (TIM0), which the edge detected of external input pin (P3₃/PINT₀/CNT₀) serves as a trigger, can capture the content of counter TM0 to the capture register TM0P. Based on this function, it is easy to measure the pulse width. Fig. 19 shows the input capture timing.




Fig.18 Free-run operation and Compare operation




Fig.19 Input capture timing

Square Wave Output Operation (Timer output)

Timer 0-5 (TIM0-TIM5) can output the wave with duty variable and duty 50% by reversing the output while the counter's value matches with modular register. In this manual, they are named as [square wave output] or [timer output]. In partically, the square wave output of timer5 is named as [buzzer output].

PWM Output Operation

Timer 0-2 (TIM0-TIM2) can output PWM wave with the duty variable. Combinating with timer 3-4 (TIM3-TIM4) can output PWM wave with the duty and period variable.

PWM output operation with duty variable

The output level mutually changes while the counter value matches with modular register and the counter overflows. Since the counter is free-run operation, the wave will be the 2° (2¹6 for 16-bit timer) x count clock period. Modular register sets a High level or Low level interval of the wave.

PWM output operation with period and duty variable

The PWM output with period and duty variable is to use timer 3 and timer 4 simultaneously. Timer 4 sets the period and timer 3 sets the duty. Since the counters of timer 3, 4 are together cleared matched with modular register, the timer 4 match period is the period of PWM wave and the timer 3 match period). Control register TM3C and TM4C is used to process the controls.

Timer Connection (timer/counter 3, 4)

If selects the overflow of counter TM3 to serve as the count clock of counter TM4, the connection of timer 3, 4 will be a 16 bit timer/counter.

For 16-bit timer, an interrupt is generated by timer 4 interrupt request while both counter TM3 and counter TM4 timer match are valid. (But, timer 3 interrupt request also occurs while counter TM3 timer match.)

Watchdog Timer Operation

Watchdog timer is used to detect the program runaway. Starts the counter and counting up for every input clock. When the counter overflows, hardware resets or a non-maskable interrupt occurs. Thus, the counter is cleared periodly by program before overflows. Table 8 shows watchdog timer overflow period.

Table 8	3 Watchdog	timer o	verflow	period
CELEC	TION			

	COUNT CLOCK SELECTION			
Bl	T 2-0 : WD	TC	COUNT PERIOD	OVERFLOW PERIOD
WCNT2	WCNT1	WCNT0	COUNT PERIOD	
0	0	0	fc ₁₂ (741.2 μs)	189.7 ms
0	0	1	fc ₁₃ (1.482 ms)	379.4 ms
0	1	0	fc ₁₄ (2.965 ms)	759.0 ms
0	1	1	fc ₁₅ (5.930 ms)	1 518 ms
1	0	0	fx₅ (0.975 ms)	250 ms
1	0	1	fx ₆ (1.95 ms)	500 ms
1	1	0	fx ₇ (3.91 ms)	1.00 s
1	1	1	fx ₈ (7.81 ms)	2.00 s

NOTE:

The numerical value is in main-clock = 11.0592 MHz, sub-clock = 32.768 kHz.

Relation Between System Clock (CPU clock) and Timer Count Clock

The internal clock input to counters TM0-TM6 and WDT are selected from fc1-fc10 which prescaler PRS0 divided the clock frequency derived from main-clock, fx1-fx8 which prescaler PRS1 divided the clock frequency derived from sub-clock, and fc11-fc15 which prescaler PRS2 divided the clock frequency derived from fc10. These clock periods don't be affected when changes system clock (CPU clock) by the clock change register CKKC, and are determined by the oscillation frequencies of main-clock and sub-clock.

Counters TM0-TM6 and WDT are counted up from the input falling edge of internal clock. Since an interrupt is accept at the rising edge of system clock (CPU clock), when system clock is low speed, timer continuously counts during the interval from modular register matched to interrupt occurred. (Refer to Fig. 20)




Fig. 20 The relation of system clock (CPU clock) and timer count clock

INTERRUPT

Table 9 shows the timer/counter interrupt sources.

Table 9 Timer/counter interrupt sources summary

TIMER NO.	INTERRUPT SOURCES	SYMBOL	VECTOR INTERRUPT		INTERRUPT	PRIORITY
	INTERRUPT SOURCES	STINBUL	ADDRESS	REQUEST FLAG	ENABLE FLAG	LEVEL
TIMO	capture trigger input	PINT0	1000H	bit 7 : IF0	bit 7 : IE0	1
TIIVIO	counter match with modular register	TIMOINT	1004H	bit 5 : IF0	bit 5 : IE0	3
TIM1	counter match with modular register	TIM1INT	1006H	bit 6 : IF0	bit 6 : IE0	4
TIM2	counter match with modular register	TIM2INT	100CH	bit 1 : IF0	bit 1 : IE0	7
TIM3	counter match with modular register	TIM3INT	100EH	bit 0 : IF0	bit 0 : IE0	8
TIM4	counter match with modular register	TIM4INT	1010H	bit 7 : IF1	bit 7 : IE1	9
TIM5	counter match with modular register	TIM5INT	1012H	bit 6 : IF1	bit 6 : 1E1	10
TIM6	counter overflow	TIM6INT	1014H	bit 5 : IF1	bit 5 : IE1	11
WD1	counter overflow	WDTINT	101CH	-	-	-

A/D CONVERTER

SM8500 has a built-in A/D converter with the features shown as below.

- · Conversion resolution: 10-bit
- Analog input channel: 8 channels (P4₀/AD₀-P4₇/AD₇ pins)

P4₀/AD₀-P4₇/AD₇ pins are able to switch to Port input pin (digital input pin) or A/D input pin (analog input pin) by control register P4C in 1-bit unit.

Two conversion modes

A/D conversion mode: It converts the analog input voltage into the digital value by sequential comparison type.

Comparison mode: It compares the analog input voltage with the voltage value preset by user and stores the result of the comparison.

Conversion speed

A/D conversion mode :

main-clock period x 488 (44.1 μs : main-clock = 11.0592 MHz)

Comparison mode:

main-clock period x 200 (18.1 μs : main-clock = 11.0592 MHz)




Fig. 21 A/D converter block diagram

A/D Converter Data Register (ADCD)

Data register ADCD is an 8bit readable/writable register which stores the upper 8 bits of 10-bit A/D data.

In A/D conversion mode, while A/D conversion is complete, then the digital value (the upper 8 bits of 10-bit) of corresponding to the analog input voltage is stored into this register.

In comparison mode, the comparison reference voltage value (the upper 8 bits of 10-bit) is set to this register before A/D conversion.

A/D Converter Control Register (ADCC)

Control register ADCC is a register with 7 bits readable/writable and 1 bit read only. The register is for storing the lower 2 bits of 10-bit A/D data, selecting the operating mode, storing the comparison result in comparison mode, controlling to start/stop A/D converter, and selecting the input channel.

Bit 7	7							0	
	ADCC7	ADCC6	ADMD	со	S/S	SEL2	SEL1	SEL0	l

Bit 7-6 : A/D conversion stored bits (ADCC7-ADCC6) Stores the lower 2 bits of 10-bit A/D data.

In A/D conversion mode, while A/D conversion is complete, then the digital value (the lower 2 bits of 10-bit) of corresponding to the analog input voltage is stored into these bits.

In comparison mode, the comparison reference voltage value (the lower 2 bits of 10-bit) is set to these bits before A/D conversion.

Bit 5 : Operating mode selection bit (ADMD)

0 | A/D conversion mode

1 | Comparison mode

Bit 4: Comparison result stored bit (CO)

0 | Input level < 10-bit A/D data (preset D/A level).

1 | Input level > 10-bit A/D data (preset D/A level).

Bit 3: start/stop bit (S/S)

Controls the A/D converter to start/stop and uses to monitor the operating state.

0 | Read : A/D converter is in end state. Write : A/D converter is forced to end.

1 | Read : A/D converter is in operating state. Write : A/D converter starts.

Bit 2-0 : A/D input channel selection bits (SEL2-SEL0)

OLLO)				
BIT	A/D INPUT PIN			
000	P4₀/AD₀ pin			
001	P4 ₁ /AD ₁ pin			
010	P4 ₂ /AD ₂ pin			
011	P4 ₃ /AD ₃ pin			
100	P44AD4 pin			
101	P4₅/AD₅ pin			
110	P46/AD6 pin			
111	P4 ₇ /AD ₇ pin			

P4 Control Register (P4C)

Control register P4C is an 8 bit readable/writable register which is able to switch in 1-bit unit to analog input pin, shared to Port4, of A/D converter.

Bit i : P4i Input mode selection bit (P4Ci) i = 7 to 0

0 | digital input (P4i)

1 | analog input (ADi)

When A/D converter starts, the bits SEL2-SEL0 (bit 2-0 : ADCC) select one input pin to use among these analog input pins which set by control register P4C.



D/A CONVERTER AND WAVEFROM GENERATOR

SM8500 supports two channels (max.) D/A converter with 8 bit resolution. D/A converter is to convert the digital value written into the waveform RAM of waveform generator to the D/A value which is output to DAOUTO pin or DAOUTO pin. If the two of channels D/A converter are output to the external OP amplifier, they are available for DTMF output.

D/A converter has two output modes as following.

- Waveform generator mode : output wave from designated by user from waveform generator
 - One period, 32 steps setting
 - Wave peaking value 4 bit / 1 step
 - 16 step tone data output
 - Waveform data set to waveform memory (WGM)
 - Setting frequency by waveform generator scale data register (WGSD)
 - VDA (output voltage) = (DAVR/8) + (DAVR x 8n/256) (n = 0 to 15)
- 8 bit D/A converter mode : output the content of waveform RAM designated by the address (Do not use waveform generator).
 - · 8 bit data output
 - Output data (Max. 16 bytes) set to waveform memory and switched by program.
 - VDA (output voltage) = DAVR x n/256 (n = 0 to 255)
 - DAVR: the reference voltage of D/A converter (applied to DAVR0, DAVR1 pin)
 - n : the digital value set to waveform RAM (decimal)




Fig. 22 D/A converter block diagram (1 channel)




Fig. 23 Waveform generator block diagram (1 channel)

Waveform Memory (WGM)

Waveform memory WGM0 is allocated at the register file area 0060H-006FH and stores the DAouto pin output level with digital value. However, waveform memory WGM1 is allocated at register file area 0070H-007FH and stores the DAouto pin output level. Waveform memory is undefined after hardware reset.

Waveform generator mode

Waveform memory WGM0, WGM1 are configurated by 16 bytes (32 steps x 4-bit) respectively. (Refer to Fig. 24). The data set to waveform memory represents a wave peaking value. The peaking value of one step has 4bit resolution (16 steps tone, center value 8H). These peaking values of one channel are stored into 16 byte waveform memory, so one period is set by 32 steps (One byte of waveform data is representative of two step wave peaking values.). The peaking value is output in sequence by the upper 4 bits, then the lower 4 bits of one byte from smaller address of waveform memory. If starts the waveform generator, the data is output starting from step 0 in sequence. When the step 31 data is output, it returns to step 0 and outputs it again. (It always starts from step 0 when starts the waveform generator.)

In waveform generator mode, if the bit WGWEN is '1' (enable to write) and bit WGST is '0' (stop waveform generator), then a data can be written into waveform memory.




Fig. 24 Waveform memory setting (waveform generator mode)

8 bit D/A converter mode

The data given in waveform memory is representative of D/A conversion output level. Waveform memory WGM0, WGM1 can be set by the digital values of 8 bit x 16 bytes, respectively.

In 8 bit D/A converter mode, When the bit WGWEN of control register WGC is '1' (enable to write), then the data can be written into waveform memory (regardless of the bit WGST).

If starts the D/A converter, a digital value in the address last written to waveform memory is output to D/A converter. In addition, under the bit WGWEN = [0] (disable to write) state, the used waveform memory address can be changed by writting dummy data to waveform memory.

Waveform Generator Scale Data Register 0, 1 (WGSD0, WGSD1)

Data register WGSD0, WGSD1 are 8 bit readable/writable register, respectively, and sets to one step time in waveform generator mode. (WGSD0, WGSD1 are corresponding to the channel 1, channel 2 output of waveform generator, respectively.)

One step time = fc_1 (0.362 μ s) x (100H - waveform generator scale data register value*)

NOTE:

 $0.362 \mu s$ is the value as main-clock = 11.0592 MHz.

One period time = one step time x 32 (step numbers)

* The scale data register WGSD0, WGSD1 are able to be set to a value between 00H and FEH, respectively. Waveform generator WGC is an 8 bit readable/ writable register which is for controlling waveform generator to start/stop, selecting the operating mode, and enabling/disabling to write into waveform memory.

Bit 7 0

WGST1 WGWEN1WGMOD1 - WGST0 WGWENWGMOD0 -

Bit 7: Waveform generator 1 start/stop bit (WGST1)

Bit 3: Waveform generator 0 start/stop bit (WGST0)

Controls the waveform generator channel 1 or channel 0 to start/stop (The data of waveform memory is transferred to D/A converter.). This bit setting is valid only in waveform generator mode (It does not affect to the operation in 8 bit D/A converter mode.)

0 | Read : Waveform generator is in the stop state.

Write: Waveform generator is designated to stop.

1 | Read : Waveform generator is operating.

Write: Waveform generator is designated to start operation.

In waveform generator mode, sets the bit WGST to '1' such that the scale counter starts counting and the data of waveform memory is transferred to D/A converter channel 1.

If writes a '0' value to the bit WGST in the interval of waveform generator channel 1 operating, the waveform generator channel 1 will stop at the end of one period (i, e step 31 is processed completely). And, the bit WGST is not cleared to '0' until the waveform generator channel 1 stops.


- Bit 6: Waveform memory 1 written enable bit (WGWEN1)
- Bit 2 : Waveform memory 0 written enable bit (WGWEN0)

In D/A converter mode, if writes data to waveform memory 1 when this bit is '0', the data of waveform memory 1 is not renewed and only renews the address of waveform memory (The address represents the location of the 8 bit data sent to D/A converter.)

- 0 | Disables to write data into waveform memory
- 1 | Enables to write data into waveform memory
- Bit 4 : Waveform memory 1 operating mode selection bit (WGMOD1)
- Bit 1 : Waveform memory 0 operating mode selection bit (WGMOD0)
 - 0 | Waveform generator mode (4 bit data mode).
 - 1 | 8-bit D/A converter mode (8 bit data mode).

D/A Converter Control Register (DACC)

Control register DACC is an 8 bit readable/writable register and is for enabling/disabling D/A converter (2 channels) to output, and controlling to supply the reference voltage.



Bit 7 : D/A converter 1 reference voltage supplied 0 | OFF (Cutoff DAVR1 pin voltage from D/A converter 1)

1 | ON (supply DAVR1 pin voltage to D/A converter 1)

Bit 3 : D/A converter 0 reference voltage supplied 0 | OFF (Cutoff DAVR0 pin voltage from D/A

converter 0)


1 | ON(supply DAVR0 pin voltage to D/A converter 0)

NOTES:

- The bit 2, 6 are readable/writable bits, but the read/write operation of these bits do not affect to microcomputer operation
- The output circuit of D/A converter do not support the buffer. Please add a buffer to D/A converter output.

Scale Counter Data Changed in The Waveform Generator Operating

If the data register WGSD0 is changed in the operating, the new data of step time and period are output after one period was complete (the output end of step 31).



If a '0' value is written into the bit WGST0 (bit 3: WGC) in the waveform output operating, it will request to stop the waveform generator 0 operation. But the operation does not stop immediately. The waveform generator 0 operates continously until one period of waveform output is end (the output end of step 31). After a '0' value is written into the bit WGST0, the bit is not '0' until waveform generator stops.

Application Example to DTMF

Tone output frequency example

By the setting of data register WGSD, Table 10 shows that the tone output frequency is able to be set. (When one period set by 32 steps).

Table 10 DTMF output frequency

	STANDARD	SM8500	TOLERANCE
	DTMF (Hz)	(Hz)	(%)
Low	697	696.8	-0.03
	770	771.4	+0.18
frequency	852	855.5	+0.41
group	941	939.1	-0.20
High	1 209	1 216.9	+0.65
frequency	1 336	1 329.2	-0.51
group	1 477	1 489.7	+0.86




Fig. 25 Output waveform example

The connection example

Low frequency group and high frequency group is use channel 0 and channel 1, respectively, to output by program, connects with external OP amplifier and the buffer to DAOUT0 pin and DAOUT1 pin, then we can get DTMF output. (Refer to Fig. 26).




Fig. 26 DTMF output connection example

CLOCK SYNCHRONOUS SERIAL INTERFACE (SIO)

SM8500 supports 1-channel Clock Synchronous Serial Interface SIO .

The SIO interface has the following features.

- It is able to switch the transmit/receive data width (8 bit transfer/4 bit transfer) for every time transfer operation.
- It is able to switch the transfer direction (LSB first / MSB first)

- It is able to select 6 kinds of transfer clock sources, such as internal clock (prescaler PRS0 output), timer1 output, external clock or P75 pin output.
 - Internal clock: fc4, fc5, fc6, fc7, fc8, fc9
 - Timer 1 output : Timer1 (TM1) output is used as transfer clock.
 - External clock: P7s/Sck pin serves as transfer clock input pin.
 - P75 output: P75/Sck pin output is used as simulate transfer clock by program.




Fig. 27 SIO Block diagram

SIO Data Register (SRD)

Data register SRD is an 8 bit writable/readable register which stores the SIO transfer data.

SIO Control Register (SRC)

Control register SRC is an 8 bit writable/readable register which controls the SIO operations.

Bi	t 7							0	
	EN	S/S	MD1	MD0	-	SEL2	SEL1	SEL0	

Bit 7 : Interface enable (EN) bit

0 | disable SIO interface.

1 | enable SIO interface. P73/SIN, P74/SOUT, P75/SCK pins can be used as the SIO pins.

Bit 6: Start/Stop (S/S) bit

0 | read : SIO in stop status.

Write: Designating SIO to stop.

1 | read : SIO in operating status.
Write : Designating SIO to start.

Bit 5: Transfer direction selection (MD1) bit

BIT	TRANSFER DIRECTION				
	MSB LSB				
0	S _{IN} pin → Data register SRD → S _{OUT} pin				
	MSB LSB				
1	S _{OUT} pin Data register SRD S _{IN} pin				

Bit 4: Transfer data width selection (MD0) bit Selects the numbers of the SIO transmit/receive bits at every time.

0 | 8 bit transfer
1 | 4 bit transfer

Bit 2-0: Transfer clock selection (SEL2-SEL0) bit

BIT	TRANSFER CLOCK
000	Tout1 (Timer output)
001	fc4 (345.6 kHz)
010	fcs (172.8 kHz)
011	fc ₆ (86.4 kHz)
100	fc ₇ (43.2 kHz)
101	fc ₈ (21.6 kHz)
110	fc ₉ (10.8 kHz)
111	External clock or P7 ₅ output

The number indicated in () is the value when the main-clock is 11.0592 MHz.

When the interface starts to operate by designating the bit S/S (bit6 : SRC), please set the control register SRC as following procedures.

- To set all bits of the control register under the bit S/S = [0].
- (2) After (1) was set, renews the bit S/S to '1' such that starts the SIO interface. (The other bits do not change please other than for the bit S/S.)




Fig. 28 SIO Transfer timing

UNIVERSAL ASYNCHRONOUS RECEIVER AND TRANSMITTER (UART) INTERFACE

SM8500 supports 1-channel Universal Asynchronous Receiver and Transmitter interface (UART) The UART interrupt has the following features.

- Transmitter and Receiver are independent each other, full duplex communication possible.
- Receiver is consisted of duplex buffer, able to receive data continuously.
- The dedicated register for Baud Rate Generator is built in.

- It is possible to choose transfer format as following.
 - Stop bit: 1-bit / 2-bit
 - Parity bit : even parity / odd parity / no parity
 - 8-bit / 9-bit transfer : available to configurative multiple CPUs system (the 9-bit mode)
- · Receive error can be detected.
 - Frame Error
 - Parity Error
 - Overrun Error




Fig. 29 UART Block diagram

UART Transmit Data Register (URTT)

Transmit data register URTT is an 8-bit write only register which stores the UART transmit data. When the transmission operation starts, the content of this register LSB first is output from P7₁/TxD pin.

UART Receive Data Register (URTR)

Receive data register URTR is an 8-bit read only register which stores the UART receive data.

When the receive operation starts, the receive data LSB first will be moved into the receive data shift register from P7₀/RxD pin. Once the receive operation is complete, the content of the receive data shift register is loaded into this receive data register URTR (duplex buffer).

UART Status Register (URTS)

Status register (URTS) is an 8-bit read only register containing the flags of the UART interface transmit/receive status.

Bit 7	7							0
	RB8	-	RBSY	OR	FE	PE	TDRE	TDRE

- Bit 7 : Receiver Bit8 (RB8) bit (9 th bit of received data for 9-bit mode)
- Bit 5: Receiver Busy (RBSY) bit
 - 0 | UART receiver is other than the following.
 - 1 | UART receiver processing incoming data.
- Bit 4: Overrun Error (OR) bit
 - 0 | Clear condition
 - (1) while reading the status register URTS.
 - (2) hardware reset
 - 1 | Set condition
 - while overrun error occurs (the next receive is complete under the bit RDRF = [1]) at receive data.

- Bit 3: Frame Error (FE) bit
 - 0 | Clear Condition
 - (1) while reading the status register URTS
 - (2) hardware reset
 - 1 | Set Condition
 - (1) while frame error occurs (stop bit = [0] was detected) at receive data.
- Bit 2 : Parity Error (PE) bit
 - 0 | Clear Condition
 - (1) while reading the status register URTS
 - (2) hardware reset
 - 1 | Set Condition
 - (1) parity error occurs at receive data
- Bit 1: Transmit Data Register Empty (TDRE) bit
 - 0 | Clear Condition
 - (1) while writting to transmit data register URTT.
 - 1 | Set Condition
 - (1) while having finished transmitting operation.
 - (2) hardware reset
- Bit 0 : Receiver Data Register Full (RDRF) bit
 - 0 | Clear Condition
 - (1) while reading from receive data register URTR
 - (2) hardware reset
 - 1 | Set Condition
 - while receive data is transferring to receive data register URTR from receive data shift register

UART Control Register (URTC)

Control register URTC is an 8-bit readable/writable register specifying to transfer format setting and transmission/receive operation controlling.

Bit 7 0

| TB8 | WU | FL | TE | RE | PEN | EOP | SBL

Bit 7: Transmitter Bit8 (TB8) bit In 9-bit mode, the Transmitter Bit 8 (TB8) bit holds the 9th bit of the transmit data.

Bit 6: Wake-Up (WU) bit

- 0 | All data accepted (regardless of the bit RB8 value) in 9-bit mode.
- 1 | Only data with RB8 = [1] accepted (the data with RB8 = [0] ignored) in 9-bit mode.

Bit 5: Frame Length (FL) bit

Multiple CPUs system can be configurated in the 9-bit mode.

- 0 | 8-bit data length
- 1 | 9-bit data length (9-bit mode)

Bit 4: Transmit Enable (TE) bit

Setting the bit TE to '1', starts the built-in Baud Rate Generator and the interface enters transmissible status. In such status, if a transmit data is wrote to the transmit data register URTT, then will start the transmission operation. If the bit TE clears to '0', the transmitter will be initiated.

- 0 I transmitter disable
- 1 | transmitter enable (built-in Baud Rate Generator operates)

Bit 3: Receive Enable (RE) bit

Setting the bit RE to '1', starts the built-in Baud Rate Generator and the interface enters receivable status. In such status, if the start bit (= '0') is detected, then will start the receive operation

- 0 | receiver disable
- 1 | receiver enable (built-in Baud Rate Generator operates)

If the bit RE clears to '0', the receiver will be initializated.

Bit 2: Parity Enable (PEN) bit

0 | transmit : the data with parity bit.

receive : parity enable

1 | transmit : the data without parity bit.

receive: parity disable

Bit 1: Even/Odd Parity (EOP) bit

- 0 | even parity
- 1 | odd parity

Bit 0 : Stop Bit Length (SBL) bit

- 0 | stop bit : 1 bit
- 1 | stop bit : 2 bits

UART Baud Rate Setting Register (URTB)

Baud rate setting register URTB is an 8-bit readable/writable register specifying to the baud rate setting and P7₁/TxD pin function setting.

Bi	t 7							0
	TXDOE	TXDNO	•	-	•	BSEL2	BSEL1	BSEL0

Bit 7: P71/TxD pin function selection bit

0 | I/O port (P7₁)

1 | transmit data output pin (TxD)⁻²

Bit 6: P7₁/TxD pin output selection bit

0 | CMOS output

1 | N-ch open drain output

Bit 2-0: Baud rale selection bit1

BIT	BAUD RALE (BPS)
000	38 400
001	19 200
010	9 600
011	4 800
100	2 400
101	1 200
110	600
111	Tout2 (Timer2 output)/16

NOTE:

the numberical value in above table is the value when the main-clock=11.0592 MHz.

- *1 : The setting values are set by the bits BSEL2-BSEL0 when the main-clock is 11.0592M Hz.
 - To get the general baud rate value has to select the ocillator of 11.0592 MHz/2n.
 - If the ocillator frequency devides by 2, above table will be 1/2 of the baud rate.
- *2: When P7₁/TxD pin is set as transmit output pin by the bit TXDOE (bit7: URTB), P7₁/TxD pin also must be set as an output port by P7 control register (P7C).

Transfer Format

According to setting stop bit, parity bit and the 9-bit mode by control register URTC, transfer format indicated by Fig. 30 can be select.

URTC							
FL (bit 5)	PEN (bit 2)	SBL (bit 0)					
0	0	0					
0	0	1					
0	1	0					
0	1	1					
1	*	0					
1	*	1					

	TRANSFER FORMAT										
_				(TF	ANSFE	R DIREC	TION)				-
ST	bit 0	bit 1	bit 2	bit 3	bit 4	bit 5	bit 6	bit 7	Р	STP	
ST	bit 0	bit 1	bit 2	bit 3	bit 4	bit 5	bit 6	bit 7	Р	STP	STP
ST	bit 0	bit 1	bit 2	bit 3	bit 4	bit 5	bit 6	bit 7	STP		
ST	bit 0	bit 1	bit 2	bit 3	bit 4	bit 5	bit 6	bit 7	STP	STP	
ST	bit 0	bit 1	bit 2	bit 3	bit 4	bit 5	bit 6	bit 7	RB8	STP	
ST	bit 0	bit 1	bit 2	bit 3	bit 4	bit 5	bit 6	bit 7	RB8	STP	STP

ST: start bit, P: parity bit, STP: stop bit

RB8: The ninth bit of a data in 9bit mode, *: Don't care

NOTE: In mode, the parity bit does not be added, irrespective of the setting for bit PEN (bit 2: URTC)

Fig. 30 Transfer format




Fig. 31 8-bit mode transfer format (Example for parity added and 2 stop bits)




Fig. 32 9-bit mode transfer format (example for 2 stop bits)

INSTRUCTION SET

The instruction set of the SM85CPU has the following characteristics :

- The instruction set is the result of subtle design and consists of 67 types of basic instructions.
 - There are powerful bit manipulation instructions includes plural bits transfer, logical operation between bits, and the bit test and jump instructions that incorporates a test and condition branch in the same instruction.
 - There are transfer, operation and conditional branch instructions for 16 bit. The actions of transfer, operation and long jump for word data can be processed in high speed.
 - There are aristhmetic instructions for multiplication and division.

Multiplication: 8 bit x 8 bit→16 bit
Division: 16 bit x 16 bit→16 bit remainning
8 bit

· 23 types of memory addressing mode

 By variety of memory addressing modes, the accessing to RAM, ROM, and register file can be operated.

Definition of Symbols

SP ; Stack pointer

@SP ; Indirect stack pointer
PC ; Program counter

C ; Carry [bit 7 of processor status 1 (PS1)]

BF ; The value of Bit flag(B) [bit 1 of processor

status 1 (PS1)]

I ; Interrupt enable [bit 0 of processor status 1

(PS1)]

Instruction Summary

Load instruction

INSTRUCTION	OPERAND	FUNCTION
CLR	dst	dst←0 (Clear)
MOV	dst, src	dst←src (Move)
MOVM	dst, IM, src	dst←(dst AND IM) or src
IVIOVIVI	usi, iivi, sic	(Move Under Mask)
MOVW	dst, src	dst←src
IVIOVVV	usi, sic	(Move Word)
POP	dst	dst←@SP, SP←SP+1
101	usi	(Pop from Stack)
POPW	dst	dst←@SP, SP←SP+2
1 Of W	usi	(Pop Word from Stack)
PUSH	src	SP←SP-1, @SP←src
1 0011	310	(Push to Stack)
PUSHW	src	SP←SP-2, @SP←src
1 031100	310	(Push Word to Stack)

Arithmetic operation instruction

INSTRUCTION	OPERAND	FUNCTION
ADC	dst, src	dst←dst+src+C
ADC	usi, sic	(Add With Carry)
ADCW	dot oro	dst←dst+src+C
ADCVV	dst, src	(Add Word With Carry)
ADD	dst, src	dst←dst+src (Add)
ADDW	dst, src	ds←dst+src (Add Word)
CMP	dst, src	dst-src (Compare)
CMPW	dat ara	dst-src
CIVIEVV	dst, src	(Compare Word)
DA	dst	dst←DA dst
DA	usi	(Decimal Adjust)
DEC	dst	dst←dst-1 (Decrement)
DECW	dst	dst←dst−1
DLCVV	usi	(Decrement Word)
DIV	dst, src	dst←dst/src,
Div	ust, sic	src←dst MOD src (Divide)
EXTS	dst	extend sign (Extend Sign)
INC	dst	dst←dst+1 (Increment)
INCW	dst	dst←dst+1
111011		(Increment Word)
MULT	dst, src	dst←dst x src (Multiply)
NEG	dst	dst← -dst (Negate)
SBC	dst, src	dst←dst−src−C
	401, 510	(Subtract With Carry)
SBCW	dst, src	dst←dst-src-C
		(Subtract Word With Carry)
SUB	dst, src	dst←dst-src (Subtract)
SUBW	dst, src	dst←dst-src
005**	GOL, 010	(Subtract Word)

Logical operation instruction

INSTRUCTION	OPERAND	FUNCTION
AND	dst, src	dst←dst AND src
		(Logical And)
ANDW	dst, src	dst←dst AND src
		(Logical And Word)
СОМ	dst	dst←NOT dst
		(Complement)
OR	dst, src	dst←dst OR src
		(Logical Or)
ORW	dst, src	dst←dst OR src
		(Logical Or Word)
XOR	dst, src	dst←dst XOR src
		(Logical Exclusive Or)
XORW	dst, src	dst←dst XOR src
		(Logical Exclusive Or Word)

Program control instruction

INSTRUCTION	OPERAND	FUNCTION
BBC	src, dst	if src = 0 then PC←PC+dst
		(Branch on Bit Clear)
BBS	src, dst	if src = 1 then PC←PC+dst
		(Branch on Bit Set)
BR	cc, dst	if cc = true then
		PC← PC+dst (Branch)
CALL	dst	SP←SP-2, @SP←PC,
		PC←dst (Call Subroutine)
CALS	dst	SP←SP-2, @SP←PC,
		PC←dst
		(Short Call Subroutine)
	r, dst	r←r−1, if r ≠ 0 then
DBNZ		PC←PC+dst
DBINZ		(Decrement and Branch
		on Non-Zero)
IRET		PS1←@SP, SP←SP+1,
		PC←@SP, SP←SP+2
		(Return from Interrupt)
JMP	cc, dst	if cc = true , then PC←dst
		(Jump)
RET		PC←@SP, SP←SP + 2
		(Logical Exclusive Or Word)

Bit operation instruction

INSTRUCTION	OPERAND	FUNCTION
BAND	BF, src	BF←BF AND src
		(Bit And)
BCLR	dst	dst←0 (Bit Clear)
BCMP	BF, src	BF-src (Bit Compare)
BMOV	dst, src	dst←src (Bit Move)
BOR	dst, src	dst←BF OR src (Bit Or)
BSET	dst	dst←1 (Bit Set)
BTST	dst, src	dst AND src (Bit Test)
BXOR	BF, src	BF←BF XOR src
		(Bit Exclusive Or)

Rotate and Shift instruction

INSTRUCTION	OPERAND	FUNCTION
RLC	dst	(Rotate Left through Carry)
RR	dst	(Rotate Right)
RRC	dst	(Rotate Right through Carry)
SLL	dst	(shift Left Logical)
SRA	dst	(shift Right Arithmetic)
SRL	dst	(shift Right Logical)
SWAP	dst	(Swap Nibbles)

CPU Control Instruction

INSTRUCTION	OPERAND	FUNCTION
CLRC		C←0 (Clear Carry Flag)
СОМС		C←NOT C
		(Complement Carry Flag)
DI		I←0 (Disable Interrupt)
El		I←1 (Enable Interrupt)
HALT		Move to HALT mode
		(Halt CPU)
NOP		No Opreration
		(No Opreration)
SETC		C←1 (Set Carry Flag)
STOP		Go to STOP mode
		(Stop CPU)

Addressing Mode

There are 23 types of addressing mode to perform memory accessing in SM85CPU. The relationships

between the addressing modes and the operand are shown in the following table 10.

Table 10 Addressing mode summary

NAME	SYMBOL	Range	Operand	
Implied			To specify the carry(C) and interrupt enable	
Implied			(I) in the instruction code.	
Register	r	r = R0-R7	General register [byte]	
Register pair	rr	r = RR0, RR2, ,RR14	General register [word]	
Register file	R	R = 0 to 255 (R0 - R15)	Register file (0000H-007FH) and (0080H-00FFH) [byte]	
Register file pair	RR	R=0, 2, 254 (RR0, RR2, ,RR14)	Register file (0000H-007FH) and (0080H-00FFH) [byte]	
Register indirect	@r	r=R0-R7	Memory (0000H-00FFH) [byte]	
Register indirect auto increment	(r) +	r = R0-R7	Memory (0000H-00FFH) [byte]	
Register indirect auto decrement	—(r)	r = R0-R7	Memory (0000H-00FFH) [byte]	
Register index	n (r)	n = 00H-FFH, r = R1-R7* ²	Memory (0000H-00FFH) [byte]	
Register pair indirect	@ rr	rr = RR0, RR2, ,RR14	Memory (0000H-FFFFH) [word/byte]	
Register pair indirect auto increment	(rr) +	rr = RR0, RR2, ,RR14	Memory (0000H-FFFFH) [word/byte]	
Register pair indirect auto decrement	–(rr)	rr = RR0, RR2, ,RR14	Memory (0000H-FFFFH) [word/byte]	
Register pair index	nn (rr)	nn = 0000H-FFFFH rr = RR0, RR2,,RR14* ³	Memory (0000H-FFFFH) [word/byte]	
Index indirect	@ nn (r)	nn = 0000H-FFFFH r = R1-R7* ²	Memory (0000H-FFFFH) [word]*1	
Immediate	IM	IM = 00H-FFH	The immediate data in the instruction code [byte]	
Immediate long	IML	IML = 0000H-FFFFH	The immediate data in the instruction code [word]	
Bit	b	b = 0 to 7	Register file (0000H-007FH) and memo (0080H-00FFH, FF00H-FFFFH) [bit] (1bit of byte pointed by R, n (r) and DAp)	
Port	р		Register file (0010H-0017H) [byte]	
Relative	RA	PC - 128 to PC + 127	Program memory (1000H-FFFFH)	
Direct	DA	DA = 0000H-FFFFH	Memory (0000H-FFFFH) [byte]*1	
Direct short	DAs	DAs = 1000H-1FFFH	Program memory (1000H-1FFFH)	
Direct special page	DAp	DAp = FF00H-FFFFH	Program memory (FF00H-FFFFH) [byte]*	
Direct indirect	@DA	DA = 0000H-FFFFH	memory (0000H-FFFFH)	

^{*1} The data indicated by [byte] is the unit of possible to use in Load and Arithmetic instruction.

^{*2} R0 can not be used.

^{*3} RR0 can not be used.

Register summary **APPENDIX**

Address	Register name		R/W	Initial value	Address	Register name		R/W	Initial value
0000H	General purpose register R0	RR0	R/W	Undefined	0020H	P0 (Input) register	P0	R	Undefined
0001H	General purpose register R1	1	R/W	Undefined	0021H	P1 (Input/Output) register	P1	R/W	00H
0002H	General purpose register R2	RR2	R/W	Undefined	0022H	P2 (Input/Output) register	P2	R/W	00H
0003H	General purpose register R3		R/W	Undefined	0023H	P3 (Input/Output) register	P3	R/W	00H
0004H	General purpose register R4	RR4	R/W	Undefined	0024H	P4 (Input) register	P4	R	Undefined
0005H	General purpose register R5		R/W	Undefined	0025H	P5 (Input/Output) register	P5	R/W	00H
0006H	General purpose register R6	RR6	R/W	Undefined	0026H	P6 (Output) register	P6	R/W	00H
0007H	General purpose register R7		R/W	Undefined	0027H	P7 (Input/Output) register	P7	R/W	00H
0008H	General purpose register R8	RR8	R/W	Undefined	0028H	P8 (Input/Output) register	P8	R/W	00H
0009H	General purpose register R9		R/W	Undefined	0029H	P9 (Input/Output) register	P9	R/W	F0H
000AH	General purpose register R10	RR10	R/W	Undefined	002AH	PA (Output) register	PA	R/W	00H
000BH	General purpose register R11		R/W	Undefined	002BH	UART Transmit data register	URTT	W	FFH
000CH	General purpose register R12	RR12	R/W	Undefined	002CH	UART Receive data register	URTR	R	00H
000DH	General purpose register R13		R/W	Undefined	002DH	UART Status register	URTS	R	0*000010
000EH	General purpose register R14	RR14	R/W	Undefined	002EH	UART Control register	URTC	R/W	00H
000FH	General purpose register R15		R/W_	Undefined	002FH	UART Baud rate setting register	URTB	R/W	00H
0010H	Interrupt enable register 0	IE0	R/W	00H	0030H	P0 Control register	P0C	R/W	00H
0011H	Interrupt enable register 1	IE1	R/W	00H	0031H	P1 Control registe	P1C_	R/W	00H
0012H	Interrupt flag register 0	IF0	R/W	00H	0032H	P2 Control registe	P2C	R/W	00H
0013H	Interrupt flag register 1	IF1	R/W	03H	0033H	P3 Control registe	P3C	R/W	00H
0014H	External interrupt mode register	EXIN	R/W	00H	0034H	P4 Control registe	P4C	R/W	00H
0015H	SIO Control register	SRC	R/W	00H	0035H	P1 Pull-up setting register	P1PC	R/W	00H
0016H	SIO Data register	SRD	R/W	Undefined	0036H	P2 Pull-up setting register	P2PC	R/W	00H
0017H	A/D Data register	ADCD	R/W	00H	0037H	P7 Control registe	P7C	R/W	00H
0018H	A/D Control register	ADCC	R/W	00H	0038H	P8 Control registe	P8C	R/W	00H
0019H	System configuration register	SYS	R/W	*0000000	0039H	P9 Control registe	P9C	R/W	F0H
001AH	Clock change regsiter	CKKC	R/W	00H	003AH	P5 Control registe	P5C	R/W	00H
001BH	Reverse (access disable)		-	-	003BH	Port Pull-up setting register	PPC	R/W	00H
001CH	Stack pointer H SPH		R/W	Undefined	003CH	Waveform generator scale data registe 0	WGSD0	R/W	00H
001DH	Stack pointer L SPL		R/W	Undefined	003DH	Waveform generator scale data registe 1	WGSD1	R/W	00H
001EH	Processor status 0	PS0	R/W	Undefined	003EH	Waveform generator scale control registe	WGC	R/W	11H
001FH	Processor status 1	PS1	R/W	*******0	003FH	D/A Control registe	DACC	R/W	33H

NOTES:

R/W indicates that there is at least one bit in the register is capable of read/write.

(The register indicated by R/W includes the bit of special-purpose register for read). R indicates that the register is only for read.

' indicates that the corresponding bit is ubdefined.

Address	Register name		R/W	Initial	Address	Register name		R/W	Initial
0040H	Timer0 counter H	TM0H TM0	R	00H	0060H	Waveform memory 0 Step00/01	WGM00	R/W	Undefined
0041H	Timer0 counter L	TMOL	R	00H	0061H	Waveform memory 0 Step02/03	WGM01	R/W	Undefined
0042H	Timer0 modular register H	TMOMH TMOM	R/W	FFH	0062H	Waveform memory 0 Step04/05	WGM02	R/W	Undefined
0043H	Timer0 modular register L	TM0ML	R/W	FFH	0063H	Waveform memory 0 Step06/07	WGM03	R/W	Undefined
0044H	Timer0 capture register H	TM0PH TM0P	R	00H	0064H	Waveform memory 0 Step08/09	WGM04	R/W	Undefined
0045H	Timer0 capture register L	TM0PL	R	00H	0065H	Waveform memory 0 Step10/11	WGM05	R/W	Undefined
0046H	Timer0 control register 0	TM0C0	R/W	COH	0066H	Waveform memory 0 Step12/13	WGM06	R/W	Undefined
0047H	Timer0 control register 1	TM0C1	R/W	1FH	0067H	Waveform memory 0 Step14/15	WGM07	R/W	Undefined
0048H	Timer counter	TM1	R	H00	0068H	Waveform memory 0 Step16/17	WGM08	R/W	Undefined
0049H	Timer1 modular register	TM1M	R/W	FFH	0069H	Waveform memory 0 Step18/19	WGM09	R/W	Undefined
004AH	Timer1 control register	TM1C	R/W	07H	006AH	Waveform memory 0 Step20/21	WGM0A	R/W	Undefined
004BH	Timer2 counter	TM2	R	00H	006BH	Waveform memory 0 Step22/23	WGM0B	R/W	Undefined
004CH	Timer2 modular register	TM2M	R/W	FFH	006CH	Waveform memory 0 Step24/25	WGM0C	R/W	Undefined
004DH	Timer2 control register	TM2C	R/W	07H	006DH	Waveform memory 0 Step26/27	WGM0D	R/W	Undefined
004EH	Timer1/2 clock select register	TM12CT	R/W	00H	006EH	Waveform memory 0 Step28/29	WGM0E	R/W	Undefined
004FH	Reverse (access disable)			-	006FH	Waveform memory 0 Step30/31	WGM0F	R/W	Undefined
0050H	Timer4 counter	TM4	R	00H	0070H	Waveform memory 1 Step00/01	WGM10	R/W	Undefined
0051H	Timer3 counter	TM3	R	00H	0071H	Waveform memory 1 Step02/03	WGM11	R/W	Undefined
0052H	Timer3 control register	TM3C	R/W	00H	0072H	Waveform memory 1 Step04/05	WGM12	R/W	Undefined
0053H	Reverse (Only use for flash memory ve	rsion) *1	-	-	0073H	Waveform memory 1 Step06/07	WGM13	R/W	Undefined
0054H	Timer4 modular register	TM4M	R/W	FFH	0074H	Waveform memory 1 Step08/09	WGM14	R/W	Undefined
0055H	Timer3 modular registe	TM3M	R/W	FFH	0075H	Waveform memory 1 Step10/11	WGM15	R/W	Undefined
0056H	Timer4 control register	TM4C	R/W	00H	0076H	Waveform memory 1 Step12/13	WGM16	R/W	Undefined
0057H	Memory configuration register *2	MCF	-	- 1	0077H	Waveform memory 1 Step14/15	WGM17	R/W	Undefined
0058H	Timer5 counter	TM5	R	00H	0078H	Waveform memory 1 Step16/17	WGM18	R/W	Undefined
0059H	Timer5 modular register	TM5M	R/W	FFH	0079H	Waveform memory 1 Step18/19	WGM19	R/W	Undefined
005AH	Timer5 control register	TM5C	R/W	10H	007AH	Waveform memory 1 Step20/21	WGM1A	R/W	Undefined
005BH	Reverse (Only use for flash memory ve	rsion) *1	-	-	007BH	Waveform memory 1 Step22/23	WGM1B	R/W	Undefined
005CH	Timer6 counter	TM6	R	00H	007CH	Waveform memory 1 Step24/25	WGM1C	R/W	Undefined
005DH	Timer6 control register	TM6C	R/W	38H	007DH	Waveform memory 1 Step26/27	WGM1D	R/W	Undefined
005EH	Watchdog timer register	WDT	R	00H	007EH	Waveform memory 1 Step28/29	WGM1E	R/W	Undefined
005FH	Watchdog timer control register	WDTC	R/W	38H	007FH	Waveform memory 1 Step30/31	WGM1F	R/W	Undefined

 ^{*1 :} These two address are only valid with flash memory version [LU8500F0/F1] and do not exist in SM8500 series.
 Executing read/write operation at these address do not effect to the SM8500 operation.

 *2 : Only exist for SM8506 and flash memory version [LU8500F0/F1].



SM8311/SM8313/ SM8314/SM8315

8-Bit Single-Chip Microcomputer (Controllers For Home Appliances)

DESCRIPTION

The SM8311/13/14/15 is a CMOS 8-bit single-chip microcomputer incorporating an 8-bit CPU core (SM83), ROM, RAM, timer/counter, serial interface, watch dog timer and A/D converter.

It facilitates complex timing control by providing 5 timers, 10 interrupts and a pulse width measuring feature. It also has a watch dog timer to detect program overrun, enabling the chip to be used for high reliable applications including household apparatus and office equipment.

FEATURES

ROM capacity: 8 192 x 8 bits (SM8311)

16 384 x 8 bits (SM8313) 24 576 x 8 bits (SM8314) 32 768 x 8 bits (SM8315)

RAM capacity: 512 x 8 bits (SM8311/SM8313)
 1 024 x 8 bits (SM8314/SM8315)

Instruction sets: 74

A RAM area is used as subroutine stack.

• I/O ports:

Input

12 (also used as analog

input pins)

Output

16 (high current outputs)

Input/output

24 (include double function

pins)

· Interrupts:

Non-maskable interrupt x 1 (watch dog timer) Maskable interrupts;

Internal interrupts x 7 (timer x 4, serial I/O x 1, A/D converter x 1, pulse width measurement x 1) External interrupts x 2 (KI pin, KH pin)

• A/D converter :

Resolution

8 bits

Channels

12 (including P3 and P5 ports)

Timer/counter:

8 bits x 3 (modulo register, input clock selectable)

16 bits timer x 1 (timer 3)
Watch dog timer : 8 bits x 1
Free running counter : 12 bits x 1
(w/internal 10 bits prescaler)

Serial interface : 8 bits synchronous x 1

PWM output circuit x 1 (also used as timer / counter)

Pulse width measuring circuit x 1 (also used as timer/counter)

Zero cross detector: 1 ch (KI input)

Sound output (F pin): 4 kHz pulse (at 8 MHz main clock)

• Built-in main clock oscillator for system clock

· Built-in sub clock oscillator for real time clock

· Built-in 15 stages divider


• Instruction cycle time :

1 μ s (MIN.) at 4 MHz main clock V_{DD} = 2.7 to 5.5 V 0.5 μ s (MIN.) at 8 MHz main clock V_{DD} = 4.5 to 5.5 V


Supply voltage : 3.0 V ± 10% at 4 MHz main clock
 5.0 V ± 10% at 8 MHz main clock

Packages: 64-pin SDIP (SDIP064-P-0750)
 64-pin QFP (QFP064-P-1420)

PIN CONNECTION



BLOCK DIAGRAM



INT

PC

ZERO CROSS

Nomenclature

Α : Accumulator A/D : A/D convertor unit ALU : Arithmetic logic unit B. C. D. E : General-purpose register CG : System clock generator **CTRL** : System control unit FC : F port control flag H. L : RAM address register ΙE : Interrupt enable register IME : Interrupt master enable flag

PO-P6 : Port register
PWM : Pulse width modulator
SIO : Serial interface
SP : Stack pointer
TIMER 0-TIMER 3 : Counter/timer
WDT : Watchdog timer

: Interrupt control unit

: Program counter

: Zero cross unit

INST/DEC : Instruction decoder

PIN DESCRIPTION

PIN NAME	I/O	FUNCTION
P0 ₀ -P0 ₇	0	Output
P1 ₀ -P1 ₇	0	Output
P20-P27	1/0	1/0
P3 ₀ -P3 ₃	1	Input pin, analog voltage input
P4o/Sin	1/O, I	I/O, serial interface input
P4 ₁ /Sout	1/O, O	I/O, serial interface input
P42/Sck	I/O	I/O, serial interface, clock I/O
P4 ₃ /PWM	1/O, O	I/O, PWM wave output
P44, P45	I/O	I/O
P46/PI	I/O, I	I/O, pulse input
P47/F	1/O, O	I/O, audio output
P5 ₀ -P5 ₇	Ī	Input, analog voltage input
P60-P66	I/O	I/O
P67/KH	<i>V</i> O, I	I/O, external interrupt input
KI		External interrupt input, zero cross comparing voltage input
RESET	1	Reset signal input
CK ₁	1	System clock OSC pins (ceramic OSC : 8 MHz)
CK ₂	0	System clock OSC pins (ceramic OSC . 6 Minz)
OSCIN		Magazing clock OSC pine (apostal OSC + 22.769 kHz)
OSCоит	0	Measuring clock OSC pins (crystal OSC : 32.768 kHz)
TEST	1	Test pin (connect to GND)
VR, AGND	1	A/D converter reference voltage input
V _{DD} , GND	l	Power supply

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL CONDITIONS		RATING	UNIT
Power supply	V _{DD}		-0.3 to +6.5	V
Input voltage	Vı		-0.3 to V _{DD} +0.3	V
Output voltage	Vo		-0.3 to V _{DD} +0.3	V
	Іон	High-level output current	-4	mA
Max. output current	l _{OL1}	Low-level output current (P0o-P07, P1o-P17)	+30	mA
	lol2	Low-level output current (all but P0o-P07, P1o-P17)	+4	mA
	ΣІон	High-level output current (all outputs)	-20	mA
Total output current	∑lol1	Low-level output current (P0o-P07, P1o-P17)	+100	mA
	∑lo _{L2}	Low-level output current (all but P0o-P07, P1o-P17)	+20	mA
Operating temperature	TOPR		-20 to +70	°C
Storage temperature	Тѕтс		-55 to +150	°C


RECOMMENDED OPERATING CONDITIONS


PARAMETER	SYMBOL	CONDITIONS	RATING	UNIT
Power supply voltage	V _{DD}		2.7 to 5.5	V
Instruction cycle	to.	V _{DD} = 2.7 to 5.5 V	1.0 to 4.0	
Instruction cycle	ts	V _{DD} = 4.5 to 5.5 V	0.5 to 4.0	μs

NOTE:

The Vpp must be a single supply in the range between 3 V and 5 V. When changing the voltage, do while in SM831 x is in the stop mode.

Oscillation Circuit





DC CHARACTERISTICS

 $(V_{DD} = 2.7 \text{ to } 5.5 \text{ V}, \text{ Ta} = -20^{\circ}\text{C to } +70^{\circ}\text{C})$

PARAMETER		SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
		VIH1		0.8 x V _{DD}		V _{DD}	V	1
Innut voltage		V _{IL1}		0		0.2 x V _{DD}	1 "	' '
Input voltage		V _{IH2}		V _{DD} -0.5		V _{DD}	V	2
				0		0.5	1 "	-
		lıL	$V_{IL} = 0 V, V_{DD} = 5 V$		-50		μA	3
Input current		Iн	$V_{IH} = 5 \text{ V}, V_{DD} = 5 \text{ V}$		50		μA	4
		l _I	VIN = VDD			10	μΑ	5
	Output current		$loh = -1 mA, V_{DD} = 5 V$	V _{DD} -0.5			V	6
Output aurrant			$lol = -10 \text{ mA}, V_{DD} = 5 \text{ V}$			2] '	0
Output current			$I_{OH} = -1 \text{ mA}, V_{DD} = 5 \text{ V}$	V _{DD} -0.5			V	7
			loL = 1 mA, VDD = 5 V			0.5	1 "	′
A/D	Resolution		VR = VDD = 5 V		8		bits	
conversion	Accuracy		fs = 1 MHz			± 2.5	LSB	
Zero cross comp	arison voltage		$fs = 1 \text{ MHz}, V_{DD} = 5 \text{ V}$	0.5 x V _{DD} -0.1 V	0.5 x VDD	0.5 x VDD+0.1 V	V	
		loo	fs = 1 MHz		6		mA	
Supply current		Поон	fs = 1 MHz, HALT mode		2		1 11114	8
		IDDS	Transmit-stop, STOP mode		1	10	μΑ	9

NOTES:

- 1. Applicable pins: P20-P27, P30-P33, P50-P57, P60-P67, CK1, TEST, P41, P43, P44, P45, P47.
- 2. Applicable pins: RESET, OSCIN, KI, KH, P40/SIN, P42/SCK, P46/PI.
- 3. Applicable pins : Sck, RESET.
- 4. Applicable pins: P20-P27, P40-P47, P60-P67, TEST.
- 5. Applicable pins: P30-P33, P50-P57.
- 6. Applicable pins: P0o-P07, P1o-P17.
- 7. Applicable pins: P20-P27, P40-P47, P60-P67, CK2, OSCOUT.
- 8. No load condition, $V_{DD} = 5 \text{ V}$.
- 9. No load condition, $V_{DD} = 5 \text{ V}$, OSC_{IN} = GND, VR = GND, constant input.

SYSTEM CONFIGURATION Instruction Executing Timing

The SM83 CPU core uses pipeline method to speed instruction execution. With this method, OP code fetching cycle and execution cycle are overlapping, i.e. while the current instruction is being executed, the OP code of the next instruction is fetched.* The instruction executing time is the sum of the OP code fetching time and the net instruction executing time necessary to process the job directed by the instruction. The overlapping cycle time can shorten "operation time" of the microcomputer to "net instruction executing time" by its amount. The program can ignore OP code fetching time except for the first fetching time after hardware reset.

Exceptions are the memory access instruction and jump instruction: while in the execution cycle of these instructions, the OP code of the next instruction is not fetched. Therefore, OP code fetch cycle of the next instruction follows the execution cycle of the previous instruction.

Figure 1 shows instruction executing timing.

* Transferring of ROM content to the instruction decoder which translates the content as instruction.




Fig. 1 Fundamental Instruction Execution Timing Diagram

Address Space

An address space of the SM831x occupies 64 k-byte in total.

Do not use address locations reserved for the system. Otherwise correct operation of the microcomputer will not be guaranteed.




Fig. 2 Address Space

Program Memory (ROM)

The program memory (ROM) stores the user programs. It occupies 8 192-byte (SM8311), 16 384-byte (SM8313). Upon hardware-reset, user program will start at address 0000_H.

The internal ROM is assigned with 9-interrupt vector address and the jump addresses of RST instruction.

Table 1 Vector Addresses

ADDRESS	VECTOR
0000	Start address upon reset/RST0
0008	RST1
0010	RST2
0018	RST3
0020	RST4
0028	RST5
0030	RST6
0038	RST7
0040	INT0 : External input pin (KI) interrupt
0048	INT1 : Timer 0 overflow interrupt
0050	INT2 : Timer 1 overflow interrupt
0058	INT3: Timer 2 overflow interrupt
0060	INT4 : External input pin (KH) interrupt
0068	INT5 : Timer 3 overflow/pulse width
0000	measurement completion interrupt
0070	INT6 : Serial interface interrupt
0078	INT7 : A/D converter interrupt
0080	NMI : Non-maskable interrupt (watch dog timer)

Data Memory (RAM)

Address locations FD80 $_{\rm H}$ through FF7F $_{\rm H}$ are assigned for the data memory (RAM) which stores data such as operation results and stack. The memory capacity of the RAM of the SM8311/8313 is 512-byte.

The memory capacity of the RAM of the SM8314/8315 is 1 024-byte.

Control Registers

Control registers including I/O registers perform special control. These registers are located at address locations from FFD0_H to FFFF_H. Most of functions of the SM831x is controlled by manuplating bits of these control registers.

Do not access the reserved addresses, or proper microcomputer operation is not expected.

CPU Core Structure

The CPU core incorporates the instruction decoder (INST. DEC.), arithmetic logic unit (ALU), accumulator (A), general purpose registers (B, C, D, E, H, L), program counter (PC), stack pointer (SP), flag register (F), interrupt control unit (INT), interrupt master enable flag (IME), interrupt enable register (IE) and interrupt flag register (IF).




Fig. 3 SM83 CPU Core Internal Structure

Accumulator (A)

This is an 8-bit register used to hold arithmetic operation results and data. Sometimes referred to as A register.

• General purpose registers (B, C, D, E, H, L)

These are 8-bit registers used as auxiliary registers to accumulator, and also used as register pair (BC, DE, HL) to function as data pointer.

· Flag register (F)

bit	7	U	5	7	3	2	1	0
	Z	N	Н	Су	_		<u> </u>	_

Consists of 4 types of flags, each of which is set or clear as a result of execution of respective instruction.

Z : Zero flag
N : Negative flag
H : Half-carry flag
Cy : Carry flag

Clock Generator

The SM831x is provided with two clock generators: the system clock generator (CG) and real time clock generator OSC. The 12-bit prescaler following the CG divides the system clock and provides 4-timing clock for timers and counters. Recommended main clock frequency is 8 MHz (4 MHz) for SM8311 (13/14/15) to obtain the 2 MHz (1 MHz) system clock. Connecting a 32.768 kHz crystal across OSC_{IN} and OSC_{OUT} pin generates the clock for the real time clock which can drive Timers 0 and 1 to count out at every second.




Fig. 4 Clock Generators

I/O Ports

The SM831x has 52-I/O port. They are:

12-input port

16-output port

24-I/O port

These ports have dual functions for various data inputs or/and outputs.




Fig. 5 Port Function

• P0 port

Each pin of this 8-bit port outputs a high current. CMOS process, operates from 5 V and flows approx. 10 mA sink current.

The data register P0 (memory address FFD0_H) is connected to P0 port.

Table 2 Output from P0 Port

BIT SETTING OF DATA REGISTER PO POI	STATE OF POI PIN		
0	Low level		
1	High level		

(i = 0 to 7)

• P1 port

Each pin of this 8-bit port outputs a high current. CMOS process, operates from 5 V and flows approx. 10 mA sink current.

The data register P1 (memory address FFD1_H) is connected to P1 port.

Table 3 Output from P1 Port

Table 6 Catpat Home 11 Cit						
BIT SETTING OF DATA REGISTER P1 P1i	STATE OF P1i PIN					
0	Low level					
1	High level					

(i = 0 to 7)

• P2 port

This is an 8-bit I/O port with each pin provided with a pull-down resistor.

The data register P2 (memory address FFD2H) is connected to P2 port. Selection of the direction of each bit of this port is by means of the bit setting of the control register P2C (address FFE2H). The bits in the P2C (P2Co to P2Cr) correspond to pins P2o to P2r of the P2 port in that order.

Table 4 Direction Setting of P2 Port

BIT SETTING OF CONTROL REGISTER P2C P2Ci	STATE OF P2i PIN		
0	Input pin		
1	Output pin		

(i = 0 to 7)

• P3 port

P3 pin can also serve as analog voltage input. The pins serving as analog voltage input are called "A/D pins". Otherwise, they are called "digital input pins". Pins P3 $_{0}$ to P3 $_{3}$ are usually called A/D $_{8}$ to A/D11 pins.

The data register P3 (memory address FFD3H) is connected to port P3. This is a read only register. Selection of the direction of each bit of this port is by means of the bit setting of the control register P3C (address FFE3H). The bits in the P3C (P3Co to P3Co) correspond to pins P3o to P3o of the P3 port in that order.

Table 5 Function Setting of Port P3

STATE OF P3i PIN
A/D pin
Digital input pin

(i = 0 to 3)

P4 port

The port includes 8-I/O pin. Each I/O pin is provided with a pull-down resistor. In some setting, however, P42 pin is connected to a pull-up resistor. The port also assumes the following:

Serial interface pins (See "Serial Interface")

 $P40 \rightarrow SIN$

 $P4_1 \rightarrow S_{OUT}$

 $P4_2 \rightarrow \overline{Sck}$

PWM wave output pin (See "PWM WAVEFORM OUTPUT" in Timer/Counter)

 $P43 \rightarrow PWM$

Pulse input pin (See "PULSE WIDTH MEASUREMENT" in Timer/Counter)

 $P46 \rightarrow PI$

Sound output pin

 $P47 \rightarrow F$

Control registers SRC, PLSC and TMC1 set the function of each port pin.

The data register P4 (memory address FFD4H) is connected to port P4. Selection of the direction of each bit of this port is by means of the bit setting of the control register P4C (address FFE4H). The bits in the P4C (P4Co to P4Cr) correspond to pins P4o to P4r of the P4 port in that order.

Using P4 pin as sound output pin

P47 pin can be used as sound output pin (F pin). Setting bit 6 of the control register TMC1 to "1" cuases the P47 pin to function as a sound output pin. Pulse selection for sound is by means of the setting of the bit 5 of the control register TMC1.

Table 6 Function Selection of P47

BIT 5 OF REGISTER TMC1	PULSE TO BE OUTPUT	
0	fsyse (divided-by-2e system clock : 4 kHz when main clock is 8 MHz)	
1	PWM wave output pulse (same pulse as PWM wave from pin P4 ₃)	

To use P47 as normal input pin, set the bit 6 of the control register TMC1 to "0".

P5 port

The port is a set of input (digital) only 8-bit pin. P5 pin can also serve as analog voltage input. The pins serving as analog voltage input are called A/D pins. Otherwise, they are called digital input pins. Pins P50 to P57 are usually called A/D0 to A/D7 pins. The configuration of this port is same as P3. The data register P5 (memory address FFD5H) is connected to port P5. This is a read only register. Selection between the functions (normal and A/D pins) of each bit of this port is by means of the bit setting of the control register P5C (address FFE5H). The bits in the P5C (P5C0 to P5C7) correspond to pins P50 to P57 of the port P5 in that order.

Table 7 Function Setting of Port P5

BIT SETTING OF CONTROL REGISTER P5C P5Ci	STATE OF P5i PIN
0	A/D pin
1	Digital input pin

(i = 0 to 7)

P6 port

This is an 8-bit I/O port with each pin provided with a pull-down resistor.

The data register P6 (memory address FFD6_H) is connected to port P6. P6₇ serves also as external interrupt input pin (KH). Selection of the direction of each bit of this port is by means of the bit setting of the control register P6C (address FFE6_H). The bits (P6C₀ to P6C₇) in the P6C correspond to pins P6₀ to P6₇ of port 6 in that order.

Table 8 Direction Setting of Port P6

BIT SETTING OF CONTROL REGISTER P6C P6Ci	STATE OF P6i PIN
0	In
1	Out

(i = 0 to 7)

Setting as external input pin (KH)

Pin $P6_7$ can be used as an external interrupt input (KH). Set pin $P6_7$ to input and set the external

interrupt control register EXTC, interrupt enable register IE and IME flag.

Table 9 External Interrupt Input Pin (KH = P67)

PIN NAME	SETTING OF INTERRUPT ENABLE	SETTING OF EXTERNAL INTERRUPT CONTROL REGISTER (EXTC)		INTERRUPT
PIN NAIVIE	REGISTER (IE)			CONDITION
		Bit EXTC4 = 0	Bit EXTC3 = 0	Rising edge
P67	P67 Bit IE4 = 1	DIL EXTG4 = 0	Bit EXTC3 = 1	Falling edge
F07	DI(IC4 = 1	Bit EXTC4 = 1	Bit EXTC3 = 0	High level
		DIL EXTU4 = 1	Bit EXTC3 = 1	Low level

KI port

This is an 1-bit external interrupt input port.

KI pin is a 1-bit input having schmitt trigger circuit.

It assumes the following pin functions.

- 1. External interrupt input (standby mode release)
- 2. Zero-cross detection


KI pin is used in conjunction with interrupt operation.

CAUTION:

Connecting considerations of I/O port

When using an I/O port as bidirectional bus such as data bus, avoid setting the I/O port to output when the target pin is also set to output.

Whenever the both output data conflict each other, system failure will be causes due to damage to circuits or instantaneous supply voltage drop.



FUNCTIONAL DESCRIPTION Hardware Reset Function

Hardware reset is a function to restore the SM831x to its initial state. A Low level on the $\overline{\text{RESET}}$ pin resets the chip and the program is started at address 0000H. Other functions of hardware reset are as follows :

 Clear the interrupt master enable flag IME, interrupt mask register IE and interrupt flag IF and disables all maskable interrupts. Set the predetermined registers and ports to their initial state as shown in Table 10. Status of the remaining registers and ports are undefined.

SECTIONS TO BE INITIALIZED UPON HARDWARE RESET The following registers and ports are put into the state as shown below when the hardware reset sequence completes.

Table 10 State of SM831x after Hardware Reset

PIN NAME	LEVEL AFTER RESET	I/O SETTING
P0, P1	Low level	Output
P2, P4, P6	Low level (with pull-down resistor) Input	

REGISTER NAME	CONTENT OF REGISTER AFTER RESET
P0, P1, P2, P4, P6	00н
P2C, P4C, P6C	00н
KC	ЕОн
SRC	СОн
ADCC	20н
TMC0	40н
TMC1	00н
STPR	АОн
IE	00н
IF	00н
IME	0
PC	0000н

NOTES:

1. Initialization

The status of the devices shown Table 10 are unknown when reset by hardware and should be correctly set through the program as earlier as possible.

Refer to SM831x User's manual for necessary operations.

- Control register P3C (sets the mode of pin 3)
- Stack pointer SP (specifies the start address of the stack area)

2. Pin initialization time

The mode of and level on pins are definitely set upon hardware reset release (except for pin P3). The following specific operations must be taken into designing considerations.

· Direct reset

When the supply voltage is applied (the level on RESET pin goes High), the mode and the output level (set by the pull-down resistor) of that pin are established. This condition applies to most of input only pins.

· Clocked reset (indirect reset)

After power-on and the system clock generator (CG) starts, the mode and output level of certain pins are established after the period equal to several clocks has elapsed. The output pins and the I/O pins containing the direction register are included in this category.

HARDWARE RESET PROCEDURE

Apply a Low level (GND level) to RESET pin for a period longer than the specified value. The SM831x is then clear and the predetermined flags, registers and ports are put into the initial state.

HARDWARE RESET RELEASE PROCEDURE

When the RESET pin goes High, the SM831x starts counting the main clock pulses. Upon counting the system clock pulses for the specified period, it exits hardware reset condition and executes the program at address 0000H.

Release of hardware reset can be automatically done by just removing the Low input since the RESET pin level is pulled up by a resistor.

POWER-ON RESET CIRCUIT

Power-on reset circuit must be established to automatically hardware reset the SM831x upon power-on. A power-on reset circuit is shown in Fig. 6. Typical capacitor is 0.1 μ F. Exact value should be determined on the actual board.




Fig. 6 Power-On Reset Circuit

Standby Feature (Halt/Stop)

Standby feature saves power by pausing the program. The mode which allows the program to run is called the operation mode and the mode which does not allow the program to run is called the standby mode. The standby mode is further divided into two modes: "HALT" mode during which only the system clock is turned off and "STOP" mode during which the main clock is turned off, disabling almost of all system functions. In either of the standby modes, the output ports, internal registers and internal RAMs are allowed to retain their contents.

Transition from operation mode to a standby mode is started by implementing HALT or STOP instruction.

Return from the halt mode is made possible by a setting of the interrupt enable register IE; and return from the stop mode by the bit setting of the stop cancel register STPR. Alternative to these returning means is the entry of the reset signal.

The SM831x is provided with 9-event (including reset input) that are used to return from the halt mode, and 7 (also including reset input) to return from stop mode.

Table 11 Comparison Between of Halt and Stop Modes

DIFFERENCE	HALT MODE	STOP MODE
What stopped Functions that do not require system clock.		Functions that do not require external clock or clock generated across OSC _{IN} and OSC _{OUT} pins.
Conditions for entering standby mode	Register IE is set. The bit of the register IF corresponding to standby release event is reset.	Register STPR is set. Registers IE and IF are reset.
Conditions for exiting standby mode	Reset input Halt mode release event set in the register IE. Interrupt condition set in the flag IME	Reset input Stop release event set in the register STPR
Standby release events 9 (including reset) 7 (including reset)		7 (including reset)

HALT MODE

Execution of the halt instruction puts the SM831x into the halt mode and the system clock is turned off, stopping the current program. Since the main clock oscillator connected across CK_1 and CK_2 pins is active during the halt mode, devices requiring no system clock are kept in-operation. These devices are serial I/Os and timers.

The halt mode is disabled by one of the following means and the program will start again.

Release by reset input

A Low level on the RESET pin will cause the SM831x to exit halt mode and start program at address 0000_{H} , the same way as with normal resetting.

· Release by interrupt

When an interrupt event occurs, the SM831x exits the halt mode.

When a bit in the enable flag IE is set, the SM831x exits the halt mode if the interrupt request corresponding to the bit is generated. The action of the SM831x after exiting the halt mode is determined by the setting of the IME flag.

• IME = 0

The program will start at the location following the halt instruction address. Note that the bit in the interrupt flag register IF that caused the previous interrupt is kept set.

• IME = 1

After returning from the halt mode, the program will start at the vectored address. This is the same as with the normal interrupt handling process.

STOP MODE

Executing the STOP instruction puts the SM831x to the stop mode and turns off the main clock and system clock. All operations stop. Exception are serial I/Os, timers operating on external clock and clock generated across pins OSC_{IN} and OSC_{OUT}.

The stop mode is canceled by the following factors and the program starts after the specified time (return time).

· Reset input

A Low level on the RESET pin will cause the SM831x to exit the stop mode and start program at address 0000H, quite the same as with normal resetting. For detailed description of reset, refer to "Hardware Reset Function"

Interrupt request

While operating on the external clock or clock generated across pins OSC_{IN} and OSC_{OUT}, an interrupt from a serial I/O, timer, or external input pin KI or KH causes the program to continue at the address following the STOP instruction.

Stop release register STPR

(STPR, FFFDH, R/W)
Bit 7 6 5 4 3 2 1 0
STPR - SR6 - SR4 SR3 SR2 SR1 SR0

The stop release register STPR determines interrupts that are used to release the stop mode. This register will not be effective during the halt mode. There are 6-interrupt sources for releasing the stop mode.

STPR BIT	STOP MODE RELEASE EVENT	1 : Enable 0 : Disable	
SR0	Low level input from KI pin (generation of inter	Low level input from KI pin (generation of interrupt request signal IRQ0)	
SR1	Timer 0 overflow (generation of interrupt reque	Timer 0 overflow (generation of interrupt request signal IRQ1)	
SR2	Timer 1 overflow (generation of interrupt reque	Timer 1 overflow (generation of interrupt request signal IRQ2)	
SR3	Timer 2 overflow (generation of interrupt request signal IRQ3)		
SR4	Interrupt request from KH pin (P67) (generation of interrupt request signal IRQ4)		
_			
SR6	Interrupt request upon end of serial I/O (generation of interrupt request signal IRQ6)		
_			

Table 12 Stop Mode Release Bits

Interrupt

The SM831x is designed to accommodate 9-independent maskable interrupt (7-internal and 2-external) which can be assigned to 9-interrupt

vector address.

One nonmaskable interrupt is available with the SM831x for use with a watch dog timer.




Fig. 7 Interrupt Control Block

INTERRUPT PRIORITY AND VECTOR ADDRESS

PRIORITY LEVEL	ADDRESS	INTERRUPT EVENT	MASKABLE
1	0800	NMI : nonmaskable interrupt; Overflow of watch dog timer	No
2	0040	IRQ0 : External interrupt (KI) or zero cross detect input	Yes
3	0048	IRQ1 : Timer 0 overflow interrupt	Yes
4	0050	IRQ2 : Timer 1 overflow interrupt	Yes
5	0058	IRQ3 : Timer 2 overflow interrupt	
6	0060	IRQ4 : External interrupt (P67/KH)	
7	0068	IRQ5 : Timer 3 overflow interrupt or end of pulse width measurement (P46)	Yes
8	0070	IRQ6 : Serial interface	Yes
9	0078	IRQ7 : End of A/D conversion	Yes

INTERRUPT FLAGS, REGISTER

Interrupt master enable flag IME

This register is used to enable or disable all the maskable interrupts simultaneously.

Executing the EI instruction sets the master enable flag IME, enabling the maskable interrupts. Executing DI instruction resets the IME, disabling the maskable interrupts.

STATE OF IME FLAG	INTERRUPT
1	Enable
0	Disable

Interrupt flag register IF

When interrupt event (IRQ0 to IRQ7) occurs, corresponding bit (IF0 to IF7) in the interrupt flag register IF is set to "1". At the end of the interrupt process, the bit in the interrupt flag register IF is automatically clear. If the interrupt event is left unprocessed, the bit remains "1" until it is forced to clear by a program.

Interrupt enable register IE

This register is used to individually enable or disable 9-maskable interrupt. Setting a bit in this register to "1" enables corresponding interrupt; and "0" disables the interrupt. The setting of the interrupt enable register is made effective when the interrupt master enable flag IME is set.

The IE register also sets the halt mode release conditions.

STATE OF REGISTER IE BIT	INTERRUPT
1	Enable (as well as halt mode release enable)
0	Disable (as well as halt mode release disable)

MASKABLE INTERRUPTS

Maskable interrupts are selectively enabled or disabled. When a maskable interrupt occurs, it sets the corresponding bits in the flag register IF to 1 level. If the following 2 conditions are met, the microcomputer processes the interrupt, starting with the cycle following the end of the execution of the current instruction sequence.

- Interrupt master enable flag IME is set.
- Corresponding interrupt enable register IE bit is set at 1 level.

IF the above conditions are not met, the interrupt flag register IF bit remains 1 level. Setting flag IME and IE bit forces the microcomputer to immediately start the interrupt processing.

Simultaneous interrupts

In the flag register IF, the bits corresponding to the interrupts are set to 1 level. The interrupt having the highest priority only is accepted.

Other interrupt(s) is suspended until one of the following conditions is satisfied.

- Upon finishing the current interrupt processing, RET1 instruction is executed to return to the main routine and to set the master enable flag IME to "1" again. This starts the processing of a suspended interrupt.
- Master enable flag IME is set to "1". And a suspended interrupt is processed. Because two interrupts are simultaneously processed, 2 more stack stages are used.

NON-MASKABLE INTERRUPT NMI

Non-maskable interrupt (NMI) is an interrupt which cannot be masked by a program. The SM8311/8313 is provided with a NM1 (upon overflowing of the watch dog timer).

The SM831x treats the NM1 in a similar way as with maskable interrupt, except that any other interrupt is disabled while the program is in the NMI interrupt process routine. Another NMI is also ignored. Trying EI instruction while in the routine cannot set IME flag: multiple interrupt is impossible.

Only RETI instruction or a reset input allows to return from the non-maskable interrupt routine. When the control returns to the main routine, the interrupt master enable flag IME returns to the condition that was maintained before accepting the non-maskable interrupt provided that the neither El nor DI has been executed in the non-maskable interrupt routine.

If EI or DI instruction has been executed during the non-maskable interrupt routine, the interrupt master enable flag IME is unchanged. If the EI instruction is executed during the non-maskable interrupt routine, the IME flag will be set upon returning to the main routine. If the DI instruction is executed during the non-maskable interrupt routine, the IME flag will be clear.

The SM831x will follow the normal reset sequence when returning from non-maskable interrupt routine when a reset signal is entered, resetting all flags and registers associated with that interrupt, ignoring all processes made to them.

Timer/Counter

The SM831x contains 12-bit prescaler, 3-set of 8-bit timer/counters, a 16-bit timer/counter and an 8-bit watch dog timer. These timer/counters handle

periodic interrupt, interval timer operation, counting process, PWM waveform output and real time clock.




Fig. 8 Timer/Counter Block Diagram

SUMMARY OF TIMER/COUNTER FUNCTIONS

The timer/counters have the following functions.

Prescaler

Functions as a 12-bit prescaler.

Generates the count clock to be fed to the timers. Resets itself when the CPU is reset or in the stop mode, or when bit 6 of the control register TMC0 is clear.

The prescaler generates the following clocks.

СГОСК	CLOCK FREQUENCIES AVAILABLE FROM THE PRESCALER			
OLOGIK	(8 MHz source clock)			
	(6 IVITIZ SOUTCE CIOCK)			
fsys2	500 kHz			
fsys8	7 812 Hz			
fsys9	3 806 Hz (not use count clock)			
fsys12	488 Hz			

Timer 0

Consists of 8-bit up counter TM0 and modulo register TM0M. Can be used as an interval timer or counter. Selection of the count clock to be applied to the up counter TM0 is through the control register TMC0. Selecting fosc as the count clock can generate 1 second signal by linking Timer 0 and Timer 1. The interrupt request signal IRQ1 will be generated by the overflow of the up counter TM0.

• Timer 1

Consists of 8-bit up counter TM1 and modulo register TM1M. Can be used as an interval timer and counter. Control of the Timer 1 including selection of the count clock to be applied to the up counter TM1 is through the control register TMC0. The interrupt request signal IRQ2 is generated by the overflow of the up counter TM1.

• Timer 2

Consists of up counter TM2 and modulo register TM2M. Can be used as an interval timer and counter. Selection of the count clock to be applied to the up counter TM2 is through the control register TMC0. The interrupt request signal IRQ3 will be generated by the overflow of the up counter TM2.

• 16-bit timer (Timer 3)

Consists of up counters (TM3L, TM3H) and modulo registers (TM3LM, TM3HM). Can be used as a 16-bit timer by selecting the overflow of the counter TM3L as the count clock of the counter TM3H. TM3H is upper byte and TM3L lower byte. The control of the up counter TM3 including the selection of count clock to be applied to TM3 is through the control register TMC1. The interrupt request signal IRQ5 will be generated by the overflow of the up counter TM3.

• PWM waveform output mode (Timer 3)

The Timer 3 can generate PWM waveform, when the control register TMC1 is set to do so, and outputs to PWM pin (P43). The circuit configuration during PWM waveform output is similar to that of the Timer 3. The Timer 3H determines the High duration of waveform; Timer 3L Low duration.

High duration = (100H - content of register TM3HM)x fsys2

Low duration = (100H - content of register TM3LM)x fsys2

Pulse width measurement mode (Timer 3)

The Timer 3 can be used to measure the pulse width by the setting of control registers TMC1 and PLSC. The measurement pulse can be put into pin PI(P46). The High and Low durations of the input pulse are set from the control register PLSC. Measurements = (times of Timer 3 overflows x 2¹⁶ +Timer 3 value) x fsys2

The interrupt request IRQ5 will be generated upon completion of pulse width measurement.

· 8-bit watch dog timer

Can be configured using 8-bit up counter WDT and modulo register WDTM. The watch dog timer is controlled by the setting of the control register TMC1. A write instruction to the watch dog timer transfers content of modulo register to the counter. The overflowing counter generates NMI (non-maskable interrupt) signal.

PRESCALER

The prescaler consists of 12-bit counter.

The prescaler divides the system clock and provides clocks to timers.




Fig. 9 Prescaler

Clocks from the prescaler

The prescaler provides the following 3-clock frequency depending on dividing factors.

CLOCK	FREQUENCY		
fsys2	Divided-by-2 ² system clock (fsys)		
fsys8	Divided-by-2 ⁸ system clock (fsys)		
fsys12	Divided-by-212 system clock (fsys)		

Table 13 Clocks from Prescaler

TIMER 0

Timer 0 is an 8-bit timer/counter and functions as an interval timer. It consists of the up counter TM0 and modulo register TM0M. Two registers are located at the same address (FFF0_{H.}) During read

operation, the up counter is automatically accessed; during write operation the modulo register.




Fig. 10 Timer 0 Block Diagram

Count operation

The up counter TM0 counts up the internal clock or external event clocks. When the TM0 overflows (TM0 = 00H), it reloads the content of modulo register TM0M as the initial value before starting the next cycle.

· Setting initial value of the up counter TM0

The initial value of the up counter TM0 is set to a value of the modulo register TM0M. The value is written into modulo register TM0M (constant register) and loaded to the up counter TM0 when TM0M write instruction is executed. The number of counts from the initial value to the final value (overflow) can be set from 1 to 256.

* The number of counts before overflow at the up counter TM0 = (100+-content of modulo register TM0M)

Selection of count clock

The count clock to be applied to the up counter TM0 is selected by the lower two bits of the control register TMC0.

Table 14 Selection of Count Clock to Timer 0

BITS IN REGISTER TMC0		COUNT CLOCK SELECTED FOR TIMER 0			
1	0	COUNT CLOCK SELECTED FOR THINER U			
0	*	None (no count operation)			
1	0	fsys2 (system clock/2²)			
1	. 1	fosc (clock from OSCout pin)			

^{*} Don't care

· Count start/stop

To start the count, select the clock from control register TMC0 bits 0 and 1. The count clock applied to the counter TM0 is not synchronized with the counter start timing, the counter output will deviate up to one clock counting cycle in the first counts (until it causes overflow).

To force the Timer 0 to stop, clear the bit 1 of the control register to 0.

• Interrupt upon overflowing of up counter TM0

The up counter TM0 will generate an interrupt request (IRQ1) upon overflow. To do so, bit 1 of the interrupt enable register IE and interrupt master enable flag should be set to use the Timer 0 for the interrupt handling.

TIMER 1

Timer 1 is an 8-bit timer/counter consisting of the up counter TM1 and modulo register TM1M. These 2-register share the same address (FFF1H). The up counter is accessed automatically during reading and the modulo register during writing.

· Selection of count clock

The count clock to be applied to the up counter TM1 is selected by bits 2 and 3 of the control register TMC0.

Table 15 Selection of Count Clock for Timer 1

BITS IN REGISTER TMC0		COUNT CLOCK SELECTED FOR TIMER 1		
3	2	COUNT CLOCK SELECTED FOR TIMER I		
0	0	None (no count operation)		
0	1	Timer 0 overflow (TM0OV)		
1	0	fsys2 (system clock/2²)		
1	1	fsys8 (system clock/28)		

TIMER 2

Timer 2 is an 8-bit timer/counter consisting of the up counter TM2 and modulo register TM2M. These 2-register share the same address (FFF2H). The up counter is accessed automatically during reading and the modulo register during writing.

Selection of count clock

The count clock to be applied to the up counter TM2 is selected by bits 4 and 5 of the control register TMC0.

BITS IN REGISTER TMC0		COUNT CLOCK SELECTED FOR TIMER 2		
5	4	COUNT CLOCK SELECTED FOR TIMER 2		
0	0	None (no count operation)		
0	1	Timer 1 overflow (TM1OV)		
1	0	fsys2 (system clock/2²)		
1	1	fsysa (system clock/2°)		

16-BIT TIMER (TIMER 3)

This 16-bit timer/counter configuration is achieved by connecting two 8-bit timers. The 16-bit counter can be used as a 16-bit interval timer or for PWM signal generation or pulse width measurement. The Timer 3 consists of up counters TM3L and TM3H and modulo registers TM3LM and TM3HM. TM3L and TM3LM share the same address FFF3H and TM3H and TM3HM share FFF4H. During read sequence, up counters are automatically accessed, and during write sequence modulo registers.




Fig. 11 Configuration of 16-Bit Timer

PWM WAVEFORM OUTPUT

The following describes the PWM waveform generation using Timers 3L and 3H. By using these timers, High period and Low period of clocks of a PWM waveform can be independently set. The resulting waveform is output through pin P4₃. The High and Low periods of the PWM waveform

are determined by the settings of modulo registers TM3LM and TM3HM.

The Timers 3L and 3H cannot be used as timer/counter while they are used to generate PWM waveform.




Fig. 12 PWM Waveform Output

· Setting to PWM waveform output mode

To enter PWM waveform output mode, set bit 1 of the control registers TM1C to 0 and bit 3 to 1. Set bit 4 of the control register SRC to 1 to force the pin $P4_3$ to PWM waveform output mode.

· Setting High period and Low period

The High and Low periods of the PWM waveform are determined by the contents of modulo registers TM3HM and TM3LM and selection of count clock. High period = (100H-content of TM3HM) x fsys2 Low period = (100H-content of TM3LM) x fsys2




Fig. 13 Modulo Register vs PWM Waveform

Outputting PWM waveform

The pin P4 $_3$ starts outputting PWM waveform upon setting Timer 3 to count enable state and P4 $_3$ to PWM waveform output pin. That is, set bits 0 and 7 of the control register TMC1 to 1.

The first half cycle of the PWM wave (High or Low

duration) will contain error of up to one count clocks.

To stop PWM waveform, clear the bit 0 of the control register TMC1 to 0.

PULSE WIDTH MEASUREMENT

The pulse width measuring feature determines the High duration and Low duration of the input pulses from the $P4_6$ pin.

· Entering the pulse width measurement mode

To put the microcomputer to the pulse width measuring mode, set bits 0, 1, 3 and 7 of the control register TMC1 to "0". Set the bit 0 of the control register PLS to "1" to set the pin $P4_6$ to the pulse width input.

Selecting High level or Low level duration

The selecting bit is the bit 1 of the control register PLSC.

BIT 1 OF REGISTER PLSC	PERIOD TO BE MEASURED	
0	High half	
1	Low half	

• Starting/stopping pulse width measurement

Setting the bit 2 of the control register PLSC to "1" puts the microcomputer ready for pulse width measurement*. When the computer detects the rising (falling) edge of the input pulse from pin P46, the Timer 3 starts counting, and stops on the falling (rising) edge of the input pulse.

The counts indicates the pulse width.

* Rising edge to falling edge - High level duration measurement; falling edge to rising edge - Low level duration measurement.

· Calculating the measurements

The measurements can be obtained from the following equation.

Pulse width = (No. of overflows of Timer 3 x 2^{16} + counts of Timer 3) x fsys2




Fig. 14 Timer 3 Configured as Pulse Width Measurement

8-BIT WATCH DOG TIMER

SM831x is provided with a watch dog timer which will help the CPU to escape from program disturbance or infinite loop. The watch dog timer consists of the up counter WDT and modulo register WDTM. These two registers share the same address FFF5H.

Operation of watch dog timer

The watch dog timer will inform the CPU when the CPU is running in an infinite loop due to miss programing or similar error. The watch dog timer will indicate this condition by generating NMI (non-maskable interrupt request) upon overflowing. Therefore, the user program should have the provision to periodically write into the up counter WDT to prevent the watch dog timer from overflowing.

If the program enters an infinite loop, the write program cannot be executed and the watch dog timer will overflow and produce NMI that shows uncontrolled program run.

A/D Converter

This is an 8-bit analog to digital converter (ADC) having 12-analog input and multiplexer. The ADC operates in either A/D conversion mode or comparison mode. To operate the ADC, first set any number of pins among P3₀ to P3₃ and P5₀ to P5₇ as A/D inputs (*) and then select one of these pins as analog data input to the A/D converter. Fig. 15 shows the configuration of the ADC.

Control of the ADC is through the bit manupulation of the A/D conversion control register ADCC (address FFFBH). Whether to use the P3 and P5 pins as standard input pin or A/D input is selected by bit setting of the control registers P3C and P5C (address FFE3H, FFE5H).

* Pins of P3 and P5 set up as analog voltage input are called A/D pins.




Fig. 15 A/D Converter Block Diagram

CAUTION:

- Do not write a value other than "0" into the bit 7 place of the control register ADCC.
- Bit 5 of the control register ADCC is read only. Write operation into this bit place will not affect the A/D converter.
- The A/D converter remains idle during a standby mode (halt/stop) and therefore the end of A/D conversion cannot be used as a standby mode release event.

A/D CONVERSION MODE

In A/D conversion mode, analog voltage applied to the A/D pin is converted to the digital equivalent. The input analog voltage is sequentially compared with voltages of ladder resistors connected across the A/D reference voltage VR and AGND until approximation of digital value of 8-bit is obtained.

Conversion time: 34 µs (when main clock is 8 MHz and conversion clock is 250 kHz)

Storing digital value

The ADed value is stored into the A/D data register ADCD (address FFFAH).

Input voltage =

* To be converted to decimal value before calculation.

Note that if the input voltage is 0 V, then the content of the A/D data register ADCD is 00H, different from that obtained from the calculation. Also note that even if the value is equivalent to VR, the result differs from that obtained from the equation above.

Interrupt upon completion of A/D conversion storing digital value

At the end of A/D conversion, the interrupt request signal IRQ7 is generated when the bit 7 of the interrupt enable register IE and interrupt master enable flag IME have been set.

LEVEL COMPARISON MODE

During this mode, the analog input is compared with the voltage set by the A/D conversion data register ADCD. It takes the following time for the input analog voltage to be fully compared with the reference voltage.

Comparison time: 8 µs (when main clock is 8 MHz and conversion clock is 250 kHz)

· Setting reference voltage

Before starting the level comparison, set the reference voltage. Store the desired voltage value into the data register ADCD by referring to the equation shown below.

Comparison reference voltage =

* To be converted to decimal value before calculation.

If 0 V is desired as the comparison reference voltage, set 00H into the A/D data register ADCD. Note that this is not an decimal value.

Result of level comparison

The result is stored into the bit 5 of the control register ADCC. The bit indicates the result as shown below.

BIT 5	LEVELS		
0	Input voltage < reference voltage		
• 1	Input voltage ≥ reference voltage		

· Interrupt upon completion of comparison

At the end of comparison, the interrupt request signal IRQ7 is generated when the bit 7 of the interrupt enable register IE and interrupt master enable flag IME have been set.

Serial Interface

The SM831x is provided with a serial interface which transfers data in 8-bit serial format in synchronization with the selected transfer clock. The serial interface is controlled by the control

register SRC (address FFE9 $_{\rm H}$). Serial data is stored into the data shift register SRD (address FFF8 $_{\rm H}$).




Fig. 16 Serial Interface

SUMMARY OF SERIAL INTERFACE

- Transfer 8-bit data string in serial format in synchronize with the shift clock.
- Set pins P40 to P42 pins to serial interface pins from the control registers P4C and SRC.
- The control register SRC controls functions of the interface.
- The serial shift data register SRD stores transmitted and receive data.
- One of the following clocks can be selected as the transfer clock;

fsys2

Timer 2 overflow (TM2OV)

External clock

- Content of the data register SRD is output to the Sout in synchronous with the falling edge of the shift clock. The SRD stores the Sin pin level on the next rising edge of the shift clock.
- With or without the interrupt request handling is selectable.

NOTE:

When the serial interface starts transfer, the SM831x output the data from the register SRD, data at MSB first, at the same time placing the received external data to the register, LSB position first. This process is repeated until the 1st bit of the external data is shifted to the MSB position of the SRD.

SERIAL DATA TRANSFER TIMING

The data output timing in the chart below is the time where a bit in the data register SRD is output to pin Southartoon.

The data latching timing is the time where pin S_{IN} level is latched and stored into the data register SRD.




Fig. 17 Serial Data Output Timing

Zero Cross Detection

The SM831x has built-in zero cross detect circuit which compares the input voltage from the KI pin with the $V_{\text{DD}}/2$. An interrupt request signal may be issued as a result of the comparison (larger or smaller than the reference voltage). The below describes the control procedure.

- Assigning a pin for zero cross detect input Use KI pin as zero cross detect input. The KI may also be used as an external interrupt input, KI pin acts like KH (P67) pin.
- Setting interrupt request signal (IRQ0) generating condition

The interrupt request signal (IRQ0) can be generated upon occurrence of one of the following during zero cross detection.

Rising of zero cross
 IRQ0 is generated when the level on the KI pin increases from GND level to VDD/2.

· Zero cross High level

IRQ0 is generated when the KI pin level reaches V_{DD}/2.

Falling of zero cross

IRQ0 is generated when the level on the KI pin decreases from Vpp/2 to GND.

· Zero cross Low level

IRQ0 is generated when the KI pin level reaches GND.

Selection among these four conditions is through the control register EXTC. Upon selection, KI pin changes to zero cross input.

Setting interrupt

To process the IRQ0 set the bit 0 of the interrupt enable register IE to "1" and IME flag to "1".

After setting, the KI pin is ready for accommodate the zero cross input as shown in the table below.

Table 17 External Interrupt Conditions at KI

PIN NAME	SETTING OF INTERRUPT ENABLE	SETTING OF EXTERNAL INTERRUPT CONTROL			INTERRUPT
FIN NAME	REGISTER (IE)	REGISTER (EXTC)			CONDITION
	Bit 0 = 1	Bit 0 = 0	Bit 1 = 0	Bit 2 = 0	Rising edge
1				Bit 2 = 1	High level
КІ			Bit 1 = 1	Bit 2 = 0	Falling edge
				Bit 2 = 1	Low level
		Bit 0 = 1	Bit 1 = 0	Bit 2 = 0	Zero cross, rising edge
				Bit 2 = 1	Zero cross, High level
			Bit 1 = 1	Bit 2 = 0	Zero cross, falling edge
				Bit 2 = 1	Zero cross, Low level

CONTROL REGISTER SETS

Total 29 addresses are provided for these 35 registers. This means that some addresses are shared by two or more registers. Almost of all functions of the SM831x

are controlled by the settings of the register(s).

The description first lists all the control registers in alphabetical order and then explains them in that order.

Table 18 Register Summary (Alphabetical Order)

ADDRESS	SYMBOL	NAME	R/W	INITIAL VALUE
FFFBH	ADCC	(A/D converter) Control register	R/W	20н
FFFAH	ADCD	(A/D converter) Data register	R/W	_
FFEE	EXTC	(External interrupt) Control register	R/W	00н
FFFFH	IE	Interrupt enable register	R/W	00н
FFFEn	IF	Interrupt flag register	R/W	00н
FFD0 _H	P0	(P0 output) Data register	R/W	00н
FFD1 _H	P1	(P1 output) Data register	R/W	00н
FFD2 _H	P2	(P2 I/O) Data register	R/W	00н
FFE2 _H	P2C	(P2) Control register	R/W	00н
FFD3 _H	P3	(P3 input) Data register	R	_
FFE3 _H	P3C	(P3) Control register	R/W	_
FFD4 _H	P4	(P4 I/O) Data register	R/W	00н
FFE4 _H	P4C	(P4) Control register	R/W	00н
FFD5 _H	P5	(P5 input) Data register	R	_
FFE5 _H	P5C	(P5) Control register	R/W	_
FFD6 _H	P6	(P6 I/O) Data register	R/W	00н
FFE6 _H	P6C	(P6) Control register	R/W	00н
FFE7 _H	PLSC	(Pulse input) Control register	R/W	38н
FFF9 _H	SRC	(Serial interface) Control register	R/W	СОн
FFF8 _H	SRD	(Serial interface) Data register	R/W	_
FFFDH	STPR	Stop release register	R/W	А0н
FFF0 _H	TM0	(Timer 0) Up counter	R	00н
FFF0 _H	TMOM	(Timer 0) Modulo register	W	_
FFF1 _H	TM1	(Timer 1) Up counter	R	_
FFF1 _H	TM1M	(Timer 1) Modulo register	W	
FFF2 _H	TM2	(Timer 2) Up counter	R	
FFF2 _H	TM2M	(Timer 2) Modulo register	W	_
FFF4 _H	ТМЗН	(Timer 3H) Up counter	R	_
FFF4 _H	ТМЗНМ	(Timer 3H) Modulo register W		_
FFF3 _H	TM3L	(Timer 3L) Up counter R		_
FFF3 _H	TM3LM	(Timer 3L) Modulo register	W	_
FFF6 _H	TMC0	(Timer) Countrol register (0)	R/W	40н
FFF7 _H	TMC1	(Timer) Countrol register (1)	R/W	00н
FFF5 _H	WDT	(Watch dog timer) Up counter	R	_
FFF5 _H	WDTM	(Watch dog timer) Modulo register	W	_

^{*} When reading write only bit(s) of any of the control registers, "1" is always returned.

ADCC (Control register)

Related block: A/D converter

Overview : Control A/D converter

Bit 7 0

| SEL | S/R | CO | ADMD | SEL3 | SEL2 | SEL1 | SEL0 |

Bit 7: This bit is reserved and non-user bit. Do not write a value other than 0 into this place.

Bit 6: Start/reset bit

BIT	CONTENT			
0	In stop state			
	Starts operation.			
	Do not read/write into this position during A/D			
'	operation. The bit is automatically clear at the			
	end of operation.			

Bit 5 : Comparison result storing bit position (Stores the result of comparision in the level comparison mode.)

BIT	CONTENT
0	Level on input pin < D/A level of register ADCD
1	Level on input pin ≥ D/A level of register ADCD

Bit 4: Operation mode select bit

ſ	BIT	CONTENT		
ĺ	0	Level comparision		
Ī	1	A/D conversion		

Bit 3 to 0: Analog input pin select bit*

BIT	CONTENT
0000	P5 ₀
0001	P5 ₁
0010	P5 ₂
0011	P5 ₃
0100	P5 ₄
0101	P5₅
0110	P5 ₆
0111	P57
1000	P3 ₀
1001	P3 ₁
1010	P3 ₂
1011	P3 ₃
1100	No pin is specified.
1101	No pin is specified.
1110	No pin is specified.
1111	No pin is specified.

* Before accepting analog input through the port 5 or 3, a particular P5 or P3 pin must be set as A/D input pin. For detail, see control register P5C or P3C section.

ADCD (Data register)

Related block: A/D converter

Overview : Store A/D conversion or comparison

voltage data



Equation

Input voltage or comparson voltage =

Value of A/D data register ADCD*-0.5 x VR (V)

* To be converted to decimal value before calculation. If the input voltage or comparison voltage is 0 V, then this value is 00H. Even if the input voltage is equal to VR, the calculated value is not VR.

EXTC (Control register)

Related block: Pins KI and KH, interrupt block

Overview : 0

: Generate an event for the interrupt request signal IRQ0 or IRQ4 when the input signal is fed to pin KI or

KH.

Bit 7							0
-	_	-	MD4	MD3	MD2	MD1	MD0

Bit 7 to 5: Unused

Bit 4 to 3: KH pin interrupt event selection bit

BITS	INTERRUPT	STOP MODE	COUNT EDGE
43	EVENT	RELEASE CONDITION	COUNT EDGE
00	Rising edge	Don't set	
01	Falling edge	Don't set	
10	High level	Rising edge	
11	Low level	Falling edge	

Bit 2 to 0 : KI pin interrupt event selection bit

BITS	INTERRUPT	STOP MODE	COUNT EDGE
210	EVENT	RELEASE CONDITION	COUNTEDGE
000	Rising edge	Don't set	
001	Zero cross rising edge	Don't set	_
010	Falling edge	Don't set	
011	Zero cross falling edge	Don't set	
100	High level	Rising edge	
101	Zero cross High level	Don't set	
110	Low level	Rising edge	
111	Zero cross Low level	Don't set	

IE (Interrupt enable register)

Related block: Maskable interrupt sections and

standby (halt mode) sections

Overview : Enable or disable individual maskable

interrupt request (Note 1).

To make the enabled maskable interrupt effective, set the interrupt master enable flag ME to "1".

E	3it 7							0
	IE7	IE6	IE5	IE4	IE3	IE2	IE1	IE0

Bit 7: A/D converter end interrupt enable bit (Note 2)

Bit 6 : Serial interface interrupt enable bit

Bit 5 : Timer 3, pulse width measurement end interrupt enable bit

Bit 4 : External interrupt (KH) enable bit (Note 2)

Bit 3: Timer 2 interrupt enable bit Bit 2: Timer 1 interrupt enable bit Bit 1: Timer 0 interrupt enable bit Bit 0: External interrupt (KI) enable bit

BIT	CONTENT
0	Disable
1	Enable

NOTE:

The interrupt enable register IE is used to wake up the chip from standby mode (HALT mode) by setting the interrupt to enable.

This register is also used for the release setting to enable/disable halt mode. The following block disabled in halt mode, however, do not applied to the above setting.

- A/D converter
- Zero cross detector (uses external interrupt enable bit; IE)

When the external interrupt enable bit (KI pin) is used as a external interrupt input not as a zero cross detector, this pin can be used for the release setting.

IF (Input flag register)

Related block: Maskable interrupt sections

Overview : Latch interrupt request signal

coming from a block.

Bit 7 0 | IF7 | IF6 | IF5 | IF4 | IF3 | IF2 | IF1 | IF0 |

Bit 7 : A/D converter end interrupt request bit Go "1" level when the A/D conversion ends.

Bit 6 : Serial interface interrupt request bit Go "1" level when the serial interface finishes transmission.

Bit 5 : Timer 3, pulse width measurement end interrupt request bit

Go "1" level when the Timer 3 overflows or at the end of pulse width measurement.

Bit 4: External interrupt (KH) request bit Go "1" level upon input from pin KH (pin P67). (Refer to control register EXTC.)

Bit 3 : Timer 2 interrupt request bit Go "1" level upon Timer 2 overflow.

Bit 2 : Timer 1 interrupt request bit Go "1" level upon Timer 1 overflow.

Bit 1 : Timer 0 interrupt request bit

Go "1" level upon Timer 0 overflow.

Bit 0 : External interrupt (KI) request bit Go "1" level upon input from pin KI. (Refer to control register EXTC.)


NOTE:

Each bit in the IF, once set to "1", remains "1" until the interrupt is accomodated, or software-reset. These bits are non-software-settable.

P0 (Data register)

Related block: Port 0

Overview : Access port 0




Bits P07 to P00 correspond to ports $P0_7$ to $P0_0$ which output Low level when the bit is "0" and High when "1".

P1 (Data register)

Related block: Port 1

Overview : Access port 1




Bits P17 to P10 correspond to ports P17 to P10 which output Low level when the bit is "0" and High when "1".

P2 (Data register)

Related block: Port 2

Overview : Access port 2



Bits P27 to P20 correspond to ports P27 to P20. When pins are set to input, these bits are set to "0" when the corresponding pin is at Low level and "1" when High level. When these pins are set to output, they output Low level when the corresponding bit is set to "0", and High level when the bit is "1".

P2C (Control register)

Related block: Port 2

Overview : Set pins of port 2 individually

Bit 7 P2C7 P2C6 P2C5 P2C4 P2C3 P2C2 P2C1 P2C0

Bit 7: Pin P27 input/output selection bit Bit 6: Pin P26 input/output selection bit Bit 5: Pin P25 input/output selection bit Bit 4: Pin P24 input/output selection bit Bit 3: Pin P23 input/output selection bit Bit 2: Pin P22 input/output selection bit Bit 1: Pin P2₁ input/output selection bit Bit 0: Pin P20 input/output selection bit

BIT	CONTENT	
0	Input pin	
1	Output pin	

P3 (Data register)

Related block: Port 3

Overview : Access port 3

> Bit 7 0 P33 P32 P31 P30

Bits P33 to P30 correspond to ports P33 to P30 which output Low level when the bit is "0" and High level when "1". However, the register always retains "0s" regardless of the state of the P3 pin when it is set to A/D pin.

P3C (Control register)

Related block: Port 3, A/D converter

: Set pins of port 3 individually either Overview

to analog input for A/D* or normal

(digital) input pin.

Bit 7 0 P3C3 P3C2 P3C1 P3C0

Bit 7 to 4: Unused

Bit 3: Pin P33 input selection bit Bit 2: Pin P32 input selection bit Bit 1: Pin P31 input selection bit

Bit 0: Pin P3o input selection bit

BIT	CONTENT
0	A/D input pin
1	Digital input pin

* The pins set to analog input is called A/D pins one of which is further selected by the control register ADCC as the analog input for A/D converter.

NOTE:

The content of this register is unknown once reset by hardware. The initialization segment of the program should write appropriate value into this register.

P4 (Data register)

Related block: Port 4

: Access port 4 Overview



Bits P47 to P40 correspond to ports P47 to P40. When pins are set to input, these bits are set to "0" when the corresponding pin is at Low level, and "1" when High level. When these pins are set to output, they output Low level when the corresponding bit is set to "0", and High level when the bit is "1".

Since P4 pin assumes additional function, its state changes depending on selected function.

P4C (Control register)

Related block: Port 4

Overview : Set pins of port 3 individually either

to input or output pin.

Bit 7 0 P4C7 P4C6 P4C5 P4C4 P4C3 P4C2 P4C1 P4C0

Bit 7: Pin P47 input/output selection bit Bit 6: Pin P46 input/output selection bit Bit 5: Pin P45 input/output selection bit Bit 4: Pin P44 input/output selection bit Bit 3: Pin P43 input/output selection bit Bit 2: Pin P42 input/output selection bit Bit 1: Pin P41 input/output selection bit


Bit 0: Pin P40 input/output selection bit

BIT	CONTENT
0	Input pin
1	Output pin

P5 (Data register)

Related block: Port 5

Overview : Access port 5



Bits P57 to P50 correspond to ports P5 $_7$ to P5 $_0$ which output Low level when the bit is "0" and High level when 1.

P5C (Control register)

Related block: Port 5

Overview : Set pins of port 5 individually either

to analog input for A/D or normal

(digital) input pin

Bit 7 0 P5C7 P5C6 P5C5 P5C4 P5C3 P5C2 P5C1 P5C0

Bit 7: Pin P5₇ input mode selection bit Bit 6: Pin P5₆ input mode selection bit Bit 5: Pin P5₅ input mode selection bit Bit 4: Pin P5₄ input mode selection bit Bit 3: Pin P5₃ input mode selection bit Bit 2: Pin P5₂ input mode selection bit Bit 1: Pin P5₁ input mode selection bit Bit 0: Pin P5₃ input mode selection bit

BIT	CONTENT
0	A/D input pin
1	Digital input pin

^{*} The pins set to analog input is called A/D pins.

P6 (Data register)

Related block : Port 6

Overview : Access port 6

E	Bit 7							0	
	P67	P66	P65	P64	P63	P62	P61	P60	

Bits P67 to P60 correspond to ports P67 to P60. When pins are set to input, these bits are set to "0" when the corresponding pin is at Low level, and "1" when High level. When these pins are set to output, they output Low level when the corresponding bit is set to "0", and High level when the bit is "1".

Even if P67 is used as an external interrupt input, it can be used in the same way as remaining P6 pins.

P6C (Control register)

Related block: Port 6

Overview : Set pins of port 6 individually either

to input or output pin.

Bit 7 0 P6C7 P6C6 P6C5 P6C4 P6C3 P6C2 P6C1 P6C0

Bit 7: Pin P67 input/output selection bit
Bit 6: Pin P66 input/output selection bit
Bit 5: Pin P65 input/output selection bit
Bit 4: Pin P64 input/output selection bit
Bit 3: Pin P63 input/output selection bit
Bit 2: Pin P62 input/output selection bit
Bit 1: Pin P61 input/output selection bit
Bit 0: Pin P60 input/output selection bit

BIT	CONTENT
0	Input pin
1	Output pin

PLSC (Control register)

Related block: Pin P46, Timer 3

Overview: Set pin P46 to pulse input pin and

control pulse width measurement

function.

E	3it 7							0
	TM3OV	CO	-	-	-	S/R	SEL1	MD0

Bit 7: Timer 3 overflow store bit*

Bit 6: End of measurement flag store bit*

Bit 5 to 3 : Unused Bit 2 : Start/reset bit

BIT	CONTENT
0	Stop
	Starts measurement.
	Setting this bit to "0" during measurement
1	pauses the measurement.
	Otherwise, the bit is automatcially to
	"0" at the end of measurement.

Bit 1 : Pulse measurement type selection bit

BIT	CONTENT	
0	Measure High level duration	
1	Measure Low level duration	

Bit 0: Pin P46 mode selection bit

B!T	CONTENT
0	(Digital) I/O pin
1	Pulse input pin

^{*} These two bits will not be reset to "0" automatically. The program should set the bits to "0" as necessary.

SRC (Control register)

Related block: Serial interface

Overview : Control the serial interface. Set pin

P4₃ to PWM waveform output pin.

E	Bit 7							0	
	S/R	_	_	PWM	MD3	MD2	MD1	MD0	

Bit 7: Start/reset bit

BIT	CONTENT		
0	Stop transfer		
1	Start transfer. Setting this bit to "0" pauses transfer. Reset to "0" at the end of transfer automatically.		

Bit 6, 5: Unused

Bit 4: PWM waveform output (P43) select bit

BIT	CONTENT
0	Normal I/O
1	PWM waveform output from P4 ₃ pin

Bit 3: Pins P4 (P42, P41, P40) mode select bit

21. 0 1.1 mo 1 1 (1 12) 1 11) 1 10) mode eelest sit		
BIT	CONTENT	
0	Normal I/O pin	
	P4 ₂ : serial shift clock I/O	
1	P41 : serial output	
	P4₀ : serial I/O	

Bit 2: Pin Sout (P41) state set bit

BIT	CONTENT	
0	Disable serial out (receive only)	
1 Enable serial out (TX / RX)		

Bit 1, 0: Transfer clock selection bit

BIT	CONTENT	Transfer timing	level on Sck pin)
10	CONTENT	Data output timing	Data latch timing
00	fsys2	7	
01	Timer 2 overflow (TM2OV)	7	
1*	Input clock from pin Sck		

^{*} Don't care

Data is output at the time when the bit of the data register SRD is output to S_{OUT} . Data is latched at the time when S_{IN} level is latched and stored into the data register SRD.

NOTE:

When writing a value into the control register SRC, use LD instruction. Do not use RES or SET instruction. If one of these instructions is given, the control register SRC may trigger the serial interface. The bit 7 of the SRC is write only. If read, this bit always returns "1".

SRD (Data register)

Related block: Serial interface

Overview : Store serial interface shift data

В	it 7				0

NOTE:

Reading or writing the data register SRD causes the octal counter in the serial interface block to be cleared. If the serial interface is forced to pause, it makes the contents of the octal counter unstable. To keep the contents of the octal counter consistent, clear the counter before starting the serial interface.

STPR (Stop release register)

Related block : Standby function stop mode

Overview : Set stop mode release event

E	3it 7							0	
	_	SR6	-	SR4	SR3	SR2	SR1	SR0	

Bit 7: Unused

Bit 6 : Serial interface stop release enable bit

Bit 5: Unused

Bit 4 : KH stop release enable bit*

Bit 3: Timer 2 stop release enable bit

Bit 2 : Timer 1 stop release enable bit Bit 1 : Timer 0 stop release enable bit

Bit 0: KI stop release enable bit*

BIT	CONTENT
0	Disable
1	Enable

^{*} To select KI and KH pins as stop mode cancel event input, the control register EXTC should be set to appropriate configuration. See control register EXTC for further information.

TM0 (Up counter)

Related block: Timer 0

Overview

: Operate counting in synchronous with the selected count clock. Start timing not synced to count clock. Up to one count clock cycle of error may be encountered upon starting.

TM0M (Modulo register)

Related block: Timer 0

Overview

: Set the initial value of the up

counter TM0.

TM1 (Up counter)

Related block: Timer 1

Overview

 Advance count in synchronous with the selected count clock. Start timing not synced to count clock.
 Up to one count clock cycle of error may be encountered upon starting.

TM1M (Modulo register)

Related block: Timer 1

Overview: Set the initial value of the up

counter TM1M.

TM2 (Up counter)

Related block: Timer 2

Overview : Advance count in synchronous with

the selected count clock. Start timing not synced to count clock. Up to one count clock cycle of error may be encountered upon starting.

TM2M (Modulo register)

Related block: Timer 2

Overview : Set the count initial value of the up

counter TM2.

TM3H (Up counter)

Related block: Timer 3

Overview : Advance count in synchronous with

the selected count clock. Start timing not synced to count clock. Up to one count clock cycle of error may be encountered upon starting. Provide upper 8-byte of the 16-bit

up counter (Timer 3).

TM3HM (Modulo register)

Related block: Timer 3

Overview : Set the initial value of the Timer 3.

Provide upper 8-byte of the 16-bit

modulo register.

TM3L (Up counter)

Related block: Timer 3

Overview : Advance count in synchronous with

the selected count clock. Start timing not synced to count clock. Up to one count clock cycle of error may be encountered upon starting. Provide lower 8-byte of the 16-bit

up counter (Timer 3).

TM3LM (Modulo register)

Related block: Timer 3


Overview: Set the initial value of the Timer 3.

Provide lower 8-byte of the 16-bit

modulo register.

· Configuration of Timer 3

Two cascaded 8-bit timers constitute the 16-bit timer.



NOTE:

Up counter and modulo register are mapped to the idential address. Reading from this address location is to read the up counter. Writing into this address location is to write into modulo register.



TMC0 (Control register)

Related block: Timers 0, 1 and 2

Overview: Select the count clock to timers 0,

1 and 2 and stop them. Reset the

contents of prescaler.

Bit 7 0 SEL7 | SEL6 | SEL5 | SEL4 | SEL3 | SEL2 | SEL1 | SEL0

Bit 7 : Set to "0" only Bit 6 : Prescaler reset bit

BIT	CONTENT	
0	Normal count operation	
1	1 Reset prescaler and then reset itself	

Bit 5, 4: Timer 2 count clock selection bit

BIT	CONTENT	COUNT FROM
54	CONTENT	COUNT EDGE
00	None (count stop)	
01	Timer 1 overflow (TM1OV)	
10	fsys2 (system clock/22)	
11	fsysa (system clock/28)	

Bit 3 to 2: Timer 1 count clock selection bit

BIT	CONTENT	COUNT EDGE	
32	CONTENT	COUNTEDGE	
00	None (count stop)		
01	Timer 0 overflow (TM0OV)		
10	fsys2 (system clock/22)		
11	fsyss (system clock/28)		

Bit 1 to 0: Timer 0 count clock selection bit

BIT 10	CONTENT	COUNT EDGE
0*	None (count stop)	
10	fsys2 (system clock/2²)	
11	fosc (clock from OSCouт)	

^{*} Don't care

NOTE:

When writing a value into the control register TMC0, use LD instruction and do not use RES or SET instruction. Should these latter instructions are used for TMC0, contents of prescaler and watch dog timer WDT are cleared. Subsequent effects include silenced audio output.

TMC1 (Control register)

Related block: Timer 3, PWM, watch dog timer,

port 4

Overview : Control Timer 3 (16-bit timer or

pulse width measurement) and watch dog timer. Set a pin of P47

to F pin.

Bit 7 0

EN | SEL1 | SEL0 | S/R1 | MD3 | CO | MD1 | S/R0

Bit 7: PWM waveform output (P43) enable bit

BIT	CONTENT		
0 .	Disable PWM waveform output		
1	Enable PWM waveform output		

Bit 6 to 5 : Pin F (P47) output select bit

BIT	CONTENT	
0* Stop output		
10	Output fsyse (system clock/2°)	
11	Output PWM waveform	

Bit 4: Start/reset bit

BIT	CONTENT		
	Stop counting operation of watch dog		
0	timer		
1	Start counting operation of watch dog		
	timer		

Bit 3, 1: Timer 3 operation mode set bit

BIT	CONTENT	
00	16-bit timer. Also in this setting for pulse width measurement.	
10	Output PWM waveform	
*1	Stop	

Bit 2: PWM waveform data storage bit

When read upon outputting PWM, bit 2 of the control register TMC1 represents the output level at that moment.

Bit 0 : Start/reset bit

BIT	CONTENT
0	Stop Timer 3 count operation
1	Start Timer 3 count operation

^{*} Don't care

CAUTION:

Stop this counter before entering the standby mode. Initialize the counter as necessary.

NOTE:

When using the pulse width measurement function, set mode of the Timer 3 to 16-bit timer.

WDT (Up counter)

Related block: Watch dog timer

Overview : Counter section of watch dog timer.

Generate non-maskable interrupt NMI upon overflowing to inform the

CPU of a program error.

WDTM (Modulo register)

Related block : Watch dog timer

Overview: Set the initial value of the watch

dog timer

NOTE:

Up counter WDT and modulo register WDTM are mapped to the idential address. Reading from this address location (FFF5H) is to read the up counter WDT. Writing into this address location is to write into the modulo register WDTM.

INSTRUCTION SET Definition of Symbols

SYMBOL	DESCRIPTION	
(HL)	Contents of the memory designated by the content of register pair	
←	Transfer direction	
U	Logical OR	
\cap	Logical AND	
•	Exclusive OR	
(HLI)	Increment the content of HL after executing instruction	
(HLD)	Decrement the content of HL after executing instruction	
nn	16-bit immediate data	
n	8-bit immediate data	
dd	Operand, BC, DE, HL, SP	
qq	Operand, BC, DE, HL, AF	
SS	Operand, BC, DE, HL, SP	
S	Operand, r, (HL), n	
m	Operand, r, (HL)	
r	Operand, A, B, C, D, E, H, L	
b	Operand 0-7 (define test bit)	
t	Operand 0-7 (designate address of page zero)	
CC	Operand 0-3 (designate conditional flag)	
РСн		
PC _L	PCн PCL (Upper bytes) (Lower bytes)	

Functions of symbols used in flags (Z, N, H, Cy) are as follows:

SYMBOL	DESCRIPTION
1	Set flag after execution of instruction.
0	Reset flag after execution of instruction.
•	Change no flag.
S	Set or reset the flag depending on execution.
*	Bring content of flag undefinable status after execution of instruction.
A0, A7	Load contents of bit 0 and 7 of register A.
m0, m7	Load contents of bit 0 and 7 of operand m.
IF0-IF3	Load contents of flags IF0 to IF3.
(HL) b	Load the complement of the bit specified by b, at HL.
rb	Load the complement of the bit specified by b, at register.
су	Load the complement of Cy flag.

The tables blow are code assignment of operands.

• Register r

r, r′	CODE
А	111
В	000
С	001
D	010
E	011
Н	100
L	101

• Register pair dd

dd	CODE
BC	00
DE	01
HL	10
SP	11

• Register pair qq

qq	CODE
BC	00
DE	01
HL	10
AF	11

• Register pair ss

ss	CODE
BC	00
DE	01
HL	10
SP	11

• Bit specification

b	CODE
0	000
1	001
2	010
3	011
4	100
5	101
6	110
7	111

• Jump condition

cc	FLAG
00 (NZ, non-zero)	Z = 0
01 (Z, zero)	Z = 1
10 (NC, non-carry)	Cy = 0
11 (C, carry)	Cy = 1

• Code t and page zero memory

, -	
t (CODE)	p (PCL)
0 (000)	00н
1 (001)	08н
2 (010)	10н
3 (011)	18н
4 (100)	20н
5 (101)	28н
6 (110)	30н
7 (111)	38н

Instruction Summary

8-Bit Transfer Instruction

MNEMONIC	OPERATION
LD A, (BC)	A ← (BC)
LD A, (C)	A ← (FF00 _H +C)
LD A, (DE)	A ← (DE)
LD A, (HLD)	A ← (HL)
LD A, (LILD)	HL ← HL−1
LD A, (HLI)	A ← (HL)
LD A, (FILI)	HL ← HL+1
LD A, (n)	A ← (FF00 _H +n)
LD (BC), A	(BC) ← A
LD (C), A	(FF00++C) ← A
LD (DE), A	(DE) ← A
LD (HLD), A	(HL) ← A
LD (FILD), A	HL ← HL-1
LD (HLI), A	(HL) A
LD (HLI), A	HL ← HL+1
LD (HL), n	(HL) ← n
LD (HL), r	(HL) ← r
LD (n), A	(FF00н+n) ← A
LD r, (HL)	r ← (HL)
LD r, n	r ← n
LD r, r'	r ← r′
LDX A, (nn)	A ← (nn)
LDX (nn), A	(nn) ← A

16-Bit Transfer Instruction

MNEMONIC	OPERATION				
LD dd, nn	dd ← nn				
LD (nn), SP	(nn) ← SPL				
LD (IIII), GI	(nn+1) ← SPн				
LD SP, HL	SP ← HL				
LDHL SP. e	HL ← SP+e				
LDHL SF, e	(e = -128 to +127)				
	qq∟ (Lower bytes) ← (SP)				
POP qq	qqн (Higher bytes) ← (SP+1)				
	SP ← SP+2				
	(SP–1) ← qqн (Higher bytes)				
PUSH qq	(SP–2) ← qq∟ (Lower bytes)				
	SP ← SP–2				

8-Bit Arithmetical and Logical Instructions

MNEMONIC	OPERATION
ADC A, s	A ← A+s+Cy
ADD A, s	A ← A+s
AND s	$A \leftarrow A \cap s$
CP s	A-s
OF S	(Register A remains unchanged)
CPL	$A \leftarrow \overline{A}$
DAA	Decimal adjust acc
DAA	(Convert to binery coded decimal)
DEC m	m ← m−1
INC m	m ← m+1
OR s	$A \leftarrow A \cup s$
SBC A, s	A ← A-s-Cy
SUB s (SUB A, s)	A ← A−s
XOR s	$A \leftarrow A \oplus s$

16-Bit Arithmetical and Logical Instructions

MNEMONIC	OPERATION			
ADD HL, ss	HL ← HL+ss			
ADD SP, e	SP ← SP+e			
DEC ss	ss ← ss–1			
INC ss	ss ← ss+1			

Rotate and Shift Instructions

MNEMONIC	OPERATION
RL m	Cy MSB LSB
PLA	Cy A
RLC m	Cy m
RLCA	Cy A
RR m	m → Cy
RRA	A — Cy
RRC m	m Cy Cy
RRCA	A
SLA m	Cy ← m — ← 0
SRA m	m — Cy
SRL m	0 - Cy
SWAP m	7-4 bit 3-0 bit

Bit Manipulation Instruction

MNEMONIC	OPERATION		
BIT b, m	Z ← mb		
RES b, m	mb ← 0		
SET b, m	mb ← 1		

Jump Instruction

MNEMONIC	OPERATION					
	if cc true ↓					
JP cc, nn	PC ← nn					
	else next Inst.					
JP (HL)	PC ← (HL)					
JP nn	PC ← nn					
JR cc, e	if cc true ↓ PC ← PC+e					
	else next Inst.					
JR e	PC ← PC+e					

CPU Control Instructions

MNEMONIC	OPERATION			
CCF	Cy ← Cy			
DI	IME ← 0			
El	IME ← 1			
HALT	Halt			
NOP	No operation			
SCF	Cy ← 1			
STOP	Stop			


Call and Return Instructions

MNEMONIC	OPERATION
CALL cc, nn	if cc true \downarrow $(SP-1) \leftarrow PCH$ $(SP-2) \leftarrow PCL$ $PC \leftarrow nn$ $SP \leftarrow SP-2$
	else next Inst.
CALL nn	$(SP-1) \leftarrow PCH$ $(SP-2) \leftarrow PCL$ $PC \leftarrow nn$ $SP \leftarrow SP-2$
RET	$PC \leftarrow (SP)$ $PC_H \leftarrow (SP+1)$ $SP \leftarrow SP+2$
RET cc	if cc true \downarrow PC \leftarrow (SP) PC _H \leftarrow (SP+1) SP \leftarrow SP+2 else next Inst.
RETI *	$PCL \leftarrow (SP)$ $PCH \leftarrow (SP+1)$ $SP \leftarrow SP+2$ $IME \leftarrow 1$
RST t	$ \begin{aligned} & (SP-1) \leftarrow PCH \\ & (SP-2) \leftarrow PCL \\ & SP \leftarrow SP-2 \\ & PCH \leftarrow 0 \\ & PCL \leftarrow P \end{aligned} $

* At the maskable interrupt, the IME flag is forced to set and the program returns. At the non-maskable interrupt, the IME flag is recovered and the program returns. When DI instruction is executed within a non-maskable interrupt processing, IME flag is reset and the program returns. In contrast, if EI instruction is executed, IME flag is set and the program also returns.

SYSTEM CONFIGURATION EXAMPLE

· Inverter air conditioner





4-BIT SINGLE-CHIP MICROCOMPUTERS



SM5L1/5L2/5L3

DESCRIPTION

The SM5L1/5L2/5L3 is CMOS 4-bit single-chip micro-computers operated in single 1.5 V power supply. This microcomputer integrates 4-bit parallel processing function, ROM, RAM, display RAM, 15-stage divider, 2-kind of interrupt and 4-level of subroutine stack. With a built-in LCD drive circuit for maximum of 84/136/168/ (SM5L1/5L2/5L3) elements, a 2-mode standby function, and a melody generator circuit in a single chip, the SM5L1/5L2/5L3 permits the design of system configuration with a minimum of peripheral components. It can be used in a variety of products from handheld equipment to electrical appliances, such as audio timers, and also achieves low power consumption.

FEATURES

ROM capacity: 2 048 x 8 bits (SM5L1)
 3 072 x 8 bits (SM5L2)

4 096 x 8 bits (SM5L3)

RAM capacity:

69 x 4 bits (including 21 x 4 bits display RAM) (SM5L1)

130 x 4 bits (including 34 x 4 bits display RAM) (SM5L2)

170 x 4 bits (including 42 x 4 bits display RAM) (SM5L3)

· Instruction sets: 51

· Subroutine nesting: 4 levels

• I/O port:

Input 1
Output 5
Input/output 8

• Interrupts :

Internal interrupt x 1 (INTA)

External interrupt x 1 (divider overflow)

- · Built-in main clock oscillator for system clock
- · Signal generation for real time clock

4-Bit Single-Chip Microcomputer (LCD Driver)

- Built-in 15 stages divider for real time clock
- · Built-in LCD driver :

84 segments (SM5L1) / 136 segments (SM5L2) / 168 segments (SM5L3), 1/2 bias, 1/4 duty cycle

· Built-in melody generator circuit :

Melody ROM

160 steps (SM5L1), 256 steps (SM5L2/5L3)

Generating time (at 32.768 kHz)

20 s (MAX.) (SM5L1)

32 s (MAX.) (SM5L2/5L3)

- \bullet Instruction cycle time : 61 μs (TYP., at 32.768 kHz)
- · Standby function
- Supply voltage :

1.5 V ± 10% (SM5L1)

1.5 V ± 20% (SM5L2/5L3)


Packages :

60-pin QFP (QFP060-P-1414) (SM5L1)


72-pin QFP (QFP072-P-1010) (SM5L2)

80-pin QFP (QFP080-P-1420) (SM5L2/5L3)

PIN CONNECTIONS



BLOCK DIAGRAM



Nomenclature

Acc : Accumulator P0-P2 : Port registers ALU : Arithmetic logic unit PC : Program counter В : RAM address register RAM : Data memory С : Carry flag RD, RE, RF: Mode registers DDC : Display boost circuit ROM : Program memory HC : Backplate signal generator circuit SB : Stack B register IFA : External interrupt flag SR : PC stack register IFD : Divider overflow flag Х : X register OSC : System clock oscillator

PIN DESCRIPTIONS

PIN NAME	I/O	FUNCTION			
GND, V _M	1	Power supply pins. The V _M pin applies a positive supply with respect to the			
GIVE, VM	'	GND.			
T, T1, T2	1	LSI chip test pins. Cannot be used by the user. Connect T and T_2 pin to GND.			
1, 11, 12	'	Connect \overline{T}_1 pin to V _M .			
		Input pin with built-in pull-up register. Hardware-reset the LSI chip when a Low			
RESET	1	level signal is input. Normally, a capacitor is connected between it and GND to			
		form a power-on reset circuit.			
		CR or crystal oscillator pins. Connect a CR or crystal oscillating element across			
OSCIN, OSCOUT, CK2	1/0	[OSCIN - OSCOUT (crystal)] or [OSCIN - CK2 (CR)] to form a clock generator			
030IN, 0300UI, 0N2	"	circuit. (Use of a CR or crystal oscillating element is determined by the mask			
		option)			
F	0	Melody output pin. Outputs the contents of a melody ROM with 12-musical			
		scale (555 to 2114 Hz) in two octaves.			
Ho-H3	0	Backplate output pins. Pins for the LCD's backplate signals.			
So-S20 (SM5L1)					
S ₀ -S ₃₃ (SM5L2)	0	Pins for the LCD's segment signals.			
S ₀ -S ₄₁ (SM5L3)					
INTA	ı	Input pin for external interrupt. The IFA flag is set at the leading edge of INTA.			
P0 ₀ -P0 ₃	0	Output pins. The accumulator Acc can be transferred to this port by instruction.			
		I/O pins which can switch to input or output pins in 4-bit units by instruction.			
D1. D1. D0. D0	1/0	They can be used as output pins when configured for a key matrix. The SM5Lx			
P10-P13, P20-P23		is forced to hardware-reset when all of P1₀ to P1₃ pins are High level. (By mask			
		option)			

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING	UNIT	NOTE
Power supply voltage	Vм	-0.3 to 2.0	_ v	
1 Ower supply voltage	V _{DD}	-0.3 to 4.0	7	
Input voltage	Vı	−0.3 to V _M + 0.3	V	
Output voltage	Vo	−0.3 to V _M + 0.3	V	
	lo ₁	2	mA	1
Source output current for each pin	lo ₂	2	mA	2
Source output current for each pin	Іоз	2	mA	3
	l 04	2	mA	4
	los	2	mA	1
Sink output current for each pin	lo ₆	100	μA	2
Sink output current for each pin	I 07	2	mA	3
	l _{O8}	2	mA	4
Total source output current	Іон	10	mA	
Total sink output current	lol	10	mA	
Operating temperature	Торя	0 to 50	°C	
Storage temperature	Тѕтс	–55 to 150	°C	

NOTES:

1. Applicable pins: P00-P03

2. Applicable pins: P1o-P13, P2o-P23

3. Applicable pins: F

4. Applicable pins: Ho-H3, So-S20 (SM5L1), So-S33 (SM5L2), So-S41 (SM5L3)


RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	RATING	UNIT	NOTE
	V.	1.35 to 1.65 (SM5L1)		
Power supply voltage	VM	1.2 to 1.8 (SM5L2/5L3)	V	
	V _{DD}	2.4 to 3.6		
Instruction cycle	Tsys	122 to 50	μs	1
Oscillation starting voltage	Vosc	1.4	V	1

NOTE:

1. Use the crystal oscillation circuit

Oscillation Circuit



OPEN
R
Degree of fluctuation

CK₂

Degree of fluctuation frequency: ± 30%

 $(V_M = 1.5 \text{ V, Topr} = 25^{\circ}\text{C})$

CR oscillation (frequency = 40 kHz)

OSCIN OSCOUT

NOTE:

Mount the R, C and crystal as close to the LSI chip as possible to minimize the effects of stray capacitance.

DC CHARACTERISTICS

 $(V_M = 1.5 \pm 0.1 \text{ V}, Ta = 0 \text{ to } +50^{\circ}\text{C})$

PARAMETER	SYMBOL	CONDITIONS	MIN.*1	TYP.*2	MAX.*1	UNIT	NOTE
	VIH1		0.8 х Vм		Vм	V	1
	V _{IL1}		0		0.2 х Vм	\	
Input voltage	V _{IH2}		Vм-0.25		Vм	V	2
	V _{IL2}		0		0.25]	
	lih1	VIH = VM			1.0		3
Input current	I _{1H2}	Vih = Vm		1.5/3/3		μA	4
	l _{IL1}	VIL = 0 V		1.5/3/3			5
	V _{DD1}	V _M = 1.4 V	2.5				
Decet cutout valtees	V DD1	$RL = 5 M\Omega$	2.5			.,	6
Boost output voltage	1/	Vм = 1.6 V				V	
	V _{DD2}	$RL = 5 M\Omega$	2.9				
	-Іон1	Vон = Vм-0.5 V	100			μΑ	7
Output aurrant	l _{OL1}	Vol = 0.5 V	100				'
Output current	-l он2	Vон = Vм-0.5 V	100				8
	l _{OL2}	Vol = 0.5 V	3.0				8
Output impodance	Осом	V _M = 1.5 V		15		10	9
Output impedance	Ds	V _M = 1.5 V		30		kΩ	10
	IDA			8/10/12	15		11
	I _{DH1}			5.7.0	8		12
Supply current	(Halt mode)	V _M = 1.5 V Tsγs = 122 μs		5/7/8			12
	I _{DH2}			3/4/5	5	μA	13
	(Halt mode)		3/4/5	3		13	
	IDS		1/1 5/0	3		14	
	(Stop mode)			1/1.5/2	١		14

*1 : SM5L1's spec.

*2: */*/* → SM5L1/5L2/5L3

NOTES:

1. Applicable pins: P1o-P13, P2o-P23

2. Applicable pins: OSCIN, RESET, T, INTA

3. Applicable pins: P20-P23

4. Applicable pins: T, INTA, P10-P13

5. Applicable pins : RESET

6. Applicable pins: VDD

7. Applicable pins: P0o-P03, F


8. Applicable pins: P1o-P13, P2o-P23

9. Applicable pins: Ho-H3

Applicable pins: S₀-S₂₀ (SM5L1), S₀-S₃₃ (SM5L2), S₀-S₄₁ (SM5L3)

- No-load condition. Supply current under the operation when driving a CR oscillator.
- No-load condition. Supply current when driving a CR oscillator and turning LCD ON placed the device in halt mode.

- No-load condition. Supply current when driving a CR oscillator and turning LCD OFF placed the device in halt mode.
- No-load condition. Supply current when the entire system is inactivated.



SYSTEM CONFIGURATION A Resister and X Register

The A register (or accumulator: Acc) is a 4-bit general purpose register. The register is mainly used in conjunction with the ALU, C flag and RAM, to transfer numerical value and data to perform various operations. The A register is also used to transfer data between input and output pins.

The X register (or auxiliary accumulator) is a 4-bit register and can be used as a temporary register. It loads contents of the A register or its content is transferred to the A register.

When the table reference instruction PAT is used, the X and A registers load ROM data.

A pair of A and X registers can accommodate 8-bit data.




Fig. 1 Data Transfer Example Between A Register, and X Register

Arithmetic and Logic Unit (ALU) and Carry Signal Cy

The ALU performs 4-bit parallel operation.




Fig. 2 ALU

The ALU operates binary addition in conjunction with RAM, C flag and A register. The carry signal Cy is generated if a carry occurs during ALU operation. Some instructions use Cy: ADC instruction sets/clear the content of the C flag; ADX instruction causes the program to skip the next instruction. Note that Cy is the symbol for carry signal and not for C flag.

B Register and SB Register

• B register (B_M, B_L)

The B register is an 8-bit register that is used to specify the RAM address.

The upper 4-bit section is called B_M register and lower 4-bit B_L.

SB register

The SB register is an 8-bit register used as the save register for the B register. The contents of B register and SB register can be exchanged through EX instruction.




Fig. 3 B Register and SB Register

Data Memory (RAM)

The data memory (RAM) is used for data storage. The RAM capacity consists of

- SM5L1: 69 x 4-bit (include 21 x 4-bit display RAM)
- SM5L2: 130 x 4-bit (include 34 x 4-bit display RAM)
- SM5L3: 170 x 4-bit (include 42 x 4-bit display RAM)

Display RAM which outputs data to an external pin for driving the segments of the LCD. Therefore, by writing data to the display RAM, the LCD can be driven at 1/4 duty (1/2 bias) to enable automatic display of the LCD.

S33

As shown in Fig. 7 the display RAM is connected to seament outputs

• SM5L1: Port So to S20 • SM5L2: Port So to S33 • SM5L3: Port So to S41

which correspond to the LCD backplate outputs Ho to H₃. Data M₀ to M₃ for one column of the display RAM is output pins as a LCD drive waveform which corresponds to outputs H₀ to H₃. As a RAM, the display RAM operates exactly the same as other RAMs.

Вм	Bı	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F
	0																
	1																
	2																
	8	S₀	S ₂	S ₄	S ₆	S ₈	S ₁₀	S ₁₂	S14	S ₁₆	S ₁₈	S ₂₀					
	9	Sı	S₃	S₅	S 7	S ₉	S ₁₁	S ₁₃	S ₁₅	S ₁₇	S ₁₉						

^{*} The area surrounded by the thick line represents the display RAM where S₀ to S₂₀ corresponds to the segment output.

C ΒL 5 6 В D Ε Вм 0 1 2 3 4 5 8 S₂₄ S₂₆ So S_2 S₄ S_6 S S₁₀ S₁₂ S₁₄ S₁₆ S₁₈ S₂₀ S22 S₂₈ S30 9 Sı S_3 S_5 S_7 S9 S11 S₁₃ S₁₅ S₁₇ S₁₉ S21 S23 S₂₅ S₂₇ S29 S₃₁ Α S32 В

Fig. 4 RAM Organization (SM5L1)

Fig. 5 RAM Organization (SM5L2)



^{*} The area surrounded by the thick line represents the display RAM where S₀ to S₃₃ corresponds to the segment output.

															_	
Вм	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
0																
1																
2																
3																
4																
5																
6												-				
7																
8	S₀	S ₂	S ₄	S ₆	S ₈	S ₁₀	S ₁₂	S ₁₄	S ₁₆	S ₁₈	S ₂₀	S22	S ₂₄	S ₂₆	S ₂₈	S 30
9	S ₁	S₃	S₅	S ₇	S ₉	S ₁₁	S 13	S ₁₅	S ₁₇	S 19	S ₂₁	S ₂₃	S ₂₅	S ₂₇	S29	S 31
Α	S32	S ₃₄	S36	S38	S40										·	
В	S33	S 35	S 37	S39	S41	1										

^{*} The area surrounded by the thick line represents the display RAM where So to S41 corresponds to the segment output.

Backplate output (Register) Нз H₂ Hο Segment BM = 1000 $B_L = 0000$ ►So BM = 1001BL = 0000**-**S₁ BM = 1000►S2 $B_L = 0001$: Вм Register LCD drive circuit $B_{M} = 1000$ SM5L1 | SM5L2 | SM5L3 SM5L1 | SM5L2 | SM5L3 BM = 1000 BM = 1001 BM = 1011 S₁₈ S31 S39 BL = 1001 BL = 1111 BL = 0011 BM = 1001 BM = 1010 BM = 1010 **S**19 S32 S40 BL = 1001 BL = 0000 BL = 0100 BM = 1000 BM = 1011 BM = 1011 S20 **S**33 S41 BL = 1010 | BL = 0000 | BL = 0100 (RAM bit) Мз M₂ M₁ Mο

Fig. 6 RAM Organization (SM5L3)

Fig. 7 Relationship between the Display RAM and LCD Segment Outputs / Backplate Outputs

Program Counter PC and Stack Register SR

A ROM address is specified by the program counter (PC). The PC comprises 12-bit where 6-bit (Pu) are used to specify the page (see Fig. 8) and 6-bit (PL) are used to specify the step. Pu is a register and PL is a binary counter.

The table reference instruction PAT executes a similar operation to that of the subroutine jump and uses one level of the stack register.

Program Memory (ROM)

The ROM is used for program storage. The ROM capacity of the SM5Lx is 2 048/3 072/4 096-step (SM5L1/5L2/5L3). The ROM is organized into 32/48/64 (SM5L1/5L2/5L3)-page where one page is organized into 64-step.




Fig. 8 Program Counter PC and Stack Register SR

Page	00н	01н	02н	03н	04н	05н	06н	07н	08н	09н	0Ан	0Вн	0Сн	0Дн	0Ен	0Fн
Pυ	000000	000001	000010	000011	000100	000101	000110	000111	001000	001001	001010	001011	001100	001101	001110	001111
	Program start	First page of subroutine TRS	Interrupt	Standby release	Table reference page PAT			1)						
Page	10н	11н	12н	13н	14н	15н	16н	17н	18н	19н	1Ан	1Вн	1Сн	1DH	1E _H	1F _H
		010001	010010	010011	010100	010101	010110	010111	011000	011001	011010	011011	011100	011101	011110	011111
																Last page (SM5L1)
				l	ĺ								1			
Page	20н	21н	22н	23н	24н	25н	26н	27н	28н	29н	2Ан	2Вн	2Ch	2Дн	2Ен	2F _H
Page Pu		21н 100001	22н 100010	23н 100011	24H 100100	25н 100101	26н 100110	27н 100111	28н 101000	29н 101001	2Ан 101010	2Вн 101011	2Сн 101100	2Dн 101101	2Ен 101110	2FH
Page Pu																
Pυ	100000		100010		100100	100101	100110	100111	101000	101001	101010	101011	101100	101101	101110	101111 Last pag (SM5L2
	100000	100001	100010 32н	100011	100100	100101 35н	100110	100111	101000	101001	101010 ЗАн	101011 3Вн	101100 3Сн	101101 3Dн	101110 ЗЕн	10111 Last pag (SM5L2

Fig. 9 ROM Organization

Flags

The SM5Lx provides 3-flag (C flag and interrupt request flag <IFA, IF0>) which can be used to set or determine conditions.

Output Latch Registers and Mode Registers


The output latch registers are connected to the P0, P1 and P2 pins. By instruction, the contents of the Acc can be transferred to the output latch registers. The SM5Lx also contains mode registers RD, RE, and RF. Setting the value of each register enables the LCD or interrupt to be controlled. Setting a register is performed in the same way as the other output pins. The functions of the mode registers are shown in Table 1.

• INTA pin

INTA level can be loaded to Acc (bit 0), as follows.

LBLX 4

In case, INTA level does not through the noise debounce circuit.



CAUTION:

Connecting considerations of I/O port

When using an I/O port as bidirectional bus such as data bus, avoid setting the I/O port to output when the target pin is also set to output.

Whenever the both output data conflict each other, system failure will be causes due to damage to circuits or instantaneous supply voltage drop.




Table 1 Mode Register Setting

DECL	REGISTER REGISTER							
		SET VALUE	MODE DESCRIPTION					
TYPE	BIT							
	RD0	0	Clear the ME F/F to stop a melody.					
	1100	1	Set the ME F/F to start a melody from a ROM pointer address.					
RD	RD1		Set by stop instruction (of melody code) and reset by TPB instruction.					
	RD2		Cat to "O" only					
	RD3] -	Set to "0" only.					
	RE0	0	Mask the interrupt based on the IFA flag.					
	NEU	1	Accept the interrupt based on the IFA flag.					
RE	RE1	-	Set to "0" only.					
nc	RE2	0	Mask the interrupt based on the IFD flag.					
	NE2	1	Accept the interrupt based on the IFD flag.					
	RE3	_	No setting.					
	RF0	0	Turn off the LCD.					
	hru	1	Turn on the LCD.					
	RF1	0	Stop the function of a booster circuit.					
	nr i	1	Operate the function of a booster circuit.					
RF		0	Create the system clock frequency by dividing two the main oscillation					
	RF2	0	frequency.					
	nr2	4	Create the system clock frequency by dividing four the main oscillation					
	l	'	frequency.					
	RF3	_	Set to "0" only.					

System Clock Generator and Dividers

The main oscillation frequency which is input through "OSC_{IN} - OSC_{OUT}" or "OSC_{IN} - CK₂" is divided into 2 or 4 to generate the system clock fsys (Fig. 10).

System clock fsvs determines the execution instruction cycle so that the system clock period is the same as the instruction cycle.

However, the instruction execution cycle of two-

word instruction is twice that of one-word instructions.

Use of a CR oscillating element or a crystal oscillating element for the oscillator circuit is determined by the mask option. On the final stage of the divider, fc can be set to 1 Hz or 2 Hz (in case of 32 kHz crystal oscillation) depending on the mask option.




Fig. 10 System Clock Generator and Divider

Either of the system clock frequencies 16.384 kHz or 8.192 kHz (in case of 32.768 kHz oscillation) can be selected by the RF2 flag (See Table 2). The 8.192 kHz clock has slower command execution speed, but uses less power for the same function.

The system clock is initialized to 16.384 kHz after Hardware reset operation.

The Table 2 shows the relationship between the contents of RF2 flag for OSC resonator and the generated frequency, fsys.

		• •
FOR OSC RESONATOR	CONTENTS OF RF2 FLAG	GENERATED FREQUENCY fsys
32.768 kHz crystal	0	16.384 kHz
oscillation	1	8.192 kHz
40 M = CD escillation	0	20 kHz
40 kHz CR oscillation	1	10 kHz

Table 2 OSC Resonator and Frequency fsys

FUNCTIONAL DESCRIPTION Melody Output Function

The built-in chip melody generation circuit provides a variety of sound signals. Fig. 11 shows the block diagram of the melody generating circuit.

The melody ROM can store notes, rest and stop

commands in 160/256/256 (SM5L1/5L2/5L3)-step (1 step consists of 6-bit), allowing the generation of 12-scale over two octaves (555 to 2 097 Hz) and the section of the time base for notes (125/62.5 ms).




Fig. 11 Melody Generating Circuit

CONTROL PROCEDURE

The binary counter for designating the address of the melody ROM can be arbitrarily set using the PRE instruction. A performance is started and stopped by the RD0-flag to "1" and "0".

The stop code generates a "rest tell signal", and at the same time, sets the RD1 flag. The end of the melody can be found by testing the RD1 flag.

Accordingly, to stop a performance at the end of melody, the RD0 flag must be clear upon detection of RD1 flag = 1.

Next step of PRE instruction, put the NOP instruction.

The following is an example of a melody generating program.

MELO	LAX	2	
	ATX		
	LAX	1	
	PRE		; Set the starting address of
			the melody at the 21st.
			Hexadecimal step.
	NOP		; Dummy command

	:		
	LBLX	0DH	
	LAX	1	
	OUT		; Start the melody
•	TPB	1	; Executed for clear the RD1 flag
	NOP		; Dummy command
	:		
	:		
	LBLX	0DH	
L1	TPB	1	; Test the RD1 flag
	TR	L1	; Loop for detect the stop code
	LAX	0	
	OUT		; Stop the melody

Using these functions, the user can generate music, sound effects, alarm signals, etc. as desired, and any portion of the music can be repeated. Table 3 lists the melody output frequencies. The output frequency can be halved by making bit 5 (OCT) of the melody ROM 0 (Low). In Table 3, m0 to m3 show data in bits 1 to 4 of the melody ROM.


	m ₃ m ₂ m ₁ m ₀	OUTPUT FREQUENCY (Hz)	CLOCK NUMBER *1	*2
do	0010	2114.1	15.5	7 8 8 8
si	0011	1985.9	16.5	8 8 9
la#	0100	1872.4	17.5	8 9 9 9
la	0101	1771.2	18.5	9 9 9 10
sol#	0110	1680.4	19.5	9 10 10 10
sol	0111	1560.4	21.0	10 11 10 11
fa#	1000	1489.5	22.0	11 11 11 11
fa	1001	1394.4	23.5	11 12 12 12
mi	1010	1310.7	25.0	12 13 12 13
re#	1011	1236.5	26.5	13 13 14
re	1100	1170.3	28.0	14 14 14 14
do#	1101	1110.8	29.5	14 15 15 15

^{*1} Number of clocks for one cycle

^{*2} The number (n) in the waveforms represents the number of periods of the oscillation frequency (32.768 kHz) from the crystal oscillator for the duration in that particular part of the waveform.

MELODY ROM INSTRUCTION

The melody ROM instruction is composed of 6-bit. This 6-bit instruction (1 set), corresponding to a musical note, generates a sound signal.



Control the tone length. When "1",

125 ms; when "0", 62.5 ms.

OCT : When the octave is "1", the frequency

is determined by m₃-m₀.

When the octave is "0", 1/2 the frequency determined by m_3 - m_0 .

m₃ - m₀ : Frequency as shown in Table 3.

Pause when $m_3 = m_2 = m_1 = m_0 = 0$, stop instruction when $m_3 = m_2 = m_1$

 $= 0, m_0 = 1.$

EXAMPLE OF WRITING ON THE MELODY ROM

An example of writing a tune such as the following, on the melody ROM will be shown.



MUSICAL SCALE	TONE LENGTH (ms)	OCT	mз	m2	m۱	mo
sol	375	0	0	1	1	1
la	125	0	0	1	0	1
sol	250	0	0	1	1	1
mi	250	0	1	0	1	0
do	375	1	0	0	1	0
re	125	1	1	1	0	0
do	250	1	0	0	1	0
la	250	0	0	1	0	1

ADDRESS	DATA	MUSICAL NOTE INSTRUCITON
00	00	pause
01	27	sol
02	27	sol
03	27	sol
04	25	la
05	27	sol
06	27	sol
07	2A	mi mi
08	2A	mi
09	22	do
0A	. 22	do
0B	22	do
0C	3C	re
0D	22	do
0E	22	do
0F	25	la
10	25	la
11	01	stop

The tone length of an initial musical note which is generated from ROM addressed data assigned by a PRE instruction has an error of maximum ±4 ms. Therefore, by applying a pause as an initial note, a melody performs with a precisely regulated tone length.

Standby Function

A standby function is available which temporary stops program execution to conserve power consumption. The state during which a program is in execution is called the operation mode and the state during which the execution is temporary stopped is called the standby mode.

The standby mode further contains two modes, the stop mode and the halt mode. The stop mode stops the system section. In the stop mode, the display (LCD) is blanked. And the response speed of LCD returning to the display state (the operation) drops slightly.

The halt mode stops only system clock generator circuit (the state of the LCD is retained). This mode is used to activate the system immediately after a condition cause a release to the operation mode.

To enter the standby mode, select either stop mode or halt mode whichever appropriate. (Fig. 12)




Fig. 12 Operation Shift of Program

During the standby mode, the contents of the RAM and C flag are retained. The contents of the flags, registers and output latches shown below are also retained.

FLAG	REGISTER	OUTPUT LATCH REGISTER
IFA flag	Acc	P0 register
IFD flag	X register	P1 register
IME flag	Вм, Вь register	P2 register
	SP	
	SR	

A release from the standby mode to the operation mode is performed by a reset port input, an interrupt from the nonmaskable INTA, and divider. A maskable interrupt request cannot become a factor in releasing back to the operation mode. The mask setting is performed with RE register. (see Table 2)

CAUTION:

When all of P10 to P13 level are High, the SM5Lx is performed to release the standby mode and enter normally hardware reset operation. (Mask option)

Next, the transition of the standby mode and the release method from the standby mode are described.

TRANSITION FORM THE OPERATION MODE TO THE STANDBY MODE

The HALT instruction is executed to set the halt mode and the STOP instruction is executed to set the stop mode.

Since the interrupt is used to release from the standby mode, the mode does not transfer to the standby mode if any of the following conditions are satisfied during execution of the STOP or HALT instruction.

- a) RE0 is set and the INTA level is High.
- b) RE2 is set and the IFD flag is set.

If any of the conditions above is satisfied, the mode does not transfer to the standby mode even if the STOP or HALT instruction is executed and the instruction at the address following that of the STOP or HALT instruction is executed. Therefore, place the JUMP instruction which specifies step 0 on page 3 to the location at the address following that of the STOP or HALT instruction.

RELEASE FROM THE STANDBY MODE TO THE OPERATION MODE

Release based on an interrupt request from the INTA pin, or divider overflow. However, the reset is limited to a nonmaskable interrupt request.

The program restarts from step 0 on page 3. However, if the IME flag is set, the instruction at step 0 on page 3 is executed and a subroutine jump is performed to the interrupt processing routine specified on page 2 according to the type of interrupt.

Even if Low level input on INTA pin is removed before 900 command cycles, the stop mode is released.

However, the program will not jump to 20_H page (interrupt process routine).

Interrupt request flag IFA is not set: the program continues at step 0 of 03H page.

Interrupts

Interrupts originate from an INTA input or divider overflow. The IFA, and IFD flags become interrupt request flags.

The interrupt block is composed of mask flags (RE0, RE2), the IME flag and interrupt processing circuit.

As shown in Fig. 13, resetting a mask flag enables the interrupt request flag to be independently masked. Thus, the mask flags can be used in a program to establish the interrupt priority. The priority for interrupts generated simultaneously is shown in Table 4.




Fig. 13 Interrupt Block

Table 4 Interrupt Event Summary

INTERRUPT REQUEST	JUMP DE	STINATION	PRIORITY	INTERRUPT
(REQUEST FLAG)	PAGE	STEP	ORDER	ENABLE FLAG
INTA input (IFA)	2	0	1	RE0
Divider overflow (IFD)	2	4	2	RE2

When the IME flag is set, the interrupt circuit activates according to the interrupt request and a subroutine jump is performed to the specified The jump destinations according to interrupt origin are shown in Table 4. When the IME flag is cleared, an interrupt is not accepted even if an interrupt request is generated. The interrupt timing are shown in Fig. 14 and Fig. 15. The timing chart shown in Fig. 14 shows the interrupt enable state when an interrupt request has been generated. In this case, the interrupt processing signal INT goes High, one instruction cycle after the interrupt request flag is set. When INT goes High, the contents of the program counter are pushed into the stack register and execution jumps to the specified address. At this time, the INT signal and the IME flag are cleared to establish the interrupt disable mode. The IME flag is set again when the RTNI instruction is executed to establish the interrupt enable mode.

The timing chart shown in Fig. 15 shows the state when interrupts are enabled while multiple interrupts are generated. In this case, a subroutine jump is performed according to the interrupt having the highest priority. When returning from the subroutine by executing the RTNI instruction, the instruction (two words are executed for a two-word instruction) at the location of return is executed and the interrupt for the next highest priority is accepted.

If an interrupt request is generated during execution of a two-cycle instruction, the instruction is executed after which interrupt processing is performed. If consecutive LAX instructions are skipped or if the SKIP conditions are satisfied, the skip operation is terminated after which interrupt processing is performed.




Fig. 14 Interrupt Timing Chart




Fig. 15 Interrupt Timing Chart

NOTE:

Fig. 14 and Fig. 15 show the case where the interrupt request flags are not masked.

Hardware Reset Function

The hardware reset function mode activated two instruction cycles after the trailing edge from the RESET pin. When the RESET pin is changed from High to Low, the pulse which is input by the OSC_{IN} pin is counted 2¹⁵ times after which the reset mode clears and the program counter starts from address 0 on page 0.

The initialized status of the system after reset is shown in Table 5.

The following reset functions are available.

- The I/O port is set as an input port and the mode register RD, RE and RF are cleared. The output only port (P0) is cleared and output Low.
- The interrupt request flags (IFA, IFD) and the interrupt enable flag (IME) are clear and all interrupts become disabled.
- The program counter start from step 0 on page 0. For activate reset function, when power is turned on, you must be connect a capacitor (0.1 μ F, TYP.) across the $\overline{\text{RESET}}$ pin and GND.

Table 5 Reset Status

FLAG OR REGISTER, X-REGISTER	STATUS (in reset mode and at program start)
PC	0
SP	Level 1
RAM	Undefined
Acc	Undefined
X-register	Undefined
P0-P2 output latch registers	0
Divider	0
IFA flag	0
IFD flag	0
IME flag	0
C flag	Undefined
Bм, B∟ registers	Undefined
Register RD (bit 0)	0
Register RD (bit 1)	Undefined
Register RE (bit 2, 1, 0)	0
Register RF (bit 3, 2, 1, 0)	0

NOTE:

When all of P1 pins (P1o to P1o) level goes to High, the SM5Lx is performed to reset operation. (Mask option)

LCD Function

· Display segment

The SM5Lx contains a built-in circuit which directly drive a 1/4 duty, 1/2 bias LCD.

A sample LCD pattern is shown in Fig. 16.




Fig. 16 LCD Pattern

A segment of the LCD can be turned on or off by setting the corresponding bit in the display RAM (see Fig. 7) to "1" or "0". The displayed segments can assume any configuration containing up to a maximum of 84/136/168 (SM5L1/5L2/5L3) segments. An example of a 7-segment numeric display is shown in Fig. 17.




Fig. 17 Sample LCD Pattern for 7-Segment Numeric Display

· LCD drive waveforms

The LCD drive waveforms for the LCD pattern of Fig. 17 displaying a "5" are shown in Fig. 18 (the segment output uses S_0 and S_1). For Fig. 18, 3 V is applied to the V_{DD} pin, and 1.5 V is applied to the V_M pin.




Fig. 18 LCD Drive Waveforms
(frame frequency = 1/T = 64 Hz or 128 Hz)

* Frame frequency is selectable by mask option.

SHARP SM5L1/5L2/5L3

Booster circuit

The device contains a booster circuit which generates a voltage two times higher than the 1.5 V power supply.

Then, it is necessary to apply external capacitors between DDC pin and Vcc pin as well as VDD pin and GND (see Fig. 19).




Fig. 19 Booster Circuit

Blank display

There are two way to blank the entire display to match the purpose.

(a) Blanking the display for a short time.

Set bit 0 of the RF register to "1": Display Set bit 0 of the RF register to "0": Blank state

(b) Blanking the display for a long period mainy to reduce supply current.

Set bit 0 and 1 of the RF register to "1": Display

Set bit 0 and 1 of the RF register to "0" : Blank state

When bit 1 of the RF register is set to "0", the booster circuit does not operate and the backplate outputs and segment outputs are dropped to V_M level, and the display blanks. By stepping the function of the booster circuit, the supply current can be greatly reduced. However, when the display is blanked using method (b), the response speed of the LCD returning to the display state drops slightly. The RF register is on the blank state after initialization from hardware reset.

INSTRUCTION SET Definition of Symbols

The following symbols are used in descriptions for the instructions.

M : Contents of RAM at the address

specified by the B register

← : Transfer direction

U : Logical OR
∩ : Logical AND
⊕ : Logical XOR
Ai : ith bit of the Acc

Push : Content of the PC are decremented to

the stack register.

Pop : The decremented contents are

transferred back to the PC.

Pj : Pj register (j = 0, 1, 2, 3) Rj : Rj register (j = D, E, F)

ROM (): ROM contents for address within ()
Cy: Carry of ALU (different from the C flag)

- Each bit of a register can be represented.
 For example, the ith bit of X register and R(0) register are represented as Xi and R(0) i. (i = 0, 1, 2, 3, ...)
- Increment and decrement denote the binary addition of 1_H and F_H, respectively.
- To skip a certain instruction means that the instruction is ignored and that no operation is performed until the execution transfers to the next instruction. In other words, the instruction is regarded as a NOP instruction. Therefore, one cycle is required to skip a one-word instruction and two cycles are required to skip a two-word instruction.


Instruction Summary

	Instruction Summary					
MNEMONIC	MACHINE CODE	OPERATION				
		s Control Instructions				
TR x	80 to BF	P _L ← x (I ₅ -I ₀)				
TL xy	E0 to EF	Pu ← x (I11-I6)				
	00 to FF	P _L ← y (I ₅ -I ₀)				
TRS x	C0 to DF	Push, Pυ ← 01н				
		$P_L \leftarrow x \ (I_4, I_3, I_2, I_1, I_0, 0)$				
	F0 to FF	Push,				
CALL xy	00 to FF	Pu ← x (I11-I6)				
	00 10 11	P _L ← y (I₅-I₀)				
RTN	7D	Pop				
RTNS	7E	Pop, Skip the next step				
RTNL	7F	Pop, IME ← 1				
Data Transfer Instructions						
LAX x	10 to 1F	Acc ← x (I₃-I₀)				
LBMX x	30 to 2F	B _M ← x (I₃-I₀)				
LBLX x	20 to 2F	BL ← x (I₃-I₀)				
154	50 to 50	Acc ← M				
LDA x	50 to 53	Вмі ← Вмі ⊕ х (I1, Io) (i = 1, 0)				
- FVO	-4. F7	M ↔ Acc				
EXC x	54 to 57	Вмі ← Вмі ⊕ х (I₁, I₀) (i = 1, 0)				
		M ↔ Acc, B _L ← B _L +1				
EXCI x	58 to 5B	B мі ← B мі \oplus х (I_1 , I_0) ($i = 1, 0$)				
		Skip if Cy = 1 (BL = FH \rightarrow 0)				
		M ↔ Acc, B _L ← B _L +F _H				
EXCD x	5C to 5F	Bмi ← Bмi ⊕ x (I₁, I₀) (i = 1, 0)				
		Skip if Cy = 1 (BL = $0 \rightarrow F_H$)				
EXAX	64	Acc ↔ X				
ATX	65	x ← Acc				
EXBM	66	Вм ↔ Асс				
EXBL	67	B _L ↔ Acc				
EX	68	B ↔ SB				
		etic Instructions				
-		Acc ← Acc+x (I₃-I₀),				
ADX x	00 to 0F	Skip if $Cy = 1$				
ADD	7A	Acc ← Acc+M				
		$Acc \leftarrow Acc + M+C, C \leftrightarrow Cy$				
ADC	7B	Skip if Cy = 1				
COMA	79	$Acc \leftarrow \overline{Acc}$				
INCB	78	$B_L \leftarrow B_L + 1$, Skip if $B_L = F_H$				
DECB	70 7C	$B_L \leftarrow B_L - 1$, Skip if $B_L = 0$				
DEOD		DE \ DE 1, ONIP DE = 0				


MNEMONIC	MACHINE CODE	OPERATION
		t Instructions
TAM	6F	Skip if Acc = M
TC x	6E	Skip if C = 1
TM	48 to 4B	Skip if Mi = 1 (i = 3 to 0)
TABL	6B	Skip if A = B _L
TPB x	4C to 4F	Skip if P (R) i = 1 (i = I ₁ , I ₀)
TA	6C	Skip if IFA = 1, and (IFA \leftarrow 0)
	69	
TD	02	Skip if IFD = 1, and (IFD \leftarrow 0)
	Bit Manip	ulation Instructions
SM x	44 to 47	Mi ← 1 (i = 3 to 0)
RM x	40 to 43	Mi ← 0 (i = 3 to 0)
SC	61	c ← 1
RC	60	c ← 0
IE	63	IME ← 1
ID	62	IME ← 0
	I/O Cor	trol Instructions
INL	70	Acc ← P1i (i = 3 to 0)
OUTL	71	P0i ← Acc (i = 3 to 0)
ANP	72	$Pj \leftarrow Pj \cap Acc (j = 3 to 0)$
ORP	73	$Pj \leftarrow Pj \cup Acc (j = 3 to 0)$
IN	74	$Acc \leftarrow Pj (j = 3, 2, 1)$
OUT	75	$Pj \leftarrow Acc (j = 3 \text{ to } 0)$
		$Rj \leftarrow Acc (j = F \text{ to } D)$
	Table Ref	erence Instructions
		Push
PAT	6A	$Pu \leftarrow (0, 4), PL (X_1, X_0, Acc)$
' ^ ''	00 to FF	(X, Acc) ← I ₇ -I ₀
		Pop
	Divid	er Instructions
DR	69	DIV (f7-f0) Reset
	03	
DTA	69	Acc ← Divider (f₃ to f₀)
	04	
	Melody C	ontrol Instructions
PRE	6B	Melody ROM pointer preset
		Melody ROM pointer ← X, A
		ial Instructions
STOP	76	Standby mode (STOP)
HALT	77	Standby mode (HALT)
NOP	00	No operation

SYSTEM CONFIGURATION EXAMPLE

· Sports watch



· Watch and calculator



SM5K4

DESCRIPTION

The SM5K4 is a CMOS 4-bit single-chip microcomputer incorporating 4-bit parallel processing function, ROM, RAM, 10-bit A/D converter and timer/counters.

It provides three kinds of interrupts and 4 levels subroutine stack. Being fabricated through CMOS process, the chip requires less power and available in a small package: best suitable for Low power controlling, compact equipment like a precision charger.

FEATURES

ROM capacity: 2 048 x 4 bits
RAM capacity: 128 x 4 bits

· Instruction sets: 50

· Subroutine nesting: 4 levels

• I/O port :

Input

8 (30SDIP/32SOP/36QFP)

5 (24SSOP)

Output

4

Input/output

12 (36QFP/32SOP)

11 (30SDIP)

8 (24SSOP)

· Interrupts:

Internal interrupt

x 1 (timer)

External interrupt

x 2 (2 external interrupt

inputs)

· A/D converter:

Resolution

10 bits

Channels

4

Conversion cycle

 $122 \mu s (fosc = 500kHz)$

Comparator mode cycle 50 µs (fosc = 500kHz)

Timer/counter: 8 bits x 1

· Built-in main clock oscillator (CR oscillator :

Capacitor is built-in) for system clock

Oscillator frequency: 2.0 MHz (MAX.)

· Built-in 15 stages divider

Instruction cycle time :

1.2 μ s (TYP.) (V_{DD} = 5 V, Rf = 33 k Ω)

4-Bit Single-Chip Microcomputer (Controller with 10-Bit A/D Converter)

- · Large current output pins (LED direct drive): 4
- Supply voltage: 2.7 to 5.5 V
- · Packages:

30-pin SDIP (SDIP030-P-0400)

32-pin SOP (SOP032-P-0525)


24-pin SSOP (SSOP024-P-0275)

36-pin QFP (QFP036-P-1010)


NOTE:

Refer to the SM5K5 concerning about system/functional information of SM5K4.

PIN CONNECTIONS



BLOCK DIAGRAM



Nomenclature

Α : A register INT : Interrupt control unit A/D : A/D converter unit P0-P5 : Port register ALU : Arithmetic logic unit Pu, PL : Program counter BM, BL : RAM address register R8, R9, RC, RE, RF: Mode register : Carry flag RA : Count register IFA, IFB, IFT: Interrupt request flag RB : Modulo register IME : Interrupt Master enable flag SB : SB register INST. DEC. : Instruction decoder SR : Stack register

PIN DESCRIPTION

SYMBOL	I/O	FUNCTION
P0 ₀ -P0 ₃	0	High current output (sink current 15 mA)
P10-P11	I	Input (standby release) (counter input : P11) with pull-up resistor
P12-P13	i	Input (standby release) with pull-up resistor
P20-P23	I/O	Input or output (independent) with pull-up resistor
P30-P33	1	Input (also used as analog input) with pull-up resistor
P40-P43, P50-P53	I/O	Input and output with pull-up resistor
OSCIN, OSCOUT	I/O	Crystal pins
RESET	ī	Reset signal input with pull-up resistor
VR, AGND	1	A/D converter reference supply input port
V _{DD} , GND	ı	Power supply, Ground

NOTE:

Pin numbers apply to the 36-pin QFP and 32-pin SOP. (In case of 30-pin SDIP, $P5_2$ pin does not exist. In case of 24-pin SSOP, $P1_2$, $P1_3$ $P3_3$, $P5_0$ - $P5_3$ pins do not exist.)

ABSOLUTE MAXIMUM RATINGS


PARAMETER	SYMBOL	CONDITIONS	RATING	UNIT
Supply voltage	V _{DD}		-0.3 to +7.0	V
Input voltage	Vı		-0.3 to V _{DD} +0.3	٧
Output voltage	Vo		-0.3 to V _{DD} +0.3	٧
Maximum output current	Іон	High-level output current (all outputs)	4	mA
	loro	Low-level output current (P00-P03)	30	mA
	lo _{L1}	Low-level output current (all but $\overline{P0}_0$ - $\overline{P0}_3$)	4	mA
Total autout aureant	∑юн	High-level output current (all outputs)	20	mA
faximum output current otal output current	Σιοι	Low-level output current (all outputs)	80	mA
Operating temperature	Topr		-20 to +85	°C
Storage temperature	Тѕтс		-55 to +150	°C

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	CONDITIONS	RATING	UNIT
Supply voltage	V _{DD}		2.7 to 5.5	V
Instruction avala	Т	$V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$	2 to 5	
Instruction cycle	Tsys	$V_{DD} = 5.0 \text{ V} \pm 10\%$	1 to 5	⊢ μs
Main clock frequency *		V _{DD} = 2.7 to 5.5 V	1 M to 400 k	
(OSCIN - OSCOUT)	fosc	V _{DD} = 5.0 V ± 10%	2 M to 400 k	Hz Hz

^{*} Degree of fluctuation frequency: ± 20%

OSCILLATION CIRCUIT



NOTES:

- The typical oscillation frequency shall be determined in consideration of operating condition and fluctuation frequency.
- Mount Rf as close as possible to the oscillator pins of the LSI, in order to reduce an influence from floating capacitance
- Since the value of resistor Rf varies depending on circuit pattern and others, the final Rf value shall be determined on the actual unit.
- Don't connect any line to OSC_{IN} and OSC_{OUT} except oscillator circuit.
- · Don't put any signal line across the oscillator circuit line.
- On the multilayer circuit, do not let the oscillator circuit wiring cross other circuit.
- Minimize the wiring capacitance of GND and VDD wiring.

DC CHARACTERISTICS

 $(V_{DD} = 2.7 \text{ to } 5.5 \text{ V}, Ta = -20 \text{ to } +85^{\circ}\text{C})$

PARAMETER	SYMBOL	COND	ITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
	ViH1			0.8 x VDD		VDD	V	4
Input voltage	V _{IL1}			0		0.2 x V _{DD}	V	'
input voitage	V _{IH2}			0.9 x VDD		VDD	UNIT V V μA μA mA mA μA μA μA μA LSB	
	V _{IL2}			0		0.1 x V _{DD}		2
		V 0.V	$V_{DD} = 2.7 \text{ to } 3.3 \text{ V}$	1.0	25	90	2 x V _{DD} V 2 V _{DD} V 2 90 250 μA 3 3.0 10 μA 4 mA 5 mA 5 mA 7 2 800 900 1 400 1 700 1 000 5 350 μA 9 350 μA 9 500 3 μA 10 bit ± 4.0 LSB	
	lıL1	$V_{IN} = 0 V$	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$	15	70	250		3
Input current	liнi	VIN = VDD				3.0		
	IIL2	VIN = 0 V			1.0	10		4
	I _{IH2}	VIN = VDD			1.0	.10	μΑ	4
		V 40V	$V_{DD} = 2.7 \text{ to } 3.3 \text{ V}$	3	15			
	lo _{L1}	Vo = 1.0 V	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$	12	25		A	_ `
	,	V V 05V	$V_{DD} = 2.7 \text{ to } 3.3 \text{ V}$	0.2	1.5		mA	5
0.4	Іон1	$V_0 = V_{DD} - 0.5 V$	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$	0.8	2.2			1
Output current	lo _{L2}	Vo = 1.5 V	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$	4.0	9.0			
	Іон2	$V_0 = V_{DD} - 0.5 V$	$V_{DD} = 2.7 \text{ to } 3.3 \text{ V}$	0.2	2.0			6
			$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$	0.8	2.4			
	І онз	$V_{OH} = V_{DD} - 1.0 V$	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$	0.5				7
	. IDD	fosc = 2.0 MHz	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$		1 200	2 800		
		fosc = 1.0 MHz	$V_{DD} = 2.7 \text{ to } 3.3 \text{ V}$		300	900		
			$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$		600	1 400		
		fosc = 2.0 MHz	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$		760	1 700	μΑ	8
Supply current	Інст	fosc = 1.0 MHz	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$		400	1 000	ν μΑ μΑ mA mA μΑ μΑ μΑ bit	
	Іѕтор	$V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$				5		
		A/D conversion	$V_{DD} = 2.7 \text{ to } 3.3 \text{ V}$		130	350		
	Iva	in operation	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$		220	500	μΑ	9
		A/D conversion in stop	$V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$			3	μA	10
	Resolution	<u> </u>	I		10		bit	
	Differential	fosc = 1.0 MHz	V VD 50.V		. 0.5	. 40		
	error	Topr = 25°C	$V_{DD} = VR = 5.0 V$		± 2.5	± 4.0		ļ
A/D conversion	Sequential	fosc = 1 MHz	VD 50V				LCD	
	error	Topr = 25°C	$V_{DD} = VR = 5.0 V$		± 3.2	± 5.0	rsb	
	Total error	fosc = 1 MHz Topr = 25°C	V _{DD} = VR = 5.0 V		± 4.0	± 6.0		
Reference clock oscillator frequency	fosc	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V},$	Rf = 33 kΩ	1.34	1.67	2.0	MHz	

NOTES:


- Applicable pins: P12, P13, P20-P23, P30-P33 (digital input mode), P40-P43, P50-P53*1
- 2. Applicable pins : OSCIN, RESET, P10, P11
- 3. Applicable pins: RESET, P1o-P13, P2o-P23, P4o-P43, P5o-P53, P3o-P33 (digital input mode)*1
- 4. Applicable pins : P3₀-P3₃ (analog input mode)
 5. Applicable pins : P0₀-P0₃ (large current output)
- 6. Applicable pins : P2₀-P2₃, P4₀-P4₃, P5₀-P5₃ (output mode)*¹
- 7. Applicable pins: P30-P33*2

- 8. No-load condition (A/D conversion in stop)
- 9. A/D conversion in operation (A/D conversion enable)
- 10. A/D conversion in stop (A/D conversion disable)
- *1 In case of 36-pin QFP and 32-pin SOP.

 (In case of 30-pin SDIP, P5₂ pin dose not exist. In case of 24-pin SSOP, P1₂, P1₃, P3₃, P5₀-P5₃ pins do not exist.)
- *2 P3 ports are normally used for input port with pull-up resistor. These ports can be also used as a suspected case of output port.

SYSTEM CONFIGURATION EXAMPLE

Charger controller



SM5K5

DESCRIPTION

The SM5K5 is a CMOS 4-bit single-chip micro computer incorporating 4-bit parallel processing function, ROM, RAM, 10-bit A/D converter and timer/counters.

It provides three kinds of interrupts and 4 levels subroutine stack. Being fabricated through CMOS process, the chip requires less power and available in a small package: best suitable for Low power controlling, compact equipment like a precision charger.

FEATURES

ROM capacity: 2 048 x 4 bitsRAM capacity: 128 x 4 bits

• Instruction sets: 50

· Subroutine nesting: 4 levels

• I/O port :

Input

8

Output

4

Input/output

12 (36QFP/32SOP)

11 (30SDIP) 8 (28SOP)

• Interrupts :

Internal interrupt

x 1 (timer)

External interrupt

x 2 (2 external interrupt

inputs)

· A/D converter:

Resolution

10 bits

Channels

4

- Timer/counter: 8 bits x 1
- Built-in main clock oscillator for system clock
- Signal generation for real time clock
- · Built-in 15 stages divider for real time clock
- · Instruction cycle time:

1 μ s (MIN.) (2 MHz, at 5 V ± 10%)

2 μs (MIN.) (1 MHz, at 2.2 to 5.5 V)

- Large current output pins (LED direct drive): 4
- Supply voltage: 2.2 to 5.5 V

4-Bit Single-Chip Microcomputer (Controller With 10-Bit A/D Converter)

· Packages :


30-pin SDIP (SDIP030-P-0400)

28-pin SOP (SOP028-P-0450)


32-pin SOP (SOP032-P-0525)

36-pin QFP (QFP036-P-1010)

PIN CONNECTIONS



BLOCK DIAGRAM



Nomenclature

Α : A register INT A/D : A/D converter unit P0-P5 ALU : Arithmetic logic unit Pu, PL : RAM address register R8, R9, RC, RE, RF: Mode register BM, BL RA : Carry flag IFA, IFB, IFT: Interrupt request flag RB

: Interrupt master enable flag

INST. DEC. : Instruction decoder

SB : SB register SR : Stack register

: Interrupt control unit

: Port register : Program counter

: Count register

: Modulo register

IME

PIN DESCRIPTION

SYMBOL	I/O	FUNCTION	
P0 ₀ -P0 ₃	0	High current output (sink current 15 mA)	
P10-P11	1	Input (standby release) (counter input : P11)	
P12-P13	i	Input (standby release)	
P20-P23	1/0	Input or output (independent)	
P3 ₀ -P3 ₃	1	Input (also used as analog input)	
P40-P43, P50-P53	I/O	Input and output	
OSCIN, OSCOUT	I/O	Crystal pins	
RESET	I	Reset signal input	
VR, AGND		A/D converter reference supply input port	
Vod, GND	1	Power supply, Ground	

NOTE :

Symbols apply to 32-pin SOP and 36-pin QFP. (In case of 30-pin SDIP, P52 does not exist. In case of 28-pin SOP, P50-P53 do not exist.)

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	SYMBOL CONDITIONS		UNIT
Supply voltage	V _{DD}		-0.3 to +7.0	V
Input voltage	Vı		-0.3 to V _{DD} +0.3	V
Output voltage	Vo		-0.3 to V _{DD} +0.3	V
	Іон	High-level output current (all outputs)	4	mA
Maximum output current	loro	Low-level output current (POo-PO3)	30	mA
	l _{OL1}	Low-level output current (all but $\overline{P0_0}$ - $\overline{P0_3}$)	4	mA
Total autaut aurrent	Σιοн	High-level output current (all outputs)	20	mA
Total output current	∑iol	Low-level output current (all outputs)	80	mA
Operating temperature	Topr		-20 to +70	°C
Storage temperature	Тѕтс		-55 to +150	°C

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	CONDITIONS	RATING	UNIT	
Supply voltage	VDD		2.2 to 5.5	V	
Inchrication avalo	т	V _{DD} = 2.2 to 5.5 V	2 to 61		
Instruction cycle Ts	Tsys	V _{DD} = 5.0 V ± 10%	1 to 61	μs	
Main clock frequency		$V_{DD} = 2.2 \text{ to } 5.5 \text{ V}$	1 M to 32.768 k	11-	
(OSCIN-OSCOUT)	fosc	$V_{DD} = 5.0 \text{ V} \pm 10\%$	2 M to 32.768 k	- Hz	

DC CHARACTERISTICS

(Ta = -20 to +70°C, Typ. value : V_{DD} = 5.0 or 3.0 V, Unless otherwise noted.)

PARAMETER	SYMBOL		ITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
	VIH1			0.8 x VDD		V _{DD}	V	1
Innut valtage	V _{IL1}			0		0.2 x V _{DD}	V	'
Input voltage	V _{IH2}			0.9 x V _{DD}		V _{DD}	V	
	V _{IL2}			0		0.1 x V _{DD}	V	2
		V 0 V	$V_{DD} = 2.2 \text{ to } 3.3 \text{ V}$	2	25	90		
	lılı1	$V_{IN} = 0 V$	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$	25	70	250	μΑ	3
Input current	Інт	VIN = VDD	· · · · · · · · · · · · · · · · · · ·			2		l
	liL2	V _{IN} = 0 V			1	10		4
	I _{IH2}	$V_{\text{IN}} = V_{\text{DD}}$			1	10	μA	4
	1.	Vo = 1.0 V	$V_{DD} = 2.2 \text{ to } 3.3 \text{ V}$	5	15			
	lol1	Vo = 1.0 V	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$	15	25			5
	1	Vo = Vpp-0.5 V	$V_{DD} = 2.2 \text{ to } 3.3 \text{ V}$	0.3	1.5		mA) 5
Output ourrant	Іон1	VO = VDD-U.5 V	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$	1.0	2.2			
Output current	1.	V- 05.V	$V_{DD} = 2.2 \text{ to } 3.3 \text{ V}$	7	35			
	lol2	Vo = 0.5 V	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$	20	60		_	6
		Vo = Vpp-0.5 V	$V_{DD} = 2.2 \text{ to } 3.3 \text{ V}$	300	2 000		μA	
	Іон2	VO = VDD-0.5 V	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$	1 000	2 400			
	fo	fosc = 2 MHz	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$		1 200	2 500	μА	
		fosc = 1 MHz	$V_{DD} = 2.2 \text{ to } 3.3 \text{ V}$		300	800		
	loo		$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$		600	1 200		7
			$V_{DD} = 2.2 \text{ to } 3.3 \text{ V}$		20	120		
		fosc = 32.768 kHz	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$		40	160		
		fosc = 2 MHz	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$		760	1 500		
	,	fosc = 1 MHz	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$		400	900		
Supply current	Інст	4 00.700 1.11-	$V_{DD} = 2.2 \text{ to } 3.3 \text{ V}$		15	60		
		fosc = 32.768 kHz	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$		20	90	μΑ	7
		Ceramic osc.	$V_{DD} = 2.2 \text{ to } 3.3 \text{ V}$			2		
	Іѕтор	Crystal osc.	$V_{DD} = 2.2 \text{ to } 3.3 \text{ V}$		2	10		
		(at 32.768 kHz)	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$		10	25		
		A/D in exerction	$V_{DD} = 2.2 \text{ to } 3.3 \text{ V}$		130	300		
	Iva	A/D in operation	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$		220	450	μA	8
		A/D in stop	$V_{DD} = 2.2 \text{ to } 5.5 \text{ V}$			2	μΑ	9
	Resolution				10		bit	
	Differential	fosc = 1 MHz	V VD 50V			+ 4.0		1
	linearity erro	or Tope = 25°C	$V_{DD} = VR = 5.0 V$		± 2.5	± 4.0		
A/D conversion	Linearity err	or $fosc = 1 MHz$ $Topr = 25^{\circ}C$	V _{DD} = VR = 5.0 V		± 3.2	± 5.0	LSB	
	Total error	fosc = 1 MHz Tops = 25°C	V _{DD} = VR = 5.0 V		± 4.0	± 6.0		

NOTES:

- Applicable pins: P12, P13, P20-P23, P30-P33 (digital input mode), P40-P43, P50-P53*1
- 2. Applicable pins: OSCIN, RESET, P10, P11
- 3. Applicable pins: RESET, P1₀-P1₃, P2₀-P2₃, P4₀-P4₃, P5₀-P5₃ (digital input mode)*¹
- 4. Applicable pins: P3₀-P3₃ (analog input mode)
- 5. Applicable pins: $\overline{P0}_{0}$ - $\overline{P0}_{3}$, (High current port)
- 6. Applicable pins: P2o-P23, P4o-P43, P5o-P53 (during output mode)*1
- No load (A/D conversion in stop) MAX. value V_{DD} = 5.5 V (or 3.3 V), T_{OPR} = -20°C
- 8. A/D conversion in operation (operation enable)
- 9. A/D conversion in stop (operation disable)
- *1 In case of 32-pin SOP and 36-pin QFP.

 (In case of 30-pin SDIP, P5₂ dose not exist. In case of 28-pin SOP, P5₀-P5₃ do not exist.)

SYSTEM CONFIGURATION A Register and X Register

The A register (or accumulator (ACC)) is a 4-bit general purpose register. The register is mainly used in conjunction with the ALU, C flag and RAM, to transfer numerical value and data to perform various operations. The A register is also used to transfer data between input and output pins.

The X register (or auxiliary accumulator) is a 4-bit register and can be used as a temporary register. It loads contents of the A register or its content is transferred to the A register. When the table reference instruction PAT is used, the X and A registers load ROM data. A pair of A and X registers can accommodate 8-bit data.




Fig. 1 Data Transfer Example between A Register and X Register

Arithmetic and Logic Unit (ALU) and Carry Signal Cy

The ALU performs 4-bit parallel operation




Fig. 2 ALU

The ALU operates binary addition in conjunction with RAM, C flag and A register. The carry signal Cy is generated if a carry occurs during ALU operation. Some instructions use Cy: ADC instruction sets/clears the content of the C flag; ADX instruction causes the program to skip the next instruction. Note that Cy is the symbol for carry signal and not for C flag.

B Register and SB Register

• B register (BM, BL)

The B register is an 8-bit register that is used to specify the RAM address. The upper 4-bit section is called B_M register and lower 4-bit B_L .

· SB register

The SB register is an 8-bit register used as the save register for the B register. The contents of B register and SB register can be exchanged through EX instruction.




Fig. 3 B Register and SB Register

Data Memory (RAM)

The data memory (RAM) is used to store data up to $4 \times 16 \times 8 = 512$ bits.




Fig. 4 RAM File and Word

Program Counter PC and Stack Register SR

The program counter PC specifies the ROM address. The PC consists of 12-bit as shown in Fig. 5: The upper 6-bit (P_{L}) represents a page while the lower 6-bit (P_{L}) denotes a step. The P_{L} section is a register and the P_{L} section, a binary counter.

Execution of interrupt handling and the table reference instruction PAT also automatically uses 1 stage of the stack register SR.




Fig. 5 Program Counter PC and Stack Register SR

Program Memory (ROM)

The ROM is used to store the program. The capacity of the ROM is 2 048-step (32-page by 64-

step. See Fig. 6). The configuration of the ROM and program jumps are illustrated in Fig. 7.




Fig. 6 Page and Step for ROM

Pu (p	age)	Pu (pa	age)
00н	Start address upon hardware reset	10н	
01н	Front cover of subroutine TRS RTN TLxy	11н	2
02н	Interrupt	12н	RTN
03н	Standby released ①	13н	TRSx 3
04н	Reference to the table during execution of PAT instructions	14н	
05н	TRSx	15н	
06н		16н	
07н	TLxy ①	17н	
08н		18н	
09н		19н	TRX
ОАн	TRx 🕽 ①	1Ан	
ОВн		1Вн	
0Сн	① RTN	1Сн	
0Дн	CALLxy	1 Dн	
0Ен		1Ен	
0Fн		1 F н	Last page, last step (1F3Fн)

Number in a circle is a step number in the program jump.

Fig. 7 ROM Configuration and Program Jump Example

Output Latch Register and Mode Register

The SM5K5 contains 6 output latch registers and 8 mode registers which either latch contents of output ports or control some functions of the SM5K5.

Theses registers, their functions and available transfer instructions are shown in Table 1 below.

Table 1 Output Latch Registers and Mode Registers

SYMBOL	FUNCTION	OUT	INL	OUT	IN/TPB	ANP/ORP	CONTENT OF BL
P0	Output register	0	_	0	_	0	0
P1	Input register	_	0	_	0	-	1
P2	I/O register (independent)	_	_	0	0	0	2
P3	Input register (and analog input)		_		0	_	3
R3	Control register			0			3
P4	I/O register	_	_	0	0	0	4
P5	I/O register	_	_	0	0	0	5
R8*	A/D data/control register	_	_	0	0	_	8
R9*	A/D data register	_	_	0	0		9
RA*	Timer/counter register	_	-	0	0	_	Α
RB*	Timer/modulo register	_	_	0	0	_	В
RC	Timer control register	_	_	0	0	_	С
RE	Interrupt mask register	_	_	0	0	_	E
RF	P2 directional register	_		0	0	_	F

^{* 8-}bit register

NOTE:

Bit 4 (R84) in the R8 register is read only. (Read or write operation of this bit does not affect any other operation.)

OUTPUT LATCH REGISTER

An output latch register sets the output level of the pin to which it is connected.

FUNCTIONAL DESCRIPTION Hardware Reset Function

Reset function initializes the SM5K5 system. When the input on the RESET pin goes Low, the system enters reset condition after 2 command cycles. After the RESET pin goes High level, the reset condition is removed as the input pulse from

OSC_{IN} pin repeats 2¹⁵ times, forcing the program counter to start at 0 page and 0 address. Initialized status of the system immediately after resetting is shown below.

Table 2	Ctatus of	Elege and	Domintore	Immodiately	after Reset
Table 2	Status of	riaus anu	nedisters	Illillediately	ailei nesel

FLAG REGISTER	STATUS	FLAG REGISTER	STATUS
PC	0	IFA flag	0
SP	Level 1	IFB flag	0
RAM	Undefined	IFT flag	0 .
Register A	Undefined	IME flag	0
Register X	Undefined	C flag	Undefined
P0, P2, P4, P5 output latch register	0	Вм, Вь registers	Undefined
Timers (RA, RB), divider	0	R3, R8*, R9, RC, RE, RF	0

^{*} The content of the bit R84 is undefined because it is read only.

Reset causes the following changes.

- 1) I/O pins are set to input pins.
- 2) All mode registers are reset.
- 3) Output latch register P0 is reset, causing $\overline{P00}$ to $\overline{P03}$ pins go High level.
- Interrupt request flags (IFA, IFB, and IFT), interrupt master enable flag (IME) are reset, disabling all interrupts.

Standby Feature

The standby function saves power by stopping the program whenever it is not necessary to run. The mode in which the microcomputer is executing the program is called the run mode and the mode in which it stops the program is called the standby mode. Standby mode is further divided into two modes: stop mode and halt mode, one of which is selected by halt instruction or stop instruction. Upon removal of standby condition, the SM5K5 returns from the standby mode to the normal run mode. To enter the standby mode, select either stop mode or halt mode whichever appropriate (Fig. 8).




Fig. 8 Operation Shift of Program

· Blocks stopped during standby mode In the halt mode

The system clock generating circuit stops during the halt mode, deactivating all the blocks driven by the system clock. The main clock and dividers remain active. This means that timers can be used while in the halt mode. Both internal and external clocks can be used as the count clock.

In the stop mode

The main clock and system clock stop upon entering the stop mode. Therefore, only timers using the external clock remain active.

Counters that the system retains during standby mode

The contents that will be retained in the halt mode will also be retained in the stop mode. These items are shown in Table 3.

FLAG	REGISTER	OUTPUT LATCH REGISTER/MODE REGISTER	OTHER
IFA flag	A register	P0, P2, R3, P5	RAM
IFB flag	X register	R8, R9, RA, RB	
IFT flag	Вм, В∟ register	RC, RE, RF	
IME flag	SP		
C flag	SR		

Table 3 System Contents Secured During Standby Mode

Releasing events of standby mode (6-type)

•	•			
RELEASING EVENT	FLAG	INT/EXT	MASKABLE / NONMASKABLE	PRIORITY
Reset input	_	External	Nonmaskable	_
Low level input on P1o pin	IFA	External	Maskable	1
Low level input on P11 pin	IFB	External	Maskable	2
Low level input on P12 pin	_	External	Nonmaskable	_
Low level input on P1₃ pin	_	External	Nonmaskable	_
Timer overflow	IFT	Internal	Maskable	3



· Usage of halt mode and stop mode

The system returns back to the normal operation mode upon occurring of a standby mode releasing condition. The halt mode should be used when the system must enter and exit normal operation frequently as in the case of key operation.

The halt mode should also be used to keep timers that are operating from the internal clock, while in the standby mode.

The stop mode further saves power than the halt mode but requires slightly longer time to return to

the normal mode. Therefore, the stop mode should be used when the system will not be required to return to the normal mode in a short time.

Interrupt Feature

The interrupt block consists of mask flags (bits RE0, RE1, and RE2), IME flag and interrupt request handling circuit. Fig. 9 shows the configuration of the interrupt block.




Fig. 9 Interrupt Block Diagram

Interrupt used with SM5K5

Interrupt event occurs on the falling edge of P1o or P11 pin input, or the overflow at the timer. Theses events set flags IFA, IFB, and IFT, respectively, that then serve as interrupt request flag.

Table 4 shows interrupt handling priority level and jump address.

Table 4 Interrupt Event Sum

INTERRUPT EVENT	JUMP A	DDRESS	PRIORITY ORDER	INTERRUPT MASK FLAG	
(REQUEST FLAG)	PAGE	STEP	PRIORITY ORDER		
Falling edge of input on P1 ₀ (IFA)	2	0	1	RE₀	
Falling edge of input on P1 ₁ (IFB)	2	2	2	RE ₁	
Timer overflow (IFT)	2	4	3	RE₂	

· IME flag (master enable flag)

The IME enables or disables all interrupts at the same time. The IE command, when executed, sets the IME flag and enables the interrupt specified by the mask flag setting. The ID command resets the IME flag, disabling process of any interrupt request. Setting the IME flag to reset after releasing hardware reset, all interrupts are inhibited.

Mode register RE (interrupt mask flag)

The mode register RE (RE₀, RE₁, RE₂, interrupt mask flag) individually enables or disables three type of interrupts.

Timer/Counter

The SM5K5 has a pair of built-in timer/counter. The timer/counter are used to handle periodic interrupts and to count. The overflowing timer can be used to disable the halt mode. The timer/counter serve as interval timer.

The timer/counter consists of an 8-bit count register RA, modulo register RB (for counter initial value setting), 15-bit divider and 4-bit mode register RC (for count clock selection). The configuration of the timer/counter is shown in Fig. 10.




Fig. 10 Configuration of Timer/Counter

Selecting count clock

A count clock is selected by the bit settings in the mode register RC.

Table 5 Count Clock Selection

LOWER 2-BIT	OF RC BITS	SELECTED COUNT CLOCK
1	0	SELECTED COUNT CLOCK
0	0	fsys (system clock)
0	1	f _{SYS} /2 ⁷
1	0	f _{SYS} /2 ¹⁵
1	1	External event clock (P1:)

A/D Conversion

The SM5K5 is provided with a built-in 10-bit A/D converter having 4-channel multiplexer analog inputs. The A/D converter operates in A/D conversion mode and comparison mode. In the A/D conversion mode, the converter converts the analog input from the P3 pin to the digital value; and in the comparison mode, it compares the input analog amplitude with that of a reference voltage set inside the SM5K5. The P3₀ to P3₃ pins can be used as analog voltage inputs. One or more of these 4 inputs can be set to assume A/D pin by the bit operation of the mode register R3. One of these A/D pins is further set as analog input by the

bit operation of the mode register R8. The A/D converter is controlled by the bits set in the mode register R8. For details of the mode register R8, refer to MODE REGISTER R8. Configuration of the A/D converter is illustrated in Fig. 11.

CAUTIONS

- Keep the A/D converter reference voltage on the VR pin equal to or below Vpb.
- Do not apply the voltage to the VR pin before V_{DD} is applied.
- · Connect AGND to GND.




Fig. 11 A/D Converter Block Diagram

A/D CONVERSION MODE

In the A/D conversion mode, the converter converts the analog input voltage to the digital value. The analog input voltage is successively compared with the internal voltage charged on the weighted capacitor array until its digital equivalent is determined. The resultant digital data is stored into the mode registers R8 and R9.

The conversion requires 152.5 μ s (main clock at 400 kHz/system clock at 5 μ s) or 1.86 ms (main clock at 32.768 kHz/system clock at 61 μ s).

COMPARISON MODE

In the comparison mode, the analog voltage from one of P3 $_0$ to P3 $_3$ pins is compared, in amplitude, with internally generated voltage whose value is set by the mode registers R8 and R9. The result data of the comparison is saved into the bit 4 (bit R84) position of the mode register R8. The comparison cycle lasts 62.5 μ s (main clock at 400 kHz, system clock at 5 μ s) or 763 μ s (main clock at 32.768 kHz/system clock at 61 μ s).


MODE REGISTERS

The registers which control functions of the SM5K5 and which serve as counter/timer are commonly referred to as "mode registers". In the SM5K5, R8 to RB are 8-bit mode registers; and R3, RC, RE and RF are 4-bit mode registers.

To set data into the mode registers, the OUT command is used; and to check the contents of the mode registers IN command is used.

R3 (A/D pin selection register)

Any pin on 4-pin port P3 can be set to accommodate analog voltage (hereafter called A/D pin).



Bit i (i = 3 to 0)

Set P3i pin to either general purpose input or A/D pin

0 | (general purpose) input

1 | A/D input

R8 (A/D conversion control & A/D data register)

An 8-bit register used to control A/D conversion and storing part of A/D conversion result. It also stores the results of comparison.



Bit 7, 6

Storage of A/D conversion result (A/D conversion mode) and setting of internal voltage (comparison mode)

- Use as part of a 10-bit data ragister in combination with mode register R9.
- Bit R86 is the LSB.
- Store lower 2-bit of converted data in A/D conversion mode.
- Use as lower 2-bit of internal voltage setting data in comparison mode.

Bit 5

- * A/D operation enable/disable flag
 - 0 | Disable (A/D power source off)
 - 1 | Enable (A/D power source on)

Bit 4

Storage of comparison result (read only)

- 0 | P3i pin voltage < internal setting voltage
- 1 | P3i pin voltage > internal setting voltage

(i = 3 to 0)

Bit 3

- * S/R flag (start/clear)
 - 0 | End of operation (or stop)
 - 1 | Start of operation (or in operation)

Bit 2

Operation mode selection

- 0 | A/D conversion
- 1 | Comparison

Bit 1, 0


Select one of A/D pins as A/D conversion.

00	P3 ₀
01	P3 ₁
10	P3 ₂
11 [P3 ₃

^{*} When operation is end, these bits are cleared.

R9 (A/D data register)

The register to store the upper 8-bit of 10-bit data resulting from A/D conversion.




Bit i (i = 7 to 0)

Storage of A/D conversion result (A/D conversion mode) and setting of internal voltage (comparison mode)

- Use as part of a 10-bit data register in combination with mode register R8.
- Bit R97 is the MSB.
- Store upper 8-bit of A/D conversion result.
- Use as upper 8-bit of internal voltage setting data in comparison mode.

^{*} Select one pin which is to be selected by mode register R8.

RA (Count register)



Bit i (i = 7 to 0)

Count clock input register


- Use as counter part of timer/counter (count clock input).
- Load the content of RB to RA when the RA overflows or when OUT command ($B_L = 0A_H$) is executed.

RA←RB

• Load the content of RA to X and A registers upon execution of IN command (BL = $0A_H$).

• Bit 7 = MSB, bit 0 = LSB

RB (Modulo register)



Bit i
$$(i = 7 \text{ to } 0)$$

Count initial value storage register

- Use as modulo register of timer/counter
- Load the content of RB to X and A registers upon execution of

IN command ($B_L = 0B_H$) : X = upper bits, A = lower bits.

Load the contents of X and A registers to RB upon execution of

OUT command ($B_L = 0B_H$) : X = upper bits, A = lower bits.

$$RB \leftarrow (X, A)$$

• Bit 7 : MSB, Bit 0 : LSB

RC (Timer control)

Bit 3	3		(

Bit 3

Start up count of the timer.

•			
0 stop			
1 start			

Bit 2 (Unused)

Bit 1, 0

Select the source clock to the timer.

00 | fsys (system clock)

01 | fsys/2⁷

10 | fsys/215

11 | falling edge input on P11 pin

RE (Interrupt mask flag)

Bit 3	3		

Bit 3 (Unused)

Bit 2

Remove overflow interrupt from timer or standby condition.

0 | disable

1 | enable

Bit 1

Interrupt on the falling edge of input from P1₁ pin, or release of standby mode by the Low input from P1₁ pin.

0 | disable

1 | enable

Bit 0

Interrupt on the falling edge of input on P1o pin, or release of standby mode by the Low input from P1o pin.

0 | disable

1 | enable

RF (P2 port direction register)

Bit 3	` 		0

Bit i (i = 3 to 0)

Selection of input pin/output pin

0 | Set P2i pin to input.

1 | Set P2i pin to output.

I/O Ports

The SM5K5 has 24 ports: 8-input, 4-output and 12-I/O port. To verify the input, use suitable instruction to transfer the input on the pin directly to the A register. To select the output latch register to which the content of the A register is to be transferred, and to select the input port from which the signal or data is to be transferred to the A register, use the B_L register. For details of B_L settings and associated ports, refer to Table 1.

- Port $P0_0$ to $P0_3$ (CMOS inverting output port) The data transfers in 4-bit string (use OUT or OUTL instruction) or in unit of 1-bit (use ANP or ORP instruction).
- Port P10 to P13 (input port with pull-up resistor)
 The data transfers in unit of 4-bit. This port can be used as standby/external interrupt input or count pulse input. The P1 port can also be used as a standby release port without requiring specific setting on P12 and P13 pins. Pins P10 and P11 require settings through the mode resister RE. When using the P1 port as an external interrupt input, use pins P10 and P11 with suitable settings in the mode register RE. When using the P1 port as the count pulse input, use P11 pin.
- Port P20 to P23 (I/O port with pull-up resistor) Each bit can be independently be set its direction and can be transferred independently or in combination of other 3-bit. The direction of the bits is determined by the RF register. After reset, the P2 port is set to input.

- Port P3₀ to P3₃ (input port with pull-up resistor)
 The data transfers in unit of 4-bit. The port can also be used as A/D analog voltage input. To use the P3 port as the A/D port, set the mode register R3.
- Port P40 to P43 (I/O port with pull-up resistor) The data transfers in unit of 4-bit.

When set to output, content of each bit can be set. Executing the input instruction (IN) sets the P4 ports (P4o to P4o) to input; and executing output instruction (OUT, ANP or ORP) sets the port to output. After reset, the P4 port is set to input.

• Port P5₀ to P5₃ (I/O port with pull-up resistor)
The data transfers in unit of 4-bit.

When set to output, content of each bit can be set. Executing the input instruction (IN) sets the P5 ports (P5₀ to P5₃) to input; and executing output instruction (OUT, ANP or ORP) sets the port to output. After reset, the P5 port is set to input.

Flags

The SM5K5 has 4 flags (C flag and interrupt request flags [IFA, IFB, IFT]), which are used to perform setting and judgments.

System Clock Generator and Dividers

System clock generator

The system clock is the divided-by-two main clock applied through OSC_{IN} and OSC_{OUT} (See Fig. 12). The system clock generator is shown in Fig. 13. One system clock cycle period is equal to one instruction execution time when the instruction consists of 1 word. When the ceramic oscillator

runs at 400 kHz, the system clock fsys is 200 kHz. This means that the instruction execution time is 5 µs/word. Using a 32.768 kHz crystal oscillator generates 16.38 kHz fsys and the instruction execution time is 61 µs/word. The system clock can be used as count input pulse to the timer.




Fig. 12 Main Clock and System Clock

Divider

The divider consists of 15 divided-by-two dividers, providing 2 (fsys/2⁷, fsys/2¹⁵) of 4 count clocks that are fed to the counter RA from the system clock.

Its configuration is shown below. The divider can be clear by using the DR instruction.




Fig. 13 System Clock Generator and Divider

· Oscillator mask option

Selection of type of oscillator, ceramic or crystal, is made by mask option.

INSTRUCTION SET **Definition of Symbols**

М : Content of RAM at the address defined

by the B register.

: Transfer direction

U : Logical OR : Logical AND : Exclusive OR \oplus

Αi : An i bit of A register (i = 3 to 0)

Push : Save the contents of PC to stack

register SR.

Pop : Return the contents saved in the stack

register back to PC.

Ρi : Indicates output latch register or input

register. Pj (j = 0, 1, 2, 3, 4, 5)

Ri : Mode register. Rj register (j = 3, A, B,

C, E, F)

ROM (): Content stored in ROM location defined

by the value in ().

CY : Carry in ALU (independent of C flag) The CY(carry) is a signal which is generated when the ALU has been carried by the execution of a command.

It is different from the C flag.

Χ : Used to represent a group of bits in the content of a register or memory. For example, the X in the LDAX instruction denotes the lower 2 digits (I1 and Io) of A register. For further information, see description of each instruction.

- A bit in a register is affixed to the register symbol. e.g. a bit (i = 0, 1, 2, 3...) of X register is expressed as Xi and P (R) register as P (R) i.
- Increment means binary addition of 1H and decrement addition of FH.
- Skipping (SKIP) of an instruction is ignorance of the instruction and no operation until the next instruction, regarding the instruction as NOP instruction. Skipping 1-word instruction requires 1cycle, and 2-cycle for 2-word.

Instruction Summary (by function)


EXC x 54 to 57 (i = 1, 0) $ M \leftrightarrow A, B_L \leftarrow B_L + 1 $ $B_M \leftarrow B_M i \oplus x \text{ (l1, l0), (i = 1, 0)} $ $Skip \text{ the next step, if resu} $ of $B_L = 0$ $M \leftrightarrow A, B_L \leftarrow B_L - 1$ $B_M \leftarrow B_M i \oplus x \text{ (l1, l0), (i = 1, 0)} $ $B_M \leftarrow B_M i \oplus x \text{ (l1, l0), (i = 1, 0)} $			ry (by function)									
TR x	L	<u> </u>										
TL xy												
TRS x C0 to DF PL←y (Is-Io) Push, Pu←01H, PL←x (I4, I3, I2, I1, Io) CALL xy F0 to F7 O0 to FF PL←y (Is-Io) PUsh, Pu←x (I11-Ie) POP, Skip the next step RTNI FP Pop, IME←1 Data Load Instruction LAX x 10 to 1F A←x (I3-Io) LBMX x 30 to 3F BM←x (I3-Io) LBLX x 20 to 2F BL←x (I3-Io) (i = 1, 0) A←M, BMi←BMi ⊕ x (I1, Io), (i = 1, 0) M←A, BMi←BMi ⊕ x (I1, Io), (i = 1, 0) Skip the next step, if resu of BL = 0 M←A, BL←BL−1 BMi←BMi ⊕ x (I1, Io), (i = 1, 0) Skip the next step, if resu of BL is = FH EXAX 64 A←X-reg ATX 65 X-reg←A EXBM 66 BM←A EXBL 67 BL←A PL←x (I3-Io) PL←x (I3-Io) A←M, BMi←BMi ⊕ x (I1, Io), (i = 1, 0) Skip the next step, if resu of BL is = FH EXAX 64 A←X-reg ATX 65 X-reg←A EXBM 66 BM←A BM←A	TR x	80 to BF	PL←x (I5-I0)									
TRS x C0 to DF Push, Pu←01H, Pt←x (I4, I3, I2, I1, I0) Push, Pu←x (I11-I6) Pt←y (I5-I0) RTN TD Pop RTNS TE Pop, Skip the next step RTNI TF Pop, IME←1 Data Load Instruction LAX x 10 to 1F LBMX x 30 to 3F BM←x (I3-I0) LBLX x 20 to 2F BL←x (I3-I0) LBLX x 20 to 53 EXC x TH Stip the next step, if resu of BL = 0 M←A, BM←BMi ⊕ x (I1, I0), (i = 1, 0) Skip the next step, if resu of BL is = FH EXAX 64 A←X-reg ATX 65 EXBM 66 BM←A EXBM 66 BM←A PL←y (I5-I0) Push, Pu←01H, Pt←x (I4, I3, I2, I1, I0) A←M, BM←1 BM←A, BMi←BMi ⊕ x (I1, I0), (i = 1, 0) Skip the next step, if resu of BL is = FH EXAX 64 A←X-reg ATX 65 X-reg←A EXBM 66 BM←A EXBL 67 BL←A Bu←A Bu	TI VV	E0 to E7,	Pu←x (I11-I6)									
THS X CO to DF $P_{L}\leftarrow X$ (I4, I3, I2, I1, Io) PL (I4, I3, I2, I1, Io) PL (I4, I3, I2, I1, Io) PL (I4, I3, I2, I1, Io) PL (I4, I3, I2, I1, Io) PL (I4, I3, I2, I1, Io) Push, Pu (I1-Ie) Push, Push (I1-Ie) Push, Push (I1-Ie) Push, Push (I1-Ie) Push, Push (I1-Ie) Push, Push (I1-Ie) Push, Push (I1-Ie) Push	'L ^y	00 to FF	P _L ←y (I ₅ -I ₀)									
PL←X (I4, I3, I2, I1, I0) CALL xy F0 to F7 O0 to FF PL←y (I5-I0) RTN 7D Pop RTNS 7E Pop, Skip the next step RTNI Data Load Instruction LAX x 10 to 1F LBMX x 30 to 3F BM←X (I3-I0) LBLX x 20 to 2F BL←X (I3-I0) LDA x 50 to 53 EXC x 54 to 57 EXC x 58 to 58 EXC x 58 to 58 EXC x 50 to 55 EXC x 51 to 55 EXC x 52 to 55 EXC x 53 to 55 EXC x 54 to 57 EXC x 55 to 56 EXC x 56 to 57 EXC x 57 to 57 EXC x 58 to 58 EXC x 58 to 58 EXC x 59 to 57 EXC x 60 to 57 EXC x 61 to 57 EXC x 62 to 57 EXC x 63 to 56 EXC x 64 A←X-reg ATX 65 X-reg←A EXBM 66 BM←A EXBL 67 BL←A EXC I11-Ie) Puch, Pu←X (I11-Ie) A←M, Bi←BMi ⊕ x (I1, Io), (i = 1, 0) Skip the next step, if resu of BL is = FH EXAX 64 A←X-reg ATX 65 X-reg←A EXBM 66 BM←A EXBL	TDCV	CO to DE	Push, Pu←01н,									
CALL xy 00 to FF P _L ←y (I₅-I₀) RTN 7D Pop RTNS 7E Pop, Skip the next step RTNI 7F Pop, IME←1 Data Load Instruction LAX x 10 to 1F A←x (I₃-I₀) LBMX x 30 to 3F Bм←x (I₃-I₀) LBLX x 20 to 2F B _L ←x (I₃-I₀) LDA x 50 to 53 A←M, Bмi←Bмi ⊕ x (I₁, I₀), (i = 1, 0) EXC x 54 to 57 M↔A, Bмi←Bмi ⊕ x (I₁, I₀), (i = 1, 0) Skip the next step, if resu of B _L = 0 M↔A, B _L ←B _L +1 Bmi←Bmi ⊕ x (I₁, I₀), (i = 1, 0) Skip the next step, if resu of B _L is = F _H EXCD x 5C to 5F Bmi←Bmi ⊕ x (I₁, I₀), (i = 1, 0) Skip the next step, if resu of B _L is = F _H BMi←Bmi ⊕ x (I₁, I₀), (i = 1, 0) Skip the next step, if resu of B _L is = F _H BMi←A EXBM 66 BM←A EXBL 67 B _L ↔A	i ino x	CO 10 DI	PL←x (I4, I3, I2, I1, I0)									
RTN 7D PL←y (Is-Io) RTNS 7E Pop, Skip the next step RTNI 7F Pop, IME←1 Data Load Instruction LAX x 10 to 1F A←X (Is-Io) LBMX x 30 to 3F BM←X (Is-Io) LBLX x 20 to 2F BL←X (Is-Io) LDA x 50 to 53 A←M, BMi←BMi ⊕ X (It, Io), (i = 1, 0) EXC x 54 to 57 M↔A, BMi←BMi ⊕ X (It, Io), (i = 1, 0) Skip the next step, if resu of BL = 0 M↔A, BL←BL+1 BMi←BMi ⊕ X (It, Io), (i = 1, 0) Skip the next step, if resu of BL is = FH EXCD x 5C to 5F BMi←BMi ⊕ X (It, Io), (i = 1, 0) Skip the next step, if resu of BL is = FH Skip the next step, if resu of BL is = FH EXAX 64 A↔X-reg ATX 65 X-reg←A EXBM 66 BM↔A EXBL 67 BL ↔A	CALL VV	F0 to F7	Push, Pu←x (I11-I6)									
RTNS7EPop, Skip the next stepRTNI7FPop, IME←1Data Load InstructionLAX x10 to 1FA←x (I₃-I₀)LBMX x30 to 3FBм←x (I₃-I₀)LBLX x20 to 2FBL←x (I₃-I₀)LDA x50 to 53A←M, Bмi←Bмi ⊕ x (I₁, I₀), (i = 1, 0)EXC x54 to 57M↔A, Bмi←Bмi ⊕ x (I₁, I₀), (i = 1, 0)EXCI x58 to 5BM↔A, BL←BL+1 Bмi←Bмi ⊕ x (I₁, I₀), (i = 1, 0) Skip the next step, if resured of BL = 0EXCD x5C to 5FM↔A, BL←BL−1 Bмi←Bмi ⊕ x (I₁, I₀), (i = 1, 0) Skip the next step, if resured of BL is = FHEXAX64A↔X-regATX65X-reg←AEXBM66Bм↔AEXBL67BL↔A	CALL AY	00 to FF	P∟←y (Is-Io)									
RTNI 7F Pop, IME←1 Data Load Instruction LAX x 10 to 1F A←X (I₃-I₀) LBMX x 30 to 3F BM←X (I₃-I₀) LBLX x 20 to 2F BL←X (I₃-I₀) LDA x 50 to 53 A←M, BMi←BMi ⊕ X (I₁, I₀), (i = 1, 0) EXC x 54 to 57 M↔A, BMi←BMi ⊕ X (I₁, I₀), (i = 1, 0) KEXCI x 58 to 5B M↔A, BL←BL+1 BMi←BMi ⊕ X (I₁, I₀), (i = 1, 0) Skip the next step, if resu of BL = 0 M⇔A, BL←BL−1 BMi←BMi ⊕ X (I₁, I₀), (i = 1, 0) Skip the next step, if resu of BL is = FH EXAX 64 A↔X-reg ATX 65 X-reg←A EXBM 66 BM↔A EXBL 67 BL↔A	RTN	7D	Pop									
Data Load Instruction LAX x 10 to 1F A←x (I₃-I₀) LBMX x 30 to 3F Bм←x (I₃-I₀) LBLX x 20 to 2F B⊾←x (I₃-I₀) LDA x 50 to 53 A←M, Bмi←Bмi ⊕ x (I₁, I₀), (i = 1, 0) EXC x 54 to 57 M↔A, Bмi←Bмi ⊕ x (I₁, I₀), (i = 1, 0) EXCI x 58 to 5B M↔A, B⊾←B⊾+1 Bмi←Bмi ⊕ x (I₁, I₀), (i = 1, 0) Skip the next step, if resu of BL = 0 M↔A, B⊾←BL−1 Bмi←Bмi ⊕ x (I₁, I₀), (i = 1, 0) Skip the next step, if resu of BL is = FH EXAX 64 A↔X-reg ATX 65 X-reg←A EXBM 66 Bм↔A EXBL 67 Bょ↔A	RTNS	7E										
LAX x 10 to 1F A←x (I₃-I₀) LBMX x 30 to 3F Bм←x (I₃-I₀) LBLX x 20 to 2F BL←x (I₃-I₀) LDA x 50 to 53 A←M, Bмi←Bмi ⊕ x (I₁, I₀), (i = 1, 0) EXC x 54 to 57 M↔A, Bмi←Bмi ⊕ x (I₁, I₀), (i = 1, 0) EXCI x 58 to 5B M↔A, BL←BL+1 Bмi←Bмi ⊕ x (I₁, I₀), (i = 1, 0) Skip the next step, if resu of BL = 0 M↔A, BL←BL−1 Bмi←Bмi ⊕ x (I₁, I₀), (i = 1, 0) Skip the next step, if resu of BL is = FH EXAX 64 A↔X-reg ATX 65 X-reg←A EXBM 66 Bм↔A EXBL 67 BL↔A	RTNI	7F	Pop, IME←1									
LBMX x30 to 3FBM←X (I3-Io)LBLX x20 to 2FBL←X (I3-Io)LDA x50 to 53A←M, BMi←BMi \oplus x (I1, Io), (i = 1, 0)EXC x54 to 57M↔A, BMi←BMi \oplus x (I1, Io), (i = 1, 0)EXCI x58 to 5BM↔A, BL←BL+1 BMi←BMi \oplus x (I1, Io), (i = 1, 0) Skip the next step, if resured of BL = 0EXCD x5C to 5FM↔A, BL←BL−1 BMi←BMi \oplus x (I1, Io), (i = 1, 0) Skip the next step, if resured of BL is = FHEXAX64A↔X-regATX65X-reg←AEXBM66BM↔AEXBL67BL↔A		Data Load	Instruction									
LBLX x 20 to 2F B _L ←x (I₃-I₀) LDA x 50 to 53 A←M, BMi←BMi ⊕ x (I₁, I₀), (i = 1, 0) EXC x 54 to 57 M↔A, BMi←BMi ⊕ x (I₁, Iℴ), (i = 1, 0) EXCI x 58 to 5B M↔A, B _L ←B _L +1 BMi←BMi ⊕ x (I₁, Iℴ), (i = 1, 0) Skip the next step, if resured of B _L = 0 M↔A, B _L ←B _L −1 BMi←BMi ⊕ x (I₁, Iℴ), (i = 1, 0) Skip the next step, if resured of B _L is = F _H EXAX 64 A←X-reg ATX 65 EXBM 66 BM ↔A EXBL 67	LAX x	10 to 1F	A←x (I3-I0)									
LDA x 50 to 53 $ \begin{array}{lllllllllllllllllllllllllllllllllll$	LBMX x	30 to 3F	Вм←х (Із-Іо)									
EXCl x	LBLX x	20 to 2F	B _L ←x (I ₃ -I ₀)									
$(i = 1, 0)$ $EXC \times \qquad 54 \text{ to } 57$ $M \leftrightarrow A, B \bowtie \leftarrow B \bowtie $	IDAV	50 to 53	А←М, Вмі←Вмі ⊕ х (І ₁ , І ₀),									
EXCl x		30 10 33	(i = 1, 0)									
EXCI x	EXC v	54 to 57	М↔А, Вмі←Вмі ⊕ х (І₁, І₀),									
EXCI x		34 10 37	(i = 1, 0)									
Skip the next step, if resurved of $BL = 0$ $EXCD \times \qquad \qquad 5C \text{ to } 5F$ $EXCD \times \qquad 5C \text{ to } 5F$ $EXCD \times \qquad 5C \text{ to } 5F$ $EXCD \times \qquad 5C \text{ to } 5C$ $EXCD \times \qquad 5C \text{ to } 5C$ $EXCD \times \qquad 5C \text{ to } 5C$ $EXCD \times \qquad 5$			M↔A, BL←BL+1									
Skip the next step, if resu of $B_L = 0$ $EXCD \times \qquad 5C \text{ to } 5F$ $M \leftrightarrow A, B_L \leftarrow B_L - 1$ $B_M \leftarrow B_M \text{ if } \oplus X \text{ (I1, I0), (i = 1, 0)}$ $Skip \text{ the next step, if resu of } B_L \text{ is = } F_H$ $EXAX \qquad 64 \qquad A \leftrightarrow X \text{-reg}$ $ATX \qquad 65 \qquad X \text{-reg} \leftarrow A$ $EXBM \qquad 66 \qquad B_M \leftrightarrow A$ $EXBL \qquad 67 \qquad B_L \leftrightarrow A$	FXCLV	58 to 5B	Вмі←Вмі ⊕ х (І₁, Іо), (і = 1, 0)									
EXCD x	LXOLX	30 10 35	Skip the next step, if result									
EXCD x5C to 5F $B_{\text{Mi}}\leftarrow B_{\text{Mi}}\oplus x\ (l_1,\ l_0),\ (i=1,\ 0)$ Skip the next step, if resu of BL is = FHEXAX64 $A\leftrightarrow X-\text{reg}$ ATX65 $X-\text{reg}\leftarrow A$ EXBM66 $B_{\text{M}}\leftrightarrow A$ EXBL67 $B_{\text{L}}\leftrightarrow A$			of BL = 0									
Skip the next step, if resu of BL is = FH EXAX 64 A \leftrightarrow X-reg ATX 65 X-reg \leftarrow A EXBM 66 BM \leftrightarrow A EXBL 67 BL \leftrightarrow A			M↔A, BL←BL−1									
Skip the next step, if resu of BL is = FH EXAX 64 A \leftrightarrow X-reg ATX 65 X-reg \leftarrow A EXBM 66 BM \leftrightarrow A EXBL 67 BL \leftrightarrow A	EXCD x	5C to 5F	Вмі←Вмі ⊕ х (І₁, І₀), (і = 1, 0)									
EXAX 64 A↔X-reg ATX 65 X-reg←A EXBM 66 Bм↔A EXBL 67 Bь↔A		30 10 31	Skip the next step, if result									
ATX 65 X-reg←A EXBM 66 B _M ↔A EXBL 67 B _L ↔A			of BL is = FH									
EXBM 66 B _M ↔A EXBL 67 B _L ↔A	EXAX	64	A↔X-reg									
EXBL 67 B _L ↔A	ATX	65	X-reg←A									
	EXBM	66	Вм↔А									
EX 68 B↔SB	EXBL	67	B∟↔A									
L	EX	68	B↔SB									

MNEMONIC	MACHINE CODE	OPERATION
	Arithmetic I	Instructions
ADX x	00 to 0F	A←A+x (I₃-I₀)
ADAX	00 10 01	Skip the next step, if CY = 1
ADD	7A	A←A+M
ADC	7B	A←A+M+C, C←CY
\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\		Skip the next step, if CY = 1
COMA	79	A←Ā
INCB	78	Bı←Bı+1, Skip the next
	, 0	step, if result of B _L = 0
DECB	7C	Bı←Bı–1, Skip the next
DEOD		step, if result of BL = Fн
	Test Inst	tructions
TAM	6F	Skip the next step, if A = M
TC x	6E	Skip the next step, if $C = 1$
ТМ	48 to 4B	Skip the next step, if Mi = 1,
	40 10 40	(i = 3 to 0)
TABL	6B	Skip the next step, if $A = B_L$
TPB x	4C to 4F	Skip the next step, if P (R)
	40 10 41	i = 1, (i = I1, I0)
l _{TA}	6C	Skip the next step, if IFA = 1
		IFA←0
l I TB	6D	Skip the next step, if IFB = 1
		IFB←0
Т	69	Skip the next step, if IFT = 1
L	02	IFT←0
	Bit Operation	Instructions
SM x	44 to 47	Mi←1 (i = 3 to 0)
RM x	40 to 43	Mi←0 (i = 3 to 0)
SC	61	C←1
RC	60	C←0
IE	63	IME←1 (Interrupt enable)
ID	62	IME←0 (Interrupt disable)

MNEMONIC	MACHINE CODE	OPERATION								
I/O Instructions										
INL	70	A←P1								
OUTL	71	P0←A								
ANP	72	$Pj\leftarrow Pj \cap A \ (j = 0, 2, 4, 5)$								
ORP	73	$Pj\leftarrow Pj \cup A (j = 0, 2, 4, 5)$								
		A←Pj (j = 1, 2, 3, 4, 5)								
IN	74	X-reg, A←Rj (j = 8, 9, A, B)								
		A←Rj (j = C, E, F)								
		$Pj\leftarrow A \ (j=0, 2, 4, 5)$								
OUT	75	Rj←X-reg, A (j = 8, 9, B)								
001	/5	RA←RB								
		Rj← A ($j = 3$, C , E , F)								
	Table Search	Instructions								
		Push								
PAT	6A	Ри←04н, Рь←(Х1, Х₀, А)								
'	UA	X-reg←ROMн, A←ROM∟								
		Pop								
D	ivider Operati	on Instructions								
DR	69	Divider (fo-f15) clear								
L	03	Divider (10-115) clear								
	Special In	structions								
STOP	76	Standby mode (STOP)								
HALT	77	Standby mode (HALT)								
NOP	00	No operation								

SYSTEM CONFIGURATION EXAMPLE

Charger controller



SM5K6

DESCRIPTION

The SM5K6 is a CMOS 4-bit single-chip micro-computer incorporating 4-bit parallel processing function, serial interface function, ROM, RAM, 10-bit A/D converter and timer/counters. It provides five kinds of interrupts and 8 levels subroutine stack. Being fabricated through CMOS process, the chip requires less power and available in a small package: best suitable for low power controlling, compact equipment like a precision charger.

FEATURES

ROM capacity: 4 096 x 8 bitsRAM capacity: 256 x 4 bits

• Instruction sets: 52

· Subroutine nesting: 8 levels

I/O port :

input 4 input/output 20

· Interrupts :

Internal interrupt x 3 (2 timers, 1 serial interface)

External interrupt x 2 (2 external interrupt inputs)

· A/D converter:

Resolution 10 bits Inputs channels 8

• Timer/counter: 8 bits x 2

Serial interface: 8 bits synchrounous x 1

Watch dog timer: 8 bits x 1 (also used as timer 2)

Built-in main clock oscillator for system clock

Signal generation for real time clock

· Built-in 15 stages divider for real time clock

Instruction cycle time :

1 μ s (4 MHz, at 5 V \pm 10%) 4 μ s (4 MHz, at 2.0 to 5.5 V)

Large current output pins (LED direct drive): 8

Buzzer output

Supply voltage: 2.0 to 5.5 V


4-Bit Single-Chip Microcomputer (Controller With 10-Bit A/D Converter)

· Packages:


30-pin SDIP (SDIP030-P-0400) 32-pin SOP (SOP032-P-0525) 36-pin QFP (QFP036-P-1010)



PIN CONNECTIONS



BLOCK DIAGRAM



PC

RAM

ROM

SB

SR

Xreg

: Program counter

: Program memory

: SB register (Stack B-reg)

: Stack register (Stack PC)

: X register (Sub accumulator)

: Data memory

Nomenclature

Areg : A register (Accumulator)
ALU : Arithmetic logic unit
B : RAM address register

B : RAM address register
C : Carry latch flag
IFA, IFB, IFS : Interrupt request flag

IFT1, IFT2

OSC : System clock oscillator

P0, P1, P2 : I/O access

P3, P4, P5

PIN DESCRIPTION

PIN NAME	I/O	FUNCTION							
P0o-P03	1/0	Parallel input/output : Direction of pins can be set in units of 4 bits. When set at output,							
F 00-F 03	1/0	ach pin serves as a drive with a 15 mA (Typ.) current sinking capability.							
P1o-P13	I/O	Parallel input/output : Direction of pins can be set in units of 4 bits. When set at output,							
F 10 - F 13	1/0	each pin serves as a drive with a 15mA (Typ.) current sinking capability							
P2 ₀	1/0	Input or output (independent): Direction of this pin can be set independently. Assumes							
1 20	1/0	external interrupt input or standby release.							
P2 ₁	1/0	Input or output (independent): Direction of this pin can set independently. Assumes count							
	1/0	clock input or standby release.							
P2 ₂	1/0	Input or output (independent): Direction of this pin can be set independently. Assumes							
1 22	1/0	external interrupt input or standby release.							
P2 ₃	1/0	Input or output (independent): Direction of this pin can be set independently. Assumes							
1 23	1/0	standby release or buzzer output (divider clock).							
P3 ₀ -P3 ₃	Ī	Parallel input : Accepts input in units of 4 bits. Also assumes A/D pins.							
P4 ₀	Input or output (independent): Direction of this pin can be set independent								
1 40	1/0	pin or SIO data input.							
P4 ₁	1/0	Input or output (independent): Direction of this pin can be set independently. Assumes A/D							
	1/0	pin or SIO data output.							
P42	1/0	Input or output (independent) : Direction of this pin can be set independently. Assumes A/D							
1 72	1/0	pin or SIO clock I/O.							
P4 ₃	1/0	Input or output (independent): Direction of this pin can be set independently. Also							
1 43	1/0	assumes A/D pin.							
P5 ₀ -P5 ₃	1/0	Parallel input/output : Direction of pins can be set in units of 4 bits.							
RESET	1	Hardware reset input: Input to this pin resets the microcomputer. For normal run, connect							
TILOLI	'	0.1 μF (Typ.) across RESET and GND.pins.							
OSCIN, OSCOUT	I. O	Main clock circuit pins. Connecting a crystal across these pins completes main clock							
030IN, 030001	1, 0	oscillator. The divided-by-4 main clock is used as the system clock.							
VDD, GND	-	Power supply input to the microcomputer							
VR, AGND	-	A/D converter reference voltage: Connect to VR to VDD pin and AGND to GND pin.							

NOTES:

^{1.} Hardware reset sets all I/O pins to input.

^{2.} Input ports and I/O ports programmed as input port are provided with pull-up resistors.

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	CONDITIONS	RATING	UNIT
Supply voltage	VDD		-0.3 to +7.0	٧
Input voltage	VIN		-0.3 to V _{DD} +0.3	٧
Output voltage	Vоит		-0.3 to V _{DD} +0.3	٧
	Іон	High-level output current (at each output)	4	mA
Max. Output current	loro	Low-level output current (P0o-P03, P1o-P13)	30	mA
	lol1	Low-level output current (all but P0o-P03, P1o-P13)	4	mA
Total output current	∑юн	High-level output current (all outputs)	20	mA
rolai oulpul current	∑iol	Low-level output current (all outputs)	120	mA
Operating temperature	Topr		-20 to +70	°C
Storage temperature	Тѕтс		-55 to +150	°C

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	CONDITIONS	RATING	UNIT	
Supply voltage	V _{DD}		2.0 to 5.5	V	
Instruction cycle	tcyc	V _{DD} = 2.0 to 5.5 V	4 to 122		
instruction cycle	ICYC	$V_{DD} = 5.0 \text{ V} \pm 10\%$	1 to 122	μs	
System clock frequency	fsys	V _{DD} = 2.0 to 5.5 V	250 k to 8.192 k	Hz	
System clock frequency	1575	V _{DD} = 5 V ± 10%	1 M to 8.192 k	- nz	
Main clock frequency	fosc	V _{DD} = 2.0 to 5.5 V	1 M to 32.768 k	- Hz	
(OSCIN-OSCOUT)	losc	$V_{DD} = 5.0 \text{ V} \pm 10\%$	4 M to 32.768 k	7 72	

DC CHARACTERISTICS

(Ta = -20 to 70°C, Typ. value : $V_{DD} = 5.0$ or 3.0 V, Unless otherwise noted.)

PARAMETER	SYMBOL		COND	TIONS	MIN.	TYP.	MAX.	UNIT	NOTE
	VIH1				0.8 x V _{DD}		V _{DD}	V	1
lancet coltano	V _{IL1}				0		0.2 x V _{DD}	7 v	'
Input voltage	V _{IH2}				0.9 x V _{DD}		V _{DD}	V	2
	VIL2				0		0.1 x V _{DD}	1 V	2
	1	V	٥.٧	$V_{DD} = 2.0 \text{ to } 3.3 \text{ V}$	2	25	90		
	lıl1	VIN =	U V	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$	25	70	250	μΑ	3
Input current	lıH1	Vin=	V _{DD}				2	1	
	lıL2	Vin=	0 V			1	10		4
	l _{IH2}	Vin=	V _{DD}			1	10	μA	4
	la	V.	1.0 V	$V_{DD} = 2.0 \text{ to } 3.3 \text{ V}$	3	15			
	lo _{L1}	\ v o=	1.0 V	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$	15	25		mA	5
	1	1/-	V 0.5.V	$V_{DD} = 2.0 \text{ to } 3.3 \text{ V}$	0.2	1.5		1 IIIA)
Outout auront	Юн1	v o=	V _{DD} - 0.5 V	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$	1.0	2.2		1	
Output current	,	,,	0.5.1/	$V_{DD} = 2.0 \text{ to } 3.3 \text{ V}$	70	600			
	1 0L2	V o=	0.5 V	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$	400	1 000		1 .	
		,,	V 05.V	$V_{DD} = 2.0 \text{ to } 3.3 \text{ V}$	200	2 000		μA	6
	1он2	V o=	V _{DD} - 0.5 V	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$	1 000	2 400		1	
		fosc = 2 MHz		$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$		1 600	3 500		
		,	4 1411-	$V_{DD} = 2.0 \text{ to } 3.3 \text{ V}$		400	1 100	1	
	loo	fosc = 1 MHz $fosc = 32.768 kHz$		$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$		850	1 700	μA	
				$V_{DD} = 2.0 \text{ to } 3.3 \text{ V}$		28	170		
				$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$		55	220		
		fosc = 2 MHz fosc = 1 MHz		$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$		900	1 800		_,
	١,			$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$		500	1 100	1	7
Supply current	HALT	,	00.700 1411-	$V_{DD} = 2.0 \text{ to } 3.3 \text{ V}$		20	75	1	
		fosc = 32.768 kHz		$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$		25	120	μA	
		Ceram	nic OSC mode	$V_{DD} = 2.0 \text{ to } 3.3 \text{ V}$			3		
	Іѕтор	Crysta	al OSC mode	$V_{DD} = 2.0 \text{ to } 5.5 \text{ V}$		20	45		
		(32.7	86kHz)	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$		25	65		
	-	A/D	-41	$V_{DD} = 2.0 \text{ to } 3.3 \text{ V}$		180	420		
	Iva	AVD 8	active	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$		300	650	μA	8
		A/D i	nactive	$V_{DD} = 2.0 \text{ to } 5.5 \text{ V}$			3	μΑ	9
	n	Reso	lution			10		bit	
	Different	ial	fosc = 2 MHz	$V_{DD} = VR = 5.0 V$		± 2.5	± 4.0		1
A /D	linearity	ĺ	Topr = 25°C					7	
A/D			fosc = 2 MHz	V _{DD} = VR = 5.0 V		± 3.2	± 5.0	1.00	
conversion	Linearity	'	Topr = 25°C					LSB	
	T		fosc = 2 MHz	V _{DD} = VR = 5.0 V		± 4.0	± 6.0	1	
	lotal err	otal error Topa = 25°C						1	

NOTES:

- Applicable pins: P0o-P03, P1o-P13, P22, P23, P3o-P33 (digital input mode), P41, P43 (digital input mode), P5o-P53
- 2. Applicable pins: OSC_{IN}, RESET, P2₀, P2₁, P4₀, P4₂ (digital input mode)
- 3. Applicable pins: P4₀-P4₃, P3₀-P3₃ (digital input mode), RESET, P2₀-P2₃, P5₀-P5₃, P0₀-P0₃, P1₀-P1₃
- 4. Applicable pins: P3₀-P3₃, P4₀-P4₃ (A/D mode)
- 5. Applicable pins: P00-P03, P10-P13 (High current port)
- 6. Applicable pins: P20-P23, P40-P43, P50-P53 (output mode)
- Non-load condition (A/D conversion disabled)
 MAX. V_{DD} = 5.5 V (or 3.3 V), T_{OPR} = -20°C
- Current into VR at A/D conversion mode (run enable status)
- Current into VR at Non-A/D conversion mode (run disable status)

SYSTEM CONFIGURATION A Register and X Register

The A register (accumulator: Acc) is a 4-bit general purpose register. The register is mainly used in conjunction with the ALU, C flag and RAM, to transfer numerical value and data to perform various operations. The A register is also used to transfer data between input and output pins.

The X register (auxiliary accumulator) is a 4-bit register and can be used as a temporary register. It loads contents of the A register or its content is transferred to the A register.

When the table reference instruction PAT is used, the X and A registers load ROM data.

A pair of A and X registers can accommodate 8 bit data.




Fig. 1 Data Transfer Example between Register and X Register

Arithmetic and Logic Unit (ALU) and Carry Signal Cy

The ALU performs 4-bit parallel operation.




Fig. 2 ALU

The ALU operates binary addition in conjunction with RAM, C flag and A register. Cy is the symbol for carry signal and not for C flag.

The C flag latches the carry-over as the result of arithmetic instruction. The flag can be set/clear using SC and RC instructions.

The content of C flag can be tested using the TC instruction.

B Register and SB Register

· B register (B_M, B_L)

The B register is an 8-bit register that is used to specify the RAM address.

The upper 4-bit section is called B_M register and lower 4-bit B_L .

· SB Register

The SB register is an 8-bit register used as the save register for the B register. The contents of B register and SB register can be exchanged through EX instruction.




Fig. 3 B Register and SB Register

Data Memory (RAM)

The data memory (RAM) is used to store data up to 256 x 4 bits (256 nibbles).

Вм	Bı	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
0			-														
1																	
2	2																
3	3																
4																	
5	<u> </u>																
	5																
. 7	,																
8	3																
9)																
E	3																
C	;																
Γ																	
E																	
F	:																*

Fig. 4 RAM Nibble Mapping

Program Counter PC and Stack Register SR

Program counter PC and stack

The program counter consists of a 7-bit page address register (P_{U}) and 6-bit binary counter (P_{L}) used to specify the steps within a page.

The stack pointer (SP) is a register which holds the starting address of the stack area of RAM space.

Precaution on using PAT instruction

Execution of interrupt handling or the table reference instruction PAT automatically uses 1 level of the stack register SR, just like as in the case of subroutine handling process.




Fig. 5 Program Counter PC and Stack Register SR

Program Memory (ROM)

The ROM is used to store the user program. The capacity of the ROM is 4 096 bytes (64-page by 64-byte).




Fig. 6 Page and Step for ROM

			· · · · · · · · · · · · · · · · · · ·		•	
Pu (pa	age)	Pu (pa	ige)		Pu (pa	age)
00н	Start address upon reset (0000н)	10н			30н	
01н	Front cover of subroutine TRS	11н	2		31н	
02н	Interrupt	12н	RTN		32н	
03н	Standby release ①	13H	TRSx 3		33н	
04н		14н		\prod	34н	
05н	TRSx	15H			35н	
06н		16н			36н	
07н	TLxy	17 H		\prod	37н	
08н		18н		71	38н	
09н		19н	TRX		39н	
0Ан	TRX ①	1Ан		\prod	ЗАн	
0Вн		1Вн		7	3Вн	
0Сн	① RTN	1Сн			3Сн	
0DH	CALLXY	1DH			ЗДН	
0Ен		1Ен		\prod	ЗЕн	
0FH		1FH			3Fн	Final address (3F3Fн)

Number in a circle is a step number of the program jump.

Fig. 7 ROM Configuration and Program Jump Example

Control Registers

Most of SM5K6 functions are controlled by reading and writing 22 control registers.

Table 1 Control Registers

ADD	ADDRESS			LINIT		VAILABI	LE INSTF	UCTION	s
Вм	Bı	SYMBOL	NAME	UNIT	INL	OUTL	IN/TPB	OUT	ANP/ORP
*	0	P0	P0 port	4	_	-	0	-	_
*	"	50	P0 register	4	_	0	_	0	0
*	1	P1	P1 port	4	_	_	0	_	_
7	'		P1 register	4	-	0	_	0	0
*	2	P2	P2 port	4	_	_	0	ı	_
"	~	'2	P2 register	4	_	_		0	0
*	3	P3	P3 port	4	0	_	0	_	_
		R3	P3 mode register	4	_	_	_	0	0
*	4	P4	P4 port	4		-	0	_	-
	4	14	P4 register	4	_	_	_	0	0
*	5	P5	P5 port	4	-		0	-	_
7	5	13	P5 register	4	_	_	_	0	0
*	6	R6	P4 direction register	4	_	-	0	0	0
*	7	R7	A/D select register	4	_	-	0	0	0
0	8	R08	A/D control register	8	-	-	Δ	0	-
0	9	R09	A/D data register	8	_	_	Δ	0	- 1
0	Α	R0A	Timer 1 counter	8	_	_	Δ	Δ	-
0	В	R0B	Timer 1 modulo register	8	_	_	Δ	0	-
0	С	R0C	Timer 1 control register	4	_	_	0	0	0
*	D	RD	P4 mode register	4	_	_	0	0	0
*	E	RE	Interrupt enable register	4	_	_	0	0	0
0	F	R0F	P2 direction register	4	_	_	0	0	0
1	8	R18	SIO shift register	8	-	_	Δ	0	_
1	9	R19	SIO control register	8	_	_	Δ	0	_
1	Α	R1A	Timer 2 counter	8	-	_	Δ	Δ	_
1	В	R1B	Timer 2 modulo register	8	_	_	Δ	0	_
1	С	R1C	Timer 2 control register	4	_	-	0	0	0
1	F	R1F	Buzzer control register	4	-	_	0	0	0

* : Don't care

O: Executable

 Δ : Executable but with some restriction

-: Not executable

I/O Ports

The SM5K6 has 24 ports : 4 input and 20 I/O ports.

Some ports assume additional port functions :

- External interrupt input
- · Standby release
- · Count clock input
- Analog voltage input (A/D)
- · SIO (serial interface)

Port P0

This is a 4-bit I/O port, all 4 bits can be set to the same direction. When set as output, the port can accommodate up to 15 mA (Typ.) sink current. When used in conjunction with P1 port, the P0 delivers one half an 8-bit data.

Port P1

This is a 4-bit I/O port, all 4 bits can be set to the same direction. When set at output, the port can accommodate up to 15 mA (Typ.) sink current. When used in conjunction with P0 port, the P1 delivers one half an 8-bit data.

Port P2

This is a 4-bit I/O port. Each bit can be independently set its direction. Each pin of the port can also assume the following function pin.

- P2o and P21 pins: External interrupt input, standby release
- P22 : Count clock input, standby release
- P23 : Buzzer output, standby release

Port P3

This is a 4-bit input port. It can serve as A/D pin in addition to a general purpose input pin.

• Port P4

This is a 4-bit I/O port. Direction of each bit can be independently set. Each pin of the port can also assume the following function pin.

- \bullet P4 $_{0}$: A/D pin, serial data input
- P41 : A/D pin, serial data output
- P42 : A/D pin, serial clock I/O
- P4₃ : A/D pin

Port P5

This is a 4-bit I/O port, all 4 pins can be set to the same direction.

· RESET pin

Input to this pin initializes the microcomputer (hardware reset). Normal configuration is to connect a capacitor across RESET and GND pins so that the hardware reset automatically starts upon power-up. Do not leave RESET pin open.




Fig. 8 Power-On Reset Circuit

Placing a low level on the RESET pin starts hardware reset of the SM5K6. For further information, see "Hardware Reset" in FUNCTIONAL DESCRIPTION.

· OSCIN, OSCOUT pins

Connecting required external components (crystal, etc.) to these pins configures the main clock oscillator.




Fig. 9 Main Clock Oscillator Circuit (under evaluation)

Refer to "PRECAUTIONS FOR MICROCOMPUTERS".

· VDD, GND, VR and AGND pins

These pins supply power supply to the SM5K6: V_{DD} and GND supply the system power; VR and AGND supply the reference voltage to the internal A/D converter.




Fig. 10 Recommended Power Supply Connection

GND pin should be connected to AGND. Across V_{DD} and GND, connect an electro. capacitor to absorb external noise. Although VR can be separately supplied (2.0 to V_{DD}), it should be derived from V_{DD} for the best precise A/D conversion.

Flags

The SM5K6 has 6 flags (C flag and interrupt demand flag of IFA, IFB, IFT1, IFT2, and IFS) which are used to setting condition and judgment.






Fig. 11 System Clock Generator and Divider

· System clock generator

The system clock generating system is shown in Fig. 11. The system clock fsys is the divided-by-4 main clock applied through OSC_{IN} and OSC_{OUT}. See Fig. 12 for frequency relationship between these two clocks. To complete the main clock oscillator, external components must be connected between OSC_{IN} and OSC_{OUT} pins.

Execution time of 1 byte 1 cycle instruction is equal to 1 system clock period. The system clock (fsys)

frequency is 1 MHz and the instruction execution time is 1 µs per cycle when the clock is derived from the 4 MHz ceramic.

The system clock frequency is 8 192 Hz and the instruction execution time is 122 µs per cycle when the clock is derived from the 32.768 kHz crystal.

The system clock fsys is also used as the count pulse input to the timer.




Fig. 12 Main Clock and System Clock

Divider (DIV)

The divider consists of 15-step divider circuits and produces the following 6-clock from the system clock. These divided clocks are provided for

timer/counters, serial interface and buzzer output. All steps of the divider can be cleared by DR instructions.

SYMBOL	CLOCK
fsys*	System clock
f sys1	Divided by-2 system clock (output of 1st step)
fsys2	Divided by-4 system clock (output of 2nd step)
fsys7	Divided by-128 system clock (output of 7th step)
fsys8	Divided by-256 system clock (output of 8th step)
f sys9	Divided by-512 system clock (output of 9th step)
fsys15	Divided by-32 768 system clock (output of 15th step)

Table 2 Divider Output Clock vs fsys

Resonator mask option

Selection of type of resonator, i.e. ceramic or crystal, is made by masked option.

^{*} Clock source to the 1st step of divider.

FUNCTIONAL DESCRIPTION Hardware Reset

The hardware reset initializes the SM5K6 system. The hardware reset (power-on reset) starts upon power up. When the timer 2 is used as a watch dog timer, it also starts the hardware reset circuit as it overflows.

· Hardware reset and system status

The RESET pin is at high level while the SM5K6 is operating normally. When the level is forced to low externally, the hardware reset sequence starts after 2 instruction cycles. When the level on the RESET pin returns to high, the SM5K6 starts counting the main clock which is oscillating between OSCIN and OSCOUT. As a count about 2¹⁴ is reached, the system exits hardware reset status and the program starts at address 0 in page 0.

Table 3 Status of the System Immediately after Hardware Reset

Table 3 Status of the System Immediately after Hardware Reset								
 	PARAMETER	VALUE OR STATUS						
All I/O ports	(input and I/O ports)	Input mode with pull-up resistor connected						
All control reg	gisters	0 (write only bits are also 0 when read into A						
(except for S	IO register R18)	register)						
SIO shift regi	ister R18	Unconditional						
	AD converter							
	Interrupt							
F	Standby	All inactive or disabled						
Functions	Timer/counter	All mactive of disabled						
	Serial interface							
	Buzzer out							
	C flag	Unconditional						
Flore	Interrupt master enable flag IME	0 (all interrupts disabled)						
Flags	Interrupt request flag	0						
	(IFA, IFB, IFT1, IFT2, IFS)	0						
	A and X registers	Unconditional						
	Program counter PC (Pu, PL)	0000н						
	B register (B _M , B _L)	Unconditional						
Others	SB register	Unconditional						
	Stack register SR	Unconditional						
	Level of stack register SR	Level 1						
	Contents of RAM	Unconditional						

Standby Feature

Standby feature saves power by stopping the program whenever it is not necessary to run. The mode in which the microcomputer is executing the program is called run mode and the mode in which it stops the program is called standby mode.

Standby mode is further divided into two modes:

stop mode and halt mode, one of which is selected by Halt instruction or Stop instruction. Upon removal of standby condition, the SM5K6 returns from the standby mode to the normal run mode. To enter the standby mode, select either stop mode or halt mode whichever appropriate.




Fig. 13 Operation of Program

SYSTEM OPERATION AND STATUS DURING STANDBY MODE

Operations in halt mode

In the halt mode, the program counter PC stops to pause the program. The system clock fsvs is still supplied to other functional blocks keeping the blocks driven by the clocks from the divider and external clock activated.

Operations in stop mode

In the stop mode, the main clock is stopped. This means that most of functional blocks are stopped. Exceptions: P2 port can recognize external input, and the serial interface can work if operated by external clock.

FUNCTIONAL DLOOK	OPERATION / STATUS			
FUNCTIONAL BLOCK	Halt mode	Stop mode		
Hardware reset	Recognized	Recognized		
Timer 1	0	×		
Timer 2	0	×		
A/D converter	×	×		
Serial interface	0	Operates only on external clock		
Buzzer out	Same as before entering halt mode	Stop (level unconditional)		
I/O port	Same as before entering halt mode	Same as before entering stop mode		

Table 4 Operation / Status in Halt / Stop Mode

USE OF HALT MODE AND STOP MODE

The operation immediately returns from the halt mode to the normal mode as a halt mode release event occurs. Generally, the halt mode is used when the system repeatedly moves between the standby mode and run mode.

The stop mode further saves power than the halt mode but has some detrimental effects: time required for the system to return to the normal run mode is longer (approx. 450 instruction cycles) than that of halt mode; stop mode can be canceled

only by applying low level on P2 port, SIO operating on an external clock or hardware reset. The stop mode is best suitable when the system stays for a longer period in the standby mode and does not require fast returning to the normal run mode. The standby mode retains I/O port settings and levels on the output ports as they are. Program should be prepared so that currents flowing to/from pins are reduced before the SM5K6 is put into the standby mode.

SETTING AND OPERATION OF STANDBY

Standby release events (8-type)

RELEASING EVENT	MASKABLE	PRIORITY LEVEL	FLAG	APPLICABLE IN STOP MODE
Hardware reset input	No	-	_	Yes
Low level on P2o	Yes	1	IFA	Yes
Low level on P2 ₁	Yes	3	IFB	Yes
Low level on P22	Yes	_		Yes
Low level on P2 ₃	Yes	_	-	Yes
End of SIO transfer	Yes	3	IFS	No
Interrupt request flag IFT1 is 1 (timer 1 overflow)	Yes	2	IFT1	No
Interrupt request flag IFT2 is 1 (timer 2 overflow)	Yes	4	IFT2	No

Interrupt Feature

The interrupt block consists of interrupt enable flags (bits of control register RE and interrupt master

enable flag IME), interrupt request flags (IFA, IFB, IFT1, IFT2 and IFS) and interrupt handling circuit.




Fig. 14 Interrupt Block Diagram

Interrupts used with SM5K6

Although the SM5K6 is provided with five interrupts, four interrupts are set at the same time because P2₁ selectively uses one of two.

When an interrupt occurs, the corresponding interrupt request flag (IFA, IFB, IFT1, IFT2, IFS) is set to "1" level.

· Disabling all interrupt requests (IME flag)

The interrupt master enable IME is the flag which inhibits all interrupt.

The execution of IE instruction sets the IME flag to "1", enabling the interrupt set by the interrupt enable register RE. In contrast, the ID instruction sets the IME flag to "0" and disables all interrupt requests.

Table 5 Interrupt Event Summary

INTERRUPT EVENT	FLAG	Correspording bit of	JUMP ADDRESS		PRIORITY
INTERROPT EVENT		interrupt enable register RE	Page	Step	LEVEL
P2o interrupt (falling edge on P2o)	IFA	RE0	02н	00н	1
Timer 1 interrupt (timer 1 overflow)	IFT1	RE1	02н	02н	2
P2 ₁ interrupt (falling edge on P2 ₁)	IFB	BF2*	00	04	
SIO interrupt (end of serial interface operation)	IFS	nez*	02н	04н	3
Timer 2 interrupt (timer 2 overflow)	IFT2	RE3	02н	06н	4

^{*} Either of P21 or SIO interrupts is selected by bit 1 of SIO control register R19.

R19 bit 1 = 0: P2₁ interrupt R19 bit 1 = 1: SIO interrupt

Enabling and disabling individual interrupt requests (interrupt enable register RE)

The interrupt enable register RE (RE0, RE1, RE2, RE3: interrupt mask flag) enables and disables each of 5-interrupt. Each bit of RE is called mask flag.

Timer / Counter

The SM5K6 has two pairs of built-in timer/counter. These counters are used to handle periodic interrupts and to count external events. The overflowing timer can be used to disable the halt mode. The timer/counters serve as interval counter. In addition, the timer 2 can be used as watch dog timer (overrun detect timer). Each timer/counter consists of an 8-bit count register, modulo register and 4-bit timer control register.




Fig. 15 Configuration of Timer / Counter

TIMER 1

The timer 1 is an 8-bit timer/counter. It counts a divided-by-n system clocks and external events. Figure 16 shows a block diagram of the timer 1. Timer 1 has no watch dog timer capability which

the timer 2 has although both timers have the same configuration. Selectable clocks are also different between both timers.




Fig. 16 Timer 1 Block

Selecting count clock

Select the count clock by setting bits of the control register R0C.

Table 6 Selection of Count Clock

REGISTE	R ROC BITS	SELECTED COUNT CLOCK	
R0C ₁	R0C₀	SELECTED COUNT CLOCK	
0	0	fsys (system clock)	
0	1	fsys7 (divided-by-7 system clock)	
1	0	fsys15 (divided-by-15 system clock)	
		External clock (falling edge on P22)	
1	1	When set external clock pin, P2₂ does not act as the standby release pin.	
'		This means that SM5K6 can count the external clock while in the halt mode.	
		For further information, refer to "Standby Feature".	

TIMER 2

The timer 2 is an 8-bit timer/counter. It counts a divided-by-n system clocks. Figure 17 shows a block diagram of the timer 2.

Timer 2 has watch dog timer capability which the

timer 1 does not although both timers have the same configuration. Selectable clocks are also different between both timers.




Fig. 17 Timer 2 Block

· Selecting count clock

Select the count clock by bit setting of the control register R1C. Selecting the overflow from the timer 1 as the count clock source connects the timer 2 to timer 1 in the cascade fashion, a single 16-bit timer.

· Selecting operation mode

The timer 2 can be used as a watch dog timer by the following mode setting.

Use as a normal timer:

Control register R1C, bit 2←store "0"

Use as a watch dog timer:

Control register R1C, bit 2←store "1"

This setting is made valid when done at the beginning of timer start.

Table / Selection of Count Clock	Table /	Selection	of Count	CIOCK
----------------------------------	---------	-----------	----------	-------

REGISTER	R1C BITS	SELECTED COUNT CLOCK
R1C ₁	R1C₀	SELECTED COUNT GLOCK
0	0	fsys (system clock)
0	1	fsys7 (divided-by-7 system clock)
1	0	fsys15 (divided-by-15 system clock)
1	1	Timer 1 overflow

To use the timer 2 as the watch dog timer

Watch dog timer is also called overrun detect timer because it in informs the CPU that the CPU is in a closed loop and overrunning due to some trouble, for example, program error. The overflowing watch dog timer starts the hardware-reset sequence.

The program must write the initial value to the watch dog timer at an interval before the watch dog overflows. Therefore, an overflow from the watch dog timer means that the program is not running normal, for example, it is in an endless loop.

A/D converter

The SM5K6 internal 10-bit A/D converter is provided with 8 input channels and operates either in the A/D conversion mode or comparison mode. The A/D converter mode converts the analog voltage coming through P3 and P4 ports to the equivalent digital value. The comparison mode compares the level of the input analog voltage with the voltage level set within the SM5K6 and stores the result in the microcomputer.




Fig. 18 Block of A/D Converter

NOTES:

- 1. Apply voltage within the range between 2.0 V and V_{DD} V to the VR pin, the A/D converter reference voltage pin. Do not apply a voltage outside this range.
- 2. Don't Apply the voltage to VR pin before feeding VDD pin.
- 3. AGND pin must be connected to GND pin.

A/D CONVERSION MODE

The A/D conversion mode converts the analog voltage on A/D pin into the digital value. The input analog voltage is successively compared with weighted voltages from the capacitor array. Digitalized conversion data (10-bit) are stored into upper 2 bit places of the control register R08 and the remaining bits into the data register R09.

The time required for the converter to complete conversion is as follows:

Conversion duration = system clock period x 30.5 Example

- 30.5 µs (main clock at 4 MHz/1 µs system clock)
- 305 μs (main clock at 400 kHz/10 μs system clock)

Caution:

While in the A/D conversion mode, do not use registers (upper 2 bits of R08 register and the R09 register) reserved for storage of A/D data to store other data.

Serial Interface

The SM5K6 has an 8-bit synchronous serial interface which transfers 8-bit datastream in synchronous with the external or internal clock.




Fig. 19 Serial Interface Block


OPERATION AND CONTROL OF SIO

Transfer timing

Transfers the contents of the shift register R18 to Sout pin on the falling edge of the transfer clock and then transfers the level on S_{IN} pin to the shift register R18 on the rising edge of the next transfer

clock. Transmitted data is output MSB first and received data is input LSB first.

At the end of transfer, the oldest bit data is shifted to the MSB position of the shift register R18 and the latest data in the LSB position.



■ Transfer start timing

The SM5K6 starts transfer on the first rising edge of the transfer clock after bit S/S is set.

■ Range of the time delay from the start of the transfer to the rising edge of the next transfer clock

When the internal clock is selected as the transfer clock, the time from the falling edge of the transfer clock immediately after the start of the transfer to the rising of the next transfer clock depends on the start timing of the transfer. The minimum delay is equivalent of 1/4 fsys cycle (3/4 fsys cycle if fsys is used as the transfer clock) and maximum is approx. 1/2 clock cycle. This delay variations should be taken into consideration in applying SIO data to S_{IN} pin. To minimize delay variations, clear the divider immediately before the start of SIO.

■ Data output timing

The data output timing refers to the moment at which bits of the shift register are clocked out on Sout pin. Upwarding arrows in the diagram show output data shifting timing. Numbers (1 to 8) above indicate data output order (shift register bit 7 first, 0 last). The timing of latching the level on Sout pin to the external circuit should be determined by the external system connected to the SM5K6 based on the clock of Sok pin.

■ Input data latch timing

This is the duration in which SM5K6 latches S_{IN} level to store the data into the shift register. This timing should also be determined by the external transferring device, based on the transfer clock.

Fig. 20 SIO Transfer Timing Chart

Buzzer Output

The SM5K6 generates 4 buzzer drive clocks one of which is selected and placed on $P2_3$ pin.




Fig. 21 Buzzer Output Block

CONTROL REGISTER SET

CONTROL REGISTER SUMMARY

Table 8 shows the configuration of control registers

and settings of the B register which allows access to control register.

Table 8 Control Registers

B REISTE	R SETTING	CONTROL	Table 8 Control Registe	
ВМ	BL	REGISTER NO.	NAME	CONFIGURATION
		P0	P0 port	
*	0	PU	P0 register	P03 P02 P01 P00
	1	P1	P1 port	
*		FI	P1 register	P13 P12 P11 P10
	2	P2	P2 port	
*		FZ	P2 register	P23 P22 P21 P20
	3	P3	P3 port	
*	3	R3	P3 mode register	[MD33] MD32 MD31 MD30
	4	P4	P4 port	
*	-		P4 register	P43 P42 P41 P40
	5	P5	P5 port	
*	3	13	P5 register	P53 P52 P51 P50
*	6	R6	P4 direction register	DR43 DR41 DR40
*	7	R7	A/D select register	- ADSEL
0	8	R08	A/D control register	D1. D0 EN RSLT S/S MD -
0	9	P09	A/D data register	D9 D8 D7 D6 D5 D4 D3 D2
0	Α	R0A	Timer 1 counter	D7 D6 D5 D4 D3 D2 D1 D0
0	В	R0B	Timer 1 modulo register	D7 D6 D5 D4 D3 D2 D1 D0
0	С	R0C	Timer 1 control register	S/S - CLSEL
*	D	RD	P4 mode register	MD43 MD42 MD41 MD40
*	E	RE	Interrupt enable register	IE3 IE2 IE1 IE0
0	F	R0F	P2 direction register	DR23 DR22 DR21 DR20
1	8	R18	SIO shift register	D7 D6 D5 D4 D3 D2 D1 D0
1	9	R19	SIO control register	CLSEL CLEXC S/S - SINT EN
1	Α	R1A	Timer 2 counter	D7 D6 D5 D4 D3 D2 D1 D0
1	В	R1B	Timer 2 modulo register	D7 D6 D5 D4 D3 D2 D1 D0
1	С	R1C	Timer 2 control register	S/S WDT CLSEL
1	F	R1F	Buzzer control register	- EN CLSEL

^{*} Don't care

R3 (P3 mode register)

P3 mode register R3 sets the operation mode of P3 port (general purpose input or A/D port). The pull-up resistor is disconnected from the A/D pin which then, cannot be used as a general purpose input pin. When connecting A/D pins to the A/D converter, one of A/D pins must be set (by the corresponding bit of the A/D select register R7) to the analog voltage input pin.

Bit 3	3		0

Bit i (i = 3 to 0) (Mode select bits)

Thers bits set P3i pin to either general purpose input or A/D pin.

0		(general purpose) Input
1	Ī	A/D input

R6 (P4 direction register)

P4 direction register R6 sets P4 port to input or output. P4 port also assumes A/D port and SIO I/O port. While P4 port is used as A/D or SIO port, it cannot be changed to input or output port even though direction of P4 is set by setting R6 (setting is established but ignored.)

Bit 3	3		0

Bit i (i = 3 to 0) (Directon switch bit)

These bits switch the direction of P4i.

0 Input	
1 Output	

R7 (A/D select register)

The A/D select register R7 selects the A/D converter input pin among the A/D pins. Eight pins among P3 and P4 port should be set as A/D pins before setting R7. A pin other than A/D pins should not be selected as A/D converter input pin. To select A/D pins, use the P3 mode register R3 and P4 mode register RD.

Bit 3	}		()

Bit 3 (unused)

Bit 2, 1, 0 (A/D pin select bits)

These bits select one of 8 pins shown below.

000 P3 ₀	100 P4₀
001 P3 ₁	101 P4 ₁
010 P3 ₂	110 P4 ₂
011 P3 ₃	111 P4 ₃

R08 (A/D control register)

The A/D control register R08 stores controls of A/D converter and part of A/D data.

Bit 7	,				()

Bits 7, 6 (A/D data storage bits)

These bits store the A/D data (2 low bits out of 10 bits) after conversion while in the A/D conversion mode or the internal voltage set value while in the comparison mode.

Bit 5 (A/D converter enable bit)

To enable A/D converter set this bit to "1" level upon power-up. The bit is automatically reset to "0" at the end of conversion.

0 Disable	
1 Enable	

Bit 4 (Comparison result storage bit)

This bit stores the result of comparison when the A/D converter is operating in the comparison mode. When the pin voltage becomes equal to the internal set voltage, level of this bit is unconditional.

- 0 | Pin voltage < internal set voltage
- 1 | Pin voltage > internal set voltage

Bit 3 (Start/stop bit)

When at 1 level, the bit starts A/D converter and remains "1" level and becomes "0" at the end of conversion and remains "0" until next conversion starts. Monitoring this bit status is to monitor A/D operation.

- 0 | Not in operation
- 1 | In operation

Bit 2 (Operation mode select bit)

Change the operation mode of A/D converter.

- 0 | A/D conversion
- 1 | Comparison

Bits 1, 0 (Unused)

R0C (Timer 1 control register)

Timer 1 control register selects the count clock for the timer 1 and starts and stops the timer.

Difference between timer 1 and timer 2: types of count clocks selectable. Timer 2 has watch dog timer capability.

Bit 3	3		C

Bit 3 (Timer 1 start / stop bit)

Start and stops the timer 1 up count.

- 0 | Stop, in stop
- 1 | Count start, in operation

Bit 2 (Unused)

Bits 1, 0 (Timer 1 count clock select bits)

- 00 | fsys (system clock)
- 01 | fsys7 (divided-by-7 system clock)
- 10 | fsys15 (divided-by-15 system clock)
- 11 | P22 falling edge

RD (P4 mode register)

P4 mode register RD sets P4 mode to either general purpose I/O pin or A/D pin. The pin set to A/D is disconnected from the pull-up resistor. Once set to A/D port by RD, P4 cannot act as general purpose I/O or SIO port. To use P4 as I/O or SIO port, set again the mode register RD for desired P4 mode. To use A/D pins for A/D converter, set one of A/D pins to the analog voltage input pin by setting the bit of the A/D select register R7.

Bit 3	3		0

Bit i (i = 3 to 0) (Mode select bit)

These bits set P4i pin to general purpose I/O pin or A/D pin

- 0 | General purpose I/O pin
- 1 | A/D pin

RE (Interrupt enable register)

Interrupt enable register RE enables/disables individual interrupts. This register should be set in conjunction with the interrupt master enable flag IME (ID/IE instruction). When an interrupt is initiated, the corresponding interrupt request flag is set to "1". This and other interrupt request flags are not assigned to any control registers but separately provided. The status of each interrupt request flag can be identified by executing a specific instruction as shown below.

INTERRUPT	FLAG SYMBOL	INSTRUCTION	INTERRUPT ENABLE REGISTER BIT
P2₀ interrupt	IFA	TA	IE0
P2 ₁ interrupt	IFB	ТВ	IE2
Timer 1 interrupt	IFT1	TT1	IE1
Timer 2 interrupt	IFT2	TT2	IE3
SIO interrupt	IFS	TSF	IE2



0

Bit 3

Bit 3 (Timer 2 interrupt enable bit)
Enable the interrupt initiated by timer 2 overflow.
0 Disable
1 Enable
Bit 2 (P2 ₁ /SIO interrupt enable bit)
Enable the interrupt initiated by the falling edge
input on P21 or the interrupt initiated at the end
of SIO (serial interface). One of these interrupt
events must be selected by the setting of SIO
control register R19 because only one of the
events is used at a time.
0 Disable
1 Enable
Bit 1 (Timer 1 interrupt enable bit)
This bit enables initiated upon timer 1 overflow.
0 Disable
1 Enable
Bit 0 (P2o interrupt enable bit)
Enable interrupt from P2o initiated on falling
edge on this pin. 0 Disable
1 Enable
i Lilable
R0F (P2 direction register)
P2 direction register R0F sets the direction of P2
port. P2 port can also assume input or output as
set even if it is set as a functional port. For
example, the level on this port can be read by
using an input instruction, while it is set as count
clock input. When P23 is set to the buzzer out, it

the buzzer control register R1F.
Bit 3 0
Bit 3 (P2 ₃ direction switch bit)
This bit switches the direction of P23.
0 Input (standby release)
1 Output (buzzer out)

outputs the buzzer clock as instructed to do so by

Bit 2 (P22 direction switch bit)

This bit switches the direction P22.

- 0 | Input (standby release, count clock input)
- 1 | Output

Bit 1 (P21 direction switch bit)

This bit switches the direction of P21.

- 0 | Input (standby release, external interrupt)
- 1 | Output

Bit 0 (P2o direction switch bit)

This bit switches the direction of P2o.

- 0 | Input (standby disable, external interrupt)
- 1 | Output

R19 (SIO control register)

Executing OUT instruction on SIO control register clears 8 clock counter (reading serial clock 8 times). The same operation occurs if the OUT instruction is given to SIO shift register. These operations assure 8-bit data transfer upon continuing of SIO after interruption of SIO. P21 interrupt and SIO interrupt cannot be enabled at a time. End of SIO operation can be verified by "1" IFS flag through TSF instruction, if SIO interrupt cannot be used.

Bit 7		0

Bits 7, 6 (SIO transfer clock select bits)

00 | fsys (system clock)

- 01 | fsys7 (divided-by-7 system clock)
- 10 | fsys15 (divided-by-15 system clock)
- 11 | Timer 1 overflow

Bit 5 (SIO transfer clock external / internal select bit)
Select external source or internal source for transfer clock. Selection of external clock source disables setting of bits 7, 6 (SIO transfer clock select). Selection of the internal clock enables transfer of the internal clock to P42/Sck pin while SIO is running.

- 0 | External clock
- 1 | Internal clock

Bit 4 (SIO start / stop bit)

When the internal transfer clock is selected, SIO starts upon setting of this bit to "1". When the external transfer clock, the first external clock after setting this bit to "1" starts the SIO. Upon counting 8 serial clocks, SIO stops and the external transfer clock is no longer catered for.

- 0 | Stop (no transfer clock catered for)
- 1 | Start (operation)

Bits 3, 2 (Unused)

	Bit 1	(SIO	interrupt	select	bit)
--	-------	------	-----------	--------	------

Either P2₁ interrupt (falling edge) or SIO interrupt is used at a time. This bit selects either interrupt.

- 0 | P2₁
- 1 | SIO

Bit 0 (P4 port function select bit)

This bit sets P4₀, P4₁ and P4₂ to general purpose I/O pin or SIO pin.

- 0 | P4₀, P4₁, P4₂ : general purpose I/O
- 1 | P40, P41, P42 : SIN, SOUT, SCK

PIN	P4 DIRECTION SETTING BY REGISTER R6	SIO PIN CIRCUIT CONFIGURATION
		FOR SIO PIN (SIO STOP STATUS)
P40/SIN	In (bit-R60←0)	Input with pull-up resistor
		CMOS output pin
P41/Sout	Out (bit-R61←1)	Previous bit is output
		Data unconditional after hardware reset
P42/Sck	Internal clock selected : out (bit-R62←1)	CMOS output pin (high level)
F42/3CK	External clock selected : input (bit-R62←0)	Input pin with pull-up resistor

R1C (Timer 2 control register)

Timer 2 control register selects the count clock for the timer 2 and starts and stops the timer.

Difference between timer 1 and timer 2: types of count clocks selectable. Timer 1 lacks watch dog timer capability.

Bit 3	}		C

Bit 3 (Timer 2 start / stop bit)

Start and stop the timer 2 up count.

- 0 | Stop, in stop
- 1 | Count start, in operation

Bit 2 (Timer function change bit)

Select the application of timer 2: timer or watch dog timer (WDT, overrun detect timer)

- 0 | Standard timer
- 1 | WDT (starts hardware reset sequence upon counter overflow)

Bits 1, 0 (Timer 2 count clock select bits)

- 00 | fsys (system clock)
- 01 | fsys7 (divided-by-7 system clock)
- 10 | fsys15 (divided-by-15 system clock)
- 11 | Timer 1 overflow

R1F (Buzzer control register)

The buzzer control register R1F controls the clock placed on P2₃. This clock may also be used as an audio alarm. To use P2₃ as the buzzer output pin, set P2 direction register R0F for setting P2₃ as output pin. Once set to buzzer, P2₃ output must be turned off and on by the bit 2 of the buzzer control register. Once the buzzer stops, P2 output latch register is output to P2₃ whose level should be adjusted.

Summary of procedure:

- Set bit 3 of P2 output latch register P2 to the desired level (determine the P2₃ output level during buzzer stop).
- Set P2₃ to output pin by setting P2 direction register R0F.
- Set bit of the buzzer control register to select the output clock.
- Turn on and off the buzzer output by the bit 2 setting of buzzer control register.

Bit 3 0			
Bit 3 (Unused)			
Bit 2 (General purpose output / buzzer output			
select bit)			
Select the function of P23.			
0 Standard output (buzzer output stop)			
1 Buzzer output			
Bits 1, 0 (Output clock select bits)			
Select clock to be output to P23.			
00 fsys9 (divided-by-9 system clock)			
01 fsys8 (divided-by-8 system clock)			
10 fsys2 (divided-by-2 system clock)			

11 | fsys1 (divided-by-1 system clock)

Rί

INSTRUCTION SET Definition of Symbols

M : Contents of the RAM memory

location addressed by the contents

of B register.

 \leftarrow , \leftrightarrow : Direction of transfer and

exchange of contents

∪ : Logical OR∩ : Logical AND⊕ : Exclusive OR

Aregi : The ith (i = 0 to 3) bit of A register

or control register and the like

Push : Save the contents of PC onto

stack register SR

Pop : Return the contents saved in

stack register SR back to PC

Pj : Port register Pj (j = 0, 1, 2, 4, 5)

: Control register other than port

register. j is one or two digits

hexadecimal number

PORTj : Level on port (in or out)

ROM : Indicates contents at a ROM

memory location:

ROMH : Upper 4 bits of ROM content;

ROML: lower 4 bits of ROM

contents

CY : Carry signal. In this manual, the

symbol CY is used to indicate that a carry occurs at ALU. This is also expressed as CY = 1 (note that this does not mean C

flag nor bit state.

x (lower case) : Represents a set of bits in the

operand. For example, an x in LDA x instruction denotes the 2 bits (I_1 , I_0) in the operand. x may

be substituted by "y".

reg : An abbreviation reg may follow a

symbol to assure that the symbol is identified as a register. For example, Areg (or A-reg) for A register and Xreg (or X-reg) for X register to distinguish them from

similar symbols or figures.

- A bit of a register is specified in the position immediately following the register symbol. For example, the bit i (0, 1, 2, 3 ...) of X register is expressed as Xi; that of P register is Pi, and so on.
- Increment means binary addition of 1_H and decrement means binary addition of F_H.
- Skipping an instruction means to ignore that instruction and to do nothing until starting the next instruction. In this sense, an instruction to be skipped is treated as an NOP instruction. Skipping 1-byte instruction requires 1-cycle, and 2-byte instruction 2-cycle. Skipping 1-byte 2-cycle instruction requires 1-cycle.

Instruction Summary (by function)


		ry (by function)		
	MACHINE CODE			
		ng Instructions		
TRx	80 to BF	P _L ←x (I ₅ -I ₀)		
TL xy	E0 to E7	Pu←x (I11-I6)		
	00 to FF	P∟←y (I₅-I₀)		
TRS x	C0 to DF	Push, Рս←01н		
		PL←x (I4-I0, 0)		
CALL xy	F0 to F7	Push, Pu←x (I11-I6)		
	00 to FF	P _L ←y (I ₅ -I ₀)		
RTN	7D	Pop (PC←SR)		
RTNS	7E	Pop (PC←SR), Skip the		
פוווח		return address		
RTNI	7F	Pop (PC←SR), IME←1		
Data Load Instruction				
LAX x	10 to 1F	Areg←x (I₃-I₀)		
LBMX x	30 to 3F	Вм←х (Із-Іо)		
LBLX x	20 to 2F	BL←x (I3-I0)		
	50 to 53	Areg←M		
LDA x		Вм1, Вм0←Вм1,		
		Вмо⊕х (І1, Іо)		
	54 to 57	M↔Areg		
EXC x		Вм1, Вмо←Вм1,		
		 Вмо⊕х (I1, Io)		
	58 to 5B	M⇔Areg		
		Вм1, Вмо←Вм1,		
		B _{M0} ⊕x (I ₁ , I ₀)		
EXCI x		Bı←Bı+1		
		Skip the next step,		
		if result of BL = 0H		
		M↔Areg		
	5C to 5F	Вм1, Вм0←Вм1,		
		Вмо⊕х (І₁, І₀)		
EXCD x		B _L ←B _L −1		
		Skip the next step,		
		if result of B _L = 0 _H		
EXAX	64	Areg⇔Xreg		
ATX	65	Xreg←Areg		
EXBM	66	B _M ⇔Areg		
EXBL	67	BL⇔Areg		
EX	68	B-reg⇔SB-reg		
	1	D 169 TOD-169		

MNEMONIC	MACHINE CODE	OPERATION		
	Arithmetic	nstructions		
ADX x	00 to 0F	Areg←x (I₃-I₀)+Areg		
ADA X	00 to 0F	Skip the next step,if CY = 1		
ADD	7A	Areg←Areg + M		
ADC	7B	Areg←Areg + M + C, C←CY		
		Skip the next step, if CY = 1		
COMA	79	Areg← Areg		
INCB	78	Bı←Bı+1,		
		Skip the next step, if result of BL = 0H		
DECB	7C	Bı←Bı–1,		
DECB		Skip the next step,if result of BL = 0FH		
Test Instructions				
TAM	6F	Skip the next step, if Areg = M		
TC x	6E	Skip the next step if C = 1		
TM	48 to 4B	Skip the next step if Mi = 1, (i=l1, lo)		
TABL	6B	Skip the next step if Areg = BL		
	4C to 4F	* (i = l1, lo)		
		Skip the next step if PORTji* = 1		
		(j = 0, 1, 2, 3, 4, 5)		
TPB x		Skip the next step Rji* = 1		
		(j = 08, 09, 0A, 0B, 18, 19, 1A, 1B)		
Ì		Skip the next step if Rji* = 1		
		(j = 6, 7, D, E, 0C, 0F, 1C, 1F)		
TA	6C	Skip the next step if IFA = 1		
		IFA←0		
TB	6D	Skip the next step if IFB = 1		
		IFB←0		
TT1	69	Skip the next step if IFT1 = 1		
	02	IFT1←0		
TT2	69	Skip the next step if IFT2 = 1		
	01	IFT2←0		
TSF	69	Skip the next step if IFS = 1		
	04	IFS←0		
<u> </u>	, 	Instructions		
SM x	44 to 47	Mi←1, (i = I₁-I₀)		
RM x	40 to 43	Mi←0, (i = I₁-I₀)		
SC	61	C←1		
RC	60	C←0		
I IE	63	IME←1		
ID	62	IME←0		

MNEMONIC	MACHINE CODE	OPERATION
	I/O Instr	uctions
INL	70	Areg←PORT3
OUTL	71	P0←Areg
OUIL		P1←Xreg
		Pj←Pj∩Areg (j = 0, 1, 2, 4, 5)
ANP	72	Rj←Rj∩Areg (j = 0, 3, 6, 7,
		D, E, 0C, 0F, 1C, 1F)
		Pj←Pj∪Areg (j = 0, 1, 2, 4, 5)
ORP	73	Rj←Rj∪Areg (j = 0, 3, 6,
		7, D, E, 0C, 0F, 1C, 1F)
		Acc—PORTj (j = 0, 1, 2, 3, 4, 5)
		Xreg, Areg←Rj (j = 08, 09,
IN	74	0A, 0B, 18, 19, 1A, 1B)
		Areg←Rj (j = 6, 7, D, E,
		0C, 0F, 1C, 1F)
	75	Pj←Areg (j = 0, 1, 2, 4, 5)
		Rj←Xreg, Acc (j = 08, 09,
OUT		0B, 18, 19, 1B)
001	/3	Rj←Areg (j = 3, 6, 7, D,
		E, 0C, 0F, 1C, 1F)
		R0A←R0B, R1A←R1B
	Table Referen	ce Instruction
		Push
PAT	6A	P _L ← (Xreg1, Xreg0, Areg)
') OA	Xreg←ROMн, Areg←ROML
		Pop
E	ivider Operat	ion Instruction
DR	69	DIV (f₀-f₁₅)←0 (Divider
	03	clear)
	Special In	structions
STOP	76	Change operation mode to
		STOP
HALT	77	Change operation mode to
l 		HALT
NOP	00	No operation

SYSTEM CONFIGURATION EXAMPLE

Versatile charger



SM563

DESCRIPTION

The SM563 is a CMOS 4-bit single-chip microcomputer incorporating 4-bit parallel processing function, ROM, RAM, I/O ports, serial interface, timer/counter in a single chip.

It provides 5 kinds of interrupt and subroutine stack function using the RAM area. Provided with a 128 segments LCD drive circuit, this microcomputer is applicable to Low power system with multiple LCD segments.

FEATURES

• ROM capacity: 4 096 x 8 bits

RAM capacity: 160 x 4 bits (including 32 x 4 bits

display RAM)

· Instruction sets: 98

A RAM area is used as stack area

• I/O port :

Input 4
Input/output 11

+15 (also used as LCD seg-

ment port)

• Interrupts :

Internal interrupt x 4 (timer/counter, f4 signal, serial I/O. divider overflow)

External interrupt x 1 (P0 signal)

Timer/counter: 8 bits x 1Serial interface: 8 bits x 1


- · Built-in main clock oscillator for system clock
- Built-in sub clock oscillator for real time clock
- Built-in 15 stages divider for real time clock
- Built-in LCD driver: 128 segments, 1/3 bias, 1/4 duty cycle (If LCD drive circuit is used, a crystal oscillator circuit needs to be constituted between OSC_{IN} and OSC_{OUT})
- Instruction cycle time: 6.67 µs (at 3V), 2 µs (at 5V)
- Buzzer output
- · Standby function

Supply voltage: 2.7 to 5.5 V


Package: 64-pin QFP (QFP064-P-1420)

4-Bit Single-Chip Microcomputer (LCD Driver)

PIN CONNECTIONS



BLOCK DIAGRAM



Nomenclature

A, B	: Accumulators	IME	: Interrupt master enable F/F
ACL	: Auto clear	P1-P3	: Registers
ALU	: Arithmetic logic unit	PL, PU	: Program counters
BR, DS	: Common signal control F/F	PSW	: Program status word register
CG	: Clock generator	R4-R7	: General-purpose registers
DIV	: Divider	RD, RE, RF	: Mode registers
D, E, H, L	: General-purpose registers	SB	: Shift register
HC	: Common signal circuit	SP	: Stack pointer
IE	: Interrupt enable F/F	TC	: Count register
IFA, IFB	: Interrupt requests	TM	: Modulo register
IFS, IFT, IFV			

PIN DESCRIPTION

SYMBOL	I/O	CIRCUIT TYPE	FUNCTION
P0o-P03		Pull up	Acc←P0₀-P0₃
P1o-P13	I/O	Pull up	I/O selectable by instructions
P2 ₀ -P2 ₃	I/O	Pull up	I/O selectable independently
FZ0*FZ3	1/0	ruii up	Sound output only when P2₃ pin is used as an output
P3 ₀ -P3 ₃	I/O	Pull up	Serial interface I/O by setting the mode register RE
S ₀ -S ₁₄	O or		Selectable between segment ports and I/O ports through an
30-314	I/O		RC register
S15-S31	0		Display RAM contents output as LCD segment signals
H1-H4	0		4-value output capability; used for LCD common output
TEST	1	Pull down	For test (connected to GND normally)
RESET	1	Pull up	Auto clear
φ	0		System clock output
CK ₁ , CK ₂			For system clock oscillation
OSCIN, OSCOUT			For clock oscillation
VDSP, VOA, VOB			Power supply for LCD driver
V _{DD} , GND			Power supply for logic circuit

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING	UNIT	NOTE
Supply voltage	V _{DD}	-0.3 to +7	V	1
Supply voltage	VDSP	-0.3 to +7	V	'
Input voltage	VIN	-0.3 to V _{DD} +0.3	V	1
Output voltage	Vоит	-0.3 to V _{DD} +0.3	V	1
Output current	Іоит	20	mA	2
Operating temperature	Topr	-20 to +70	,c	
Storage temperature	Тѕтс	-55 to +150	,C	

NOTES:

- 1. The maximum applicable voltage on any pin with respect to GND.
- 2. Sum of current from (or flowing into) output pins.


RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Supply voltage	V _{DD}		2.7		5.5	V	
	VDSP		2.7		VDD	V	1
Basic oscillation frequency	4	V _{DD} = 2.7 to 5.5 V	250		600	kHz	1
	'	V _{DD} = 4.5 to 5.5 V	250		2 000	KMZ	
Instruction avale	t	$V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$	6.7		16	μs	
Instruction cycle		V _{DD} = 4.5 to 5.5 V	2		16		
Crystal oscillation frequency	fosc			32.768		kHz	

NOTE:

1. Frequency fluctuation: ± 30%

Oscillation Circuit



DC CHARACTERISTICS


 $(V_{DD} = 2.7 \text{ to } 5.5 \text{ V}, \text{ Ta} = -20 \text{ to } +70^{\circ}\text{C})$

PARAMETER	SYMBOL	CON	DITIONS	MIN.	TYP.	MAX.	UNIT	NOTE				
	V _{IH1}			0.7 x VDD		V _{DD}	V	1				
Input voltage	V _{IL1}			0		0.3 x V _{DD}	V	'				
input voitage	V _{IH2}			V _{DD} 0.5		VDD	V	2				
	V _{IL2}			0		0.5	V] -				
Input current	Ìн	V _{IN} = 0 V		2		200						
input current	IIH	VIN = U V	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$	20		200	μA	1				
	Іон1	VoH = VDD-0.5 \	/	50			μA	3				
	lo _{L1}	Vol = 0.5 V		250			μA]				
	Іон2	VoH = VDD-0.5 \	/	5		250	μA	4				
Output current	lol2	Vol = 0.5 V		500			μA] "				
Іонз	VoH =VoD - 0.5 V		100									
	IOH3	VOH = VDD - 0.5 V	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$	400			μA	5				
			1	lova	Іогз	3 Vol = 0.5 V		0.5			m A	
	IOL3	VOL = 0.5 V	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$	1.6			mA					
Output	Rc				5	20	kΩ	6				
impedance	Rs				10	40	kΩ	7				
	V ₁			2.7		3	V					
Output voltage	V ₂	V _{DSP} = 3.0 V		1.7	2	2.3	V	8				
Output voltage	Vз	No load		0.7	1	1.3	V	8				
	V ₄			0		0.3	V	1				
	ЮР	f = 600 kHz, VD	o = 3.0 V		0.4	1.5	mA	9				
Supply current		Chandley average	V _{DSP} = 3.0 V		15	40		10				
	I SB	Standby current	$V_{DD} = 3.0 V$		8	20	μA	11				

NOTES:

- 1. Applied to pins P0₀-P0₃, RESET, P1₀-P1₃, P2₀-P2₃, P3₀-P3₂ (during input mode).
- 2. Applied to pins CK1, TEST, OSCIN.
- 3. Applied to pin CK2.
- 4. Applied to pins P1o-P13 (during output mode).
- 5. Applied to pins P2₀-P2₃, P3₀-P3₂ (during output mode), φ.
- 6. Applied to pins H₁-H₄.
- 7. Applied to pins So-S31.
- 8. Applied to pins H₁-H₄, S₀-S₃₁.

- 9. No load condition.
- 10. No load condition when bleeder resistance is ON.
- 11. No load condition when bleeder resistance is OFF.



PIN FUNCTIONS

• GND, VDD, VDSP (Power supply inputs)

Both GND pins 26 and 58 should be grounded.

The V_{DD} pin is the positive power supply with respect to GND.

The V_{DSP} pin is the positive power supply for an LCD driver with respect to GND.

TEST (Test input)

The TEST pin should be left open or connected to GND with a pull-down resistor.

• RESET (Input)

The RESET accepts an active Low system reset which initializes the internal logic of the device.

Normally a capacitor of about 0.1 μF is connected between this pin and GND to provide a power on reset function.

• OSCIN, OSCOUT (Crystal oscillator pins)

The OSC_{IN} and OSC_{OUT} pins connect with an external crystal oscillator and these pins and the GND connect with a capacitor, which constitute an oscillator circuit.

The output of the oscillator is coupled to a clock divider for real-time clock operation.

• CK₁, CK₂ (System clock CR oscillator pins)

The CK_1 and CK_2 pins, in conjunction with a resistor between them, provide a system clock oscillator.

• H₁ to H₄ (Common signal outputs)

The H_1 to H_4 pins are used to drive the common of an LCD.

• So to S31 (Segment outputs)

The S_0 to S_{31} pins drive LCD segments. Pins S_0 through S_{14} may also be used as I/O ports when specified with the mode register RC.

• P0₀ to P0₃ (Inputs)

The P0 pins are normally used to accept key input data. A falling edge at these pins resets the IFB flag.

• P1o to P13 (Input/output)

The P1 are I/O pins connected to the positive supply with pull-up resistors.

They may be switched between input and output modes through an instruction.

• P2o to P23 (Input/output)

The P2o to P2o pins are bit-independent I/O ports which can be independently set to input or output mode with the mode register RF.

When the P2₃ is used for an output pin, it serves exclusively as a sound output pin, which can output a sound signal with any frequency set up by the timer counter.

Pins P2₀ and P2₁ output the OD and R/W signals with the mode register RC.

• P3₀ to P3₂ (Input/output)

The P3₀ to P3₂ pins are I/O pins which are connected to the positive supply with pull-up resistors.

These pins can be set to I/O mode for use in a serial interface with the mode register RE.

SYSTEM CONFIGURATION ROM and Program Counter

The on-chip ROM has a configuration of 64-page x 64-step x 8-bit, and stores programs and table data.

The program counter consists of a 6-bit page address counter P_U and a 6-bit binary counter P_L used to specify the steps within a page.

The locations shown in Fig. 1 are allocated in the on-chip ROM.

Stack Pointer (SP)

The stack pointer (SP) is an 8-bit shift register which holds the starting address of the stack area of RAM space. Immediately after the reset, the contents of the stack pointer are uninitialized and must be set to an appropriate value. If, for instance, the initial value of the stack pointer is set to 80_H, the data memory are beginning with the highest address (excluding the display RAM area) 7F_H, is usable as a stack area.

RAM

Data memory has a 160-word x 4-bit configuration, and is used to store processing data and other information. Data memory is also used as a stack area to save register values, the program counter value, and program status word (PSW) at the time a subroutine jump or an interrupt occurs. Fig. 2 shows the RAM configuration. 2 x 16 x 4-bit of entire RAM space is used as a display RAM area from which data is output to LCD segment driving pins. An LCD with a 1/4 duty and 1/3 bias format can be directly driven by writing display data into the display RAM area. The display RAM outputs are, as shown in Fig.3, connected to segment output pins So to S31 for individual set of common outputs H₁ to H₄. The segment output pins provide a single digit of display RAM data Mo to M3, as an LCD driving waveform signal according to H₁ to H₄ outputs. The operations of the display RAM are identical to those of other RAM areas.




Fig. 1 Program ROM Map

LH	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001
0000	I								So	S16
0001				-					S ₁	S17
0010									S ₂	S18
0011									S ₃	S19
0100									S4	S20
0101									S ₅	S ₂₁
0110									S ₆	S22
0111									S7	S23
1000									S8	S ₂₄
1001									S ₉	S ₂₅
1010									S ₁₀	S26
1011									S11	S27
1100									S12	S28
1101									S ₁₃	S29
1110									S14	S 30
1111									S ₁₅	S31

NOTE:

The area with the thick line is allocated for a display RAM and the Sn (n = 0 to 31) shows the related segment outputs.




Fig. 2 RAM Configuration

Fig. 3 Display RAM and its LCD Segment Outputs

Accumulator (A), Subaccumulator (B) and Arithmetic and Logic Unit (ALU)

The accumulator (A) is a 4-bit working register which is the nucleus of the single chip system. It holds the results of operations and transfers data to memory, I/O ports, and registers.

A subaccumulator (B) is another 4-bit register. It is used as one of general-purpose registers, and when combined with the A to form a B-A register pair, allows data transfer on an 8-bit basis.

The arithmetic and logic unit (ALU) performs, in conjunction with a carry flag (C), binary addition, shift operations, and logical operations such as AND, OR, EX-OR, and complement.

General-Purpose Registers (H, L, D, E)

Registers H and L are 4-bit general-purpose registers. They can transfer and compare data with the Acc on 4-bit basis. Registers D and E are 4-bit registers and can transfer data with the H and L registers on an 8-bit basis. The H and L as well as the D and E registers can be combined into 8-bit register pairs, and can be used as pointers to data memory locations. The L register can be incremented or decremented and is used to access I/O ports and mode registers.

Clock Divider, IFV Flag, IFA Flag

The device contains a crystal oscillator and a 15-stage divider, as shown in Fig. 4. A real-time clock




Fig. 4 Real-Time Clock and Divider




Fig. 5 Timer/Counter




Fig. 6 SND Signal

can be provided by connecting an external crystal oscillator between the oscillator pins. When an external 32.768 kHz crystal oscillator is used, the fo signal is a frequency of 1 Hz.

Timer/Counter and the SND Signal

The timer/counter consists of an 8-bit count register (TC) and an 8-bit mudulo register (TM).

The count register is an 8-bit incremental binary counter. It is incremented by one at the falling edge of its count pulse (CP) input. If the count register overflows, the timer interrupt request flag IFT is set, and the contents of the modulo register (TM) are loaded into the count register (See Fig. 5).

The count pulse CP can be selected from divider signals f_{IN} , f_{8} and f_{0} , and the system clock, by using the mode register RD. If the count register (TC) overflows, the SND flag reverses its status at the falling edge of the TC. A sound signal can be obtained at the TC output by putting P2 in output mode and sending a "1" to pin P2₃ (See Fig. 6).

Serial Interface and IFS

The serial interface consists of an 8-bit shift register (SB) and a 3-bit counter, which is used to input and output the serial data. The serial clock can be selected with either an internal clock (system clock) or an external clock.

In serial shift operations, the highest bit data of the shift register (SB) is output from the SO pin, and the data input from the SI pin at the rising edge of a serial clock is loaded into the lowest bit of the shift register. When the internal clock is used, immediately after the SIO instruction is executed, the serial operation begins and stops with 8 clocks which are output from the SCK pin.

Upon completion completion of an 8-bit shift operation, the serial I/O ending flag IFS is set each time a 3-bit counter overflows, and an interrupt request occurs.




Fig. 7 Serial Interface




Fig. 8 Serial Interface Timing

Input Port P0 and IFB Flag

The IFB flag is set at the falling edge of the signal applied to the input port P0 by which the interrupt is enabled.

When port P0 is used as a key input, it can cause an interrupt each time a key is operated.




Fig. 9 P0 port

Interrupts

When an interrupt occurs, the corresponding interrupt request flag is set. The CPU acknowledges the interrupt if it is enabled (Master interrupt enable flag and the corresponding interrupt enable flag are set). If more than one interrupt occurs simultaneously, all of the corresponding interrupt request flags will be set, but the CPU will only acknowledge that interrupt with the highest priority and other interrupts will be queued.

I/O Ports

Port P0 is a 4-bit parallel input port. The IFB flag is set at the falling edge of this port.

Port P1 can be switched between input and output modes, 4-bit at a time.

Each bit of port P2 can be independently placed in input or output mode by setting the corresponding bit of mode register RF.

Ports P2₀ and P2₁ can output the OD and R/W signals, respectively. In those cases, these pins should be kept High in an output mode. Port P2₃ outputs the SND signal in the output mode.

Port P3 is a 4-bit I/O port which can be placed in input or output mode, 3-bit at a time. Each bit of port P3 can be set to the I/O modes (SI, SO, SCK) of a serial interface.

Ports P1 and P3 are placed in an output mode when a port output instruction is executed, and in an input mode when a port input instruction is executed. After an ACL operation, ports P1, P2 and P3 are all placed in an input mode.

Every input port has pull-up resistors. (Pull-up resistors for I/O ports are effective only when the ports are placed in an input mode.)

Ports P1 through P3 in an output mode can be independently set or reset by instructions.

When a key-matrix is configured by using I/O ports, if the short on output pins may occur caused by a multiple key depression, port P1 should be used as an output.




Fig. 10 Interrupt Handling

			011414010110		0.10		
DODT	FUNCTION	Direct 4-bit parallel I/O		IN, OUT i	nstruction	Bit independent output SPn	
PORT	FUNCTION	Input (INA)	Output (OUTA)	Input (IN)	Output (OUT)	Direct pin-independent output RPn	
P0	Input-only port	0	Х	0	X	X	
P1	I/O port	0	0	X	0	0	
P2	I/O port, P23 -sound output	0	0	Х	X	0	
P3	P30-SI, P31-SCK, P32-SO,				Х	0	
F3	multi-control port			^			

Table 1 Characteristics of I/O Ports

O: Yes, X: No

Standby Mode

Executing the CEND instruction places the device in standby mode. To reduce power consumption, the system clock is inactivated. Standby mode may be cleared with the interrupt request or the RESET signal.

Reset Function (ACL)

Applying a Low level signal to the RESET pin resets the internal logic of the device and applying a High level signal starts execution of the program at address 0, page 0. Once the device is reset, all I/O ports are placed in input mode, all interrupts are disabled, and the LCD display turns off. The device is also reset when it is powered up.




Fig. 11 Main Clock Sources

Main Clock Oscillator Circuit

The main clock oscillator requires an external resistor across pins CK_1 and CK_2 . Instead of using onchip oscillator, an external clock may be applied to pin CK_1 . In this case, pin CK_2 should be left open. The system clock ϕ is a divided clock equivalent to 1/4 of the clock applied to pin CK_1 .

LCD Driver

· Display segment

The SM563 contains an on-chip LCD driver which can directly drive an LCD with a 1/4 duty and 1/3 bias. Fig.12 shows an example of LCD segment configuration for 1/4 duty.

Each segment of the LCD can be turned on or off by software control of the setting of the corresponding bit "1" or "0" in the display RAM area (see Fig. 3).




Fig. 12 LCD Segment Configuration for 1/4 Duty

The LCD digit may have any shape, provided that the maximum number of segments does not exceed 128 (see Fig. 12). Fig. 13 shows an example of a 7-Segment Numeric LCD Digit.




Fig. 13 7-Segment Numeric LCD Digit

· LCD driving signal waveform

Fig. 14 shows the LCD signal driving waveforms required to display the number "5" on the 7-segment display shown in Fig. 13 (segment outputs S_0 and S_1 are used). A voltage of 3 V is applied to pin V_{DSP} in the Fig. 14. The frame frequency (I/T) can be selected from 64 Hz or 128 Hz by mask options.

Voa and Vob pins

The device contains bleeder resistors to allow 1/3 bias driving. When V_{DSP} is 3 V, voltages of 2 V and 1 V are output from pins V_{OA} and V_{OB} respectively. Normally pins V_{OA} and V_{OB} are left open. When an LCD with a large display area is driven, connect capacitors across pins V_{OA} and V_{DSP} and across V_{OB} and V_{DSP} to improve the rise time of the LCD driving signal.




Fig. 14 LCD Driving Signal Waveform (required to display the number 5)

INSTRUCTION SET

ROM Address Instructions

MNEMONIC	MACHINE CODE	OPERATION
TR x	80 to BF	PL←x (Is-Io)
TL xy	E0 to EF	Pu←x (I11-I6)
(2-byte)	00 to FF	P∟←y (Is-I₀)
		(SP-2), (SP-3), (SP-4)←PC
TRS x	C0 to DF	SP←SP-4
Inox	CO IO DE	Р∪←10н
		PL←x (I4,I3,I2,I1,I0,O)
CALL xy	F0 to FF	(SP-2), (SP-3), (SP-4)←PC
	00 to FF	SP←SP–4, Pυ←x (I11-I6),
(2-byte)	00 10 FF	Pı←y (I₅-I₀)
JBA x	7F	Pu5-Pu2←x (I3-I0),
(2-byte)	30 to 3F	Pu1, Pu0, Pl5, Pl4←B,
(2-byte)	30 10 31	PL3-PL0←A
RTN	61	Pu, PL←(SP), (SP+1), (SP+2)
BTNS	62	P∪, PL←(SP), (SP+1), (SP+2),
		SP←SP+4
		Pu, Pt←(SP), (SP+1), (SP+2),
RTNI	63	PSW←(SP+3), SP←SP+4,
		IME←1

RAM Address Instructions

MNEMONIC	MACHINE CODE	OPERATION
STL	69	L←A
STH	68	H←A
EXHD	3F	H↔D
EVUD	35	L↔E
LIHL xy	3D	H←x (I7-I4), L←y (I3-I0)
(2-byte)	00 to FF	□←X (17-14), L←y (13-10)

Data Transfer Instructions

MNEMONIC	MACHINE CODE	OPERATION		
EX pr	5C to 5F	A↔(pr)		
LDX adr	7D	A. (odr)		
(2-byte)	00 to FF	A←(adr)		
STX adr	7E	(adr) A		
(2-byte)	00 to FF	(adr)←A		
EXX adr	7C	A () (adr)		
(2-byte)	00 to FF	A↔(adr)		
LAX x	10 to 1F	A←x (I3-I0)		
LIBA xy	3C	B←x (I7-I4)		
(2-byte)	00 to FF	A←y (I3-I0)		
LBAT	60	B←ROM (Pu₅-Pu₂, B, A)н		
LDAT	00	A←ROM (Pu₅-Pu₂, B, A)L		
LDL	65	A←L		
LD pr	54 to 57	A←(pr)		
ST pr	58 to 5B	(pr)←A		
EXH	6C	A↔H		
EXL	6D	A↔L		
EXB	6E	A↔B		
STB	6A	B←A		
LDB	66	A←B		
LDH	64	A←H		
PSHBA	28	(SP–1)←B, (SP–2)←A,		
		SP←SP-2		
PSHHL	29	(SP–1)←H, (SP–2)←L,		
	ļ	SP←S–2		
POPBA	38	B←(SP+1), A←(SP),		
	ļ	SP←SP+2		
POPHL	39	H←(SP+1), L←(SP),		
		SP←SP+2		
STSB	70	SBн←B, SB∟←A		
STSP	71	SPн←B, SP∟←A		
STTC	72	TC←TM		
STTM	73	ТМн←В, ТМ∟←А		
LDSB	74	B←SBн, A←SBL		
LDSP	75	B←SPH, A←SPL		
LDTC	76	В←ТСн, А←ТС∟		
LDDIV	77	B←DIVн, A←DIVL		

Arithmetic Instructions

MNEMONIC	MACHINE CODE	OPERATION
ADX x	00 to 0F	A←A+x (I₃-I₀),
ADA X	00 10 01	Skip if C _Y = 1
ADD	36	A←A+(HL)
ADDC	37	A←A+(HL)+C, C←C _Y ,
ADDC	37	Skip if Cy = 1
OR	31	A←A ∨ (HL)
AND	32	A←A ∧ (HL)
EOR	33	A←A ⊕ (HL)
ANDB	22	A←A ∧ B
ORB	21	A←A ∨ B
EORB	23	A←A ⊕ B
COMA	6F	A←Ā
ROTR	25	$C \rightarrow A_3 \rightarrow A_2 \rightarrow A_1 \rightarrow A_0 \rightarrow C$
ROTL	35	$C \leftarrow A_3 \leftarrow A_2 \leftarrow A_1 \leftarrow A_0 \leftarrow C$
INCB	52	B←B+1, Skip if B = F _H
DECB	53	B←B–1, Skip if B = 0
INCL	50	L←L+1, Skip if L = F _H
DECL	51	L←L-1, Skip if L = 0
DECM adr	79	(adr)←(adr) -1,
DECIVI aur	00 to FF	Skip if (adr) = 0
INCM adr	78	(adr)←(adr) +1,
INCIVI aur	00 to FF	Skip if (adr) = Fн

Test Instructions

MNEMONIC	MACHINE CODE	OPERATION
TAM	30	Skip if A = (HL)
TAH	24	Skip if A = H
TAL	34	Skip if A = L
TAB	20	Skip if A = B
TC	2A	Skip if C = 0
TM x	48 to 4B	Skip if (HL), $x = 1$
TA x	4C to 4F	Skip if Ax = 1
TSTT	2B	Skip if IFT = 1, IFT←0
TSTA	2C	Skip if IFA = 1, IFA←0
TSTS	2D	Skip if IFS = 1, IFS←0
TSTB	2E	Skip if IFB = 1, IFB←0
TSTV	2F	Skip if IFV = 1, IFV←0

Bit Manipulation Instructions

MNEMONIC	MACHINE CODE	OPERATION
SM x	40 to 43	(HL) x←1
RM x	44 to 47	(HL) x←0
RC	26	C←0
SC	27	C←1
RIME	3A	IME←0
SIME	3B	IME←1
DI x	7F	IEF←IEF ∧ x
(2-byte)	C0 to DF	
El x	7F	LIEE V V
(2-byte)	E0 to FF	IEF V x

I/O Instructions


NNEMONIC MACHINE CODE NACHON N	I/O Instructi		
OUT 6B P1←A INA x 7F A←P (x), R (x) QUTA x 7F B0 to BF INBA x 80 to 81 P (x), R (x)←A INBA x 7F B←R (x +1) 80 to 81 A←R (x) OUTBA x 7F R (x +1)←B (2-byte) 90 to 91 R (x)←A SP xy 7A P (y)←P (y) x (2-byte) 00 to F3 P (y)←P (y) x BP xy 7B P (y)←P (y) x (2-byte) 60 BR←0 BBR 7F BR←0 (2-byte) 61 BR←0 SDS 7F BR←0 (2-byte) 61 BR←0 READ 7F A←P4 (2-byte) 62 with OD WRIT 7F A←P4, with OD READB 7F A←P4 (2-byte) 63 B←P5 WRITB	MNEMONIC	MACHINE CODE	OPERATION
INA x (2-byte)	IN	67	
(2-byte) A0 to A9 A←P (x), R (x) OUTA x 7F B0 to BF INBA x 7F B←R (x + 1) B0 to 81 A←R (x) OUTBA x 7F R (x + 1)←B (2-byte) 90 to 91 R (x)←A SP xy 7A P (y)←P (y) x (2-byte) 00 to F3 P (y)←P (y) x RDS 7F DS←0 (2-byte) 60 BR←0 RBR 7F BR←0 (2-byte) 61 BR←0 SBR 7F BR←0 (2-byte) 71 BR←0 READ 7F A←P4 (2-byte) 62 with OD WRIT 7F A←P4 (2-byte) 72 with R/W READB 7F A←P4, with OD (2-byte) 63 B←P5 WRITB 7F P4←A, with R/W	OUT	6B	P1←A
QUTA x 7F (2-byte) B0 to BF INBA x 7F B0 to 81 B←R (x +1) A←R (x) OUTBA x 7F (2-byte) 90 to 91 R (x +1)←B (2-byte) 90 to 91 R (x)←A P (y)←P (y) x BP xy 7B (2-byte) 00 to F3 P (y)←P (y) x DS←0 RBR 7F (2-byte) 60 BR—O DS←0 BR—O DS←1 SBR 7F (2-byte) 61 BR—O BR—O BR—O BR—O BR—O BR—O BR—O BR—O WRIT 7F A←P4 With R/W READB 7F A←P4 With OD BC-D BC-D BC-D BC-D BC-D BC-D BC-D BC-D	INA x	7F	Δ←P (y) R (y)
(2-byte) B0 to BF P (x), R (x)←A INBA x 7F B←R (x +1) 80 to 81 A←R (x) OUTBA x 7F R (x +1)←B (2-byte) 90 to 91 R (x)←A SP xy 7A P (y)←P (y) x (2-byte) 00 to F3 P (y)←P (y) x BP xy 7B P (y)←P (y) x (2-byte) 60 DS←0 RBR 7F BR←0 (2-byte) 70 BR←0 SDS 7F DS←1 (2-byte) 61 BR←0 SBR 7F BR←0 (2-byte) 71 A←P4 (2-byte) 62 with OD WRIT 7F A←P4, with OD (2-byte) 63 B←P5 WRITB 7F P4←A, with R/W	(2-byte)	A0 to A9	/\\-\ (\lambda), \tau (\lambda)
So to BF	OUTA x	7F	P(v) R(v), A
INBA x 80 to 81 A←R (x) OUTBA x 7F R (x +1)←B (2-byte) 90 to 91 R (x)←A SP xy 7A P (y)←P (y) x (2-byte) 00 to F3 P (y)←P (y) x RDS 7F DS←0 (2-byte) 60 BR←0 RBR 7F BR←0 (2-byte) 61 DS←1 SBR 7F BR←0 (2-byte) 71 BR←0 READ 7F A←P4 (2-byte) 62 with OD WRIT 7F A←P4, with OD READB 7F A←P4, with OD (2-byte) 63 B←P5 WRITB 7F P4←A, with R/W	(2-byte)	B0 to BF	(\lambda), \tau(\lambda) \lambda \tau
80 to 81	INIBA	7F	B←R (x +1)
(2-byte) 90 to 91 R (x)←A SP xy 7A P (y)←P (y) x (2-byte) 00 to F3 P (y)←P (y) x BP xy 7B P (y)←P (y) x (2-byte) 00 to F3 P (y)←P (y) x RDS 7F DS←0 (2-byte) 60 BR←0 BBR 7F DS←1 (2-byte) 61 BR←0 SBR 7F BR←0 (2-byte) 71 BR←0 READ 7F A←P4 (2-byte) 62 with OD WRIT 7F P4←A (2-byte) 72 with R/W READB 7F A←P4, with OD (2-byte) 63 B←P5 WRITB 7F P4←A, with R/W	INDA X	80 to 81	A←R (x)
SP xy 7A P (y)←P (y) x (2-byte) 00 to F3 P (y)←P (y) x BP xy 7B P (y)←P (y) x (2-byte) 00 to F3 P (y)←P (y) x RDS 7F DS←0 (2-byte) 60 BR←0 SDS 7F DS←1 (2-byte) 61 BR←0 SBR 7F BR←0 (2-byte) 71 BR←0 READ 7F A←P4 (2-byte) 62 with OD WRIT 7F P4←A (2-byte) 72 with R/W READB 7F A←P4, with OD (2-byte) 63 B←P5 WRITB 7F P4←A, with R/W	OUTBA x	7F	R (x +1)←B
(2-byte) 00 to F3 BP xy 7B (2-byte) 00 to F3 RDS 7F (2-byte) 60 RBR 7F (2-byte) 70 SDS 7F (2-byte) 61 SBR 7F (2-byte) 61 SBR 7F (2-byte) 71 READ 7F A←P4 (2-byte) 62 WRIT 7F P4←A (2-byte) 72 READB 7F A←P4, with OD READB 7F A←P4, with PAW	(2-byte)	90 to 91	R (x)←A
BP xy	SP xy	7A	D (v) C D (v) v
(2-byte) 00 to F3 RDS 7F (2-byte) 60 RBR 7F (2-byte) 70 SDS 7F (2-byte) 61 SBR 7F (2-byte) 71 READ 7F (2-byte) 62 WRIT 7F (2-byte) 72 READB 7F (2-byte) 72 WRITB 7F P(Y)←P(y) x P(y)←P(y) x P(y)←P(y) x P(y)←P(y) x P(y)←P(y) x PS←0 DS←0 BR←0 DS←1 BR←0 A←P4 With OD WHAT A←P4 With R/W READB 7F A←P4, with OD B←P5 WRITB 7F P4←A, with R/W	(2-byte)	00 to F3	P (y)←P (y) x
(2-byte) 00 to F3 RDS 7F (2-byte) 60 RBR 7F (2-byte) 70 SDS 7F (2-byte) 61 SBR 7F (2-byte) 71 READ 7F (2-byte) 62 WRIT 7F (2-byte) 72 with R/W READB 7F (2-byte) 63 WRITB 7F P4←A, with R/W	BP xy	7B	D (A) . D (A)
(2-byte) 60 RBR 7F (2-byte) 70 SDS 7F (2-byte) 61 SBR 7F (2-byte) 71 READ 7F A←P4 (2-byte) 62 with OD WRIT 7F P4←A (2-byte) 72 with R/W READB 7F A←P4, with OD READB 7F A←P4, with P/W READB 7F A←P4, with P/W	(2-byte)	00 to F3	P (y)←P (y) x
(2-byte) 60 RBR 7F (2-byte) 70 SDS 7F (2-byte) 61 SBR 7F (2-byte) 71 READ 7F A←P4 (2-byte) 62 with OD WRIT 7F P4←A (2-byte) 72 with R/W READB 7F A←P4, with OD (2-byte) 63 B←P5 WRITB 7F P4←A, with R/W	RDS	7F	DS/ O
(2-byte) 70 BR←0 SDS 7F DS←1 (2-byte) 61 DS←1 SBR 7F BR←0 (2-byte) 71 BR←0 (2-byte) 62 with OD WRIT 7F P4←A (2-byte) 72 with R/W READB 7F A←P4, with OD (2-byte) 63 B←P5 WRITB 7F P4←A, with R/W	(2-byte)	60	D3 (- 0
(2-byte) 70 SDS 7F (2-byte) 61 SBR 7F (2-byte) 71 READ 7F A←P4 (2-byte) 62 with OD WRIT 7F P4←A (2-byte) 72 with R/W READB 7F A←P4, with OD READB 7F A←P4, with OD (2-byte) 63 B←P5 WRITB 7F P4←A, with R/W	RBR	7F	DD. O
(2-byte) 61 SBR 7F (2-byte) 71 READ 7F A←P4 (2-byte) 62 with OD WRIT 7F P4←A (2-byte) 72 with R/W READB 7F A←P4, with OD READB 7F A←P4, with OD (2-byte) 63 B←P5 WRITB 7F P4←A, with R/W	(2-byte)	70	DN←-0
(2-byte) 61 SBR 7F (2-byte) 71 READ 7F (2-byte) 62 WRIT 7F (2-byte) 72 With R/W READB 7F (2-byte) 63 WRITB 7F P4←A, with R/W	SDS	7F	DQ. 1
(2-byte) 71 BR←0 READ 7F A←P4 (2-byte) 62 with OD WRIT 7F P4←A (2-byte) 72 with R/W READB 7F A←P4, with OD (2-byte) 63 B←P5 WRITB 7F P4←A, with R/W	(2-byte)	61	D3 ← 1
(2-byte) 71 READ 7F A←P4 (2-byte) 62 with OD WRIT 7F P4←A (2-byte) 72 with R/W READB 7F A←P4, with OD (2-byte) 63 B←P5 WRITB 7F P4←A, with R/W	SBR	7F	DD, O
(2-byte) 62 with OD WRIT 7F P4←A (2-byte) 72 with R/W READB 7F A←P4, with OD (2-byte) 63 B←P5 WRITB 7F P4←A, with R/W	(2-byte)	71	Dn←∪
WRIT 7F P4←A (2-byte) 72 with R/W READB 7F A←P4, with OD (2-byte) 63 B←P5 WRITB 7F P4←A, with R/W	READ	7F	A←P4
(2-byte) 72 with R/W READB 7F A←P4, with OD (2-byte) 63 B←P5 WRITB 7F P4←A, with R/W	(2-byte)	62	with OD
READB 7F A←P4, with OD (2-byte) 63 B←P5 WRITB 7F P4←A, with R/W	WRIT	7F	P4←A
(2-byte) 63 B←P5 WRITB 7F P4←A, with R/W	(2-byte)	72	with R/W
WRITB 7F P4←A, with R/W	READB	7F	A←P4, with OD
	(2-byte)	63	B←P5
(2-byte) 73 P5←B	WRITB	7F	P4←A, with R/W
	(2-byte)	73	P5←B

Special Instructions

MNEMONIC	MACHINE CODE	OPERATION
SIO	3E	Serial I/O start
IDIV	7F	DIV←0
(2-byte)	10	DIV←0
SKIP	00	No operation
CEND	7F	System clock stop
(2-byte)	00	System Glock Stop

NOTE:
The machine code consists of 8-bit of I₇, I₆, I₅, I₄, I₃, I₂, I₁ and I₀.

SYSTEM CONFIGURATION EXAMPLE



SM565

DESCRIPTION

The SM565 is a CMOS 4-bit single-chip microcomputer incorporating carrier output circuit for remote control, ROM, RAM, I/O ports, serial interface, and timer/counter. It provides 5 kinds of interrupts and subroutine stack function using the RAM area. Provided with a 256 segments LCD drive circuit, this microcomputer is applicable to a multi-functional AV remote control system, high performance hand-held LCD games or any other similar system with Low power consumption.

FEATURES

• ROM capacity: 8 192 x 8 bits

 RAM capacity: 256 x 4 bits (including 64 x 4 bits display RAM)

• Instruction sets: 98

· A RAM area is used as stack area

• I/O port :

Input 4
Input/output 11

+16 (Also used as LCD segment port)

· Interrupts :

Internal interrupt x 4 (timer/counter, f4 signal, serial I/O, divider overflow)


External interrupt x 1 (P0 signal)

Timer/counter: 8 bits x 1
Serial interface: 8 bits x 1

- · Built-in main clock oscillator for system clock
- · Built-in sub clock oscillator for real time clock
- Built-in 15 stages divider for real time clock
- Built-in LCD driver: 256 segments, 1/3 bias, 1/4 duty cycle (If LCD drive circuit is used, a crystal oscillator circuit needs to be constituted between OSC_{IN} and OSC_{OUT.})


4-Bit Single-Chip Microcomputer (LCD Driver)

PIN CONNECTIONS



- Built-in carrier output circuit for remote control
 Carrier frequency 37.9 kHz
 Basic oscillation frequency (main clock) 455kHz
 Duty cycle 1/3 or 1/2 (mask option)
 Reversal polarity (mask option)
- Instruction cycle time : 8.79 µs (TYP., 455 kHz, at 3 or 5 V)
- Buzzer output
- Standby function
- Supply voltage: 2.4 to 5.5 V
- Package: 100-pin QFP (QFP100-P-1420)

BLOCK DIAGRAM



Nomenclature		IME	: Interrupt master enable F/F
A, B	: Accumulators	P1-P3	: Registers
ACL	: Auto clear	PL, PU	: Program counters
ALU	: Arithmetic logic unit	PSW	: Program status word register
BR, DS	: Common signal control F/F	R4-R7	: General-purpose registers
CG	: Clock generator	RD, RE, RF	: Mode registers
DIV	: Divider	SB	: Shift register
D, E, H, L	: General-purpose registers	SP	: Stack pointer
HC	: Common signal circuit	TC	: Count register
ΙE	: Interrupt enable F/F	TM	: Modulo register
IFA, IFB	: Interrupt requests	Φ	: Carrier contlol circuit
IFS, IFT, IFV			

PIN DESCRIPTION

SYMBOL	I/O	CIRCUIT TYPE	FUNCTION
P0o-P03		Pull up	Acc ← P0₀-P0₃
P1 ₀ -P1 ₃	1/0	Pull up	I/O selectable by instructions
P2 ₀ -P2 ₃	I/O	Pull up	I/O selectable independently
FZ0-FZ3	1/0	Pullup	Sound output only when P2₃ pin is used as an output
P3 ₀ -P3 ₃	1/0	Pull up	Serial interface I/O by setting the mode register RE
S ₀ -S ₁₅	O or		Selectable between segment ports and I/O ports through
30-315	I/O		an RC register
S16-S63	0		Display RAM contents output as LCD segment signals
H1-H4	0		4-value output capability; used for LCD common output
TEST		Pull down	For test (connected to GND normally)
RESET	Ī	Pull up	Auto clear
ф	0		System clock output
Фоит	0		Carrier output pin for remote control
CK ₁ , CK ₂			For system clock oscillation
OSCIN, OSCOUT			For clock oscillation
VDSP, VOA, VOB			Power supply for LCD driver
V _{DD} , GND			Power supply for logic circuit

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING	UNIT	NOTE
Cupply voltage	VDD	-0.3 to +7	V	
Supply voltage	VDSP	-0.3 to +7	V	1
Input voltage	Vin	-0.3 to V _{DD} +0.3	V	1
Output voltage	Vouт	-0.3 to V _{DD} +0.3	V	1
Output current	Іоит	20	mA	2
Operating temperature	TOPR	-20 to +70	°C	
Storage temperature	Тѕтс	-55 to +150	°C	

NOTES:

- 1. The maximum applicable voltage on any pin with respect to GND.
- 2. Sum of current from (or flowing into) output pins.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Cumply voltage	VDD		2.4		5.5	V	
Supply voltage	VDSP		2.4		V _{DD}	V	
Basic oscillation frequency	f			455	_	kHz	
Instruction cycle	t			8.79		μs	
Crystal oscillation frequency	fosc			32.768		kHz	1

NOTE:

1. Starting condition: within 10 seconds after power on.

Oscillation Circuit

Rf Crystal ≱Rd Oscillator circuit 1

C1 = 470 pF, C2 = 470 pF

 $Rf = 1 M\Omega$ $Rd = 1 k\Omega$

Oscillator: KBR-455B (Kyocera)

Oscillator circuit 2

C1 = 330 pF, C2 = 330 pF

 $Rf = 1 M\Omega$ $Rd = 1.5 k\Omega$

Oscillator: CSB455E (Murata)

 $C_G = 33 pF$, $C_D = 22 pF$

DC CHARACTERISTICS


 $(V_{DD} = 2.4 \text{ to } 5.5 \text{ V}, Ta = -20 \text{ to } +70^{\circ}\text{C})$

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE	
	V _{IH1}		0.7 x VDD		V DD	V	1	
Input voltage	V _{IL1}		0		0.3 x V _{DD}	V	'	
Input voltage	V _{IH2}		V _{DD} -0.5		V _{DD}	V	2	
	V _{IL2}		0		0.5	٧	-	
Input current	Iн	Vin = 0 V	2		200	μΑ	1	
	Іон1	VoH = VDD-0.5 V	50			μА	3	
	l _{OL1}	Vol. = 0.5 V	250	_		μА	1 3	
	10н2	VoH = VDD-0.5 V	50			μА	4	
Output ourront	10н2д	Voh = VDD-0.5 V	160			μA	5	
Output current	lo _{L2}	Vol = 0.5 V	500			μА	6	
	Іонз	Von =VDD-0.5 V	20			μА	7	
	lонзр	VoH = VDD-0.5 V	90			μА	8	
	Юьз	Vol = 0.5 V	0.2			mA	7	
Output impedance	Rc			5	20	kΩ	9	
Output impedance	Rs			10	40	kΩ	10	
	V ₁		2.7		3	V		
Outrout walterns	V ₂	V _{DSP} = 3.0 V	1.7	2	2.3	٧	11	
Output voltage	V ₃	No load	0.7	1	1.3	٧] ''	
	V ₄		0		0.3	٧	[
	Іор	f = 455 kHz, V _{DD} = 3.0 V		160	320		12	
Supply current		VDSP = 3.0 V		15	40	μΑ	13	
	IsB	Standby current VDD = 3.0 V		8	20		14	

NOTES:

- 1. Applied to pins P00-P03, RESET, P10-P13, P20-P23, P30-P32 (during input mode).
- 2. Applied to pins CK1, TEST, OSCIN.
- 3. Applied to pin CK2.
- 4. Applied to pins P1o-P13, P2o-P22, P3o-P32 (during output mode).
- Applied to pins P2₃, Φουτ (during output mode).
- 6. Applied to pins P10-P13, P20-P22, P30-P32, Φουτ (during output mode).
- 7. Applied to pins So-S15 (during data output mode).

- 8. Pins cited in NOTE 7 are applicable with mask option used.
- 9. Applied to pins H1-H4.
- 10. Applied to pins So-S63 (during LCD output mode).
- 11. Applied to pins H₁-H₄, S₀-S₆₃ (during LCD output mode).
- 12. No load condition.
- 13. No load condition when bleeder resistance is ON, V_{DSP} = 3.0 V, during 32.768 kHz crystal oscillation.
- 14. No load condition when bleeder resistance is OFF, during 32.768 kHz crystal oscillation.



PIN FUNCTIONS

• GND, VDD, VDSP (Power supply inputs)

Both GND pins 40 and 90 should be grounded.

The V_{DD} pin is the positive power supply with respect to GND.

The V_{DSP} pin is the positive power supply for an LCD driver with respect to GND.

TEST (Test input)

The TEST pin should be left open or connected to GND with a pull-down resistor.

• RESET (Input)

The RESET accepts an active Low system reset which initializes the internal logic of the device.

Normally a capacitor of about 0.1 μ F is connected between this pin and GND to provide a power on reset function.

• OSCIN, OSCOUT (Crystal oscillator pins)

The OSCIN and OSCOUT pins connect with an external crystal oscillator and these pins and the GND connect with a capacitor, which constitute an oscillator circuit.

The output of the oscillator is coupled to a clock divider for real-time clock operation.

CK₁, CK₂ (System clock oscillator pins)

The CK₁ and CK₂ pins provide a system clock oscillator.

• H₁ to H₄ (Common signal outputs)

The H_1 to H_4 pins are used to drive the common of an LCD.

• So to Sos (Segment outputs)

The S₀ to S₆₃ pins drive LCD segments. Pins S₀ through S₁₅ may also be used as I/O ports when specified with the mode register RC.

• P00 to P03 (Inputs)

The P0 pins are normally used to accept key input data. A falling edge at these pins resets the IFB flag.

• P1o to P1s (Input/output)

The P1 are I/O pins connected to the positive supply with pull-up resistors.

They may be switched between input and output modes through an instruction.

• P20 to P23 (Input/output)

The $P2_0$ to $P2_3$ pins are bit-independent I/O ports which can be independently set to input or output mode with the mode register RF.

When the P2₃ is used for an output pin, it serves exclusively as a sound output pin, which can output a sound signal with any frequency set up by the timer counter.

Pins P2₀ and P2₁ output the OD and R/W signals with the mode register RC.

• P3o to P32 (Input/output)

The P3₀ to P3₂ pins are I/O pins which are connected to the positive supply with pull-up resistors.

These pins can be set to I/O mode for use in a serial interface with the mode register RE.

Φουτ (Carrier output pin for remote control)

A carrier signal output pin for remote control. It is used to control carrier signal output by setting the bits in the bit 3 of R7 register.

SYSTEM CONFIGURATION ROM and Program Counter

The on-chip ROM has a configuration of 128-page x 64-step x 8-bit, and stores programs and table data.

The program counter consists of a 7-bit page address counter P_U and a 6-bit binary counter P_L used to specify the steps within a page.

The locations shown in Fig. 1 are allocated in the on-chip ROM.

Stack Pointer (SP)

The stack pointer (SP) is an 8-bit shift register which holds the starting address of the stack area of RAM space. Immediately after the reset, the contents of the stack pointer are uninitialized and must be set to an appropriate value. If, for instance, the initial value of the stack pointer is set to 80_H, the data memory are beginning with the highest address (excluding the display RAM area) 7F_H, is usable as a stack area.

RAM

Data memory has a 256-word x 4-bit configuration, and is used to store processing data and other information. Data memory is also used as a stack area to save register values, the program counter value, and program status word (PSW) at the time a subroutine jump or an interrupt occurs. Fig. 2 shows the RAM configuration. 64 x 4-bit of entire RAM space is used as a display RAM area from which data is output to LCD segment driving pins. An LCD with a 1/4 duty and 1/3 bias format can be directly driven by writing display data into the display RAM area. The display RAM outputs are, as shown in Fig.3, connected to segment output pins So to Sos for individual set of common outputs H₁ to H₄. The segment output pins provide a single digit of display RAM data Mo to M3, as an LCD driving waveform signal according to H₁ to H₄ outputs. The operations of the display RAM are identical to those of other RAM areas.




Fig. 1 Program ROM Map

Higher address Lower H address	0	1	2	3	4	5	6	7	8	9	А	В	С	D	E	F
0				1									S₀	S ₁₆	S32	S48
1													S ₁	S17	S33	S49
2													S2	S ₁₈	S34	S50
3													S₃	S ₁₉	S35	S ₅₁
4													S ₄	S ₂₀	S36	S ₅₂
5													S ₅	S ₂₁	S 37	S ₅₃
6													S ₆	S22	S38	S54
7													S ₇	S ₂₃	S39	S55
8													S ₈	S ₂₄	S40	S56
9													S ₉	S ₂₅	S41	S ₅₇
Α													S10	S ₂₆	S42	S ₅₈
В													S ₁₁	S ₂₇	S ₄₃	S ₅₉
С													S12	S ₂₈	S44	S60
D													S ₁₃	S ₂₉	S ₄₅	S ₆₁
E													S ₁₄	S30	S46	S ₆₂
F													S ₁₅	S ₃₁	S47	S63

NOTE:

The area with the thick line is allocated for a display RAM and the Sn (n = 0 to 63) shows the related segment outputs.




Fig. 2 RAM Configuration

Fig. 3 Display RAM and its LCD Segment Outputs

Accumulator (A), Subaccumulator (B) and Arithmetic and Logic Unit (ALU)

The accumulator (A) is a 4-bit working register which is the nucleus of the single chip system. It holds the results of operations and transfers data to memory, I/O ports, and registers.

A subaccumulator (B) is another 4-bit register. It is used as one of general-purpose registers, and when combined with the A to form a B-A register pair, allows data transfer on an 8-bit basis.

The arithmetic and logic unit (ALU) performs, in conjunction with a carry flag (C), binary addition, shift operations, and logical operations such as AND, OR, EX-OR, and complement.

General-Purpose Registers (H, L, D, E)

Registers H and L are 4-bit general-purpose registers. They can transfer and compare data with the Acc on 4-bit basis. Registers D and E are 4-bit registers and can transfer data with the H and L registers on an 8-bit basis.

The H and L as well as the D and E registers can be combined into 8-bit register pairs, and can be used as pointers to data memory locations.

The L register can be incremented or decremented and is used to access I/O ports and mode registers.




Fig. 4 Real-Time Clock and Divider




Fig. 5 Timer/Counter




Fig. 6 SND Signal

Clock Divider, IFV Flag, IFA Flag

The device contains a crystal oscillator and a 15-stage divider, as shown in Fig. 4. A real-time clock can be provided by connecting an external crystal oscillator between the oscillator pins. When an external 32.768 kHz crystal oscillator is used, the fo signal is set at a frequency of 1 Hz.

Timer/Counter and the SND Signal

The timer/counter consists of an 8-bit count register (TC) and an 8-bit mudulo register (TM).

The count register is an 8-bit incremental binary counter. It is incremented by one at the falling edge of its count pulse (CP) input. If the count register overflows, the timer interrupt request flag IFT is set, and the contents of the modulo register (TM) are loaded into the count register (See Fig. 5).

The count pulse CP can be selected from divider signals f_{IN} , f_0 and the system clock, by using the mode register RD. If the count register (TC) overflows, the SND flag reverses its status at the falling edge of the TC. A sound signal can be obtained at the TC output by putting P2 in output mode and sending a "1" to pin P2₃ (See Fig. 6).

Serial Interface and IFS

The serial interface consists of an 8-bit shift register (SB) and a 3-bit counter, which is used to input and output the serial data. The serial clock can be selected with either an internal clock (system clock) or an external clock.

In serial shift operations, the highest bit data of the shift register (SB) is output from the SO pin, and the data input from the SI pin at the rising edge of a serial clock is loaded into the lowest bit of the shift register. When the internal clock is used, immediately after the SIO instruction is executed, the serial operation begins and stops with 8- clock which are output from the SCK pin. Upon completion of an 8-bit shift operation, the serial I/O ending flag IFS is set each time a 3-bit counter overflows, and an interrupt request occurs.





Fig. 7 Serial Interface



Data output timing

Data output timing is timing to output the contents of SB register bit to SO pin any user needs to decide timing latch the SO pin level at the outside of SM565 according to the SCK pin clock.

Data latch timing

Data latch timing is timing that SM565 latches the SI pin level and stores it to SB register.

Any user needs to decide timing to SI pin according to the SCK pin clock.

Fig. 8 Serial Interface Timing

Input Port P0 and IFB Flag

The IFB flag is set at the falling edge of the signal applied to the input port P0 by which the interrupt is enabled.

When port P0 is used as a key input, it can cause an interrupt each time a key is operated.




Fig. 9 P0 Port

Interrupts

When an interrupt occurs, the corresponding interrupt request flag is set. The CPU acknowledges the interrupt if it is enabled (master interrupt enable flag and the corresponding interrupt enable flag are set). If more than one interrupt occurs simultaneously, all of the corresponding interrupt request flags will be set, but the CPU will only acknowledge that interrupt with the highest priority and other interrupts will be queued.

I/O Ports

Port P0 is a 4-bit parallel input port. The IFB flag is set at the falling edge of this port.

Port P1 can be switched between input and output modes, 4-bit at a time.

Each bit of port P2 can be independently placed in input or output mode by setting the corresponding bit of mode register RF.

Ports P20 and P21 can output the OD and R/W signals, respectively. In those cases, these pins should be kept High in an output mode. Port P23 outputs the SND signal in the output mode.

Port P3 is a 4-bit I/O port which can be placed in input or output mode, 3-bit at a time. Each bit of port P3 can be set to the I/O modes (SI, SO, SCK) of a serial interface.

Ports P1 and P3 are placed in an output mode when a port output instruction is executed, and in an input mode when a port input instruction is executed. After an ACL operation, ports P1, P2 and P3 are all placed in an input mode.

Every input port has pull-up resistors. (Pull-up resistors for I/O ports are effective only when the ports are placed in an input mode.)

Ports P1 through P3 in an output mode can be independently set or reset by instructions.

When a key-matrix is configured by using I/O ports, if the short on output pins may occur caused by a multiple key depression, port P1 should be used as an output.




Fig. 10 Interrupt Handling

					-		
PORT	FUNCTION	Direct 4-bit parallel I/O		IN, OUT i	nstruction	Bit independent SPn output	
PORT	FUNCTION	Input (INA)	Output (OUTA)	Input (IN)	Output (OUT)	Direct pin-indepedent output RPn	
P0	Input-only port	0	X	0	Х	Х .	
P1	I/O port	0	0	Х	0	0	
P2	I/O port, P23-sound output	0	0	X	X	0	
P3	P3 ₀ -SI, P3 ₁ -SCK, P3 ₂ -SO, multi-control port	0	0	Х	Х	0	

Table 1 Characteristics of I/O Ports and Registers

O: Yes, X: No

Standby Mode

Executing the CEND instruction places the device in standby mode. To reduce power consumption, the system clock is inactivated. Standby mode may be cleared with the interrupt request or the RESET signal.

Reset Function (ACL)

Applying a Low level signal to the RESET pin resets the internal logic of the device and applying a High level signal starts execution of the program at address 0, page 0. Once the device is reset, all I/O ports are placed in input mode, all interrupts are disabled, and the LCD display turns off. The device is also reset when it is powered up.




Fig. 11 CK₂ Main Clock Sources

Main Clock Oscillator Circuit

The main clock oscillator requires an external resistor across pins CK_1 and CK_2 . Instead of using on-chip oscillator, an external clock may be applied to pin CK_1 . In this case, pin CK_2 should be left open. The system clock ϕ is a divided clock equivalent to 1/4 of the clock applied to pin CK_1 .

LCD Driver

· Display segment

The SM565 contains an on-chip LCD driver which can directly drive an LCD with a 1/4 duty and 1/3 bias. Fig.12 shows an example of LCD segment configuration for 1/4 duty.

Each segment of the LCD can be turned on or off by software control of the setting of the corresponding bit "1" or "0" in the display RAM area (see Fig. 3).




Fig. 12 LCD Segment Configuration for 1/4 Duty

The LCD digit may have any shape, provided that the maximum number of segments does not exceed 256 (see Fig. 12). Fig. 13 shows an example of a 7-segment numeric LCD digit.




Fig. 13 7-Segment Numeric LCD Digit

LCD driving signal waveform

Fig. 14 shows the LCD signal driving waveforms required to display the number "5" on the 7-segment display shown in Fig. 13 (segment outputs S_0 and S_1 are used). A voltage of 3 V is applied to pin V_{DSP} in the Fig. 14. The frame frequency (I/T) can be selected from 64 Hz or 128 Hz by mask options.

· Voa and VoB pins

The device contains bleeder resistors to allow 1/3 bias driving. When V_{DSP} is 3 V, voltages of 2 V and 1 V are output from pins V_{OA} and V_{OB} respectively. Normally pins V_{OA} and V_{OB} are left open. When an LCD with a large display area is driven, connect capacitors across pins V_{OA} and V_{DSP} and across V_{OB} and V_{DSP} to improve the rise time of the LCD driving signal.




Fig. 14 LCD Driving Signal Waveform (required to display the number 5)

Remote Control Carrier Output Function

SM565 has a carrier output function for remote control output.

A carrier is output from Φ_{OUT} , and controlled using the register R73. Setting "0" in the bit of R73 causes the output from Φ_{OUT} to be set to constant and High output. If "1" is set, a carrier, which is a remote control signal, is output. If "0" is set in the bit of R73,the output level is set to constant and High as stated above. However, it can be set to the constant Low level using the mask option.

Either 1/2 or 1/3 can be selected as the duty of the carrier. (See Table 2 and Fig. 15.)

The frequency of the carrier is approximately 37.9 kHz (1/2 duty or 1/3duty) when the basic oscillation frequency (main clock) is 455 kHz.

Table 2 Mask Option for Φουτ pin Output

SELECTIO	N OF PLA	_	Φουτ OUTPUT		
PLA1	PLA2	Output waveform	When remote control signal is not output :		
1	1	Α	Constant Low output		
2	1	В	Constant Low output		
1	2	Ā	Constant High output		
2	2	Ē	Constant High output		




Fig. 15 Mask Option for Φουτ Output

Fig. 16 shows an example of a circuit that converts remote control carrier signal from the Φ_{OUT} pin into infrared signal.




Fig. 16 Remote Control Signal Output Circuit

INSTRUCTION SET

ROM Address Instructions

MNEMONIC	MACHINE CODE	OPERATION
TR x	80 to BF	PL←x (Is-Io)
TL xy	C0 to DF	Pu←x (I12-I6)
(2-byte)	00 to FF	P.←y (Is-Io)
	E0 to EF	(SP-1)-(SP-4)←PC
TRS x		SP←SP–4
I INO X		Р⊍←10н
		Pı←x (0,l₃,l₂,l₁,l₀,O)
CALL xy	F0 to FF	(SP-1)-(SP-4)←PC
l		SP←SP–4, PU←x (I11-l6),
(2-byte)	00 to FF	P _L ←y (I ₅ -I ₀)
JBA x	7F	Pu5-Pu2←x (I3-I0),
		Pu1, Pu0, Pl5, Pl4←B,
(2-byte)	2-byte) 20 to 3F	PL3-PL0←A
RTN	61	Pu, Pı←(SP), (SP+1),(SP+2)
DTNC	62	Pu, PL←(SP), (SP+1),(SP+2)
RTNS		SP←SP+4
		P∪, PL←(SP), (SP+1),(SP+2)
RTNI	63	PSW←(SP+3),
		SP←SP+4, IME←1

RAM Address Instructions

MNEMONIC	MACHINE CODE	OPERATION
STL	69	L←A
STH	68	H←A
EXHD	3F	H↔D
EVUD		L↔E
LIHL xy	3D	₩
(2-byte)	00 to FF	H←x (I7-I4), L←y (I3-I0)

Data Transfer Instructions

MNEMONIC	MACHINE CODE	OPERATION
EX pr	5C to 5F	A↔(pr)
LDX adr	7D	A . (t-)
(2-byte)	00 to FF	A←(adr)
STX adr	7E	(adr). A
(2-byte)	00 to FF	(adr)←A
EXX adr	7C	A /ode\
(2-byte)	00 to FF	A↔(adr)
LAX x	10 to 1F	A←x (I ₃ -I ₀)
LIBA xy	3C	B←x (I ₇ -I ₄)
(2-byte)	00 to FF	A←y (l₃-l₀)
LBAT	60	B←ROM (Pu5-Pu2, B, A)н
LDAI	60	A←ROM (Pu5-Pu2, B, A)L
LDL	65	A←L
LD pr	54 to 57	A←(pr)
ST pr	58 to 5B	(pr)←A
EXH	6C	A↔H
EXL	6D	A↔L
EXB	6E	A↔B
STB	6A	B←A
LDB	66	A←B
LDH	64	A←H
PSHBA	28	(SP–1)←B, (SP–2)←A,
FOIDA		SP←SP-2
PSHHL	29	(SP–1)←H, (SP–2)←L,
FOITIL		SP←SP-2
POPBA	38	B←(SP+1), A←(SP),
I OI DA		SP←SP+2
POPHL	39	H←(SP+1), L←(SP),
I TOTTIL	39	SP←SP+2
STSB	70	SBн←B, SBL←A
STSP	71	SPн←B, SPL←A
STTC	72	TC←TM
STTM	73	ТМн←В, ТМ∟←А
LDSB	74	B←SBн, A←SBL
LDSP	75	B←SPH, A←SPL
LDTC	76	В←ТСн, А←ТС∟
LDDIV	77	B←DIVн, A←DIVL

Arithmetic Instructions

MNEMONIC	MACHINE CODE	OPERATION
ADX x	00 to 0F	A←A+x (I₃-I₀),
ADV X	00 to 0F	Skip if C _Y = 1
ADD	36	A←A+(HL)
ADDC	37	A←A+(HL)+C, C←CY
ADDC		Skip if CY = 1
OR	31	A←A ∪ (HL)
AND	32	A←A ∩ (HL)
EOR	33	A←A ⊕ (HL)
ANDB	22	A←A ∩ B
ORB	21	A←A ∪ B
EORB	23	A←A ⊕ B
COMA	6F	A←Ā
ROTR	25	$C \rightarrow A_3 \rightarrow A_2 \rightarrow A_1 \rightarrow A_0 \rightarrow C$
ROTL	35	$C \leftarrow A_3 \leftarrow A_2 \leftarrow A_1 \leftarrow A_0 \leftarrow C$
INCB	52	B←B+1, Skip if B = Fн
DECB	53	B←B–1, Skip if B = 0
INCL	50	L←L+1, Skip if L = Fн
DECL	51	$L\leftarrow L-1$, Skip if $L=0$
DECM adr	79	(adr)←(adr)-1,
	00 to FF	Skip if (adr) = 0
INCM adr	78	(adr)←(adr)+1,
	00 to FF	Skip if (adr) = FH

Test Instructions

MNEMONIC	MACHINE CODE	OPERATION
TAM	30	Skip if A = (HL)
TAH	24	Skip if A = H
TAL	34	Skip if A = L
TAB	20	Skip if A = B
TC	2A	Skip if C = 0
TM x	48 to 4B	Skip if (HL), x = 1
TA x	4C to 4F	Skip if Ax = 1
TSTT	2B	Skip if IFT = 1, IFT←0
TSTA	2C	Skip if IFA = 1, IFA←0
TSTS	2D	Skip if IFS = 1, IFS←0
TSTB	2E	Skip if IFB = 1, IFB←0
TSTV	2F	Skip if IFV = 1, IFV←0

Bit Manipulation Instructions

MNEMONIC	MACHINE CODE	OPERATION
SM x	40 to 43	(HL) x←1
RM x	44 to 47	(HL) x←0
RC .	26	C←0
SC	27	C←1
RIME	3A	IME←0
SIME	3B	IME←1
DI x	7F	IEF←IEF ∩ x
(2-byte)	C0 to DF	
El x	7F	IEF U x
(2-byte)	E0 to FF	

I/O Instructions

MNEMONIC	MACHINE CODE	OPERATION
IN	67	A←P0
OUT	6B	P1←A
INA x	7F	A←P (x), R (x)
(2-byte)	A0 to A9	A—I (x), H (x)
OUTA x	7F	P (x), R (x)←A
(2-byte)	B0 to BF	(A), 11 (A)(—A
INBA x	7F	B←R (x+1)
INDA X	80 to 81	A←R (x)
OUTBA x	7F	R (x+1)←B
(2-byte)	90 to 91	R (x)←A
SP xy	7A	P (y)←P (y) x
(2-byte)	00 to F3	
BP xy	7B	P (y)←P (y) x
(2-byte)	00 to F3	(y) \(\tau_1\)
RDS	7F	DS←0
(2-byte)	60	
RBR	7F	 BR←0
(2-byte)	70	
SDS	7F	DS←1
(2-byte)	61	
SBR	7F	BR←0
(2-byte)	71	
READ	7F	A←P4
(2-byte)	62	with OD
WRIT	7F	P4←A
(2-byte)	72	with R/W
READB	7F	A←P4, with OD
(2-byte)	63	B←P5
WRITB	7F	P4←A, with R/W
(2-byte)	73	P5←B

Special Instructions


MNEMONIC	MACHINE CODE	OPERATION
SIO	3E	Serial I/O start
IDIV	7F	DIV←0
(2-byte)	10	
SKIP	00	No operation
CEND	7F	System clock stop
(2-byte)	00	

NOTE :

The machine code consists of 8-bit of I7, I6, I5, I4, I3, I2, I1 and I0.



SYSTEM CONFIGURATION EXAMPLE



SM3903

DESCRIPTION

The SM3903 is a CMOS 4-bit single-chip microcomputer incorporating 4-bit parallel processing function, carrier output circuit for remote control, ROM, RAM, 15-stage divider. Provided with 132 segments LCD drive circuit, this microcomputer is applicable to remote control system with a Low power consumption.

FEATURES

• ROM capacity: 2 772 x 8 bits

 RAM capacity: 128 x 4 bits (including 32 x 4 bits display RAM)

· Instruction sets: 49

· Subroutine nesting: 2 levels

• I/O Port :


Input 6 Output 10

33 (Used as LCD segment output port)4 (Used as LCD common output port)

- · Built-in main clock oscillator for system clock
- · Signal generation for real time clock
- · Built-in 15 stages divider circuit for real time clock
- · Built-in carrier output circuit for remote control
- Built-in LCD driver: 132 segments (1/3 bias, 1/4 duty cycle)
- Built-in carrier output circuit for remote control Carrier frequency 32.768 kHz
 Bacic oscillation frequency (main clock) 32.768 kHz
 Duty cycle 1/2
- Instruction cycle time: 61 µs (TYP., 32.768 kHz, at -3 V)
- Standby function
- Supply voltage: -2.6 to -3.2 V
- Package: 60-pin QFP(QFP060-P-1414)


4-Bit Single-Chip Microcomputer (For Remote Control)

PIN CONNECTIONS





BLOCK DIAGRAM



Nomenclature

ALU : Arithmetic logic unit W : 8-bit shift register

C : Carry F/F B_P, B_C : Backplate signal generator circuit

 P_{U} , P_{M} , P_{L} : Program counter H, L, Y : 4-bit F/F

Su, S_M, S_L : Stack register of program counter R : Control register for remote control output

 $R_{\text{\tiny M}},\,R_{\text{\tiny M}},\,R_{\text{\tiny L}}$: Stack register of program counter K : Key input F/F DIV : Divider CG : Clock Generator

PIN DESCRIPTION

SYMBOL	I/O	CIRCUIT TYPE	FUNCTION
ai, bi	0		Segment output ports (i = 1 to 16)
bs	7 0		
H1-H4	0		Common output ports
S1-S8	0		Strobe output ports
T	1		Test input port (normally connected to GND)
K1-K4	I	pull-down	Key input ports
OSCIN			- Crystal oscillator
OSCout			- Crystal Oscillator
ΒΑ, β	1	pull-up	Independent input ports
GND, VDD			Power supply
R1, R2	0		Remote control carrier output
ACL	1	pull-down	Auto clear input port

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING	UNIT	NOTE
Supply voltage	V _{DD}	3.5 to +0.3	V	4
Supply voltage	ViN	V _{DD} to +0.3	V] '
Operating temperature	Topr	0 to +50	°C	
Storage temperature	Тѕтс	-20 to +125	.C	

NOTE:

1. The maximum applicable voltage on any pin with respect to GND.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	RATING	UNIT
Supply voltage	V _{DD}	-3.2 to -2.6	V
Crystal oscillation frequency	fosc	32.768 (TYP.)	kHz

DC CHARACTERISTICS

 $(V_{DD} = -3.2 \text{ to } -2.9 \text{ V}, \text{ Ta} = 25^{\circ}\text{C})$

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE	
	VIH1		0.6			V	4	
Input voltago	V _{IL1}				Vpp+0.6	V	' 1	
Input voltage	V _{IH2}		- 0.3			٧	2	
	V _{IL2}				V _{DD} +0.3	V	2	
Input current	Пн	Vin = 0 V			15	μΑ	3	
input current	lıL	VIN = VDD			15	μΑ	4	
	Vон	louт = 50 µA to VDD	- 0.5			V	5	
	Vol	louτ = 5 μA to GND			V _{DD} +0.5	V	1 °	
Output valtage	Voa		- 0.3	0	0	V		
Output voltage	Vов	V _{DD} = -3.0 V	-1.3	-1.0	- 0.7	V	6	
	Voc	No load	-2.3	-2.0	-1.7	٧	6	
	Vod		-3.0	-3.0	-2.7	V		
Output current	Iso	Vout = -0.2 V	100			μA	7	
	Isin	Vout = VDD+0.2 V	100			μA	/	
Complete	IDA	During full-range operation		40		μA	8	
Supply current	los	When system clock is stationary		12		μA	7 8	

NOTES:

- 1. Applied to pins K_1 - K_4 , β .
- 2. Applied to pins ACL, BA.
- 3. Applied to pins K1-K4.
- 4. Applied to pin β .
- 5. Applied to pins S₁-S₈.
- 6. Applied to pins a1-a16, b1-b16, bs, H1-H4.
- 7. Applied to pins R₁, R₂.
- 8. No load condition when bleeder resistance is ON.

PIN FUNCTIONS

• K₁ to K₄ (Inputs)

The K_1 to K_4 ports normally pulled down are connected to, and loaded into the accumulator (Acc) by instructions. A matrix composed of K input ports and strobe output ports (S_1 to S_8) enables up to 32-kind of keys to be connected. In this case, be sure to take the interval at least 1 instructon cycle between strobe outputs and K inputs.

BA, ß (Individual inputs)

The individual input ports BA and β normally pulled up can be tested by using the TAL and TB instructions. Applying a High level to these ports skips the next instruction.

• S₁ to S₈ (Strobe outputs)

The strobe outputs (S_1 to S_8) are used to output an 8-bit W register, and constitute a key input matrix in combination with the input ports K_1 to K_4 .

The W register is an 8-bit register transferred by the PTW instruction in parallel. The W register is an 8-bit shift register of which the least significant bit W₁ is set and reset by WS and WR instructions, and the entire contents of W register are shifted by one bit.

• a1 to a16, b1 to b16, bs

The segment outputs a₁ to a₁₆, b₁ to b₁₆ are connected to the display RAM. By transferring appropriate data to the display RAM, alphanumeric characters are automatically displayed.

The bs is used to output the contents of the L or Y register. Segment output ports are designed to drive an LCD with 1/4 duty cycle. The bs is used to flash the display such as a colon under the control of Y register.

• H₁ to H₄ (Common outputs)

The H_1 to H_4 are used to drive an LCD with 1/4 duty cycle and 1/3 bias, and have the 4-level of output.

The common outputs control the BP F/F, BC F/F to select the display mode or blanking mode.

Below shows the conditions of a display mode to be selected.

BP = 1 and BC = 0

R (Remote control carrier output)

The R₁ and R₂ output ports are used to carrier output for remote control. The R port can generate the contents of the R register with a mask change, and used as a control signal.

SYSTEM CONFIGURATION Program Counter and Stack

Program counter consists of a 2-bit register P_U , a 4-bit register R_M and a 6-bit polynomial counter P_L . The P_U and P_M specify the pages and the P_L specifies the steps within a page.

The stack consists of registers S_U , S_M , S_L and R_U , R_M , R_L , and has 2-level of nesting.

Program Memory (ROM)

An on-chip 2 772-bit ROM is organized as 44- page x 63-step. Fig. 1 shows the ROM configuration.

• When power on, the program starts execution from the address $P_U=3$, $P_M=7$, $P_L=0$ specified by an ACL circuit.

P _M P _U	0	1	2	3	
0	O Subroutine cover page	10 Start form CEND	20	30	
1	1	11	21	31	
2	2	12	22	32	
3	3	13	23	33	
4	4	14	24	34	
5	5	15	25	35	
6	6	16	26	36	
7	7	17	27	37 Power on	
8	8	18	28	38	
9	9	19	29	39	
Α	Α	1A	2A	зА	
* pa	page consists of 63-step.				

Fig. 1 ROM Configuration

- When the program starts execution from the system clock halt state by a 1 s signal or a key input signal, the address starts at $P_U = 1$, $P_M = 0$, $P_L = 0$.
- For the instructions except for a jump instruction, the polynomial counter P_L is shifted by 1 step according to a polynomial code.
- The combination of jump instructions including T, TL, TM, TML, RTN0, RTN1 and ATPL enables to jump to any page or any subroutine. Fig. 2 shows the relationship between jump instructions and jump addresses on a ROM map.

PM		0	1	2	3
0	0	IDX K	10 [START]	20	30
1	17		1/	21	31
2	2		12	22	32
3	3 \	тм /	13	23	33_
4	4	-	14	24	34
5	5	т)	15 TL (NOTE 2)	25	35 TML (NOTE 1)
6	6		16	26	36
7	7		17	27	37 [ACL]
8	8		18	28	38
9	9		19	29	39
Α	Α		1A	2A	3A

NOTES:

- 1. Jump address of TML, $P_M = 0$ to 3
- 2. Jump address of TL, all addresses

Fig. 2 Jump Instruction and Jump Addresser

Data Memory RAM

A 512-bit data RAM consists of 8 x 16 x 4-bit. The RAM is specified by a 3-bit B_M and a 4-bit B_L . The B_M is used to specify the files and the B_L specifies the words. Note that 1 word consists of 4-bit. The SM3903 has 2 x 16 x 4-bit of

display RAM area out of the entire RAM, and the display RAM is connected to external pins for segment outputs. Writing data to the display RAM directly drives an LCD with 1/4 duty and 1/3 bias scheme.




Fig. 3 RAM Configuration

Divider Circuit for Clock Function

An internal 15-stage divider circuit is used to make a clock system. The divider outputs the signal at 1 s unit (1 s), and the γ F/F is set at the rising edge of 1 s signal. The γ F/F can be tested by an instruction, and reset by the test. A 1 s count is notified upon execution of this instruction.

Standby Function

The SM3903 is a Low power consumption design due to CMOS process. Further Low power feature can also be obtained by halting almost all the system clocks through the CEND instruction for Low power requirements. The γ F/F must be reset or one or more inputs of K1 to K4 must go High in order to restart the system clock from the halt state. Then the program starts at the ROM address 1000 (Pu = 1, PM = 0, PL = 0).

Clock Generator (CG)

The device contains an on-chip crystal oscillator circuit which consists of the external circuit shown in Fig. 4. The system clock has a frequency of one second that of the oscillator frequency.




Fig. 4 Oscillation Circuit

ACL Circuit

Resistors and capacitors are mounted in an ACL circuit which does not normally require any external circuits. The ACL will be cleared in about 0.5 s from a crystal oscillator circuit starts oscillation after power on, and the program starts at $P_U=3$, $P_M=7$, $P_L=0$. The ACL operations can be obtained by transferring signals into the ACL pin after power on. Note that it takes about 0.5 s to start execution of the program after the ACL signal is released. In case noise may harm the ACL operation, apply a 0.01 to 0.1 μ F of capacitor between ACL pin and GND pin. Fig. 5 shows the sample circuit.




Fig. 5 Compensator for ACL

Remote Control Signal Output (R)

The SM3903 outputs carrier wave for remote control signal. The carrier signal is output from R1 and R2 pins. Those pins are at Low level when not outputting the carrier. Fig. 6 shows external circuit that accepts the remote control signal and the carrier waveform.

The carrier output is controlled by program. Lower 2-bit (bits 0 and 1) of accumulator correspond to bit 1 (pin R1) and bit 2 (pin R2) of the R register. Executing the ATR instruction with a bit of one accumulator set at 1 causes the output of carrier signal through the corresponding R pin.




Fig. 6 Remote Control LED Output Circuit

LCD Driver

LCD segment

The SM3903 has an on-chip LCD driver circuit which can directly drive an LCD with a 3 V, 1/4 duty and 1/3 bias scheme. The display RAM is connected to segment outputs of ai, bi (i = 1 to 16) according to LCD common outputs of H₁ to H₄ as shown in fig 7. The segment outputs provide 1-digit data (M₁ to M₄) of the display RAM in synchronizing with H₁ to H₄ outputs.

Each segment of the LCD can be turned on or off by controlling the corresponding bit data "1" or "0" in the display RAM area.

The LCD driving waveform relative to the display mode is automatically generated. The device provides the maximum of 132-segment. Fig. 7 shows the segment display example.




Fig. 7 7-Segment Numeric LCD Digit




Fig. 8 Display RAM and LCD Segment Output




Fig. 9 LCD Driving Signal Waveform

Display waveform

Fig. 9 shows the display waveforms required to display the number "5" on the LCD pattern shown in Fig. 8 (segment outputs a₁, b₁ are used).

In the combination that the potential difference between the common output and segment output is 3 V (in the combination of H₄ and a₁), shown in Fig. 9, the segment is turned on, and in the case of 2 V or less (in the combination of H₄ and a₁), the segment is turned off.

LCD flashing output (bs)

The bs output is used to flash symbols displayed on the LCD screen. Otherwise, the bs is used as a segment output in the same way as a_i , b_i (i = 1 to 16).

· Blanking the display

There are two ways for blanking the entire display depending on applications.

- For blanking the display in a short period of time. Control the common signal generator circuit by the ATBP instruction.
- For blanking the display in a long period of time to decrease power consumption. Use the BDC instruction to turn on and off the liquid crystal bleeder current. In this case, cutting off the bleeder current decreases great amount of power consumption.

INSTRUCTION SET

RAM Address Instructions

MNEMONIC	MACHINE CODE	OPERATION
LB x	40 to 4F	BL3, BL2←X (I3) ⊕ X (I2) BL1, BL0←X (I3, I2) BM1, BM0←X (I1, I0)
LBL xy (2-byte)	5F 00 to FF	Bм←x (I ₆ -I ₄), B _L ←y (I ₃ -I ₀)
SBM	02	B _{M2} ←1 (only next step)
EXBLA	0B	Acc↔B∟
INCB	64	Skip if BL = FH, BL←BL+1
DECB	6C	Skip if BL = 0, BL←BL-1

ROM Address Instructions

MNEMONIC	MACHINE CODE	OPERATION
ATPL	03	PL3-PL0←Acc
RTN0	6E	Pu←Su←Ru, Pm←Sm←Rm PL←SL←RL
RTN1	6F	Pu←Su←Ru, Pм←Sм←Rм PL←SL←RL, Skip next step
TL xyz (2-byte)	70 to 7A 00 to FE	Pм←x (I3-I0), Pu←y (I7, I6) PL←z (I5-I0)
TML xyz (2-byte)	7C to 7F 00 to FE	$R \leftarrow S \leftarrow PC + 1, P_{M3}, P_{M2} \leftarrow (0, 0)$ $P_{M1}, P_{M0} \leftarrow x (I_1, I_0), P_{U} \leftarrow y (I_7, I_6)$ $P_{L} \leftarrow z (I_5 - I_0)$
TM x IDX yz (2-byte)	C0 to FE 00 to FE	$\begin{array}{l} R \leftarrow S \leftarrow PC+1, \ P \cup \leftarrow 0, \ P \wedge \leftarrow 0 \\ P \cup \leftarrow x \ (I_5-I_0), \ P \cup \leftarrow y \ (I_7, \ I_6) \\ P \cup \leftarrow z \ (I_5-I_0), \ P \wedge \leftarrow 4 \end{array}$
Т ху	80 to BE	P _L ←x (I ₅ -I ₀)

Data Transfer Instructions

MNEMONIC	MACHINE CODE	OPERATION
EXC x	10 to 13	Acc↔M B _{M1} , B _{M0} ←B _{M1} , B _{M0} ⊕ x (I ₁ , I ₀)
BDC	6D	BC \leftarrow C Display on if C = 0 Display off if C = 1
EXCI x	14 to 17	Acc \leftrightarrow M BM1, BM0←BM1, BM0 ⊕ x (I1, I0) Skip if BL = FH, BL←BL+1
EXCD x	1C to 1F	Acc \leftrightarrow M BM1, BM0 \leftarrow BM1, BM0 \oplus x (I1, I0) Skip if BL = 0, BL \leftarrow BL $-$ 1
LDA x	18 to 1B	Acc↔M B _{M1} , B _{M0} ←B _{M1} , B _{M0} ⊕ x (I ₁ , I ₀)
LAX x	20 to 2F	Acc↔x (I₄-I₁) Skip when in succession
WR	62	$W_7 \leftarrow W_6 \leftarrow \cdots \leftarrow W_0 \leftarrow 0$
WS	63	W7←W6←···←W0←1

I/O Instructions

MNEMONIC	MACHINE CODE	OPERATION
KTA	6A	Acc←K
ATBP	01	BP←Acc
ATL	59	L←Acc
ATFC	60	Y←Acc
ATR	61	Ri←Acc (i = 1, 2)

Arithmetic Instructions

MNEMONIC	MACHINE CODE	OPERATION
ADD	08	Acc←Acc+M
ADD11	09	Acc←Acc+M+C, C←CY Skip if CY = 1
ADX x	30 to 3F	$Acc \leftarrow Acc + x (I_3 - I_0)$ Skip if $CY = 1$
COMA	0A	Acc← Acc
DC	ЗА	Асс←Асс+Ан
ROT	6B	—Acc₀←Acc₁←···Acc₃← → C
RC	66	C←0
SC	67	C←1

Test Instructions

MNEMONIC	MACHINE CODE	OPERATION
ТВ	51	Skip if $\beta = 1$
TC	52	Skip if C = 0
TAM	53	Skip if Acc = M
TMI x	54 to 57	Skip if $Mi = 1$, $(i = x (I_1, I_0))$
TA0	5A	Skip if Acc = 0
TABL	5B	Skip if Acc = BL
TIS	58	Skip if 1 s = 0, $\gamma \leftarrow 0$
TAL	5E	Skip if BA = 1
TF1	68	Skip if $f_1 = 1$
TF4	69	Skip if $f_4 = 1$

Bit Manipulation Instructions


MNEMONIC	MACHINE CODE	OPERATION
RM x	04 to 07	Mi←0, i = (I ₁ , I ₀)
SM x	0C to 0F	Mi←1, i = (I₁, I₀)

Special Instructions

MNEMONIC	MACHINE CODE	OPERATION
SKIP	00	No operation
CEND	5D	Clock stop
IDIV	65	DIV←0

SYSTEM CONFIGURATION EXAMPLE

· Remote control with LCD display



SM3905

DESCRIPTION

The SM3905 is a CMOS 4-bit single-chip micro-computer incorporating 4-bit parallel processing function, carrier output circuit for remote control, ROM, RAM, I/O ports, serial interface, and timer/counter. It provides 5 kinds of interrupts and subroutine stack using a RAM area. Provided with 128 segments LCD drive circuit, this microcomputer is applicable to multi-functional AV remote control system, or any other similar system with a Low power consumption.

FEATURES

• ROM capacity: 4 096 x 8 bits

RAM capacity: 160 x 4 bits (including 32 x 4 bits

display RAM)

• Instruction sets: 98

· A RAM area is used as stack area

• I/O port:

Input

4

Output 11

+15 (also used as LCD segment port)

Interrupts :


Internal interrupts x 4 (timer/counter, f4 signal, serial I/O, divider overflow)

External interrupts x 1 (P0 signal)

- Timer/counter: 8 bits x 1
- · Built-in main clock oscillator for system clock
- · Built-in sub clock oscillator for real time clock
- Built-in 15 stages divider for real time clock
- Built-in LCD driver: 128 segments, 1/3 bias, 1/4 duty cycle (if LCD drive circuit is used, a crystal oscillator circuit needs to be constituted between OSC_{IN} and OSC_{OUT.})


4-Bit Single-Chip Microcomputer (LCD Driver)

PIN CONNECTIONS



- Built-in carrier output circuit for remote control Carrier frequency 37.9 kHz
 Basic oscillaton frequency (main clock) 455 kHz
 Duty cycle 1/3 or 1/2 (mask option)
 Reversal polarity (mask option)
- Instruction cycle time : 8.79 µs (TYP., 455 kHz, at 3 V)
- Buzzer output
- Standby function
- Supply voltage: 2.7 to 3.6 V
- Package: 64-pin QFP (QFP064-P-1420)

BLOCK DIAGRAM



Nomenclature

Homonout	410		
A, B	: Accumulators	IME	: Interrupt master enable F/F
ACL	: Auto clear	P1-P3	: Hegisters
ALU	: Arithmetic logic unit	PL, PU	: Program counters
BR, DS	: Common signal control F/F	PSW	: Program status word register
CG	: Clock generator	R4-R7	: General-purpose registers
DIV	: Divider	RD, RE, RF	: Mode registers
D, E, H, L	: General-purpose registers	SB	: Shift register
HC	: Common signal circuit	SP	: Stack pointer
IE	: Interrupt enable F/F	TC	: Count register
IFA, IFB	: Interrupt requests	TM	: Modulo register
IFS, IFT, IFV		Φ out	: Carrier control circuit

PIN DESCRIPTION

SYMBOL	I/O	CIRCUIT TYPE	FUNCTION
P0 ₀ -P0 ₃		Pull up	Acc←P0₀-P0₃
P1 ₀ -P1 ₃	I/O	Pull up	I/O selectable by instructions
P2 ₀ -P2 ₃	I/O	Pull up	I/O selectable independently
1 20-1 23	1/0	ruii up	Sound output only when P2₃ pin is used as an output
P3 ₀ -P3 ₃	1/0	Pull up	Serial interface I/O by setting the mode register RE
So-S ₁₄	O or		Selectable between segment ports and I/O ports through
30-314	I/O		an RC register
S15-S31	0		Display RAM contents output as LCD segment signals
H1-H4	0		4-value output capability; used for LCD common output
TEST	Ī	Pull down	For test (connected to GND normally)
RESET	1	Pull up	Auto clear
Фоит	0		Carrier output remote control
CK ₁ , CK ₂			For system clock oscillation
OSCIN, OSCOUT			For clock oscillation
VDSP, VOA, VOB			Power supply for LCD driver
VDD, GND			Power supply for logic circuit

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING	UNIT	NOTE
Supply voltage	VDD	-0.3 to +7	V	1
Supply Vollage	VDSP	-0.3 to +7	V] '
Input voltage	Vin	-0.3 to Vpp +0.3	V	1
Output voltage	Vouт	-0.3 to Vpp +0.3	V	1
Output current	Іоит	20	mA	2
Operating temperature	Topr	-20 to +70	·C	
Storage temperature	Тѕтс	-55 to +150	°C	

NOTES:

- 1. The maximum applicable voltage on any pin with respect to GND.
- 2. Sum of current from (or flowing into) output pins.


RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Cupaly valtage	V _{DD}		2.7		3.6	V	
Supply voltage	VDSP		2.7		VDD	V	
Basic oscillation frequency	f	V _{DD} = 2.7 to 3.6 V		455		kHz	1
Instruction cycle	t	V _{DD} = 2.7 to 3.6 V		8.79		μs	
Crystal oscillation frequency	fosc			32.768		kHz	

NOTE:

1. Starting condition: within 10 seconds after power on.

Oscillation Circuit



Oscillator: KBR-455B (Kyocera)

 $R_f = 1~M\Omega$ $R_d = 5.6~k\Omega$

 $C_1 = 220 \text{ pF}$

C₂ = 100 pF

DC CHARACTERISTICS


 $(V_{DD} = 2.7 \text{ to } 3.6 \text{ V}. \text{ Ta} = -20 \text{ to } +70^{\circ}\text{C})$

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
	VIH1		0.7 x V _{DD}		V _{DD}	V	
land to the same	V _{IL1}		0		0.3 x VDD	V	1
Input voltage	V _{IH2}		V _{DD} 0.5		V _{DD}	V	
	V _{IL2}		0		0.5	V	2
Input current	Іп	VIN = 0 V	2		200	μA	1
	Іон1	VoH = VDD-0.5 V	50			μA	3
	l _{OL1}	Vol = 0.5 V	250			μA	1 3
	10н2	Voh = VDD-0.5 V	50			μA	4
Output aurent	І он2D	$V_{OH} = V_{DD} - 0.5 V$	160			μA	5
Output current	lOL2	Vol = 0.5 V	0.5			mA	6
	Іонз	VoH = VDD-0.5 V	20			μA	7
	Гонзр	Voh = VDD-0.5 V	90			μA	8
	Юьз	Vol = 0.5 V	0.2			mA	7
Output impadance	Rc			5	20	kΩ	9
Output impedance	Rs			10	40	kΩ	10
	V ₁		2.7		3	٧	
Output valtage	V ₂	V _{DSP} = 3.0 V	1.7	2	2.3	V	1
Output voltage	V ₃	No load	0.7	1	1.3	V	11
	V ₄		0		0.3	V	1
	Іор	$f = 455 \text{ kHz}, V_{DD} = 3.0 \text{ V}$		160	320		12
Supply current	la-	Standby surrent VDSP = 3.0 V		15	40	μΑ	13
	Isb	Standby current VDD = 3.0 V		8	20		14

NOTES:

- Applied to pins P0₀-P0₃, RESET, P1₀-P1₃, P2₀-P2₃, P3₀-P3₂ (during input mode).
- 2. Applied to pins CK1, TEST, OSCIN.
- 3. Applied to pin CK2.
- 4. Applied to pins P1o-P13, P2o-P22, P3o-P32 (during output mode).
- 5. Applied to pins P23, Φ_{OUT} (during output mode).
- 6. Applied to pins P1o-P13, P2o-P23, P3o-P32, Φ_{OUT} (during output mode).
- 7. Applied to pins S₀-S₁₄ (during data output mode).

- 8. Pins cited in NOTE 7 are applicable with mask option used.
- 9. Applied to pins H₁-H₄.
- 10. Applied to pins S₀-S₃₁ (in LCD output mode).
- 11. Applied to pins H₁-H₄, S₀-S₃₁ (in LCD output mode).
- 12. No load condition.
- 13. No load condition when bleeder resistance is ON, V_{DSP} = 3.0 V, during 32.768 kHz crystal oscillation.
- No load condition when bleeder resistance is OFF, during 32.768 kHz crystal oscillation.



PIN FUNCTIONS

• GND, VDD, VDSP (Power supply inputs)

Both GND pins 26 and 58 should be grounded.

The V_{DD} pin is the positive power supply with respect to GND.

The V_{DSP} pin is the positive power supply for an LCD driver with respect to GND.

• TEST (Test input)

The TEST pin should be left open or connected to GND with a pull-down resistor.

· RESET (Input)

The RESET accepts an active Low system reset which initializes the internal logic of the device.

Normally a capacitor of about 0.1 μ F is connected between this pin and GND to provide a power on reset function.

• OSCIN, OSCOUT (Crystal oscillator pins)

The OSC_{IN} and OSC_{OUT} pins connect with an external crystal oscillator and these pins and the GND connect with a capacitor, which constitute an oscillator circuit.

The output of the oscillator is coupled to a clock divider for real-time clock operation.

• CK₁, CK₂ (System clock oscillator pins)

The CK₁ and CK₂ pins provide a system clock oscillator.

• H₁ to H₄ (Common signal outputs)

The H_1 to H_4 pins are used to drive the common of an LCD.

• So to S31 (Segment outputs)

The S_0 to S_{31} pins drive LCD segments. Pins S_0 through S_{14} may also be used as I/O ports when specified with the mode register RC.

P0₀ to P0₃ (Inputs)

The P0 pins are normally used to accept key input data. A falling edge at these pins resets the IFB flag.

P1o to P13 (Input/output)

The P1 are I/O pins connected to the positive supply with pull-up resistors.

They may be switched between input and output modes through an instruction.

• P2o to P23 (Input/output)

The P2o to P2o pins are bit-independent I/O ports which can be independently set to input or output mode with the mode register RF.

When the P2₃ is used for an output pin, it serves exclusively as a sound output pin, which can output a sound signal with any frequency set up by the timer counter.

Pins P2₀ and P2₁ output the OD and R/W signals with the mode register RC.

• P3₀ to P3₂ (Input/output)

The P3₀ to P3₂ pins are I/O pins which are connected to the positive supply with pull-up resistors.

These pins can be set to I/O mode for use in a serial interface with the mode register RE.

• Фоит (Carrier output pin for remote control)

A carrier signal output pin for remote control. It is used to control carrier signal output by setting the bits in the bit of R7 register.



SYSTEM CONFIGURATION ROM and Program Counter

The on-chip ROM has a configuration of 64-page x 64-step x 8-bit, and stores programs and table data. The program counter consists of a 6-bit page address counter P_{L} and a 6-bit binary counter P_{L} used to specify the steps within a page.

The locations shown in Fig. 1 are allocated in the on-chip ROM.

Stack Pointer (SP)

The stack pointer (SP) is an 8-bit shift register which holds the starting address of the stack area of RAM space. Immediately after the reset, the contents of the stack pointer are uninitialized and must be set to an appropriate value. If, for instance, the initial value of the stack pointer is set to 80_H, the data memory are beginning with the highest address (excluding the display RAM area) 7F_H, is usable as a stack area.

RAM

Data memory has a 160-word x 4-bit configuration, and is used to store processing data and other information. Data memory is also used as a stack area to save register values, the program counter value, and program status word (PSW) at the time a subroutine jump or an interrupt occurs. Fig. 2 shows the RAM configuration. 2 x 16 x 4-bit of entire RAM space is used as a display RAM area from which data is output to LCD segment driving pins. An LCD with a 1/4 duty and 1/3 bias format can be directly driven by writing display data into the display RAM area. The display RAM outputs are, as shown in Fig.3, connected to segment output pins So to S31 for individual set of common outputs H₁ to H₄. The segment output pins provide a single digit of display RAM data Mo to M3, as an LCD driving waveform signal according to H₁ to H₄ outputs. The operations of the display RAM are identical to those of other RAM areas.




Fig. 1 Program ROM Map

LH	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001
0000									So	S ₁₆
0001									S ₁	S ₁₇
0010									S ₂	S ₁₈
0011									S₃	S ₁₉
0100									S ₄	S20
0101				1					S₅	S ₂₁
0110									S ₆	S22
0111									S ₇	S23
1000									S ₈	S ₂₄
1001									S ₉	S ₂₅
1010									S ₁₀	S ₂₆
1011									S ₁₁	S ₂₇
1100									S12	S ₂₈
1101									S13	S ₂₉
1110									S14 ·	S30
1111									S ₁₅	S ₃₁

NOTE:

The area with the thick line is allocated for a display RAM and the Sn (n = 0 to 31) shows the related segment outputs.




Fig. 2 RAM Configuration

Fig. 3 Display RAM and its LCD Segment Outputs

Accumulator (A), Subaccumulator (B) and Arithmetic and Logic Unit (ALU)

The accumulator (A) is a 4-bit working register which is the nucleus of the single chip system. It holds the results of operations and transfers data to memory, I/O ports, and registers.

A subaccumulator (B) is another 4-bit register. It is used as one of general-purpose registers, and when combined with the A to form a B-A register pair, allows data transfer on an 8-bit basis.

The arithmetic and logic unit (ALU) performs, in conjunction with a carry flag (C), binary addition, shift operations, and logical operations such as AND, OR, EX-OR, and complement.

General-Purpose Registers (H, L, D, E)

Registers H and L are 4-bit general-purpose registers. They can transfer and compare data with the Acc on 4-bit basis. Registers D and E are 4-bit registers and can transfer data with the H and L registers on an 8-bit basis. The H and L as well as the D and E registers can be combined into 8-bit register pairs, and can be used as pointers to data memory locations. The L register can be incremented or decremented and is used to access I/O ports and mode registers.

Clock Divider, IFV Flag, IFA Flag

The device contains a crystal oscillator and a 15-stage divider, as shown in Fig. 4. A real-time clock




Fig. 4 Real-Time Clock and Divider




Fig. 5 Timer Counter




Fig. 6 SND Signal

can be provided by connecting an external crystal oscillator between the oscillator pins. When an external 32.768 kHz crystal oscillator is used, the fo signal is a frequency of 1 Hz.

Timer/Counter and the SND Signal

The timer/counter consists of an 8-bit count register (TC) and an 8-bit mudulo register (TM).

The count register is an 8-bit incremental binary counter. It is incremented by one at the falling edge of its count pulse (CP) input. If the count register overflows, the timer interrupt request flag IFT is set, and the contents of the modulo register (TM) are loaded into the count register (See Fig. 5). The count pulse CP can be selected from divider signals fin, fo and the system clock, by using the mode register RD. If the count register (TC) overflows, the SND flag reverses its status at the falling edge of the TC. A sound signal can be obtained at the TC output by putting P2 in output mode and sending a "1" to pin P23 (See Fig. 6).

Serial Interface and IFS

The serial interface consists of an 8-bit shift register (SB) and a 3-bit counter, which is used to input and output the serial data. The serial clock can be selected with either an internal clock (system clock) or an external clock.

In serial shift operations, the highest bit data of the shift register (SB) is output from the SO pin, and the data input from the SI pin at the rising edge of a serial clock is loaded into the lowest bit of the shift register. When the internal clock is used, immediately after the SIO instruction is executed, the serial operation begins and stops with 8-clock which are output from the SCK pin.

Upon completion of an 8-bit shift operation, the serial I/O ending flag IFS is set each time a 3-bit counter overflows, and an interrupt request occurs.




Fig. 7 Serial Interface




Fig. 8 Serial Interface Timing

Input Port P0 and IFB Flag

The IFB flag is set at the falling edge of the signal applied to the input port P0 by which the interrupt is enabled.

When port P0 is used as a key input, it can cause an interrupt each time a key is operated.




Fig. 9 P0 Port

Interrupts

When an interrupt occurs, the corresponding interrupt request flag is set. The CPU acknowledges the interrupt if it is enabled (Master interrupt enable flag and the corresponding interrupt enable flag are set). If more than one interrupt occurs simultaneously, all of the corresponding interrupt request flags will be set, but the CPU will only acknowledge that interrupt with the highest priority and other interrupts will be queued.

I/O Ports

Port P0 is a 4-bit parallel input port. The IFB flag is set at the falling edge of this port.

Port P1 can be switched between input and output modes, 4-bit at a time.

Each bit of port P2 can be independently placed in input or output mode by setting the corresponding bit of mode register RF.

Ports P2₀ and P2₁ can output the OD and R/W signals, respectively. In those cases, these pins should be kept High in an output mode. Port P2₃ outputs the SND signal in the output mode.

Port P3 is a 3-bit I/O port which can be placed in input or output mode, 3-bit at a time. Each bit of port P3 can be set to the I/O modes (SI, SO, SCK) of a serial interface.

Ports P1 and P3 are placed in an output mode when a port output instruction is executed, and in an input mode when a port input instruction is executed. After an ACL operation, ports P1, P2 and P3 are all placed in an input mode.

Every input port has pull-up resistors. (Pull-up resistors for I/O ports are effective only when the ports are placed in an input mode.)

Ports P1 through P3 in an output mode can be independently set or reset by instructions.

When a key-matrix is configured by using I/O ports, if the short on output pins may occur caused by a multiple key depression, port P1 should be used as an output.




Fig. 10 Interrupt Handling

PORT	FUNCTION	Direct 4-bit parallel I/O		IN, OUT i	nstruction	Bit independent output SPn	
PORT	FUNCTION	Input (INA)	Output (OUTA)	Input (IN)	Output (OUT)	Direct pin-independent output RPn	
P0	Input-only port	0	X	0	X	X	
P1	I/O port	0	0	Х	0	0	
P2	I/O port, P23-sound output	0	0	Х	Х	0	
P3	P3 ₀ -SI, P3 ₁ -SCK, P3 ₂ -SO, multi-control port	0	0	Х	Х	0	

Table 1 Characteristics of I/O Ports

O: Yes, X: No

Standby Mode

Executing the CEND instruction places the device in standby mode. To reduce power consumption, the system clock is inactivated. Standby mode may be cleared with the interrupt request or the RESET signal.

Reset Function (ACL)

Applying a Low level signal to the RESET pin resets the internal logic of the device and applying a High level signal starts execution of the program at address 0, page 0. Once the device is reset, all I/O ports are placed in input mode, all interrupts are disabled, and the LCD display turns off. The device is also reset when it is powered up.




Fig. 11 Main Clock Sources

Main Clock Oscillator Circuit

The main clock oscillator requires an external resistor across pins CK_1 and CK_2 . Instead of using on-chip oscillator, an external clock may be applied to pin CK_1 . In this case, pin CK_2 should be left open. The system clock ϕ is a divided clock equivalent to 1/4 of the clock applied to pin CK_1 .

LCD Driver

· Display segment

The SM3905 contains an on-chip LCD driver which can directly drive an LCD with a 1/4 duty and 1/3 bias. Fig.12 shows an example of LCD segment configuration for 1/4 duty.

Each segment of the LCD can be turned on or off by software control of the setting of the corresponding bit "1" or "0" in the display RAM area (see Fig. 3).




Fig. 12 LCD Segment Configuration for 1/4 Duty

The LCD digit may have any shape, provided that the maximum number of segments does not exceed 128 (see Fig. 12). Fig. 13 shows an example of a 7-Segment Numeric LCD Digit.




Fig. 13 7-Segment Numeric LCD Digit

· LCD driving signal waveform

Fig. 14 shows the LCD signal driving waveforms required to display the number "5" on the 7-segment display shown in Fig. 13 (segment outputs S_0 and S_1 are used). A voltage of 3 V is applied to pin V_{DSP} in the Fig. 14. The frame frequency (I/T) can be selected from 64 Hz or 128 Hz by mask options.

Voa and Vob pins

The device contains bleeder resistors to allow 1/3 bias driving. When V_{DSP} is 3 V, voltages of 2 V and 1 V are output from pins V_{OA} and V_{OB} respectively. Normally pins V_{OA} and V_{OB} are left open. When an LCD with a large display area is driven, connect capacitors across pins V_{OA} and V_{DSP} and across V_{OB} and V_{DSP} to improve the rise time of the LCD driving signal.




Fig. 14 LCD Driving Signal Waveform (required to display the number 5)

Remote Control Carrier Output Function

SM3905 has a carrier output function for remote control output. A carrier is output from Φ_{OUT} , and controlled using the register R73. Setting "0" in the bit of R73 causes the output from Φ_{OUT} to be set to constant and High output. If "1" is set, a carrier, which is a remote control signal, is output. If "0" is set in the bit of R73, the output level is set to constant and High as stated above. However, it can be set to the constant Low level using the mask option. Either 1/2 or 1/3 can be selected as the duty of the carrier. (See Table 2 and Fig. 15)

The frequency of the carrier is approximately 37.9 kHz (1/2 duty or 1/3 duty) when the basic oscillation frequency (main clock) is 455 kHz.

Table 2 Mask Option for Φουτ Pin Output

SELECTIO	N OF PLA		Φουτ OUTPUT
PLA1	PLA2	Output waveform	When remote control signal is not output :
1	1	Α	Constant Low output
2	1	В	Constant Low output
1	2	Ā	Constant High output
2	2	В	Constant High output




Fig. 15 Mask Option for Φουτ Output

Fig. 16 shows an example of a circuit that converts remote control carrier signal from the Φ_{OUT} pin into infrared signal.




Fig. 16 Remote Control Signal Output Circuit

INSTRUCTION SET

ROM Address Instructions

MNEMONIC	MACHINE CODE	OPERATION
TRx	80 to BF	P _L ←x (I ₅ -I ₀)
TL xy	E0 to EF	Pu←x (I11-I6)
(2-byte)	00 to FF	PL←y (Is-Io)
		(SP-2), (SP-3), (SP-4)←PC
TRS x	C0 to DF	SP←SP–4
Insx	CO to Di	Ри←10н
		PL←X (I4, I3, I2, I1, I0, O)
CALL xy	F0 to FF	(SP-2), (SP-3), (SP-4)←PC
1 '	00 to FF	SP←SP–4, P∪←x (I11-l6),
(2-byte)		P∟←y (Is-Io)
JBA x	7F	Pu5-Pu2←x (I3-I0),
(2-byte)	30 to 3F	Pu1, Pu0, Pl5, Pl4←B,
(2-byte)	30 10 31	Рьз-Рьо←А
RTN	61	Pu, PL←(SP), (SP+1), (SP+2)
RTNS	60	Pu, Pt←(SP), (SP+1), (SP+2),
פוווח	62	SP←SP+4
RTNI	62	P∪, PL←(SP), (SP+1), (SP+2),
I TATINI .	63	PSW←(SP+3), SP←SP+4, IME←1

RAM Address Instructions

MNEMONIC	MACHINE CODE	OPERATION
STL	69	L←A
STH	68	H←A
EXHD	3F	H↔D
	35	L↔E
LIHL xy	3D	H←x (I7-I4), L←y (I3-I0)
(2-byte)	00 to FF	H←X (1/-14), L←y (13-10)

Data Transfer Instructions

MNEMONIC	MACHINE CODE	OPERATION		
EX pr	5C to 5F	A↔(pr)		
LDX adr	7D	A. (adr)		
(2-byte)	00 to FF	A←(adr)		
STX adr	7E	(adr)←A		
(2-byte)	00 to FF	(aul)(—A		
EXX adr	7C	A↔(adr)		
(2-byte)	00 to FF	n national		
LAX x	10 to 1F	A←x (I ₃ -I ₀)		
LIBA xy	3C	B←x (I ₇ -I ₄)		
(2-byte)	00 to FF	A←y (I3-I0)		
LBAT	60	B←ROM (Pu5-Pu2, B, A)н		
		A←ROM (Pu₅-Pu₂, B, A)L		
LDL	65	A←L		
LD pr	54 to 57	A←(pr)		
ST pr	58 to 5B	(pr)←A		
EXH	6C	A↔H		
EXL	6D	A↔L		
EXB	6E	A↔B		
STB	6A	B←A		
LDB	66	A←B		
LDH	64	A←H		
PSHBA	28	(SP–1)←B, (SP–2)←A,		
TOTIBA		SP←SP-2		
PSHHL 29		(SP-1)←H, (SP-2)←L,		
		SP←SP-2		
POPBA	38	B←(SP+1), A←(SP),		
		SP←SP+2		
POPHL	39	H←(SP+1), L←(SP),		
		SP←SP+2		
STSB	70	SBн←B, SBL←A		
STSP	71	SPн←B, SPL←A		
STTC	72	TC←TM		
STTM	73	ТМн←В, ТМ∟←А		
LDSB	74	B←SBн, A←SBL		
LDSP	75	B←SPH, A←SPL		
LDTC	76	В←ТСн, А←ТС∟		
LDDIV	77	B←DIVн, A←DIVL		

Arithmetic Instructions

MNEMONIC	MACHINE CODE	OPERATION				
ADX x	00 to 0F	A←A+x (I₃-I₀),				
ADA X	00 10 0	Skip if C _Y = 1				
ADD	36	A←A+(HL)				
ADDC	37	A←A+(HL)+C, C←CY				
ADDC	37	Skip if Cy = 1				
OR	31	A←A ∪ (HL)				
AND	32	A←A ∩ (HL)				
EOR	-33	A←A ⊕ (HL)				
ANDB	22	$A \leftarrow A \cap B$				
ORB	21	A←A ∪ B				
EORB	23	A←A ⊕ B				
COMA	6F	A←Ā				
ROTR	25	$C \rightarrow A_3 \rightarrow A_2 \rightarrow A_1 \rightarrow A_0 \rightarrow C$				
ROTL	35	$C \leftarrow A_3 \leftarrow A_2 \leftarrow A_1 \leftarrow A_0 \leftarrow C$				
INCB	52	B←B+1, Skip if B = F _H				
DECB	53	$B\leftarrow B-1$, Skip if $B=0$				
INCL	50	L←L+1, Skip if L = Fн				
DECL	51	L←L-1, Skip if L = 0				
DECM adr	79	(adr)←(adr)–1,				
DECIVI aur	00 to FF	Skip if (adr) = 0				
INCM adr	78	(adr)←(adr)+1,				
INCIVI adr	00 to FF	Skip if (adr) = Fн				

Test Instructions

MNEMONIC	MACHINE CODE	OPERATION
TAM	30	Skip if A = (HL)
TAH	24	Skip if A = H
TAL	34	Skip if A = L
TAB	20	Skip if A = B
TC	2A	Skip if C = 0
TM x	48 to 4B	Skip if (HL), $x = 1$
TA x	4C to 4F	Skip if Ax = 1
TSTT	2B	Skip if IFT = 1, IFT←0
TSTA	2C	Skip if IFA = 1, IFA←0
TSTS	2D	Skip if IFS = 1, IFS←0
TSTB	2E	Skip if IFB = 1, IFB←0
TSTV	2F	Skip if IFV = 1, IFV←0

Bit Manipulation Instructions

MNEMONIC	MACHINE CODE	OPERATION
SM x	40 to 43	(HL) x←1
RM x	44 to 47	(HL) x←0
RC	26	C←0
SC	27	C←1
RIME	3A	IME←0
SIME	3B	IME←1
DI x	7F	IEF←IEF ∩ x
(2-byte)	C0 to DF	
El x	7F	IEF ∪ x
(2-byte)	E0 to FF	IEF U X

I/O Instructions

MNEMONIC	MACHINE CODE	OPERATION
IN	67	A←P0
OUT	6B	P1←A
INA x	7F	A←P (x), R (x)
(2-byte)	A0 to A9	Λ←Γ (λ), N (λ)
OUTA x	7F	P (x), R (x)←A
(2-byte)	B0 to BF	
INBA x	7F	B←R (x +1)
	80 to 81	A←R (x)
OUTBA x	7F	R (x +1)←B
(2-byte)	90 to 91	R (x)←A
SP xy	7A	P (y)←P (y) x
(2-byte)	00 to F3	
BP xy	7B	P (y)←P (y) x
(2-byte)	00 to F3	
RDS	7F	DS←0
(2-byte)	60	
RBR	7F	BR←0
(2-byte)	70	
SDS	7F	DS←1
(2-byte)	61	
SBR	7F	BR←0
(2-byte)	71	
READ	7F	A←P4
(2-byte)	62	with OD
WRIT	7F	P4←A
(2-byte)	72	with R/W
READB	7F	A←P4, with OD
(2-byte)	63	B←P5
WRITB	7F	P4←A, with R/W
(2-byte)	73	P5←B


Special Instructions


MNEMONIC	MACHINE CODE	OPERATION
SIO	3E	Serial I/O start
IDIV	7F	DIV←0
(2-byte)	10	DIV←0
SKIP	00	No operation
CEND	7F	System clock stop
(2-byte)	00	System Glock Stop

NOTE:


The machine code consists of 8-bit of I7, I6, I5, I4, I3, I2, I1 and I0.


SYSTEM CONFIGURATION EXAMPLE





4-BIT SINGLE-CHIP MICROCOMPUTERS (FOR DATA BANK USE)





COMPARISON TABLE

		SM3507	SM3503	SM3504	SM3514	SM3515
Application		Game	52 Persons Data Bank	26 Persons Data Bank	26 Persons Data Bank	26 Persons Data Bank
	Built-in Program ROM Size (word (23-bit width))		6 k	6 k	8 k	12 k
Built-in Data (byte)	RAM Size	0.5 k	1 k	0.5 k	0.5 k	0.5 k
Enternal Men	nory (byte)	-	-	_	-	-
LCD Display	(seg. x com.)	48 x 8 (384 dots)	60 x 8 (480 dots)	60 x 8 (480 dots)	60 x 8 (480 dots)	60 x 8 (480 dots)
LCD Contras Adjustable Le	•	-	-	-	-	-
	IR Communication (External Ceramic Resonator)		-	-	-	-
	Parallel I/O	8	-	-	-	-
I/O	Output	2	-	-	-	-
1/0	Buzzer Output	1	1	· 1	1	1
	Input	2	-	-	-	-
Key Matrix	·	14 x 4	14 x 6	14 x 6	14 x 6	14 x 6
ON Key		1	1	1	1	1
Low Battery ((Extenal Refe	Detector rence Voltage)	-	-	-	-	-
Supply Voltage (V)		2.5 to 3.4	2.5 to 3.4	2.5 to 3.4	2.5 to 3.4	2.5 to 3.4
Power Consumption (µA)		TYP.20	TYP.20	TYP.20	TYP.20	TYP.20
(Display Mod	e)	(at 3V)	(at 3V)	(at 3V)	(at 3V)	(at 3V)
Package		Chip/80QFP	Chip/100QFP	Chip/80QFP	Chip/100QFP	Chip/100QFP
Tooling (EV-Board)		Now	Now	Now	Now	Now

		SM3509	SM3512*1	SM3508	SM3511	SM3513*1
Application		100 Persons Data Bank	100 Persons Data Bank	156 Persons Data Bank	High End Data Bank	High End Data Bank
•	Built-in Program ROM Size (word (23-bit width))		8 k	12 k	24 k	24 k
Built-in Data I (byte)	RAM Size	2 k	8 k	3 k	0.5 k	0.5 k
Enternal Mem	nory (byte)	8 k	8 k	3 M	64 M	64 M
LCD Display	(seg. x com.)	60 x 9 (540 dots)	60 x 9 (540 dots)	74 x 16 (1 184 dots)	98 x 32 (3 136 dots)	74 x 32 (2 368 dots)
LCD Contrast Adjustable Le	-	-	-	16	16	16
	IR Communication (External Ceramic Resonator)		-	0	0	0
	Parallel I/O	8	8	8	8	8
1/0	Output	2	2	2	3	3
1/0	Buzzer Output	1	1	1	1	1
	Input	-	-	2	2	2
Key Matrix		14 x 6	14 x 6	16 x 5	16 x 5	16 x 5
ON Key		1	1	1*	1*	1*
Low Battery D (Extenal Refe	Detector rence Voltage)	-	-	-	0	0
Supply Voltage (V)		2.5 to 3.4	2.5 to 3.4	2.5 to 5.5	3.8 to 6.0	3.8 to 6.0
Power Consumption (µA)		TYP.20	TYP.20*2	TYP.40	TYP.50	TYP.50*2
(Display Mode	e)	(at 3V)	(at 3V)	(at 3V)	(at 5V)	(at 5V)
Package		Chip/100QFP	Chip/100QFP	Chip/128QFP	Chip	Chip
Tooling (EV-Board)		Now	Now	Now	Now	Now
* Can be used as key matrix				LInder Develop		+2 · Proliminan

^{*} Can be used as key matrix.

★1: Under Development

★2: Preliminary

SM3507

4-Bit Single-Chip Microcomputer (For Data Bank Use)

DESCRIPTION

The SM3507 is a CMOS 4-bit single-chip microcomputer for databank incorporating data memory RAM, LCD driver, key input circuit and buzzer output circuit. By connecting an external crystal, a 1Hz timer interrupt is made possible for easier clock function.

FEATURES

· ROM capacity:

Program ROM 6 k x 23 bits Character ROM 4 x 8 x 128 bits

· RAM capacity:

Working RAM 256 x 4 bits
Display RAM 48 x 8 bits
Data RAM 512 x 8 bits

• LCD display: 48 segment x 8 common

• I/O ports:

Parallel I/O 8 bits
Output 2 bits
Buzzer output 1 bit (4 kHz)

Key input 7 bits

Standby release : 2 events (2 Hz signal, key input)

· Built-in oscillator :

System clock (built-in CR oscillator) 250 kHz
Timer (built-in CR oscillator) 32.8 kHz
(external crystal) 32.768 kHz

• Instruction cycle time: 12 µs

Operating temperature: -10 to +60 °C


Supply voltage: 2.5 to 3.4 V

· Packages:


80-pin QFP (QFP080-P-1420)

Chip (83-pad)

SYSTEM COMFIGURATION EXAMPLE



APPLICATION EXAMPLE



SM3503

DESCRIPTION

The SM3503 is a CMOS 4-bit single-chip microcomputer for databank incorporating data memory RAM, LCD driver, key input circuit and buzzer output circuit. By connecting an external crystal, a 1Hz timer interrupt is made possible for easier clock function.

FEATURES

ROM capacity:

Program ROM 6 k x 23 bits

Character ROM 5 x 8 x 128 bits

RAM capacity :

Working RAM 256 x 4 bits Display RAM 60 x 8 bits

Data RAM 1 k x 8 bits

LCD display: 60 segment x 8 common

• I/O ports:

Buzzer output 1 bit (4 kHz) Key input 7 bits

· Standby release: 2 events (2 Hz signal, key input)

· Built-in oscillator:

System clock (built-in CR oscillator) 250 kHz
Timer (built-in CR oscillator) 32.8 kHz
(external crystal) 32.768 kHz

• Instruction cycle time: 12 μs

Operating temperature : −10 to +60°C


Supply voltage: 2.5 to 3.4 V

· Packages :


100-pin QFP (QFP100-P-1420)

Chip (84-pad)

4-Bit Single-Chip Microcomputer (For Data Bank Use)



APPLICATION EXAMPLE



4-Bit Single-Chip Microcomputer (For Data Bank Use)

DESCRIPTION

The SM3504 is a CMOS 4-bit single-chip microcomputer for databank incorporating data memory RAM, LCD driver, key input circuit and buzzer output circuit. By connecting an external crystal, a 1Hz timer interrupt is made possible for easier clock function.

FEATURES

ROM capacity:

Program ROM

6 k x 23 bits

5 x 8 x 128 bits Character ROM

· RAM capacity:

Working RAM

256 x 4 bits

Display RAM

60 x 8 bits

Data RAM

512 x 8 bits

• LCD display: 60 segment x 8 common

• I/O ports:

Buzzer output

1 bit (4 kHz)

Key input

7 bits

Standby release: 2 events (2 Hz signal, key input)

· Built-in oscillator:

System clock (built-in CR oscillator)

Timer (built-in CR oscillator)

250 kHz 32.8 kHz

(external crystal)

32.768 kHz

Instruction cycle time: 12 µs


Operating temperature : −10 to +60 °C

Supply voltage: 2.5 to 3.4 v


Packages :

80-pin QFP (QFP80-P-1420)

Chip (83-pad)



APPLICATION EXAMPLE



4-Bit Single-Chip Microcomputer (For Data Bank Use)

DESCRIPTION

The SM3514 is a CMOS 4-bit single-chip microcomputer for databank incorporating data memory RAM, LCD driver, key input circuits and buzzer output circuit. By connecting an external crystal, a 1Hz timer interrupt is made possible for easier clock function.

FEATURES

ROM capacity :

Program ROM 8 k x 23 bits 5 x 8 x 128 bits Character ROM

· RAM capacity:

Working RAM 256 x 4 bits Display RAM 60 x 10 bits Data RAM 512 x 8 bits

• LCD display: 60 segment x 8 common

• I/O ports:

Buzzer output 1 bit (4 kHz) 7 bits Key input

Standby release: 2 events (2 Hz signal, key input)

· Built-in oscillator:

System clock (built-in CR oscillator) 300 kHz Timer (built-in CR oscillator) 32.8 kHz (external crystal) 32.768 kHz


• Instruction cycle time: 10 µs

Operating temperature : -10 to +60 °C

Supply voltage: 2.5 to 3.4 V

Packages :

100-pin QFP (QFP100-P-1420) Chip (83-pad)



4-Bit Single-Chip Microcomputer (For Data Bank Use)

DESCRIPTION

The SM3515 is a CMOS 4-bit single-chip microcomputer for databank incorporating data memory RAM, LCD driver, key input circuits and buzzer output circuit. By connecting an external crystal, a 1Hz timer interrupt is made possible for easier clock function.

FEATURES

· ROM capacity:

Program ROM 12 k x 23 bits Character ROM 5 x 8 x 128 bits

· RAM capacity:

Working RAM 256 x 4 bits Display RAM 60 x 10 bits

Data RAM 512 x 8 bits
• LCD display : 60 segment x 8 common

• I/O ports:

Buzzer output 1 bit (4 kHz)

Key input 7 bits

• Standby release: 2 events (2 Hz signal, key input)

· Built-in oscillator:

System clock (built-in CR oscillator) 300 kHz
Timer (built-in CR oscillator) 32.8 kHz
(external crystal) 32.768 kHz


• Instruction cycle time: 10 μs

Operating temperature : -10 to +60 °C

• Supply voltage: 2.5 to 3.4 V

· Packages:

100-pin QFP (QFP100-P-1420) Chip (83-pad)



4-Bit Single-Chip Microcomputer (For Data Bank Use)

DESCRIPTION

The SM3509 is a CMOS 4-bit single-chip microcomputer for databank incorporating data memory RAM, LCD driver, key/switch input circuit, 8-bit parallel I/O port, 2 output ports, external memory control circuit, and buzzer output circuit.

FEATURES

ROM capacity:

Program ROM 8 k x 23 bits
Character ROM 5 x 9 x 128 bits

RAM capacity:

Working RAM 256 x 4 bits Display RAM 60 x 9 bits

Data RAM

• Memory expansion (external): 8 k x 8 bits

2 k x 8 bits

• LCD display : 60 segment x 9 common

• I/O ports:

Parallel I/O 8 bits
Output 2 bits

Buzzer output 1 bit (4 kHz)

Key input

· Standby release: 2 events (2 Hz signal, key input)

· Built-in oscillator :

System clock (built-in CR oscillator) 250 kHz Timer (built-in CR oscillator) 32.8 kHz

7 bits

(external crystal)

32.768 kHz


• Instruction cycle time: 12 μs

Operating temperature : -10 to +60 °C

Supply voltage: 2.5 to 3.4 V

· Packages:

100-pin QFP (QFP100-P-1420) Chip (98-pad)



4-Bit Single-Chip Microcomputer (For Data Bank Use)

DESCRIPTION

SM3512 is a CMOS 4-bit single-chip microcomputer for databank incorporating data memory RAM, LCD driver, key/switch input circuit, 8-bit parallel I/O port, 2 output ports, external memory control circuit, and buzzer output circuit.

FEATURES

· ROM capacity:

Program ROM 8 k x 23 bits Character ROM 5 x 9 x 128 bits

· RAM capacity:

Working RAM 256 x 4 bits
Display RAM 60 x 9 bits
Data RAM 8 k x 8 bits

• Memory expansion (external) : 8 k x 8 bits

LCD display: 60 segment x 9 common

• I/O ports:

Parallel I/O 8 bits
Output 2 bits
Buzzer output 1 bit (4 kHz)

Key input 7 bits

· Standby release: 2 events (2 Hz signal, key input)

· Built-in oscillator:

System clock (built-in CR oscillator) 250 kHz
Timer (built-in CR oscillator) 32.8 kHz
(external crystal) 32.768 kHz

Instruction cycle time : 12 μs


• Operating temperature : -10 to +60 °C

• Supply voltage: 2.5 to 3.4 V

Packages:

100-pin QFP (QFP100-P-1420) Chip (102-pad)





4-Bit Single-Chip Microcomputer (For Data Bank Use)

DESCRIPTION

The SM3508 is a CMOS 4-bit single-chip micro-computer for databank incorporating data memory RAM, LCD driver (the output is adjustable in 16 steps for various contrast), key/switch input circuit, 8-bit parallel I/O port, 2 output ports and buzzer output circuit. The chip also has memory expansion controlling feature. One of two ports contains special output circuit for infrared(IR) communication. By connecting an external crystal, a 1Hz timer interrupt is made possible for easier clock function.

FEATURES

· ROM capacity:

Program ROM 12 k x 23 bits Character ROM 6 x 8 x 256 bits

• RAM capacity:

Working RAM 256 x 4 bits
Display RAM 74 x 16 bits
Data RAM 3 k x 8 bits

• Memory expansion (external): 1M x 8 bits x 3

• LCD display: 74 segment x 16 common

• I/O ports:

Parallel I/O 8 bits Input 2 bits Output 2 bits

Buzzer outpu 1 bit (4 kHz)

Key input

· Standby release: 2 events (2 Hz signal, key input)

· Built-in oscillator:

System clock (built-in CR oscillator) 1 MHz (external ceramic resonator) 1 MHz Timer (built-in CR oscillator) 32.8 kHz

6 bits

(external crystal)

32.768 kHz

Instruction cycle time: 3 µs


Operating temperature: -10 to +60 °C

Supply voltage: 2.5 to 5.5 V

· Packages:

128-pin QFP (QFP128-p-2828)

Chip (128-pad)



4-Bit Single-Chip Microcomputer

(For Data Bank Use)

SM3511

DESCRIPTION

The SM3511 is a CMOS 4-bit single-chip micro-computer for databank incorporating data memory RAM, LCD driver (the output is adjustable in 16 steps for various contrast), key/switch input circuit, 8-bit parallel I/O port, 3 output ports, external memory control circuit, buzzer output circuit and voltage detector circuit. One of three ports contains special output circuit for infrared(IR) communication. It is easy to realize timer function by timer signal interrupt since the oscillator circuit is built-in.

FEATURES

· ROM capacity:

Program ROM

24 k x 23 bits

Character ROM

6 x 8 x 256 bits

· RAM capacity:

Working RAM

256 x 4 bits

Display RAM

98 x 32 bits

Data RAM

512 x 8 bits

Memory expansion (external): 16 M x 8 bits x 4

· Built-in battery detector

LCD display: 98 segment x 32 common

I/O ports:

Parallel I/O

8 bits

Input

2 bits

Output

3 bits

Buzzer output

1 bit (4 kHz)

Key input

6 bits

- Standby release: 2 events (Timer signal, key input)
- LCD contrast adjustable: 16 levels
- · Built-in oscillator :

System clock (built-in CR oscillator)

1 MHz

(external ceramic resonator)

1 MHz 32.8 kHz

Timer (built-in CR oscillator) (external crystal)


32.768 kHz

Instruction cycle time: 3 µs

Operating temperature : -10 to +60 °C

Supply voltage: 3.8 to 6.0 V

Package : Chip (180-pad)



DESCRIPTION

The SM3513 is a CMOS 4-bit single-chip micro-computer for databank incorporating data memory RAM, LCD driver (the output is adjustable in 16 steps for various contrast), key/switch input circuit, 8-bit parallel I/O port, 3 output ports, external memory control circuit, buzzer circuit and voltage detector circuit. One of three ports contains special output circuit for infrared (IR) communication. It is easy to realize timer function by timer signal interrupt since the oscillator circuit is built-in.

FEATURES

· ROM capacity:

Program ROM 24 k x 23 bits Character ROM 6 x 8 x 256 bits

· RAM capacity:

Working RAM 256 x 4 bits
Display RAM 74 x 32 bits
Data RAM 512 x 8 bits

Memory expansion (external): 16M x 8 bits x 4

Buil-in battery detector

• LCD display: 74 segment x 32 common

• I/O ports:

Parallel I/O 8 bits
Input 2 bits
Output 3 bits
Buzzer output 1 bit (4 kHz)
Key input 6 bits

• Standby release: 2 events (Timer signal, key input)

· LCD contrast adjustable: 16 levels

· Built-in oscillator :

System clock (built-in CR oscillator) 1 MHz
(external ceramic resonator) 1 MHz
Timer (built-in CR oscillator) 32.8 kHz
(external crystal) 32.768 kHz


Instruction cycle time: 3 µs

Operating temperature : −10 to +60 °C

Supply voltage: 3.8 to 6.0 V
Package: Chip (156-pad)

4-Bit Single-Chip Microcomputer (For Data Bank Use)





		•		
•				
	*			
			· ·	

PRECAUTIONS FOR SINGLE-CHIP MICROCOMPUTERS


PRECAUTIONS FOR SINGLE-CHIP MICROCOMPUTERS

Installation Considerations-Mounting OSC on PCB

When mounting LSI and oscillation circuit on PCB, observe the following precautions to minimize stray capacitance of wiring and noise interference.

- All wirings to/from oscillator must be as short as possible. Capacitor and crystal must be placed close to the LSI.
- Do not connect GND of oscillator to return line of high current circuit.
- 3) Do not derive clock directly from oscillator wirings, leads.
- 4) On a multi-layered PCB, do not intercross oscillator pattern and other circuit pattern.
- Do not run patterns carrying high current near the oscillator.
- 6) Connect ground lead of capacitor directly to GND of LSI to eliminate potential difference. This also minimizes stray capacitance of wiring and leads.
- 7) Stray capacitance of wiring to GND and V_{DD} of LSI must be minimum.

Recommended OSC circuit connection




Preferable connection practice

- Short wiring. Short distance between LSI and oscillator.
- · No direct clock output.
- · No high-current return is connected.
- No intercross with wiring from/to other circuit(s).
- All returns of oscillation circuit are at the same potential.
- No high-current pattern running nearby.


PRECAUTIONS FOR SINGLE-CHIP MICROCOMPITERS

Undesirable Oscillator Circuit Connections


. Long wiring. Crystal is not close to LSI.




• GND of oscillator is connected to return path of High-current.




• Current flows on line connecting ground points of oscillator. Voltage drops occurs across points a, b and c.




· Clock is directly output.



 (Multi-layered PCB) Oscillator wiring and another wiring intercross.



• Pattern carrying High-current runs along oscillator.






DEVELOPMENT SUPPORT SYSTEMS



DEVELOPMENT SUPPORT SYSTEMS

The development support systems for 8-bit single-chip microcomputers are configured with a host computer and an appropriate in-circuit emulator.

The development support systems for 4-bit single-chip microcomputers are configured with a host computer and dedicated debugging tools (an emulator and an evaluation board). The SME-40 is a currently available high-performance SM emulator.



8-Bit Single-Chip Microcomputer Development Support Systems

In-circuit Emulator

This emulator helps develop 8-bit single-chip microcomputer programs efficiently.

It implements the functions of a single-chip microcomputer, allowing PC-based program entry and debugging.

4-Bit Single-Chip Microcomputer Development Support Systems

Emulator

This emulator expedites the development of 4-bit single-chip microcomputer programs.


An evaluation board connected to an SME-40 emulator allows program development plus PC-based program entry and debugging.



Emulation Pod

This emulation pod connects an emulator to a user system.

It has a probe cable for external signals.



Evaluation Board

Evaluation boards provide the functions of a singlechip microcomputer running in a user system. An evaluation chip and an EPROM socket are mounted on the board.

An evaluation board connected to an SME-40 emulator permits programs to be run in the emulator.



One-Time Programmable Microcomputer

8-bit single-chip microcomputers with one-time-programmable (OTP) memory are pin compatible with SM8300 series microcomputers. Data can be witten to their program ROM once only in the same way as a EPROM is written to.

When OTP microcomputers are installed in user systems after memory writing, they function in the same way as masked ROM devices used for evaluation or production.

Evaluation Chip

An evaluation chip is a program debugging LSI device to which an external memory module can be connected in place of the internal ROM of a single-chip microcomputer.

Microcomputer with Built-In Flash Memory

Microcomputers with built-in flash memory are pin compatible with SM8500, SM6000 series microcomputers.

Data can be rewritten repeatedly to their program ROM in three write modes of PROM mode, copy mode and serial transmit mode(on-board mode). When the microcomputers with built-in flash memory are installed in user systems after memory writing, they function in the same way as masked ROM devices used for evaluation or production.

Piggyback

Piggyback chips have a double stacking structure in which an EPROM socket is mounted on an evaluation chip housed in a regular IC pakage. They can be installed in user systems to allow evaluation in a physical package similar to that used in mass production.

★ Under development

8-Bit Single-Chip Microcomputer Development Support Tools

Model No.	In-Circuit Emulator		Evaluation Chip	Diggsbook	ОТР
	Unit	Emulation Pod	Evaluation Chip	Piggyback	Microcomputer
SM8311/3/4/5	LU8300H7	LU8313H4	LU8313H5	LU8313H6	LU8311P0/P1
SM8502*/3*/4/5*/6	Refer to page 379				★LU8500F0/F1*

^{*} Microcomputers with built-in flash memory.

Support Tool	Features		
	64k-byte emulation memory	Line assembler and reverse assembler	
In-circuit emulators	RS232C interface to host	 Centronics interface 	
(LU8300H7)	Instruction cycle time count	 Coverage function 	
	Real-time trace function	Structured assemler for SM8300	

★ Under development

4-Bit Single-Chip Microcomputer Development Support Tools

SME-40 System
Target microcomputers :
4-bit single-chip microcomputers
Emulator :
SME-40 (LU4DH400)
Evaluation board
Host computer
Personal computer with MS-DOS™
operating system
Optional software :
Cross-assembler/Mapper
Emulator software

Supported MPU	Evaluaton Board	Piggyback / OTP
SM3503/04/14	LI3504H2	_
SM3507	LI3504H2*1	-
SM3508	LI3508H2	-
SM3509	LI3502H2	_
SM3511/13*	Ll3511H2	-
★SM3512	LI3512H2	_
SM3515	LI3515H2	_
SM3903	_	-
SM3905	_	_
SM563	LU563H2	LU563H6
SM565	LU565H2	LU565H6
SM5K4/5K5	LU5K5H2	LU5K5P0/P1/P2/P5/P6/P7*2
SM5K6	★LU5K6H2	*LU5K6P00/P10/P20/P50/P60/P70*2
SM5L1/5L2/5L3	LU5L1H2	_

^{*1} Evaluation chip: LI3507H5

^{*2} OTP microcomputer

DEVELOPMENT SUPPORT SYSTEMS

★ Under development

16-Bit/8-Bit Single-Chip Microcomputers, 32-Bit RISC Microcomputer Development Support Tools

The development support tools for 16-bit/8-bit microcomputers and 32-bit RISC microcomputer

are supplied by the YOKOGAWA Digital Computer Components.

Supported MPU	Support tool		Package	
SM8311/13/14/15		AD200-S56/PP001	64SDIP	
SM8502*/03*/04/05*/06	Emulator	AD200-S56/PP150	100QFP 100QFP*	
★SM6003/04/05	advice	*	100QFP 100QFP*	
ARM7D Core]	*	QFP, PGA, etc.	

^{* 0.5}mm pin-pitch

advice is the registered trademark of YOKOGAWA Digital Computer Corporation.

Debbuger	Supported MPU	Language		
	SM8311/13/14/15	Assembler		
microVIEW	SM8502*/03*/04/05*/06	Assembler, Structured assembler/C compiler by ADaC		
	★SM6003/04/05	Structured assembler/C compiler by ADaC		
	ARM7D Core	C compiler confirming to ANSI by ARM		

ADaC : Advanced Data Controls Corp.

ARM: Advanced RISC Machines, Ltd.

FEATURES

LATOTILO					
	SM8300 Series	SM8500 Series	★SM6000 Series	ARM7D Core	
	(SM8311/13/14/15)	(SM8502*/03*/04/05*/06)			
CPU core	8-bit CPU	8-bit CPU	16-bit CPU	32-bit RISC CPU	
ROM (byte)	8k to 32k	24k to 60k	16k to 96k	Selectable	
RAM (byte)	512 to 1k	1k to 2k	512 to 3.5k		
I/O	52	. 84	88	at user's option	
Operating voltage	2.7 to 5.5 V	1.8 to 5.5 V	2.5 to 5.5 V	2.7 to 5.5 V	
Instruction cycle	500ns (at 5V)	330ns (at 5V)	67 ns (at 5 V)/100 ns (at 3 V)	30 ns (at 5 V)/50 ns (at 3 V)	
Remarks	A/D converter Zero cross detector circuit Pulse width measuring function SIO	Timer 16-bit x 1 Timer 8-bit x 7 A/D converter D/A converter UART/SIO	Timer/counter 16-bit x 6 A/D converter D/A converter PWM UART/SIO	• DMAC • INTC • IOC/BUSC • RTC • 82CXX series etc.	
Application	Office Automation equipment, Home appliances	Communication equipment, Home appliances	Audio visual equipment, Bussiness equipment	PDA etc.	

ARM is the trademark of Advanced RISC Machines, Ltd.







PACKAGING


Package Outline


(Unit: mm)





SDIP: Shrink DIP*
SOP: Small Outline Package
QFP: Quad Flat Package
LQFP: Low Profile QFP
*DIP: Dual In-line Package


























SHARP CORPORATION Japan

HEAD OFFICE

INTERNATIONAL SALES & MARKETING GROUP -IC/ELECTRONIC COMPONENTS

22-22, NAGAIKE-CHO, ABENO-KU, OSAKA 545, JAPAN

PHONE: (06) 621-1221

FAX: 6117-725300, 6117-725301, 6117-725302

IC SALES DEPARTMENT

INTERNATIONAL SALES & MARKETING GROUP -IC/ELECTRONIC COMPONENTS

2613-1, ICHINOMOTO-CHO, TENRI-CITY, NARA 632, JAPAN

PHONE: (07436) 5-1321 FAX: (07436) 5-1532

U.S.A.

SHARP ELECTRONICS CORPORATION Microelectronics Group

North America Head Office

5700 Northwest Pacific Rim Blvd. #20, Camas, WA 98607

PHONE: (1) 360-834-2500

FAX : (1) 360-834-8903

West

1980 Zanker Road, San Jose, CA 95112

PHONE: (1) 408-436-4900 FAX: (1) 408-436-0924

16841 Armstrong Avenue, Irvine, CA 92714

PHONE : (1) 714-250-0225

FAX : (1) 714-250-0438

Central

1025 Royal Lane,

DFW Airport, TX 75261-9035 PHONE: (1) 214-574-5205

FAX : (1) 214-574-9870

9950 Cypresswood, Suite 350,

Houston, TX 77070 PHONE: (1) 713-955-9909 FAX: (1) 713-955-9910

Midwest

1300 Napervill Road, Romeoville, IL 60441

PHONE: (1) 708-759-6326

FAX : (1) 708-759-6319

1825 S. Woodward Avenue, Suite 170,

Bloomfield Hills, MI 48302 PHONE: (1) 810-377-9220 FAX: (1) 810-377-9222

East

14A Second Avenue, Burlington, MA 01803

PHONE : (1) 617-270-7979 FAX : (1) 617-229-9117

Canterbury Hall, 4815 Emperor Blvd., Suite 140, Morrisville, NC 27560

PHONE: (1) 919-941-0065 FAX: (1) 919-941-0066

EUROPE

SHARP ELECTRONICS (EUROPE) GmbH

Head Office

Microelectronics Division, (MED) Sonninstrasse 3, 20097, Hamburg, Germany

PHONE: (49) 40-23 76 22 86 FAX: (49) 40-23 76 22 32

Germany

MED Stuttgart Office

Zettachring 8, 70567, Stuttgart, Germany

PHONE: (49) 711-720 94:20

FAX : (49) 711-720 94 28

MED Nürnberg Office
Donaustrasse 69, 90451 Nürnberg,

Germany

PHONE : (49) 911-642 70 51 FAX : (49) 911-642 66 69

France MED Paris Office

Immeuble Rosny 2, Avénue du Général de Gaulle 93110 Rosny Sous Bois Cédex, France

PHONE: (33) 1-48 55 91 53 FAX: (33) 1-48 55 46 78

Itary

MED Milano Office

Centro Direzionale Colleoni Palazzo Taurus Ingresso 2 20041 Agrate Brianza, Milano, Italy PHONE: (39) 39-68 99 946

: (39) 39-68 99 948

FAX U.K.

MED London Office

Centennial Court, Easthampstead Road, Bracknell, Berks RG12 1JA,

United Kingdom

PHONE: (44) 1344-86 99 22 FAX: (44) 1344-36 09 03

MED Scotland Office

Unit 48

Grovewood Business Centre, Strathclyde Business Park, Bellshill ML43NQ, Scotland, United Kingdom PHONE: (44) 1698-84 34 42

FAX : (44) 1698-84 28 99

MED Dublin Office

First Floor, Block 1, St. Johns Court,

Santry, Dublin 9, Ireland PHONE: (353) 1-842 87 05 FAX: (353) 1-842 84 55

ASIA

SHARP-ROXY (HONG KONG) LTD.

3rd Business Division,

Room 1701-1711, Admiralty Centre, Tower 1, Harcourt Road, Hong Kong

PHONE : (852) 28229311 FAX : (852) 28660779

SHARP ELECTRONICS (SINGAPORE) PTE., LTD.

Electronic Components Division, 100, Beach Road #32-07 to 13, Shaw Towers, Singapore 0718 PHONE : (65) 295-0566 FAX : (65) 295-0977

SHARP ELECTRONIC COMPONENTS (TAIWAN) CORPORATION

8 Fl., No.16, Sec. 4, Nanking E. Rd., Taipei, Taiwan, Republic of China PHONE : (886) 2-577-7341

FAX : (886) 2-577-7326/2-577-7328

SHARP ELECTRONIC COMPONENTS (KOREA) CORPORATION

RM 501 Geosung B/D, 541, Dohwa-dong, Mapo-ku, Seoul, Korea PHONE : (82) 2-711-5813 to 5818 FAX : (82) 2-711-5819

Ref. No. WT 284C