HP 3000 SERIES II COMPUTER SYSTEM MANUAL OF STAND-ALONE DIAGNOSTICS

STAND-ALONE HP 30031A SYSTEM CLOCK/CONSOLE DIAGNOSTIC

Diagnostic No. D425A



TABLE OF CONTENTS

			Page
I.	INT	RODUCTION	. 1
II.	MIN	II-OPERATING INSTRUCTIONS	. 1
	A.	Operations	. 1
	В.	Switch Register Options	. 1
	С.	Section Switch Register Options	. 2
	D.	Halt Assignments	2
III.	REQ	UIREMENTS	2
	Α.	Hardware	2
	В.	Software	3
ÍV.	DET	AILED OPERATING INSTRUCTIONS	3
	Α.	Operating Instructions	3
	В.	Options	4
	С.	Halts and Message Tables	6
	D.	Pre-Configuration Options	9
	Ε.	Control and Status Word Formats	9
٧.		AILED TEST DESCRIPTION (Including rror messages)	14

I. INTRODUCTION

The Stand-Alone HP 30031A System Clock/Console Interface Test verifies the functional level operation of the Console Interface and the System/Clock card. The diagnostic is capable of diagnosing the problems related to bit misconfiguration of the counting-register, limit-register and counting rate selector-register. Additionally, the interrupts and overflow conditions are tested as well as CIO (Control I/O) command bits and status bits associated with the system Clock/Console interface.

II. MINI-OPERATING INSTRUCTIONS

A. Operations

15

- Cold Load Diag File# (Associated with D425A) from non-CPU Cold Load Tape.
- 2. Respond to Speed-Sense by asserting "CR" at the console.
- 3. Respond to dialogue at the Console.

B. Switch-Register Options

Bit# Function 0 Select External Switch Register 1 Set To change Section Switch Register 2 Set To Bypass Operator Intervention (Section 5): Steps 506, 510, 512, 514, 520) 3 Spare 4 Spare 5 Loop Current Section 6 Spare 7 Output To Line Printer (if configured in SDUP) 8 Spare 9 Suppress Non-Error Messages 10 Suppress Error Messages 11 Loop On Last Step 12 Halt On Error 13 Halt At The End Of Step 14 Halt At The End Of Section

Halt After A Complete Program Cycle

II.

C. Section Switch-Register Options

Bit#	<u>Function</u>
Ø	Re-Configure
1	Select Section 1
2	Select Section 2
3	Select Section 3
4	Select Section 4
5	Select Section 5 (Select only when console is connected to
	the Clock/Console Interface PCA.)
6-15	Spare

D. Halt Assignments

No. (octal)	Function
Ø	Halt For Switch Entry (Ext. Reg.)
. 1	Halt For Switch Entry (Section Select)
2	Halt For Switch Entry (Restore Ext. Reg.)
3	Halt On Error Count Reached
4-6	Spare
7	Halt For Step 506 Key Entry
10	Halt For Step 510 Key Entry
11	Halt For Steps 510, 520 Key Entry
12	Halt For Error
13	Halt After Step
14	Halt After Section
15	Halt After Complete Program Cycle
16	Halt For Steps 512
17	Halt For Step 514 Key Entry

III. REQUIREMENTS

A. Hardware

The hardware required to run the system Clock/Console interface diagnostic is the minimum HP 3000 Series II computer system.

B. Software

The Stand-Alone Diagnostic Utility Program (SDUP) is required to create the Stand-Alone Diagnostic tape. The tape is comprised of Cold Load program, the Relocating Loader, and one or more diagnostic programs including the Stand-Alone HP 30031A System Clock/Console Interface Test; ALL the programs are coded in System Programming Language (SPL).

IV. DETAILED OPERATING INSTRUCTIONS

A. Operating Instructions

The following are the instructions for loading, executing, and configuring the Stand-Alone HP 30031A System Clock Console Interface Test:

- 1. Cold Load by entering %3006 into the Switch-Register and simultaneously depress "LOAD" and "ENABLE" switches on the CPU Front Panel.
- 2. Select an appropriate Diagnostic File # (associated with the System Clock/Console Diagnostic) and enter the number into the Switch-Register. Depress "RUN" switch. The diagnostic tape supplied is identified by file names and their respective file position on the tape. The selected program is now loaded into memory. The tape rewinds at the end of program load.
- 3. The Diagnostic program is now executable.
- 4. Depress "RETURN" key on the console to respond to the Speed-Sense. Then the program prints the diagnostic header information and requests necessary parameters to begin the diagnostic cycle.

B. Options

Under Stand-Alone HP 30031A System Clock/Console Interface Test, the operator can control the test sections to be executed; control halts after sections or steps or upon program completion; control suppression of error and non-error messages; and control loop on a specific test step. These control options may be entered when the program requests for a specific option entry via the test dialogue.

It should be noted, however, that the test program has been preconfigured to be executable in its best load and go configuration.

1. The following describes the options associated with each bit of the Switch-Register for a program request of an option entry for the message type:

QØ2 SELECT SWREG OPTIONS

Bit#	Function
Ø	Select External Switch Register
1	Set to change Section Selection Register
2	Set to bypass operator intervention (Section 5)
3	Spare
4	Spare
5	Loop current Section
6	Spare
7	Output to Line Printer (if configured in SDUP)
8	Spare
9	Suppress non-error messages
10	Suppress error messages
11	Loop on last step ,
12	Halt on error
13	Halt at end of Section
14	Halt at end of Section
15	Halt after a complete program cycle

If both bits (Ø and 1) are either (ØØ) or (Ø1) then the previously configured values are used for the execution. In the case for an initial state, the pre-defined values (best load and go conditions) for both "Switch Register Options" and "Section Switch Register Options" are used.

1. (Continued)

If bits (\emptyset and 1) are ($1\emptyset$) then only the Switch Register content is changed. The Section Switch Register content will not be altered and the previously configured Section Switch Register Options are used for the execution.

If both bits (\emptyset and 1) are (11) then the contents of both "SWITCH REGISTER" and the "SECTION SWITCH REGISTER" are altered after an appropriate option entry.

2. The following describes the options associated with each bit of the Section Select Switch Register for the program request for a following message type:

QØ3 SELECT SECTION SWREG OPTIONS

Section Switch Register Options

<u>Bit#</u>	Function
Ø	Re-configure
1	Select Section 1
2	Select Section 2
3	Select Section 3
4	Select Section 4
5	Select Section 5 (Select only when connected to the
	Clock/Console Interface PCA)
6-15	Spare

Some test steps in Section 5 require an operator intervention.

These steps are:

- . Step 506 (Test Break Key Status Bit 12)
- . Step 51Ø (Echoplex ON/OFF test)
- . Step 512 (Input Data Overrun test)
- . Step 514 (Input Data Ready test)
- . Step 520 (No Reset test)

C. Halts and message tables

1. Halt Assignements

When a program halts, a code is displayed in the Current Instruction Register (CIR). This is displayed as (0 011 000 011 11X XXX: where X's is the halt #).

Halt Code Assignments

Bits 12-15 (CIR)	Assignments
Ø	Halt for Switch Register Entry (Ext.)
1	Halt for Switch Register Entry (Section Select)
2	Halt for Switch Register Entry (Restore Ext.)
3	Halt on error count reached
4-6	Spare
7	Step 506: Press Run then momentarily press BREAK Key on the console device.
1Ø	Step 510: Echoplex On test: Press Run, enter any number of characters followed by a Carriage Return, and observe that characters are echoed.
. 11	Step 510: Echoplex Off test: Press Run, enter any number of characters followed by a Carriage Return, and observe that characters are not echoed.
	Step 520: Depress any key several times and press Run.
12	Halt for error
13	Halt after step
14	Halt after Section
15	Halt after a complete program cycle
16	Step 512: Input data overrun test: Rapidly and repeatedly depress any characters on the console device, then press Run.
17	Step 514: Depress the BREAK Key several times and press Run.

2. Message Formats

There are four types of message classifications:

D,E,P, and Q classes.

D-class

Messages which describe program boundaries. Some operator intervention is required.

E-class

Messages related to error numbers. Some operator intervention is required.

P-class

Messages which describe the test completion of a section or a step. Some operator intervention is required.

Q-class

Messages which a program request some parameter entry be made. Operator intervention is required.

2.1 Actual Message Descriptor

2.1.1 DØ1 3ØØ31A SYSTEM TIMER DIAGNOSTIC (D425X.YY.ZZ)

:Header information for this diagnostic program; where

X = Version number

YY = Update number

₹₹ = Fix number

2.1.2 DØ2 END: PROGRAM CYCLE: PASS = XXXXXX

:This message indicates number of test passes the program has completed for those test sections selected.

2.1.3 DØ3 HALT: COMPLETE PROGRAM CYCLE

:This message is yield whenever bit #15 of the SWREG OPTION is recognized as being "On".

2.1.4 QØ1 ENTER SYSTEM TIMER DEVICE # =

:Program request for an appropriate console/timer device # entry.

2.1.5 QØ2 SELECT SWREG OPTIONS

:Program is requesting any of the option entry available and described in Section B.1.

2.1.6 QØ3 SELECT SECITON SWREG OPTIONS

:Program is requesting any of the option entry available and described in Section B.2.

2.1.7 QØ4 ENTER MAXIMUM ERROR COUNT #=

:Program is requesting a maximum number of error count as an entry. The maximum count which may be entered is 9999.

2.1.8 QØ5 RESTORE SWREG OPTIONS

(Same option entry as those requested in Section C.2.1.5)

2.1.9 PØ1 SECTION XX

:This message indicates the Section number which will be in execution.

2.1.10 PØ2 END SECTION XX

:This message indicates the Section number which has just been completed.

2.1.11 PØ4 END STEP XXX

:This message indicates that the test step in execution was just completed.

2.1.12 PØ5 HALT: STEP XXX

:This message indicates that the computer is in a halt state after completing the indicated step.

2.1.13 PØ6 HALT: SECTION XX

:This message indicates that the program is in a halt state after completing the indicated section.

2.1.4 PØ8 ERROR: HALT STEP XXX

:This message indicates an error occurence within the test step specified.

2.1.15 PØ9 MAX. ERROR COUNT REACHED

:This message indicates that the error count which has been either entered or pre-defined has been reached. The computer will be in a halt state.

2.1.16 Exxx

:This message indicates the appropriate error number associated with the actual error.

2.1.17 STATUS=X XXX XXX XXX XXX XXX

:This message displays the actual data appropriate to the test.

2.1.18 SHOULD=X XXX XXX XXX XXX XXX

:This message displays the expected value.

D. Pre-Configuration Options

- The diagnostic program has been preconfigured to execute in best load and go configuration using the options available from Sections IV.B.1 and IV.B.2. The pre-configured values can be altered when the diagnostic cold load tape is being created under SDUP (System Diagnostic Utility Program).
- 2. The following are the DB Locations containing data that can be changed during pre-configuration using SDUP:

DB+O Switch Register Setting

DB+1 Section Register Setting

DB+2 Version and Update Level

DB+3 30031A DRT Number

DB+4 Maximum Error Print Count

E. Control and Status word Formats

1. Control Word Format

Ø	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
	В		С	D		Ε		F	G	Н	I	J	K	L	М
Α															

 $\widehat{\mathbf{A}}$ Master Clear. To function as Master Clear, bit #3 of this word must be a Logic \emptyset .

- Control Word (Continued)
- B CR Count Rate. These three bits determine the count rate for the CR (when Bit #3 is a Logic 1). Count rate selection is available from Count Rate Selection Table.
- Master clear/count rate selection. A Logic 1 in this bit field designates that bits Ø-2 will be used as the selection of the counting rate for the CR. A Logic Ø enables bit #Ø (see A above) to function as master clear. When this bit is Logic Ø then bits 1 and 2 are not used.
- (D) Enables Interface Interrupts. A Logic 1 enables interrupt requests from the serial interface function of the system clock/serial interface PCA to reach the CPU (providing the group interrupt mask is enabled).
- E Selective Interrupt Clear. These three bits selectively clear each process which generates an interrupt request. See Selective Interrupt Clear Table which shows the bit patterns necessary to selectively clear each interrupt process.
- (F) Reset CR after LR=CR interrupt. A Logic 1 in this bit-field causes the CR to be reset after an interrupt request is generated by LR=CR process.
- G LR/CR Function Selection. A Logic Ø in this bit-field causes RIO and WIO commands to address Limit Register (LR), if control word bit #12 is a Logic 1. A Logic 1 in this bit-field causes RIO and WIO commands to address the Counting Register (CR), if control word bit #12 is a Logic 1.
- (H) Clear All Interrupts. A Logic 1 in this bit-field clears all logic on the subsystem PCA which generates an interrupt request to the CPU.
- Enable Echoplex. A Logic 1 enables the echoplex function on the system clock/serial Interface PCA. The echoplex functions when enabled, routes serial data received from the external device back to the external device for outputting.
- Interface/Clock Selection. A Logic Ø in this bit-field routes RIO and WIO commands to the serial interface function on the System Clock/Serial Interface PCA. A Logic 1 routes RIO and WIO commands to the System Clock Function on the System Clock/Serial Interface PCA.
- K Function unassigned.

Ε.

- 1. (Continued)
- L Reset Interface. A Logic 1 in this bit-field intitalizes the serial interface logic on the system Clock/Serial Interface PCA.
- M Enable Clock Interrupts. A Logic Ø in this bit-field inhibits interrupt requests from the system clock logic from reaching the CPU. A Logic 1 enables interrupt requests from the system clock logic to reach the CPU (providing the group interrupt mask for the subsystem is enabled).
- 1.1 Counting Rate Selection Table.

Cont	trol Bits	Word	Count Rate
0	1	2	
0	0	0	1 Microsecond
0	0	1	10 Microseconds
0	1	0	100 Microseconds
0	1	1	l Millisecond
1	0	0	10 Milliseconds
1	0	1	100 Milliseconds
1	1	0	1 Second
1	1	1	10 Seconds

1.2 Selective Interrupt Clear Table

Control Word Bits			Interrupt Process Cleared
. 5	6	7	
0	0	0	No clearing
0	0	1	LR=CR
0	1	0	LR=CR overflow
0	1	1	I/O System Interrupt (SIN)
. 1	0	0	Data Overrun
1	0	1	Input Data Ready
1	1	Ø	Ready to output
1	1	0	Received CR Error

2. Status Word Format

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
А	В		С		D	Ε	F	G	Н	I	J	K	L	М	N

- (A) SIO OK. This bit is permanently at Logic Ø. A Logic Ø indicates that the subsystem is incapable of operating in SIO mode.
- (B) RIO, WIO OK. This bit is permanently at Logic 1. A Logic 1 indicates that the subsystem PCA is capable of executing RIO and WIO commands.
- (C) CR Count Rate. These three bits reflect the count rate of the CR the Count Rate was determined by bits Ø-2 of the control word from the Counting Rate Selection Table.
- Data Overrun. A Logic 1 indicates a character has transferred from the external device to the subsystem PCA before the preceding character from the external device has transferred from the subsystem PCA to the CPU. Thus, causing the second character to overlay the first character in a register on the subsystem PCA, and the first character is lost. An interrupt request is also generated when the Data Overrun bit becomes a Logic 1.
- (E) Input Data Ready. A Logic 1 indicates that the subsystem PCA has received a character or a break signal from the external device. Once set, the bit remains a Logic 1 until a RIO command transfers the character to the CPU, or until the input data ready Logic is cleared. An interrupt request is generated when Input Data Ready becomes a Logic 1.
- F Ready to Output. A Logic 1 indicates that the subsystem PCA is ready to accept a WIO command and a character from the CPU. This bit becomes a Logic Ø when WIO command is received, and remains a Logic Ø until the character is serially transferred to the external device. An interrupt request is generated when ready to output becomes a Logic 1.

2. Status Word Format (Continued

- (G) Data Terminal Ready. A Logic 1 indicates that the external device is ready to transmit or receive data. This bit reflects the state of the Data Terminal Ready signal from the external device.
- (H) Read CR Error. A Logic 1 indicates that a RIO command was issued to read the content of the CR when the CR was incrementing. Thus, the count obtained from the CR is invalid.
- (I) LR=CR. A Logic 1 indicates that the count placed in the LR has been reached by the CR. An interrupt request is generated when the LR=CR bit becomes a Logic 1.
- (J) LR=CR Overflow. A Logic 1 indicates that the CR has reached the count in the LR two times without being serviced by an interrupt. An interrupt request is generated when the LR=CR overflow bit becomes a Logic 1.
- Received. A Logic 1 indicates that the subsystem PCA has received a break signal from the external device. This bit remains a Logic 1 until the break signal is terminated by a stop bit. To prevent multi interrupt requests from the Subsystem PCA (Input Data Ready and Data Overrun), all interrupts from the interface function of the subsystem PCA must be disabled (Control Word Bit #4) when the Break Received Interrupt is detected.
- (L) I/O System Interrupt. A Logic 1 indicates that the Subsystem PCA has received a Set Interrupt (SIN) command from the CPU. An interrupt request is generated when this bit becomes a Logic 1.
- (M) LR/CR Selection Status. A Logic Ø indicates that a RIO or a WIO commands address the LR (if the Control Word Bit #12 is a Logic 1). A Logic 1 indicates that a RIO or a WIO commands address the LR (if Control Word Bit #12 is a Logic 1).
- (N) Control Word Bit #8 Selection Status. A Logic 1 indicates that the CR is reset after an interrupt request is generated by the LR=CR signal.

V. Detailed Test Description

Stand-alone HP 30031A System Clock/Console Interface Test comprises six test sections and the test description for each test step within each of the six test sections is given below:

1. Section 1

This section tests Counting Register and Limit Register with loaded data patterns to verify the integrity of each bit of the registers. Also tested are interrupts and overflows conditions.

1.1 Step 101

Tests setting the Counting and the Limit Registers using all possible 8 bit patterns. The CRS is set to time base of 1 millisecond. Initially; $CR=\emptyset$, and LR=CR+1. Then both LR and CR are incremented progressively with a TIO in a loop until CR=%377.

1.1.1 Step 101 Error Codes and messages

E101

STATUS = Ø ØØØ ØØØ OXX XXX XXX

SHOULD = Ø ØØØ ØØØ ØØØ ØØØ

Ignore "SHOULD" message. The "STATUS" contains the LR counter value when the time out counter expired for LR \neq CR. E707

STATUS = Ø ØØØ ØØØ 001 000 001

SHOULD = Ø ØØØ ØØØ OXX XXX XXX

The "STATUS" contains the step number for this test. The "SHOULD" contains the device number for the non-responding device.

STATUS = Ø ØØØ ØØØ ØXX XXX XXX

SHOULD = Ø ØØØ ØØØ ØYY YYY YYY

The "STATUS" contains the CR counter value and the "SHOULD" contains the LR counter value when the compare (LR and CR) error occured.

1.2 Step 103

Tests CR=LR interrupt with 1 millisecond time base. Initially, LR=1, $CR=\emptyset$.

1.2.1 Step 103 Error Codes and Messages

E1Ø3

STATUS = Ø ØØØ ØØØ ØØØ ØØØ ØØØ

SHOULD = Ø ØØØ ØØØ ØØØ ØØØ ØØØ

Ignore both "STATUS" and "SHOULD" contents. The error code "103" indicates that an interrupt for LR = CR was not generated within the time alloted.

E104

STATUS = X XXX XXX XXX XXX XXX

SHOULD = Ø 1Ø1 1ØØ 1ØØ 1ØØ ØØ1

"STATUS" contains the device status.

"SHOULD" contains the expected status.

This error message is generated when LR=CR interrupt is not noted in device status.

E707 (Same error as in step 101)

E106

STATUS = X XXX XXX XXX XXX XXX

SHOULD = Ø ØØØ ØØØ ØØØ ØØØ ØØØ

The "STATUS" contains the content of CR. The "SHOULD" contains the expected CR content.

1.3 Step 105

Tests for overflow when CR>LR. The test uses 100 microsecond time base. Waits approximately 700 microseconds for the overflow to occur.

1.3.1 Step 105 Error Codes and Messages

E1Ø5

STATUS = X XXX XXX XXX XXX XXX

SHOULD = Ø 1Ø1 ØØØ 1ØØ 11Ø ØØ1

The "STATUS" contains the actual device status when sampled after time alloted is expired. The "SHOULD" contains the expected status.

Section 2
 This section tests for CR=LR for all allowed counting rates.

2.1 Table

Steps	Increment	CRS (Binary)	CR (Octal)	LR (Octal)	Time Interval
Step 201	l μsec	ØØØ	ØØØØØØ	ØØØ144	100 μsec
Step 202	lØ μsec	ØØI	pppppp	ØØØØ12	100 μsec
Step 203	100 μsec	ØlØ	ØØØØØØ	000004	400 μsec
Step 204	1 msec	Ø11	ØØØØØØ	ØØØØØ 4 .	4 msec
Step 205	10 msec	100	ØØØØØØ	ØØØØØ4	40 msec
Step 206	100 msec	1Ø1	ØØØØØØ	ØØØØØ4	400 msec
Step 207	l sec	110	ØØØØØØ	ØØØØØ4	4 sec
Step 210	10 sec	111	ØØØØØØ	000004	4Ø sec

2.2 Steps 201-210 Error Codes and messages. All the errors messages within this section occur when LR \neq CR within the time alloted.

2.2.1 Step 201

E2Ø1

STATUS = X XXX XXX XXX XXX XXX XXX SHOULD = \emptyset 1 \emptyset \emptyset 0 \emptyset \emptyset 1 \emptyset \emptyset 1 \emptyset \emptyset 0 \emptyset \emptyset

2.2.2 Step 202

E2Ø2

STATUS = X XXX XXX XXX XXX XXX XXX SHOULD = Ø 1ØØ 1ØØ 1ØØ 1ØØ 0ØØ

2.2.3 Step 2Ø3

E2Ø3

STATUS = X XXX XXX XXX XXX XXX XXX SHOULD = Ø 1Ø1 ØØØ 1ØØ 1ØØ ØØØ

2.2.4 Step 204

E2Ø4

STATUS = X XXX XXX XXX XXX XXX XXX SHOULD = \emptyset 1 \emptyset 1 1 \emptyset 0 1 \emptyset 0 1 \emptyset 0 0 \emptyset 0

2.2.5 Step 205

E2Ø5

STATUS = X XXX XXX XXX XXX XXX XXX SHOULD = Ø 11Ø ØØØ 1ØØ 1ØØ 0ØØ

2.2.6 Step 206

E2Ø6

STATUS = X XXX XXX XXX XXX XXX XXX SHOULD = Ø 11Ø 1ØØ 1ØØ 1ØØ 0ØØ

2.2.7 Step 207

E2Ø7

STATUS = X XXX XXX XXX XXX XXX XXX SHOULD = Ø 111 ØØØ 1ØØ 1ØØ ØØØ

2.2.8 Step 21Ø

E210

STATUS = X XXX XXX XXX XXX XXX XXX SHOULD = Ø 111 1ØØ 1ØØ 1ØØ ØØØ

3. Section 3

This section tests ${\sf CIO}$ command bits associated with the ${\sf System}$ ${\sf Clock}$.

3.1 Step 3\(\textit{0}\)2

This test validates CIO command bits 5-7 ($\emptyset\emptyset$ 1) which resets LR=CR interrupt.

3.1.1 Step 302 Error Message

E3Ø2

STATUS = X XXX XXX XXX XXX XXX XXX SHOULD = Ø 1Ø1 ØØØ 1ØØ ØØØ ØØØ

This message is given when bit 10 of the status word becomes a Logic 1 after a LR=CR condition and is not a logic 0 when reset LR=CR interrupt command is issued.

3.2 Step 304

This test validates the CIO command bits 5-7 (\emptyset 1 \emptyset) which resets CR>LR overflow.

3.2.1 Step 3Ø4 Error Messages

E3Ø4

STATUS = X XXX XXX XXX XXX XXX

SHOULD = Ø 1Ø1 ØØØ 100 ØØØ ØØØ

This message is given when bit 11 of the status word becomes a Logic 1 after a CR>LR condition is forced and is not a Logic \emptyset when reset CR>LR overflow interrupt command is issued.

3.3 Step 306

This test validates the CIO command bits 5-7 (\emptyset 11) which resets the interrupt generated by a Set Interrupt (SIN) instruction.

3.3.1 Step 306 Error Messages

E306

STATUS = X XXX XXX XXX XXX XXX

SHOULD = Ø 101 000 100 110 100

This message is given when SIN instruction is executed and bit 13 of the status is not reflected to a Logic 1. E307

STATUS = X XXX XXX XXX XXX XXX

SHOULD = Ø 1Ø1 ØØØ 1ØØ 11Ø ØØØ

This message is given when reset SIN interrupt command is issued and the bit 13 of the status word is not reflected to a Logic \emptyset .

3.4 Step 310

This test validates the master reset command clears interrupts.

3.4.1 Step 310 Error Messages

E310

STATUS = X XXX XXX XXX XXX XXX

SHOULD = Ø 1Ø1 1ØØ 1ØØ ØØØ ØØØ

This message is given when LR=CR and CR>LR overflow interrupts are forced and the Master Reset command is issued to reset those interrupts. Status word bits 10-11 should reflect the change from a Logic 1 to a Logic 0.

3.5 Step 312

This test validates the Master Reset for the entire board.

3.5.1 Step 312 Error Messages.

E312

STATUS = X XXX XXX XXX XXX XXX

SHOULD = Ø 1Ø1 1ØØ 1ØØ ØØØ ØØØ

Test condition not set up. Just one-shot Master Reset command is issued.

3.6 Step 314

Using CIO command bit 8, the test resets CR after each interrupt.

3.6.1 Step 314 Error Messages

E314

STATUS = X XXX XXX XXX XXX XXX

SHOULD = Ø ØØØ ØØØ ØØØ ØØØ ØØØ

This message is given when the content of the CR is not equal to \emptyset after reset LR=CR interrupt command is issued. Ignore this message if "STATUS" contains the device status.

3.7 Step 316

This test validates the clock interrupt mask bit 15.

3.7.1 Step 316 Error Messages

E316

STATUS = Ø ØØØ ØØØ ØØØ ØØØ ØØØ

SHOULD = Ø ØØØ ØØØ ØØØ ØØØ ØØØ

Ignore both "STATUS" and the "SHOULD" messages. The error code indicates that the LR=CR interrupt did not occur within the time alloted after enabling the clock interrupt (CIO bit 15).

4. Section 4

This section tests various status bits associated with the CIO commands for the system clock.

4.1 Step 4\(\theta\)2

This test validates status word bit \emptyset being always equal to \emptyset (SIO not allowed).

4.1.1 Step 402 Error Messages

E402

STATUS = X XXX XXX XXX XXX XXX

SHOULD = Ø 1Ø1 1ØØ 1ØØ 1ØØ ØØØ

This message is implied when at any time during 1000(10) TIO loops a status error occurs (bit $0\neq0$).

4.2 Step 404

This test validates status word bit 1 being always equal to 1 (RIO/WIO allowed).

4.2.1 Step 404 Error Message

E4Ø4

STATUS = X XXX XXX XXX XXX XXX XXX

SHOULD = Ø 1Ø1 1ØØ 1ØØ 1ØØ ØØØ

This message is implied when at any time during 1000 (10) TIO loops a status error occurs (bit $1 \neq 1$).

4.3 Step 406

This test validates setting bits 2-4 of the status word to 000 by issuing CIO command bits 0-2 with 000.

4.3.1 Step 406

E406

STATUS = X XXX XXX XXX XXX XXX XXX

SHOULD = Ø 100 000 100 000 001

4.4 Step 407

This test validates setting bits 2-4 of the status word to $\emptyset\emptyset1$ by issuing CIO command bits $\emptyset-2$ with $\emptyset\emptyset1$.

4.4.1 Step 407 Error Message

E4Ø7

STATUS = X XXX XXX XXX XXX XXX

SHOULD = Ø 1ØØ 1ØØ 1ØØ ØØØ ØØ1

4.5 Step 410

This test validates setting bits 2-4 of the status word to $\emptyset 1\emptyset$ by issuing CIO command bits $\emptyset -2$ with $\emptyset 1\emptyset$.

4.5.1 Step 410 Error Message

E410

STATUS = X XXX XXX XXX XXX XXX

SHOULD = Ø 1Ø1 ØØØ 1ØØ ØØØ ØØ1

4.6 Step 411

This test validates setting bits 2-4 of the status word to \emptyset 11 by issuing CIO command bits \emptyset -2 with \emptyset 11.

4.6.1 Step 411 Error Message

E411

STATUS = X XXX XXX XXX XXX XXX

SHOULD = 0.101 and 100 and 001

4.7 Step 412

This test validates setting bits 2-4 of the status word to 100 by issuing CIO command bits 0-2 with 100.

4.7.1 Step 412 Error Message

F412

STATUS = X XXX XXX XXX XXX XXX SHOULD = Ø 110 000 100 000 001

4.8 Step 413

This test validates setting bits 2-4 of the status word to 101 by issuing CIO command bits 0-2 with 101.

4.8.1 Step 413 Error Messages

E413

STATUS = X XXX XXX XXX XXX XXX XXX SHOULD = Ø 110 100 100 000 001

4.9 Step 414

This step validates setting bits 2-4 of the status word to 110 by issuing CIO command bits \emptyset -2 with 110.

4.9.1 Step 414 Error Message

E414

STATUS = X XXX XXX XXX XXX XXX SHOULD = \emptyset 111 \emptyset \emptyset \emptyset 100 \emptyset \emptyset \emptyset \emptyset \emptyset 1

4.10 Step 415

This step validates setting bits 2-4 of the status word to 111 by issuing CIO command bits \emptyset -2 with 111.

4.10.1 Step 415 Error Message

E415

STATUS = X XXX XXX XXX XXX XXX XXX SHOULD = \emptyset 111 1 \emptyset \emptyset 1 \emptyset \emptyset 0 \emptyset 0 \emptyset 0 \emptyset 1

4.11 Step 420

This step validates bit 9 (Read CR Error) of the status word by causing the Read CR Error condition (bit 9 to a Logic 1) within the time allocated. Then CIO command bits 5-7 (111) is issued to reset bit 9 of the status word to a Logic \emptyset .

4.11.1 Step 420 Error Message

E7Ø7

STATUS = Ø ØØØ ØØØ 1ØØ Ø1Ø ØØØ

SHOULD = Ø ØØØ ØØØ ØXX XXX XXX

This message is implied when CCL (non-responding device) exist after issuing a RIO command to the clock device. The "STATUS" contains the step number of the error occurence and the "SHOULD" contains the device number.

E420

STATUS = X XXX XXX XXX XXX XXX XXX

SHOULD = Ø 1ØØ ØØØ 1Ø1 ØØØ Ø1Ø

This message is implied when bit 9 (Read CR Error) of the status word does not become a Logic 1 within the time allocated. E421

STATUS = X XXX XXX XXX XXX XXX

SHOULD = Ø 1ØØ ØØØ 1ØØ 11Ø ØØØ

This message is implied when a CIO command is issued to reset Read CR Error but bit 9 (Read CR Error) of the status word does not become a Logic \emptyset .

4.12 Step 422

This step validates bit 15 of the status word by causing a LR=CR condition and then issuing CIO command to reset CR after LR>CR interrupt which reflects bit 15 of the status word to become a Logic 1.

4.12.1 Step 422 Error Message

E422

STATUS = X XXX XXX XXX XXX XXX

SHOULD = Ø 101 ØØØ 100 ØØØ Ø11

This message is implied when CIO command to reset CR after LR=CR interrupt is issued but bit 15 of the status word is not reflected (does not become a Logic 1).

4.13 Step 424

This test validates bit 14 of the status word equal to "Ø" when bits 9 and 12 (command word) are equal to "Ø1".

4.13.1 Step 424 Error Message

E424

STATUS = X XXX XXX XXX XXX XXX XXX

SHOULD = Ø 101 100 100 000 000

This message is implied when a LR=CR condition is forced and then CIO command to access LR is issued but after issuing TIO command to sense the device status bit 14 (Status Word) it is not a logic \emptyset .

4.14 Step 426

This step validates bit 14 (Status Word) equal to "1" when bits 9 and 12 (command word) are "11".

4.14.1 Step 426 Error Message

E426

STATUS = X XXX XXX XXX XXX XXX

SHOULD = 0 101 100 100 000 010

This message is implied when a LR=CR condition is forced and then CIO command to access CR is issued but after issuing TIO command to sense the device status bit 14 (status word) it is not a Logic 1.

5. Section 5

This section should be selected only when the console is connected to the Clock/Console Board.

This section tests CIO command bits and status bits associated with the Clock/Console interface. Some of the test steps in Section 5 require an operator intervention.

5.1 Step 5\(\textit{0}\)2

This step enables the interface interrupts and sends a character and at the end of character transmission an interrupt should occur within the time allocated.

5.1.1 Step 502 Error Message

E502

STATUS = 0 000 000 000 000 000

SHOULD = \emptyset \emptyset \emptyset \emptyset

This message is implied when the interface does not interrupt within the allocated time.

5.2 Step 504

This test validates bit 14 (master reset to the console interface) which reflects bits 5,6 and 12 (Status Word) to become a Logic 0.

5.2.1 Step 504 Error Message

E504

STATUS = X XXX XXX XXX XXX XXX XXX SHOULD = Ø 1Ø1 1ØØ 11Ø ØØØ ØØØ

This message is implied when bits 5, 6 and 12 (status word) do not become a Logic \emptyset .

5.3 Step 506

This test validates the Break Key Status bit 12. A HALT 7 occurs the operator should press "RUN" and depress the Break Key momentarily. The program waits approximately 60 seconds for the Break Key depression before an error is implied.

5.3.1 Step 506 Error Message

E5Ø6

STATUS = X XXX XXX XXX XXX XXX XXX SHOULD = Ø 111 ØØ1 110 ØØ1 ØØØ

This message is implied when 60 second allocated time is expired.

5.4 Step 510

This test validates Echoplex ON and OFF. The program turns Echoplex ON and issues a Halt 10. Press "RUN" and type any number of characters on the console device terminated by a "Carriage Return". Observe Echoplex ON. Next, the Echoplex is turned OFF and HALT 11 is issued. Press "RUN" and type any number of characters on the console device terminated by a "Carriage Return". Observe Echoplex OFF.

5.4.1 Step 510 Error Message

(No error messages applicable)

5.5 Step 512

This test validates status bit 5 which indicates Data Overrun. A Halt 16 is issued. Rapidly depress any keys several times and press "RUN".

5.5.1 Step 512 Error Message

E512

STATUS = X XXX XXX XXX XXX XXX XXX

SHOULD = Ø 111 Ø11 110 100 Ø01

This message is implied when after issuing a TIO command the bit 5 (Status Word) is not reflected to a Logic 1. E513

STATUS = X XXX XXX XXX XXX XXX XXX SHOULD = \emptyset 111 \emptyset 11 11 \emptyset 1 \emptyset 0 \emptyset 01

This message is implied when bit 5 (Status Word) becomes a Logic 1. and then CIO command bits 5-7 (100) is issued to reset the Data Overrun but bit 5 (Status Word) is not reflected to a Logic \emptyset .

5.6 Step 514

This test validates status bit 6 which indicates Input Data Ready. A HALT 17 is issued. Depress "Break" Key several times and then press "RUN".

5.6.1 Step 514 Error Message

E514

STATUS = X XXX XXX XXX XXX XXX

SHOULD = Ø 111 Ø11 110 101 000

This message is implied when after issuing a TIO command the status bit 6 is not reflected to a Logic 1.

STATUS = X XXX XXX XXX XXX XXX

SHOULD = Ø 111 Ø1Ø 11Ø 1Ø1 ØØØ

This message is implied when status bit 6 becomes a Logic 1 and then CIO command bits 5-7 (101) is issued to reset the Input Data Ready interrupt but status bit 6 is not reflected to a Logic 0

5.7 Step 516

This test validates status bit 7 which indicates Ready to Output. A character is transmitted and the TIO in a loop senses for a status bit 7 change to a Logic 1. If the change does not occur within the time allocated then the error is implied.

5.7.1 Step 516 Error Message E516

STATUS = X XXX XXX XXX XXX XXX XXXSHOULD = \emptyset 111 $\emptyset\emptyset\emptyset$ 110 110 $\emptyset\emptyset\emptyset$

5.8 Step 520

This test validates CIO command bits 5-7 (000) which will function as no Reset Interrupt. A HALT 11 is issued. Depress any key several times and press "RUN".

5.8.1 Step 520 Error Message E520

STATUS = X XXX XXX XXX XXX XXX XXX SHOULD = Y YYY YYY YYY YYY YYY

The "SHOULD" contains the status before the CIO command bits 5-7 (000) is issued. The "STATUS" contains the status after the CIO command 5-7 (000) is issued.