

Burroughs

B 5281

P R O C E S S O R

TRAINING MANUAL



PROPERTY OF AND TO BE RETURNED TO

Burroughs

TABLE OF CONTENTS

SECTION	TITLE
1	INTRODUCTION
1.1	General
1.2	Physical Orientation
2	LOGICAL IMPLEMENTATION
2.1	Operator Control Level Coding
2.2	Memory Access
2.3	B Register Alignment
2.4	Parallel Adder
2.5	Serial Decimal Adder
2.6	Input Convert: B29T
2.7	Output Convert: B30T
3	WORD MODE OPERATIONAL FLOWS
3.1	Logical AND Logical OR
3.2	Logical EQUIVALENCE
3.3	Logical NEGATE
3.4	Relational Operators
	Compare: B Greater than A
	B Greater than or Equal to A
	B Equal to A
	B Less than or Equal to A
	B Less than A
	B Not Equal to A
3.5	Branch Forward/Backward Unconditional
3.6	Branch Forward/Backward Conditional
3.7	Branch Return Operator
3.8	Store Destructive/Non-Destructive
3.9	Integer Store Destructive/Non-Destructive:
	Unconditional - Conditional
3.10	Dial A - Dial B
3.11	Transfer Bits
3.12	Compare Field Equal
3.13	Compare Field Low
3.14	Set Flag Bit/Reset Flag Bit
3.15	Test Flag Bit/Interrogate Peripheral Status/Interrogate I/O Channel
3.16	Reset Sign Bit/Set Sign Bit/Change Sign Bit/Stack Search for Flag
3.17	Single Precision Add/Subtract
3.18	Single Precision Multiply
3.19	Single Precision Divide
3.20	Integer Divide
3.21	Remainder Divide
3.22	Double Precision Add/Subtract
3.23	Double Precision Multiply
3.24	Double Precision Divide
3.25	Exponential Arithmetic
3.26	Mark Stack, Enter Character Mode
3.27	EXIT

TABLE OF CONTENTS (Continued)

SECTION	TITLE
3.28	Return Normal/Return Special
3.29	Exchange
3.30	Duplicate
3.31	Load
3.32	Index
3.33	Construct Operand/Descriptor Call
3.34	Branch Forward/Backward/Non-destructive/Destructive/Delete
3.35	Variable Field Isolate
4	CHARACTER MODE OPERATIONAL FLOWS
4.1	Transfer Source Characters
4.2	Transfer Source Zone
4.3	Transfer Source Numerics
4.4	Transfer Program Characters/Transfer Blanks for Non-numeric
4.5	Transfer Words
4.6	Test Operators
	Test for: Equal
	Greater than or Equal to
	Less than or Equal to
	Greater
	Less
	Not Equal
4.7	Test for Alphanumeric
4.8	Test Bit
4.9	Comparison Operators
	Compare for: Equal
	Not Equal
	Greater or Equal
	Greater
	Equal or Less
	Less
4.10	Field Add/Subtract
4.11	Jump Forward Unconditional/Conditional
4.12	Jump Reverse Unconditional/Conditional
4.13	Begin Loop
4.14	End Loop
4.15	Jump Out of Loop Unconditional/Conditional
4.16	Skip Forward/Reverse Source
4.17	Skip Forward Destination
4.18	Skip Reverse Destination
4.19	Skip Bit Source
4.20	Skip Bit Destination
4.21	Store Source Address
4.22	Store Destination Address
4.23	Store Control Address
4.24	Recall Source Address
4.25	Recall Destination Address
4.26	Recall Control Address

TABLE OF CONTENTS (Continued)

SECTION	TITLE
4.27	Set Source Address
4.28	Set Destination Address
4.29	Transfer Source Address
4.30	Transfer Destination Address
4.31	Input Convert
4.32	Output Convert
4.33	Set Tally/Increase Tally/Character Mode No-Op
4.34	Store Tally
4.35	Reset Bit
4.36	Set Bit
4.37	Call Repeat Field
4.38	Exit Character Mode/In-Line Exit Character Mode
5	CONTROL STATE AND MISCELLANEOUS OPERATORS
5.1	Communicate
5.2	Program Release - I/O Release
5.3	Interrogate Interrupt
5.4	Store for Interrupt - Store for Test
5.5	Initiate P1 - Initiate Test
5.6	Initiate P2 - Initiate I/O
5.7	Halt P2 Syllable
5.8	Read Timer
5.9	Literal Syllable
5.10	Operand/Descriptor Call Syllable
5.11	Conditional Stop
5.12	Syllable Interface SECL/Fetch
5.13	MIR Logic

1.2 PHYSICAL ORIENTATION

The physical location of the B 5281 Data Processor within the B 5120 Main Frame is illustrated in Figure 1.2-1. When a single data processor is utilized, its location is at the left end of the main frame and is designated as DP-A. When two data processors are utilized, DP-A is at the left and DP-B is at the right. Also illustrated in Figure 1.2-1 are the Gate (Rack) pivot points. The gate pivot point arrangement facilitates the cabling connections to the other units of the Main Frame.




FIGURE 1.2-1. DP-A AND DP-B MAIN FRAME LOCATION

Figure 1.2-2 shows a general view of the Main Frame (front view) with the gates of the Processor opened. The Power Pack and Rack J can be observed within the Processor. The Power Pack is described in the B 5370 Power Supply Manual.

The physical construction of the two Processors (DP-A and DP-B) is the same. The rack layout as illustrated in Figure 1.2-3 is therefore applicable to either Processor. The layout of DP-B is rotated relative to DP-A due to the physical location of the two Processors. When a single Processor is utilized, the Rack layout as illustrated in Figure 1.2-3 is valid for DP-A when viewed from the front. It is noted that Rack J is stationary as opposed to Racks A, B, D, and E which are swing-out gates.

Figure 1.2-4 illustrates the panel layout for the various racks within the Processor. The numbering layout (0 through 9) as illustrated implies that the racks are viewed from the wiring side of the rack. The numbering is reversed when viewed from the package insertion side. The panel layout is the same for Racks A, B, D, and E. Rack J is merely a smaller version of the swing out gates. Note that the cabling, to and from the Processor racks, plugs into column 4 of Panels B, D and F.




FIGURE 1.2-3. PROCESSOR RACK LAYOUT




FIGURE 1.2-5 PROCESSOR DISPLAY PANEL

Printed in U.S.A.

PROCESSOR DISPLAY PANEL

The Processor display panel is located in Display and Distribution as illustrated in Figure 1.2-5. If the system consists of two Processors, then there will be two such display panels. The display panel for Processor A will be located on Gate A (outer gate) of Display and Distribution and display panel for Processor B will be located on Gate B (inner gate).

The display panels for either Processors A or B are identical and are as illustrated in Figure 1.2-5. Mounted on the display panel are the neon indicators for each flip-flop in the Processor. Each of these indicators contains the capability of manually setting or resetting its respective flip-flop. Also contained on the display panel are all of the Processor maintenance switches. The following description will give a basic description of each of the registers (and flip-flops) and maintenance switches on the Processor maintenance panel.

Registers and Flip-Flops

A REGISTER. The A register is a 48 bit register which is used to contain the top word of the stack for word mode or a word of the source string in character mode. The bits are numbered 1 thru 48 (bottom to top, right to left). These 48 bits can be subdivided into 16 octal digits or 8 six bit characters. The octal digits (octades) are numbered right to left as indicated at the bottom of the A register neons with octade 1 consisting of bits 1, 2 and 3 of the A register. The six bit characters are numbered, as indicated above the A register, 0 thru 7 from left to right, with character 0 (zero) containing the six high order bits of the A register (48 \Rightarrow 43).

AROF. This is the "A" Register Occupied Flip-flop. When it is set it indicates that the contents of the A register is valid; when reset, it indicates that the A register contents are invalid.

B REGISTER. Is of the same construct as the A register. The B register will contain (in word mode) the top word of the stack if the A register is empty (indicated by AROF) or the second word of the stack if the A register is occupied (AROF). In Character Mode the B register will contain one word of the destination string.

BROF. This is the B Register Occupied Flip-flop. When it is ON, it indicates that the contents of the B register are valid. When it is OFF, it indicates that the contents of the B register are invalid.

C REG. This register contains 15 neons which indicate the status of the flip-flops in the C register. In either the Word Mode or Character Mode, this register holds the core address of the program word which is in the P register.

REG CLEAR. There are 16 buttons in this group. When a button is depressed its associated register is completely cleared (all bits reset).

SINGLE PULSE (US24X). This button is used to generate one clock pulse to the Processor. It is normally used in conjunction with one of the Processor stop switches.

UNIT CLEAR. Pressing this button resets all of the flip-flops in the Processor. This is the general Clear button for the Processor only.

INHIBIT TOGGLE SWITCHES

This is a description of the toggle switches located on the Processor Display Panel. Listed below is a table of all toggle switches on the Processor Display Panel. This table is a listing by switch number sequence. The following write up is in alphabetical sequence and describes the use of the switches.

B 5000 PROCESSOR - MAINTENANCE PANEL SWITCHES

SWITCH NUMBER	ACTION
US01X	INHIBIT COUNT REPEAT FIELD
US02X	INHIBIT COUNT G AND H
US03X	INHIBIT COUNT M
US04X	INHIBIT COUNT K AND V AND N
US05X	INHIBIT COUNT S
US06X	INHIBIT COUNT C
US07X	INHIBIT COUNT L
US08X	INHIBIT RESET AROF
US09X	INHIBIT RESET BROF
US10X	INHIBIT T <= P [L]
US11X	INHIBIT STORE
US12X	INHIBIT IN/OUT
US13X	INHIBIT INTERRUPT
US14X	STOP OPERATOR
US15X	STOP CLOCK
US16X	STOP ON EXIT
US17X	STOP ON INTERRUPT (PROCESSOR TYPE)
US18X	STOP WHEN NORMALIZED
US19X	STOP ON J COUNT
US20X ⇒ US23X	J-CODE SWITCHES (1, 2, 4 and 8)
US26X	INHIBIT RESET A REGISTER
US27X	INHIBIT 42 BIT ADD
US28X	LOCK-UP ON J CODE
US29X	MEMORY LOAD

AAAAAAAAA BURROUGHS FIELD ENGINEERING A A A TRAINING MANUAL AA

MROF is set, via gate 10, at memory time two (MT2S) with EIHF. EIHF will be set if the memory access is a read access, but not a fetch access.

If the E register is equal to eleven (E01F • E02F • E08F) then the memory access is a write. The S register is still the addressing register, via gates 2 and 12, and the B register is still the information register, now selected by gate 15, to the write information lines (UWnnS).

Gate 15 will be active during both a read and write access by the Processor, but only during a write access will the Memory Module sample the status of the write lines. The write level from the Processor, UMWRS, will be true with E08F • E17F/, enabling the Memory Write Level (WOOD) to the memory module.

Coming into the Processor during a memory write access is the timing level MTOD. With E17F/, indicating that this is not a fetch access, the output of gate 8 will set MWOFF. MWOFF in turn indicates to the Processor the termination of the write access in the Processor.


Two levels are produced as a result of a memory access by the Processor. These two levels, E Register Equal Zero (EEZL) and E Register Equal Zero and MWOFF/ (EWZL), are for use only within the Processor to indicate when a Processor memory access is in progress, other than a fetch access. EEZL is true when the E register equals zero; any access will set the E register bits 1, 2, or 4 making EEZL False. EWZL, also normally True, will go False if EEZL is False or MWOFF (Memory Write Obtained Flip-flop) is set. These two levels are primarily used to gate logical functions within the Processor.

A fetch access, using E16F and E17F, can be attempted simultaneous with a read or write access. Normally the fetch access will wait for the data access to take place. For a description of the type of access and priority of accesses, refer to the Processor Flow Charts, 4.01.0.

PROCESSOR ACCESS TIMING


The timing diagram in Figure 2.2-2 is for the Processor accessing Core Memory, write and read. The timing diagram will accommodate both the B 460 (6 μ s memory) and the B 461 (4 μ s memory) timing. The differences in timing which are pertinent to the B 461 Memory Module are indicated by the dashed lines.

WRITE



- NOTES:
- 1. DASHED LINES INDICATE TIMINGS UNIQUE TO B 461 (4 μ S CORE).
 - 2. "X" POINT SET IS UNLOCKED SET, GATED BY MDCLP. "X" POINT FF ARE FFN7 TYPES, NO DELAY.
 - 3. COULD BE E17F IF PROCESSOR DOING A FETCH ACCESS.
 - 4. MRAF INSTEAD OF MROF FOR FETCH ACCESS.
 - 5. EEZL = E04F/ • E02F/ • E01F/
 - 6. DELAYED CLOCK IN CENTRAL CONTROL ONLY.

READ



Similarly, if a right shift is indicated, as in Case 2 of Figure 2.3-2, the N register will be decremented during the alignment procedure as shown in Figure 2.3-4. Note that in this case, when the logical condition of $K = N$ is first recognized (KENL is true), only one-half of the desired character is in the output alignment station. This condition is recognized by the 1's bit of the N register being in the set state. Therefore, even though the logical condition of KENL is true, one additional shift of the B register is required to place the complete character in the output alignment station. When shifting to the right, the logical condition of $(KENL \bullet NOIF')$ indicates the alignment of the specified character is completed.




FIGURE 2.3-4. RIGHT SHIFT ALIGNMENT

INPUT ALIGNMENT STATION

From the preceding discussion, it is observed that the logical condition of KENL indicates the specified character is in the output alignment station. Therefore, in order to place the specified character position into the input alignment station, two left shifts and a corresponding circulate of the B register contents will place the specified character in the input alignment station. This is the normal procedure utilized.

RESTORATION OF THE B REGISTER

During the execution of certain operators the contents of the B register must be restored to their original configuration. In this case, the status of the 8's bit of the N register is interrogated to determine the most expedient method to restore the word. If the 8's bit is set (NO8F), the B register contents are shifted left by octades, with a corresponding increment of the N register, until the N register equals zero. If the 8's bit is reset (NO8F'), the B register contents are shifted to the right, with a corresponding decrement of the N register, until the N register equals zero. When NEZL is true (N equals zero), the contents of the B register are in their original configuration.

2.4 PARALLEL ADDER

The parallel adder is a straight binary D.C. level adder. The parallel adder is mechanized in two configurations:

1. The 42 Bit Mantissa Adder
2. The 10 Bit Address Adder

The 42 bit mantissa adder may also function as a 39 bit adder. The basic add logic of both the mantissa and address adder is the same, with the primary difference in the number of bits which are added and the specific registers which are utilized.

The parallel adder is capable of addition in only one clock pulse time. To facilitate the single pulse addition, logic is provided to determine the presence of a carry prior to the actual addition. Because the parallel adder is only capable of addition, subtraction is a function of complement addition.

Figure 2.4-1 shows the 42 Bit Mantissa Adder and the 10 Bit Address Adder in block diagram form. The 42 bits of the mantissa adder are made up from the 39 bits of the A and B registers, respectively, plus their respective 3 bit extension which is contained within the M register. The following two equations state the action performed by the parallel mantissa and address adder, respectively.

Logic for the Mantissa Adder


$$B \leftarrow B+A \equiv M [10 \Rightarrow 8] B [39 \Rightarrow 1] \leftarrow M [10 \Rightarrow 8] B [39 \Rightarrow 1] + M [6 \Rightarrow 4] A [39 \Rightarrow 1] + Q01F$$

Logic for the Address Adder

$$M \leftarrow M+A \equiv M [10 \Rightarrow 1] \leftarrow M [10 \Rightarrow 1] + A [10 \Rightarrow 1] + Q01F$$

^^^ BURROUGHS FIELD ENGINEERING ^^ TRAINING MANUAL ^^

42 Bit Mantissa Adder



10 Bit Address Adder




FIGURE 2.4-1. 42 BIT MANTISSA/10 BIT ADDRESS ADDER

BASIC ADDER LOGIC

Due to the binary nature of the parallel adder, it is sufficient to explain the addition of only two binary bits. Each succeeding binary bit position has a similar bit configuration.

Consider the addition of two binary bits, which we will call A and B, plus a possible carry input. The only possible bit configurations that can occur are:

1. A and B zero, with or without a carry
2. A and B one, with or without a carry
3. A zero and B one, with or without a carry
4. A one and B zero, with or without a carry

Bit positions mn (02 through 10):

$$\begin{aligned}
 WmnR &= AmnF \cdot BmnF \cdot Q09F' \\
 &+ AmnF \cdot Amn-1F \cdot Bmn-1F \cdot Q09F' \\
 &+ BmnF \cdot Bmn-1F \cdot Amn-1F \cdot Q09F' \\
 &+ AmnF \cdot MmnF \cdot Q09F' \\
 &+ AmnF \cdot Amn-1F \cdot Mmn-1F \cdot Q09F' \\
 &+ MmnF \cdot Mmn-1F \cdot Amn-1F \cdot Q09F'
 \end{aligned}$$

Bit position 40:

$$\begin{aligned}
 W40R &= Q09F' \cdot (M04F \cdot M08F \\
 &+ M04F \cdot A39F \cdot B39F \\
 &+ M08F \cdot A39F \cdot B39F)
 \end{aligned}$$

Bit positions mn (12 through 38); note that the equation is written in the Switched Form.

$$\begin{aligned}
 -O' - & WmnR \\
 -I - & + AmnF' \cdot Amn-1F' \\
 & + AmnF' \cdot BmnF' \\
 & + AmnF' \cdot Bmn-1F' \\
 & + Amn-1F' \cdot BmnF' \\
 & + BmnF' \cdot Bmn-1F'
 \end{aligned}$$

The marginal carry logic, WmnM, has the term Q09F included for bit positions 02 through 10 and 40; it is not required for bit positions 12 through 38.

Bit positions mn (02 through 10):

$$\begin{aligned}
 WmnM &= AmnF \cdot Amn-1F \\
 &+ AmnF \cdot Bmn-1F \cdot Q09F' \\
 &+ AmnF \cdot Mmn-1F \cdot Q09F' \\
 &+ Amn-1F \cdot BmnF \cdot Q09F' \\
 &+ Amn-1F \cdot MmnF \cdot Q09F' \\
 &+ BmnF \cdot Bmn-1F \cdot Q09F' \\
 &+ MmnF \cdot Mmn-1F \cdot Q09F'
 \end{aligned}$$

Bit position mn (12 through 38);

$$\begin{aligned}
 -O - & WmnM \\
 -I - & + AmnF \cdot Amn-1F \\
 & + AmnF \cdot Bmn-1F \\
 & + Amn-1F \cdot BmnF \\
 & + BmnF \cdot Bmn-1F
 \end{aligned}$$

ADDER LEVELS

The levels W10L, W13L and W14L are developed for use externally in the adder logic. The levels W10L and W14L are carry levels from EVEN bit positions. The level W10L indicates a carry from the 10 bit position of the address adder. W10L has the same development as other carry logic.

NOTE

The level W10C is not developed for general adder usage, therefore, W10L is utilized.





FIGURE 2.5-1. SERIAL DECIMAL ADDER



* Z REG. SHOWN IN TWO LOCATIONS

FIGURE 2.5-2. ADDER LEVELS

3.2 LOGICAL EQUIVALENCE

LOEL-1015

Set a one in each position of the B register, except the flag bit, when the corresponding bit positions of the A and B register are equal. Set a zero in each position of the B register, except the flag bit, when the corresponding bit positions of the A and B register are not equal. The flag bit of the B register is unaltered. The A register is set to empty.

SUMMARY OF OPERATION

The EQUIVALENCE comparison by bit, is performed between the three bit positions of the sixteenth octade of the A and B registers. Bit positions 46, 47 and 48 of the A register are compared against bit positions 46, 47 and 48 of the B register. The results of the EQUIVALENCE comparison are stored in the first octade position of the B register, bit positions 1, 2 and 3. Each time the first octade position of the B register is set to the results of an EQUIVALENCE comparison, both the A and B registers are shifted left one octade position. The left shifts by octade are tallied by the N register.

DETAILED DESCRIPTION

J = 0

The actions above the double line load the A and B registers if they are not already loaded, the actions below the double line perform the logical EQUIVALENCE function.

If either the A or B register is unoccupied, a normal push up from the stack occurs.

$$\begin{aligned} \text{ICFL} &= \text{Q25L} \bullet \text{T50L} \\ \text{T50L} &= \text{Logical EQUIVALENCE} \\ \text{Q25L} &= (\text{J} = 0) (\text{AROF}' + \text{BROF}') \end{aligned}$$

All of the actions that follow require the A and B registers to be occupied (AROF • BROF').

BO3F to 1 or BO3F to 0

The first clock pulse which finds the A and B registers occupied is when the A and B registers are in their original form. The term N register equal to zero (NEZL), indicates that no octade shifts have taken place. Therefore, the forty-eighth bit position of the B register (flag bit) is set directly into BO3F, thus forming that portion of the new sixteenth octade position.

Transfer A to B, Exit

The original contents of the B register, which were placed in the A register for temporary storage, are returned to the B register. The syllable execute complete level is true at this clock pulse time, terminating the operator.

L to 0

If the operator is a word branch (T11F) then set the L register to zero to indicate a branch to syllable zero of the word branching to.

J = 6

Q09F to 1, J to 3

At this time Q09F is set to enable the adder logic to function as an address adder. The J register is set to 3 where the M register is incremented via the address adder.

A[39=>1] to Δ A[39=>1], Q01F to 1, Q03F to 1

If the operator is a branch backwards words (JFBL), the mantissa of the A register is complemented to provide for a complement add. Q01F is set to one for a pre-carry, converting the seven's complement to an eight's complement. Q03F is set to one for decrementation logic of the high order bits of the M register at J = 3.

J = 15

If the word in the A register at J = 0 was a descriptor and if the information was not present in core memory, a presence interrupt would occur if in normal state. The syllable execute complete level is true at this clock pulse to terminate the operator.

AAAAAAAAA BURROUGHS FIELD ENGINEERING AAA TRAINING MANUAL AA

<u>3.6 SYLLABLE BRANCH FORWARD CONDITIONAL</u>	BFCL - 0231
<u>SYLLABLE BRANCH BACKWARD CONDITIONAL</u>	BBCL - 0131
<u>WORD BRANCH FORWARD CONDITIONAL</u>	JFCL - 2231
<u>WORD BRANCH BACKWARD CONDITIONAL</u>	JBCL - 2131

For the branch operators, the top of the stack specifies the cell or syllable to which branching occurs. Branching is either relative to the location of the branch operator or to an absolute address, as determined by the type of word in the top of the stack. An operand specifies the number of syllables or words to be jumped, either forward or backward; a descriptor specifies an address to which branching occurs.

Conditional branch operators use the low-order bit of the second word in the stack as the true or false condition on which to branch. Conditional branches take place on a false condition.

If the low order bit of the word in the B register is a one, the A and B registers are set to empty and the operation terminated.

If the low order bit of the word in the B register is a zero and the flag bit of the word in the A register is a zero, the C and L registers are:

Syllable Branch

1. Increased for branch forward
2. Decreased for branch backward

By the 12 low order bits of the word in the A register.

Word Branch

1. For branch forward the L register is set to zero and the C register is increased
2. For branch backward the L register is set to zero and the C register is decreased

By the 10 low order bits of the word in the A register.

If the low order bit of the word in the B register is a zero and the flag bit and the presence bit of the word in the A register are both one, the 15 low order bits of the word in the A register are transferred to the C register and the L register is set to zero. In both of the cases, the A and B registers are set to empty.

If the low order bit of the word in the B register is a zero, the flag bit of the word in the A register is a one and the presence bit of the word in the A register is a zero, the presence bit is set in the interrupt register if the Processor is in normal state. The contents of the A and B registers are retained and the operation is terminated.

Branch - Program Word in A

If B01F is reset, branching will occur. Therefore, Fetch is inhibited by ICFL' being false. If the word in the A register is a descriptor (A48F) and the information is present (A46F), the A register contents are transferred to the B register; this enables the transfer of the core address to the C register at J = 5. The A register is marked unoccupied and the L register is set to zero. E16F is set to one to initiate the Fetch of a new program word to the P register.

Presence Interrupt to 1

If the program word, addressed by the descriptor in the A register, is not present in core memory (A46F'), the presence bit interrupt is set by the setting of U15F, U16F and U17F. The operator is terminated by the setting of J to fifteen.

U15F, U16F, U17F = NCSF • IO8Z • US13X'
 IO8Z = AO3L • T57L • B01F' • A46F' • BROF
 AO3L = AROF • A48F • (J = 0)
 T57L = Conditional Branch
 US13X' = Inhibit Interrupt Switch in D.D.

C to M

If the A register contains an operand (A48F'), the contents of the C register are transferred to the M register for subsequent modification by the operand in the A register.

J to 2

If the T register contains a syllable branch operator (A48F' • T11F') and the A register an operand, the J register is set to 2 for subsequent L register modification.

J to 6

If the T register contains a word branch (A48F' • T11F) and the A register an operand, the J register is set to 6 and the L register will subsequently be set to zero.

L - 1

The L register, having been counted up during SECL time when transferring the branch instruction of the T register, is counted down 1 to point to the branch instruction in preparation for modifying the L register.

J = 1

This J count is part of the stack adjustment.

Q09F to 1, J to 3

At this fourth clock pulse, Q09F is set to enable the adder logic to function as an address adder. The J register is set to 3 where the M register is incremented via the address adder.

J = 2, Branch Backward

The following paragraphs describe the occurrences at J = 2, relative to the setting of the N register and Branch Backward Conditional.

N = 0, Branch Backward

The N register is equal to zero at the first clock pulse of J = 2. If A01F is on, the L register is decremented by one provided the N register does not equal three (NO3L'). If the L register equals zero when A01F is set, the M register is also decremented to carry back into the previous word. The A register is shifted right one binary bit, to bring the second binary bit into the A01F position.

N = 1, Branch Backward

At the second clock pulse of J = 2, the A01F bit has a binary value of 2. Therefore, the L register must be decremented twice if A01F is on. The first decrementation occurs at this clock pulse. If the L register is equal to zero and the N register is not equal to three, the M register is also counted down when A01F is on. No shift of the A register occurs at this clock pulse since the A01F bit will be interrogated at the next clock pulse because A01F has a value of 2 at this clock pulse.

N = 2, Branch Backward

At the third clock pulse of J = 2, the L register is counted up for the second count if A01F is on. The M register is decremented if A01F is on, provided the N register does not equal three and the L register is equal to zero. This provides a carry to the prior word. The A register is shifted right one binary bit position placing the original third bit position of the A register (A03F) into A01F.

N = 3, Branch Backward

At the fourth clock pulse of J = 2, the L register is counted up one from the logic that N is equal to 3. The M register is also decremented if the L register is equal to zero.

The L register and possibly the M register is incremented at this time because Inhibit Fetch at J = 0 prevented the normal count of L. The count of L is required because the reference for branch reverse is the syllable following the branch syllable. The L register was not allowed to count at fetch time because Fetch does not provide logic to carry into the M register.

SALF and MSFF to 1

If the sublevel bit is on (B31F), the sublevel flip-flop (SALF) is set. If the mark stack bit is on (B32F), the mark stack flip-flop is set. The mark stack flip-flop is equivalent to Q12F.

SALF = 909L • B31F • RJPL
 909L = EEZL • JO2L

Q12F = Q10I
 Q10I = 909L • B32F • RJPL

J = 3

Entry into this J count occurs only if the presence bit was not on in the initial word in the B register. Upon entry to the operator the B register may have been occupied or empty. If the B register had been empty, it would have been loaded and the logical flip-flop Q03F, turned on. Q03F is turned on to indicate that the loading of the B register occurred without a corresponding decrement of the S register. If, however, the B register was loaded on entry to the operator, the S register would have already been decremented and Q03F would not be turned on.

The syllable execute complete level is true at the last pulse of the operator. If Q03F is on, the stack address is decremented.

3.8 STORE DESTRUCTIVE
STORE NON-DESTRUCTIVE

BSDL-0421
BSNL-1021

The store operators operate on the two top words in the stack. The top word in the stack specifies the cell into which the second word in the stack is stored. The destructive store operators remove both the address and the information stored from the stack. The non-destructive store operators remove only the address from the stack.

If the VARF Flip-flop is set, the Processor is set to sub-program level after the relative address operation and VARF is reset.

If the flag bit and the presence bit of the word in the A register are both one, the contents of the B register are stored in the memory cell addressed by the 15 low order bits of the A register. The A and B registers are set to empty for store destructive and only the A register set to empty for store non-destructive.

If the flag bit of the word in the A register is one and the presence bit is zero, the presence bit code is set in the interrupt register if NCSF is set and the operation terminated.

If the flag bit of the word in the A register is zero, the ten low order bits of the word in the A register are used as a relative address, except that no addressing relative to the C register takes place. If the syllable calls for addressing relative to the C register, the absolute address is constructed relative to the R register instead. The contents of the B register are stored in the memory cell addressed after appropriate indexing of the relative address. The A and B registers are set to empty for store destructive and only the A register set to empty for non-destructive.

SUMMARY OF OPERATION

If the word in the A register is a descriptor, the presence bit is checked to determine if the storage area is present in core memory. If the presence bit is on, the B register contents are stored in the cell addressed by the 15 low order bits of the descriptor in the A register. If the presence bit is off, the storage area is not in core memory and a presence interrupt is set.

If the word in the A register is an operand, the status of the sub-level flip-flop, mark stack flip-flop and the A register bits (10, 9 and 8) determine whether the storage address is to be developed by indexing R relative or F relative. The following chart specifies the flip-flop and bit combination required for the indexing of a relative address.

Descriptor is Present

If the word in the A register is a descriptor and the storage area is present in core memory (A₄₆F), the low order bits of the A register (15 through 1) are transferred to the M register. A store of the B register contents is initiated by the setting of the E register to 13. The J register is set to 5 for unconditional clearing of the A register. The B register is cleared if the operator is store destructive.

AROF • BROF • A₄₈F' • SALF • ALOF

The following paragraphs apply if the A register contains an operand with the sub-level flip-flop and ALOF both on.

ALOF and A09F to 0

If the index operation is F+ relative (SALF • ALOF • A09F'), ALOF and A09F are reset, limiting indexing to one of the 225 locations above the address contained in the F register. If the index operation is decoded as C relative (SALF • ALOF • A09F), it is forced to R relative for the store operator. ALOF and A09F are reset, limiting the indexing to one of the 127 locations above the address contained in the R register.

F to M

If an F relative index is based on the present contents of the F register (MSFF' • A09F' + MSFF' • A08F), the contents of the F register are transferred to the M register, establishing the F relative base in the M register.

7 to M [3 ⇒ 1], E to 6

If an F relative index is based on the F register contents presently stored in the mark stack control word (MSFF • A09F' + MSFF • A08F) at location R + 7, the three low order bits of the M register are set to 7. The high order bits of the M register (bits 5 through 7) were set to the contents of the R register at SECL time when this operator was set into the T register. Thus, the M register contains the address of the mark stack control word. A memory load cycle is initiated by setting E to 6, which transfers bits 30 through 16 of the mark stack control word to the M register. Thus, after the memory cycle, the M register will contain the F register setting stored at location R + 7.

Δ A [7 ⇒ 1] to A [7 ⇒ 1], Q01F and Q03F to 1

If the index operation is F- relative (SALF • ALOF • A09F • A08F), the A register bits 7 through 1 are complemented for the ensuing subtract operation. Q01F is set to convert the 7's complement to an 8's complement. Q03F is set to remember that a subtract operation is to take place. Because seven bits are involved in the subtraction, the indexed address may be up to 127 locations below the F register.

If the flag bit of the word in the A register is one and the presence bit is zero, the presence bit is set in the interrupt register and the operation terminates.

If the flag bit of the word in the A register is zero, the ten low order bits of the word in the A register are used as a relative address, except that no addressing relative to the C register takes place. If the syllable calls for addressing relative to the C register, the absolute address is constructed relative to the R register instead. The contents of the B register are stored in the memory cell addressed after appropriate indexing of the relative address.

SUMMARY OF OPERATION

Refer to Figure 3.9-1 for a flow diagram of the basic logic utilized in the Integer Store operators. If the A register contains a descriptor, its presence bit is checked. If the presence bit is off, a presence bit interrupt is set into the interrupt register and the operator is terminated. (The contents of the A and B registers are retained in the A and B registers). If the presence bit of the descriptor in the A register is on, the address contained in the 15 low order bits of the A register is utilized to store the contents of the B register.

If the contents of the A register are an operand, the contents of the B register are stored at a relative address. The status of the sub-level flip-flop, mark stack flip-flop and the A register bits (10, 9 and 8) determine whether the storage address is to be developed by indexing R relative or F relative. The following chart specifies the flip-flop and A register bit combinations required for the indexing of a relative address.

SALF	BIT 10	BIT 9	BIT 8	MSFF	ABSOLUTE ADDRESS	
					Base	Relative Address
0	-	-	-	-	R+	Bits 10 thru 1
1	0	-	-	-	R+	Bits 9 thru 1
1	1	0	-	0	F+	Bits 8 thru 1
1	1	0	-	1	(R+7) +	Bits 8 thru 1
1	1	1	0	-	* C+	Bits 7 thru 1
1	1	1	1	0	F-	Bits 7 thru 1
1	1	1	1	1	(R+7) -	Bits 7 thru 1

* Forced to R relative for Store Operator.

When indexing is F relative, either the present F register contents are utilized as the base or the F register address contained in the mark stack control word at location R+7 is utilized as the base. If the F register address contained in the mark stack control word is utilized, it must first be accessed and brought to the M register before the final storage address may be indexed.

Handling Operands

If the flag bit (A_48^F) is off, the word in the A register is an operand and a relative address (as contrasted to the absolute address used with descriptors) is developed in the M register.

F to M

If SAL^F and ALO^F are on with the mark stack flip-flop ($MSFF'$) off, and either $A09^F'$ is off or $A08^F$ is on, the storage address will be relative to the address contained in the F register. As a result, the contents of the F register are transferred to the M register. In other words, the contents of the B register will be stored relative to either the address of a return control word or a mark stack control word.

7 to M [$3 \Rightarrow 1$], E to 6

If an F relative index is based on the F register contents, presently stored in the mark stack control word ($MSFF \cdot A09^F' + MSFF \cdot A08^F$) at location $R + 7$, the three low order bits of the M register are set to 7. The high order bits of the M register (bits 15 through 7) were set to the contents of the R register at the previous SECL time and the M register will contain the address of the mark stack control word. A memory load cycle is initiated by setting E to 6, which transfers bits 30 through 16 of the mark stack control word to the M register. After the memory cycle, the M register will contain the F register setting stored at location $R + 7$.

ALO^F and $A09^F$ to 0

If the index operation is F+ relative ($SAL^F \cdot ALO^F \cdot A09^F'$), ALO^F and $A09^F$ are reset, thus limiting indexing to one of the 225 locations above the address contained in the F register. If the index operation is decoded as C relative ($SAL^F \cdot ALO^F \cdot A09^F$), it is forced to R relative for the store operator. ALO^F and $A09^F$ are reset, thus limiting the indexing to one of the 127 locations above the address contained in the R register.

ΔA [$7 \Rightarrow 1$] to A [$7 \Rightarrow 1$], $Q01^F$ and $Q03^F$ to 1

If the index operation is F- relative ($SAL^F \cdot ALO^F \cdot A09^F \cdot A08^F$), the A register bits 7 through 1 are complemented for the ensuing subtract operation. $Q01^F$ is set to convert the 7's complement to an 8's complement. $Q03^F$ is set to remember that a subtract operation is to take place. Because seven bits are involved in the subtraction, the indexed address may be up to 127 locations below the F register.

$Q09^F$ to 1

$Q09^F$ is set, to convert the parallel adder logics to a 10 bit address adder.

J = 4 B Ready for Storage

The word in the B register is ready for storage if its exponent is zero (BEXL) or if the operator is a Conditional Integer Store and the A register contains a descriptor with its Integer bit reset (A29F'). The level BEXL is equivalent to W72L in the logic book. The word in the B register is stored at the address specified by the M register via the setting of E to 13. The J register is set to 5 to terminate the operation.

J = 4 B Not Ready for Storage

The word in the B register is not ready to be stored if the following conditions exist: $BEXL' \bullet (A29F' + ISDL + ISNL)$. This logic indicates that the exponent of the word in the B register is not zero and either:

1. An Integer is required (A29F')
2. The operator is an Integer Store operator (ISDL or ISNL)

If these conditions exist, the sign of the exponent and the contents of the mantissa are checked to determine what further manipulations of the B register are required.

J to 6

The J register is set to 6 to modify a word in the B register which has a non-zero mantissa (W07L') and the exponent sign is positive (B46F'). The B register will be shifted left.

J to 7

The J register is set to 7 to modify a word in the B register which has a non-zero mantissa (W07L') and the exponent sign is negative (B46F). The B register will be shifted right.

Clear B [47 \Rightarrow 1], E to 13, J to 5

If the B register mantissa is zero (W07L) and the exponent is not zero (W72L'), the B register is cleared to zero. The E register is set to 13 to store the zero B register contents. The J register is set to 5 to terminate the operator.

J = 5

The operator waits until the store memory cycle is complete (EEZL). The B register is marked empty if the operator is Store Destructive. The A register is marked unoccupied regardless of which store operator is used. The syllable execute complete level (SECL) is gated true to end the operator.

Q04F to 1

The logical flip-flop (Q04F) is set if a bit is shifted from the B register to the X register. The status of Q04F will be a factor to determine whether a round of the B register mantissa is required.

J equals 7, No Round Required

The rules for rounding the mantissa of the word in the B register are as follows:

1. If the sign of the mantissa is positive, increase the mantissa by one if the portion of the mantissa to be dropped (that portion shifted to the X register) is greater than or equal to one-half.
2. If the sign of the mantissa is negative, increase the mantissa by one if the portion of the mantissa to be dropped is greater than one-half.

NOTE

In the octal system, a 4 is representative of 1/2.

When the exponent becomes equal to zero, the status of X39F and Q04F are checked for a possible round. Rounding is not required when X39F is reset or the sign of the B mantissa is negative (B47F) with Q04F reset. If X39F is reset, the portion of the mantissa shifted out of the B register is less than 4. If Q04F is reset, the portion of the B register mantissa shifted out is not greater than 4. It must be greater than 4 if the mantissa sign is negative. Therefore, with a round operation not required, the B register contents are stored by setting E to 13. If, in the process of shifting right to reduce the exponent to zero, the mantissa of the B register word becomes zero (W07L), the sign of the mantissa is made positive (B47F = 0).

J equals 7, Round Required

The rules for rounding are listed in the preceding paragraph. Checking for a possible round occurs when the exponent equals zero (W72L). Rounding is required when X39F is set and either the sign of the mantissa is positive (B47F') or Q04F is set. If X39F is set, a 4 was shifted out of the B register. If the sign of the mantissa is positive, a 4 shifted out is sufficient to require a round. If Q04F is set, the portion shifted out is greater than 4, and, therefore, a round is required.

The procedure for adding a 1 to the portion of the mantissa still in the B register is as follows:

1. The A register mantissa is cleared.
2. Q01F is set so that a 1 will be added in during the subsequent add.
3. Q09F is reset so the parallel adder will function as such. If it is on, the parallel adder functions as an address adder.
4. The J register is set to 8, where the zero in the A register mantissa and the 1 via Q01F are added to the B register mantissa.

DETAILED DESCRIPTION

J = 0

If the six high order bits of the operator are equal to zero, and the A and B registers are loaded, the A register is cleared while the J register is set to 4 to terminate the operator. When this operator is used with the six high order bits of the operator equal to zero, the top word of the stack is cleared and is subsequently marked with a true comparison indication

Q05F to 1

The logical flip-flop Q05F is unconditionally turned on to assume equality. If, during the compare phase of the operator, an unequal compare is encountered, Q05F is turned off. The status of Q05F at the termination of the operator determines whether a true or false condition is set into the A register.

Store Dials

The contents of the G, H, K and V registers are temporarily stored in the X register bit positions X39 and X28. They are restored at J = 4.

Push-Up

If either the A and/or B registers are not loaded on entry to the operator, they are loaded in the normal fashion.

A [G] to Y

If or when the A register is loaded, a character from the A register is transferred to the Y register as defined by the G register. This transfers the most significant character (containing bits to be compared) of the word in the A register to one of the compare registers (Y).

Alignment of B Register

When the A and B registers are loaded, and the six high order bits of the operator are not zero (TEZL'), the most significant character position of the B register (that has bits to be compared) is shifted to the output alignment station (the 15th and 16th octade positions), if necessary.

If the K register is not equal to the three high order bits of the N register (KENL'), indicating that the specified character position is not in the output alignment station, the status of K04F is checked. If

KO₄F is on, the B register is shifted RIGHT and circulated while counting the N register down. If KO₄F is off, the B register is shifted LEFT and circulated while counting the N register up.

If the B register is shifted right (KO₄F is on) to attain alignment and NO₁F is On (When KENL is true), an additional left octade shift is required to place the complete character position in the output alignment station.

Transfer B to Z

When KENL is true and NO₁F is off, the specified character in the output alignment station is transferred to the Z register. At the same time, the B register is shifted one octade position to bring one half of the next character into the output alignment station. The N register is counted up by one to tally the left shift. QO₂F is set to remember an octade shift of the B register has occurred, so that at J = 3 the second half of the complete character shift will take place. The J register is set to 3 for continuation of the operator.

J = 1

This J count is part of a normal push-up of the stack.

J = 3

During this control state the comparison takes place, bit by bit, from the most significant to the least significant bit. The first compare that finds the specified bit in Z not equal to the specified bit in Y (BENL) turns QO₅F off. Upon encountering a not equal comparison, the A register is cleared and the J register is set to 4 to terminate the operator. QO₅F is turned off to inhibit the setting of AO₁F at J = 4, and the operator is ended with the A register marked to a false condition.

$$\text{BENL} = \text{YOHL} \cdot \text{ZOVL}' + \text{YOHL}' \cdot \text{ZOVL}$$

$$\begin{aligned} - \text{O}' &- \text{ZOVL}' \\ - \text{O} &- \text{ZOVL} \end{aligned}$$

- I -	+ ZR ₁ F	• VO ₄ F	• VO ₁ F	V = 5
	+ ZR ₂ F	• VO ₄ F	• VO ₁ F'	4
	+ ZR ₄ F	• VO ₂ F	• VO ₁ F	3
	+ ZR ₈ F	• VO ₂ F	• VO ₁ F'	2
	+ ZRA _F	• VO ₄ F'	• VO ₂ F' • VO ₁ F	1
	+ ZR _B F	• VO ₄ F'	• VO ₂ F' • VO ₁ F'	0

The bit and character pointer values which were stored in the X register at J = 0, are restored by transferring the X register bit (X39 through X28) to the G, H, K and V registers.

Alignment of B Register

If the N register does not equal zero, the B register is out of alignment relative to its original position and must therefore be restored.

If the N Greater than 8 level (NG8L) is true, it is more expedient to bring the B register into alignment by shifting the B register left by octades and circulating it.

If the N Less than 8 level (NL8L) is true, B register alignment is accomplished by shifting right by octades and circulating it.

The N register is counted to tally the shifting of the B register, and when the N register equals zero (NEZL) the B register is in its original position. The Syllable Execute Complete level is true when NEZL is true to terminate the operator.

NG8L = NO8F

NL8L = NO8F' • (NO4F + NO2F + NO1F)

3.13 COMPARE FIELD LOW

CFLL-XX71

A field in the A register, starting at the bit position addressed by G and H registers, is compared with a field in the B register, starting at the bit position addressed by the K and V registers, and proceeding towards the low order bit positions.

The length of the fields in the registers is specified by the six high order bits of the operator. The comparison is terminated by the comparison of the number of bits specified or by the comparison of the low order bit position of either register.

If the magnitude of the field compared in the B register is less than the magnitude of the field compared in the A register, the low order bit of the A register is set to one and all other bit positions of the A register are set to zero; otherwise all bit positions of the A register are set to zero. The contents of the B, G, H, K and V registers after the operation are the same as prior to the operation.

SUMMARY OF OPERATION

Upon entry into the operator, if the six high order bits of the operator are equal to zero and the A and B registers are occupied, the A register is cleared (thus marking the operation as false) and the operator is terminated. If the six high order bits of the operator are equal to zero and either or both registers are empty, either or both are loaded and then the A register is cleared (marking the operation as false) and the operator is terminated.

If the six high order bits of the operator are not equal to zero, and both registers are loaded: The dial pointers (bit and character pointer registers) are temporarily stored in the X register for preservation. The B register is aligned to the output alignment station and the characters containing the first bits to be compared are transferred, from the A to the Y register and from the B to the Z register.

The comparison of bits starts at the most significant bit position of both fields and continues until a true condition is found; that is, the field in B is less than the field in A, or either the end of the word is reached, or the specified number of bits have been compared. As the bits of a character of either field are exhausted, the next character of either field is transferred into the compare registers. Logical toggles are employed to inhibit comparison during the shifting of new characters into the compare registers.

As soon as a true condition is found, the operation terminates leaving the true indication (A register is cleared except for the least significant bit which is turned on) in the A register, the dial settings are restored, all logical toggles and compare registers are cleared, the B register is restored, and the operation terminates.

3.15 TEST FLAG BIT
INTERROGATE PERIPHERAL STATUS
INTERROGATE I/O CHANNEL

TFBL - 2031
IPSL - 2431
TIOL - 6431

If the operator is a Test Flag Bit, and if the flag bit of the word in the B register is zero, the low order bit of the word in the A register is set to one and all other bits of the A register are set to zero; otherwise, all bits of the A register are set to zero.

Interrogate I/O Channel will set a value into the A register (three low order bits) corresponding to the number of the I/O channel that is not busy.

Interrogate Peripheral Status will allow the MCP to determine, very rapidly, which units have changed status since the last interrogation. This bulk interrogation of peripheral units eliminates the need for a separate I/O operation for each unit.

SUMMARY OF OPERATION

Upon entry to the operator the stack is checked to determine if stack adjustment is necessary. If the operator in the T register is Test Flag Bit (TFBL), then the stack is adjusted to place the top word of the stack in the B register. If the operator is interrogate, then the stack must only be adjusted to mark the A register empty.

With the test flag bit operator (TFBL) and the top word in the stack is in the B register, the B register is checked to see if it contains an operand or a descriptor. If the word is an operand (B4&F'), the least significant bit of the A register (AOLF) is set to one and the rest of the A register is cleared. If the word is a descriptor (B4&F), the A register is cleared and the operator is terminated. In either case the A register is marked as valid.

Interrogate I/O Channel: This operator interrogates the I/O Channels to determine which channel is currently in line to be assigned next, that is, which is the lowest-numbered currently available Input-Output Control Unit. A literal is placed in the top of the stack. The literal indicates the next assigned channel in the following way:

<u>Literal</u>	<u>Channel</u>
0	All channels busy
1	Channel one due for assignment
2	Channel two due for assignment
3	Channel three due for assignment
4	Channel four due for assignment

Interrogate Peripheral Units: This operator places in the top of the stack a word representing the current ready status of the peripheral equipment. One bit in the word is associated with each peripheral unit. This bit is set to 1 if the associated unit is ready; to 0 if the associated unit is not ready.

The A register is set to zero. The 31 low order bits are set to reflect the current status of the peripheral units.

The A register is marked full and the operation is terminated.

3.16 RESET SIGN BIT
SET SIGN BIT
CHANGE SIGN BIT
STACK SEARCH FOR FLAG

MSPL - 4431
 MSNL - 0431
 CSSL - 1031
 SSFL - 7031

Reset Sign Bit. Set the sign bit of the word in the A register to zero.

Set Sign Bit. Set the sign bit of the word in the A register to one.

Change Sign Bit. Complement the sign bit of the word in the A register.

Stack Search For Flag. Start at the address specified by the fifteen low order bits of the word in the A register, search consecutive memory locations until a word is found with the flag bit on, a descriptor is left in the top of the stack pointing to the word found with the flag bit on.

SUMMARY OF OPERATION

Stack adjustment is the same for all of these operators; if the top word in the stack is not in the A register, a stack push up is done to mark the A register as full.

The sign of the mantissa of the word in the A register is adjusted (set, reset, or complemented) depending upon which of the sign operators is in the T register.

The Stack Search for Flag operator will address successive memory locations, examining the flag bit of the word in each of these addresses. If the flag bit is on, the address of this word is placed into the 15 low order bits of the A register. The rest of the word is set to zero, and the word is marked as a present data descriptor. The operator is then exited. If the flag bit is off, the addressing register (M) is increased by 1 and the flag bit of the next word is examined. This process continues until a word is found with the flag bit on.

DETAILED DESCRIPTION

J = 0

Stack Adjustment

If both the A and B registers are empty (AROF' • BROF'), a load of the A register is initiated by setting the E register to 2. The J register is set to 1 to complete the load of the A register.

If the A register is empty and the B register is loaded (AROF' • BROF), the B register contents are transferred to the A register and the A register is marked as valid (AROF to 1) and the B register is marked as invalid (BROF to 0).

A₄₇ to 0

If the operator is Reset Sign Bit (MSPL), the sign of the mantissa is made positive.

3.17 SINGLE PRECISION ADD
SINGLE PRECISION SUBTRACT

AD1L-0101

SULL-0301

ADD

The operands in the A and B registers are added algebraically and the sum left in the B register. For all conditions, at the end of the operation the A register is set to empty, the B register is set to full and the B register flag bit is set to zero.

If either operand has a mantissa of zero, the non-zero operand is the result. If both operands have a mantissa of zero, the B register is set to all zeros. In either case, the operation is terminated.

If the mantissa signs and the exponents of the operands are equal, the mantissas are added and the sum placed in the B register. If the sum exceeds 13 octal digits, the mantissa of the sum is shifted right one octal place, rounded and the exponent algebraically increased by one.

If the exponents of the operands are equal but the mantissa signs are unequal, the difference of the mantissa with appropriate sign is placed in the B register. If the difference is equal to zero, the B register is set to all zeros.

If the exponents of the operands are unequal, the operands are first aligned. If the alignment causes the smaller operand to be shifted right 14 octal places, the larger operand is the result.

If the alignment causes the smaller operand to be shifted right, but less than 14 octal places, the digits of the smaller operand shifted out of the register are used to obtain the result.

If the signs of the operands are equal, the mantissas are added and the sum placed in the B register. If the sum does not exceed 13 octal digits, the last digit shifted out of the register is used for rounding the result. If the sum is 14 digits, the mantissa in B is rounded to 13 digits.

If the signs of the operands are unequal, the digits are complemented as they are shifted out of the register during alignment. In effect the equivalent of a 15 digit subtraction occurs in this latter case and the result is rounded to the 13 most significant digits of the 15-digit result.

If the result has an exponent greater than +63^D the exponent over-flow bit is set in the Interrupt register. The B register contains the correct mantissa, mantissa sign and exponent sign. The magnitude of the correct exponent is contained in the exponent field of the B register modulo 64.

J = 15 Exit, Round

1. If exponent of result is greater than +63, set exponent overflow interrupt
2. If result is zero, clear exponent and sign to zero
3. Add operation for round after internal subtract
4. Add operation for round after scale for overflow
5. Add operation for decompement
6. Terminate the operator

Q Flip-Flops

The Q flip-flops are utilized as follows:

- Q01F - Add a one for either subtraction, rounding or decompementing.
- Q02F - Change sign of result during internal subtract.
- Q04F - Indicates a non-zero digit has been scaled into the X register.
- Q06F - Indicates operands have been interchanged for scaling.

DETAILED DESCRIPTION

If either the A register, B register or both are empty on entry, the A and/or B registers are loaded.

J = 0 AROF • BROF

When the A and B registers are loaded, the A register is marked unoccupied and the B register flag bit (B48F) is set to zero, thus assuring the results to be an operand.

B to 0

If the A and B register mantissas are both zero, (W06L • W07L), the answer is zero, therefore, the B register is cleared to all zeros. (The B register exponent might not have been zero).

Exit

If the A register mantissa equals zero (W06L), the answer is in the B register. The syllable execute complete level is true to terminate the operator.

A [46 through 40] to B [46 through 40]

If the A register mantissa is not zero and the B register mantissa is zero (W06L • W07L), the answer is in the A register and must be transferred to the B register. The exponent, plus sign of the operand in the A register,

Scale B

When the 13th octade of the A register mantissa becomes not zero (A13L'), the scaling of the B register commences by shifting the B register mantissa right by octades and at the same time incrementing the exponent of B. The scaling of any non-zero digits out of the B register is into the X register in an 8's complement form. The X register is shifted right by octades as a part of scaling the B register.

If any non-zero digit is shifted out of the B register as indicated by the first octade of the B register not being equal to zero (B01L'), the logical flip-flop, Q04F, is set to remember the scaling of a non-zero digit out of the B register. The first non-zero digit shifted out of the B register, (indicated by Q04F being reset), is shifted to the X register in an 8's complement form. Subsequent digits (Q04F set) shifted out of the B register are transferred to the X register in 7's complement form.

Q01F to 1 or 0

If the internal operation is addition (W99L), the status of B03F is checked as the first octade position is shifted to the X register. This is to determine whether a round will be required on the forthcoming addition. If a digit of less than 4 is shifted out of the B register, rounding is not required. If a digit greater than or equal to 4 is shifted out of the B register, rounding is required. Only the last digit that is shifted out of the B register has any significance in determining whether a round is required. As each digit is shifted out of the B register; if B03F is off, Q01F is reset, if B03F is on, Q01F is set. Thus, the last digit shifted out determines the final setting of Q01F.

If the internal operation is subtraction (W98L) and a non-zero digit has been shifted out of the B register as indicated by the level B01L' being true, Q01F is set to the one's state. Q01F is set at this time, if a non-zero digit has been shifted out of the B register, to allow it to be reset when one of the operands is complemented for the forthcoming subtraction. When performing complement addition, a pre-carry is normally required to convert the seven's complement to an eight's complement. However, if any digit is shifted out of the B register, it is shifted out in an eight's complement form. Because the X register contents are an extension of the mantissa contained in the B register, the pre-carry has effectively been added in.

W75L • J91L • W07L'

If, on entry, the exponent of B is greater than the exponent of A and the B mantissa is not normalized (B13L), the B mantissa is normalized and the exponent is decremented to tally the left octade shifts of the B register mantissa. The X register contents are shifted left by octades with the 13th octade of the X register shifted to the B register's first octade position. On entry to the operator the X register is in a cleared status. The only thing accomplished is the shifting of zeros into the low order end of the B register as the B register is normalized. The logic of shifting the X register at this time is redundant (common logic utilized in double precision add-subtract).

(B39F + B38F), the 13th octade position of the B register cannot equal zero. Therefore, normalizing is not required and control is transferred to J = 15 to terminate the operator. If X39F is true, rounding of the results is required.

Exit

If 107L is true (B39F + B38F), normalizing is not required. If the 39th bit of the X register is off (X39F'), rounding is not required. Therefore, the operator is terminated and the syllable execute complete level is true.

Q01F to 1

The logic $W36C' \cdot B39F' \cdot B38F' \cdot X36F$ indicates that the 13th octade of the B register will equal zero and normalizing of the B register is required. X36F indicates that rounding will be required after one left octade shift of the B and X registers. Q01F is set to facilitate the adding of a one to the resultant sum.

Exit

If Q04F is reset, nothing has been scaled into the X register. Rounding of the B register is not required. If the 13th octade of the A and B registers do not equal each other (W03L') it is not possible for the resultant sum of the complement addition to equal all zeros and the operator is terminated.

J to 15

If the 13th octades of the A and B register are equal (W03L), it is possible that the resultant sum of the complement addition may equal all zeros. Control is transferred to J = 15 where the B register mantissa may be checked for all zeros. W13L indicates a true answer and decomplementing is not required.

J = 7

Entry to this J count only occurs if decomplementing is required as indicated by a lack of overflow carry during complement addition. The B register mantissa is complemented and transferred to the A register. The B register is also cleared to zero. The sign of the results is complemented to the correct value. Q01F is set to one and the J register is set to 15 where the one is added to the 7's complement of the results to develop a true answer.

3.18 SINGLE PRECISION MULTIPLY

The operands in the A and B registers are algebraically multiplied and the product left in the B register. For all conditions, at the end of the operation, the A register is set to empty, the B register is set to full and the B register flag bit is set to zero.

If the mantissa of either operand is zero, the B register is set to all zeros.

If the exponents of the operands are both zero, the 26-digit product of the mantissas is computed. If the 13 most significant digits of the product are all zero, the 13 least significant digits are the mantissa of the result and the exponent of the result is zero. If the 13 most significant digits of the product are not all zero, the product is normalized and rounded to 13 digits. A mantissa of thirteen sevens is not rounded.

If the exponents of the operands are not both zero, the operands are normalized. The 26 digit product of the mantissas is computed, normalized and rounded to 13 digits.

If the result has an exponent greater than +63 or less than -63 the exponent overflow bit, or exponent underflow bit respectively, is set in the Interrupt register. The B register contains the correct mantissa, mantissa sign and exponent sign. The magnitude of the correct exponent is contained in the exponent field of the B register modulo 64.

SUMMARY OF OPERATION

In Single Precision Multiply, the operand in the A register is considered the multiplicand and the operand in the B register is considered the multiplier. During multiplication it is convenient to consider the mantissa and its sign as an algebraic number. The same is true for the exponent and its sign. This results in the following rules for multiplication:

1. The mantissa of the result is the algebraic product of the mantissas.
2. The exponent of the result is the sum of the exponents.

Since, in the B 5500, both operands are normalized before multiplication is initiated (if both exponents are not equal to zero), the result is either a 25 or 26 digit number in which only the 13 most significant digits are retained. For example, when multiplying two N-digit numbers, the result may be either 2N or 2N-1 digits in length:

$$\begin{array}{r} 543 - N = 3 \\ \times 111 - N = 3 \\ \hline 543 \\ 543 \\ 543 \\ \hline 62473 - 2N-1 = 5 \end{array}$$

$$\begin{array}{r} 543 - N = 3 \\ \times 211 - N = 3 \\ \hline 543 \\ 543 \\ 1036 \\ \hline 136773 - 2N = 6 \end{array}$$

In the B 5500, however, in order to expedite the multiply operation, both addition and subtraction are utilized in the development of the product. If the product (or partial product) can be developed faster by subtraction, that is the method utilized. However, if addition is faster, it is utilized. For example, (remember this is octal arithmetic) if we wish to multiply by the digit 2, it is a simple matter to add the multiplicand to the partial product twice. But, if we wish to multiply by the digit 6, it is faster to subtract 2 and then 8, rather than to add the multiplicand 6 times.

In the addition and complementary addition (for subtraction) of the multiplicand to the partial product, use is made of the fact that a binary left shift of the multiplicand doubles the value of that number. And that two left shifts will increase the value of the number by four. In the single precision multiply flow, the current value of the multiplicand in the A register is denoted by:

- A - multiplicand is in its original form
- A' - multiplicand is in complementary form
- 2A - multiplicand has been doubled
- 2A' - multiplicand is doubled and is in complementary form
- 4A - multiplicand has been increased fourfold (shifted left twice)
- 4A' - multiplicand increased fourfold and is in complementary form

With the facility of shifting the multiplicand in a binary fashion, the process of multiplication is simplified. For example, if we wish to multiply by the digit 2, the multiplicand is doubled to 2A and is then added to the partial product once. If the current multiplier digit is 4, the multiplicand may be increased to 4A and then added to the partial product once. As a general rule, in the mechanization of single precision multiply, if the current multiplier digit is either a one, two, three, or four, the multiplicand is added to the partial product. If however, the current multiplier digit is a five, six or seven, the multiplicand is subtracted from the partial product via complement addition. There are some exceptions to this rule; for example, if the current multiplier digit is such to cause a subtract operation and the next multiplier digit is a 3 or 4, the operation will be to continue subtraction rather than to add as in the normal case. This is to speed the overall time to perform the multiply operation. Naturally, if the current multiplier digit is a 0, all that is required is to shift the partial product right one digit position. This statement of operation is slightly simplified but serves to introduce the actual procedure utilized.

FLOW SEQUENCE

The occurrences during single precision multiply relative to the J register settings are as follows:

J = 0 Start

1. If either A or B is unoccupied; initiate loading from the stack.
2. If either operand is zero, make answer zero.

Q06F - Used in exponent arithmetic to memorize that the intermediate result has gone negative.

Q08F - Indicates a negative partial product.

M Register

The M Register is utilized as follows:

M (2 and 1) - Multiplicand Counter

The two low order bits of the M register are used as a counter to indicate the value of the multiplicand in the A register.

M = 0; A or A' is presently in the A register

M = 1; 2A or 2A' is presently in the A register

M = 3; 4A or 4A' is presently in the A register

M (6 through 4) - A mantissa extension

M04F has a value of 2^{39}

M05F has a value of 2^{40}

M06F has a value of 2^{41}

M07F - An exponent extension

M07F has a value of 2^6 ($2^6 = 64$)

M (10 through 8) - B mantissa extension

M08F has a value of 2^{39}

M09F has a value of 2^{40}

M10F has a value of 2^{41}

M11F - B exponent extension

M11F has a value of 2^6

M (15 through 12) - Exponent control counter

The four high order bits of the M register are used as a counter to control the exponent add operation.

Special Levels

W91L' = Q03F (Q01F' • X03F • X02F • X01F + Q01F • X03F' • X02F' • X01F')

W91L = same input as for W91L' switched.

W91L' when true indicates that: The multiplier digit just completed is +0 or +4 and the next multiplier digit is -1 or that the multiplier digit just completed is -0 or -4 and the next multiplier digit is +1.

- 0 - ARSLD1
- I - + M01F • Q01F • X01F' • (X03F + X02F')
- + M02F • X03F' • X02F'
- + M02F • X02F • X01F'
- + M02F • X03F • Q01F
- + M02F • X01F • Q01F'
- + M01F • X03F' • X01F • Q01F'
- + M01F • X02F • X01F • Q01F'

Multiplicand Adjustment Table

The multiplicand adjustment table illustrates the required adjustment of the multiplicand in the A register as defined by the preceding equations:

X*	X03F	X02F	X01F	Q01F	M = 0 A or A'	M = 1 2A or 2A'	M = 3 4A or 4A'
+0	0	0	0	0	←		→
+1	0	0	0	1	C	→	→
+1	0	0	1	0		→	→
+2	0	0	1	1	←	C	→
+2	0	1	0	0	←		→
+3	0	1	0	1	C	C	→
+3	0	1	1	0		→	→
-4	0	1	1	1	←	←	→
+4	1	0	0	0	←	←	
-3	1	0	0	1		→	→
-3	1	0	1	0	C	C	→
-2	1	0	1	1	←		→
-2	1	1	0	0	←	C	→
-1	1	1	0	1		→	→
-1	1	1	1	0	C	→	→
-0	1	1	1	1	←		→

- X* = Multiplier digit
- = Right Shift ARSL
- ← = Left Shift ALSL
- C = Complement ACSL
- M = 0 = M02F' • M01F'
- M = 1 = M02F' • M01F
- M = 3 = M02F • M01F

FIGURE 3.18-1. MULTIPLICAND ADJUSTMENT TABLE

J = 2

If normalization of either operand is required, transfer to J = 2 is effective to complete the normalization process. The logical function at J = 2 is the same as at (J = 2 • AROF • BROF) with the exception of the logic relative to an integer operation. The setting of the J register to 2, at J = 2, is redundant and results from the use of common logic.

J = 5

Entry to J = 5 is from J = 7 and only occurs when the current multiplier digit is either a plus or minus three (± 3). The first cycle or two, required for a plus or minus three multiplier digit, occurs at J = 5. The second cycle occurs at J = 6. Unconditionally, the multiplicand in the A register is added to the partial product in the B register and the result placed in the B register.

Halve A

If the least significant bit of the multiplicand counter is on (MOLF), thereby indicating that the multiplicand has been doubled to either 2A or 2A', the multiplicand is halved by shifting the A register mantissa and its extension (M [6 through 4]) right one binary bit position. The multiplicand counter is decreased by one, thus indicating that the multiplicand is in its original form of A or A'.

Double A

If the least significant bit of the multiplicand counter is off (MOLF'), indicating that the multiplicand is in its original state of 2A or is in the complement of its original state of 2A', the multiplicand is doubled by shifting the A register mantissa and its extension left one binary bit position. The multiplicand counter is incremented to record the new value of the multiplicand (2A or 2A').

AOLF to 1 or 0

If QOLF is set (indicating that the multiplicand is in complementary form), the low order bit of the A register (AOLF) is set to provide a valid complement when the multiplicand is doubled. If, however, QOLF is reset (indicating that the multiplicand is in its original form), the low order bit of the A register is reset, when the multiplicand is shifted left for doubling of the multiplicand.

QO8F to 1

If QOLF is on (complementary addition is being performed) and there is no carry for the most significant digit position (W14L'), the indication is that the partial product in the B register is in complementary form (the

A01F to 1 or 0

If the multiplicand is being doubled (ALSL is true) and the multiplicand is in complementary form (Q01F), the least significant bit of the A register is set to provide a valid doubled complement. However, if the multiplicand is in its original form, the least significant bit of the A register must be reset to provide a valid doubled true number. Doubling, in the sense it is used at this time ($J = 6$), implies; going from A to 2A or going from 2A to 4A or the complement thereof.

Q08F to 1 or 0

Q08F is either set to one or zero for the same reasons as specified at $J = 5$. If the state of Q08F does not require altering, it remains in its current state.

J = 7

The first entry to this J register setting is from either $J = 0$ or $J = 2$, when multiply is initiated and subsequent entries to $J = 7$ are from $J = 6$ after a multiply cycle has been completed. The basic function at $J = 7$ is to interrogate the current multiplier digit to determine what changes must be made to the value of the multiplicand and to shift the current multiplier digit out of the X register, while simultaneously shifting the partial result to the X register. The first time into $J = 7$, from either $J = 0$ or 2, the current multiplier digit is the least significant digit of the multiplier and occupies the least significant position of the X register. Subsequent transfers to $J = 7$ will find succeeding more significant multiplier digits in the least significant digit position of the X register.

Basically, there are three primary control levels at this $J = 7$ state. These are W91L, W91L' and $ARSL + N13L \cdot Q01F'$:

W91L is equal to $Q03F' + Q01F' (X03F' + X02F' + X01F') + Q01F (X03F + X02F + X01F)$ and indicates that an extra adjustment of the multiplicand is not required.

W91L' is equal to W91L switched, and indicates that an extra adjustment of the multiplicand is required. Table 1 on the flow chart illustrates the condition when an extra shift is required.

$ARSL + N13L \cdot Q01F'$ is used to return the multiplicand to its original configuration upon completion of the multiply operation. ($N13L \cdot Q01F'$), in addition to the normal function of gating the right shift of the multiplicand in the A register (ARSL).

Q03F to 0

If the level W91L' is true, the logical flip-flop Q03F is reset. Q03F being reset causes W91L to go true, thus allowing the normal functions of $J = 7$ to occur. If W91L' is true, an extra adjustment of the multiplicand is taking place, thus Q03F being reset allows only one clock pulse for the extra adjustment of the multiplicand.

J to 8

If the N register is equal to 13 (N13L) and Q01F is reset (Q01F'), all 13 multiplier digits have been utilized and the resultant product in the B register is a true number; therefore, the J register is set to 8 for final normalization of the product.

Complement A

If the A register Complement Shift Level is true (ACSL), when W91L is also true, the A register and its extension (multiplicand) are complemented. The ACSL is developed from the value of the current multiplier digit and the present status of the multiplicand. See the Multiplicand Shift Levels in the Summary of Operation.

Q03F to 0

If W86L' is true, the current multiplier digit (X^*) is not a plus or minus zero or four ($X^* \neq \pm 0$ or ± 4); therefore, Q03F is reset. The logic, which had set Q03F, was developed from a previous multiplier digit of ± 0 or ± 4 . Q03F was set in anticipation of an extra shift, in conjunction with the current multiplier digit. Thus, during interrogation of the current multiplier digit, with W86L' being true, an extra shift of the multiplicand is not required. If an extra shift had been required, Q03F would be reset via W91L'.

J to 5

If W87L is true, that is, if the current multiplier digit develops a multiplier value of plus or minus three ($X^* = \pm 3$), the J register is set to 5 for execution of the first of two required addition cycles.

Q03F to 1

If W86L is true, the current multiplier digit has developed a multiplier value of plus or minus zero or four ($X^* = \pm 0$ or ± 4). In this case, Q03F is set to allow the W91L' to go true. Q03F performs the function of remembering that the current multiplier digit has a value of ± 0 or ± 4 , so that during interrogation of the next multiplier digit it can be determined whether an extra shift is required. If, during interrogation of the next multiplier digit, it is determined that an extra shift of the multiplicand is required, W91L' will go true to allow the extra required shift.

J to 6

If W88L is true, the current multiplier digit has developed a multiplier value of ± 1 , ± 2 or ± 4 ; therefore, the J register is set to 6 for execution of the addition cycle.

J to 15

With either an integer multiply operation, and the B register mantissa equal to zero (Q05F • W07L), or a non-integer multiply, with the B register normalized (B13L'), the J register is set to 15 for a possible round and termination of the operation.

Q01F to 1

If, or when, the B register is normalized, and there is a digit in the most significant octade position of the X register that is equal to or greater than 4 (B13L' • X39F), Q01F is set, so a one may be added to the product during rounding at J = 15.

Q05F and A register to Zero

Unconditionally reset Q05F and clear the A register in preparation for the final add of the round operation.

J = 15

Exit

The syllable execute complete level is true to terminate the operator.

B + A to B

If an overflow carry will not result from the rounding addition (W13L'), the addition takes place. Only if the product is equal to all 7's will an overflow carry ever result from the addition of a one; in which case, W13L is true to prevent the rounding operation. If Q01F is reset, the addition cycle is redundant.

B Register to Zero

If the B register mantissa is equal to zero (W07L), the product is zero; therefore, the B register is cleared to zero in case the exponent is other than zero.

Exponent Underflow; Interrupt to 1

If the exponent add operation, or the process of normalization, resulted in an exponent underflow as indicated by M11F, and the sign of the exponent is negative (B46F), an exponent underflow is set into the interrupt address register by the setting of U18F and U16F.

3.19 SINGLE PRECISION DIVIDE

DV1L-1001

The operand in the B register is algebraically divided by the operand in the A register and the quotient is left in the B register. For all conditions, after the operation, the A register is set to empty, the B register is set to full and the B register flag bit is set to zero.

If the mantissa of the B register is zero, the B register is set to all zeros. If the mantissa of the A register is zero, the divide by zero bit in the Interrupt register is set. In either case, the operation is terminated.

If the mantissa of neither operand is zero, both operands are normalized and the operand in the B register is divided by the operand in the A register. Fourteen significant quotient digits are developed. The quotient is rounded to thirteen significant digits and left in the B register.

If the result has an exponent greater than +63 or less than -63, the exponent overflow bit or exponent underflow bit, respectively, is set in the Interrupt register. The B register contains the correct mantissa, mantissa sign and exponent sign. The magnitude of the correct exponent is contained in the exponent field of the B register modulo 64.

SUMMARY OF OPERATION

In Single Precision Divide, the operand in the A register is considered the divisor and the operand in the B register is considered the dividend. Since both operands are normalized before division is initiated, the quotient can have no more than one significant digit to the left of the octal point. Therefore, either a 14 or 15 (12 or 13 in decimal) must be subtracted from the exponent of the result.

The existance of a significant digit to the left of the octal point is illustrated in the following simplified example:

$\frac{472.}{200.} = 2.35 \text{ (octal)}$	$\frac{470.}{600.} = 0.640 \text{ (octal)}$
<p style="margin-left: 100px;">↑ Significant Digit</p>	<p style="margin-left: 100px;">↑ Non-Significant Digit</p>

The following example illustrates the necessary adjustment of the exponent to obtain the correct exponent value in the final resultant quotient:

NOTE

An octal 14 is subtracted from the resultant exponent value of 42. (42 - 14 = 26)

A	+	-	14	20000000000000.	
B	-	+	26	42700000000000.	
B	-	+	42	23500000000000.	
B	-	+	26	23500000000000.	← octal point

- B/A is equal to or greater than 4
- B/A is less than 4
- B/A is not equal to zero

These levels are utilized in the formation of the quotient digits to arrive at them in the least number of pulses. Figure 3.19-1 shows the Quotient Prediction Table.

DIVIDE CYCLE

Once both operands are normalized, the divide operation starts out in subtraction. The quotient digit is increased as long as the remainder does not go below zero. Once it becomes apparent that another subtraction will cause the remainder to go below zero, (that quotient digit has been formed) the quotient predictor logic determines whether to gate the operation into another subtract operation or into an add operation. In either case, the objective is to form the next quotient digit in the least number of arithmetic operations. When the 14th digit has been formed, it is examined and subsequently the final quotient is rounded to 13 digit positions.

The main divide cycle primarily consists of repetitive iterations between J register setting of 5, 6 and 7. Figure 3.19-2 illustrates the occurrences at J equals 5, 6 and 7 in block diagram form.

An example of the division process is as follows:

	4720000000000.	=	2350000000000.
	<u>2000000000000.</u>		
Dividend	0 4720000000000.	B Register and its extension	
Divisor	0 2000000000000.	A Register and its extension	
Divisor	7 6000000000000.	In eights complement form	
Subtract	0 4720000000000.		
	7 6000000000000.		
	<u>0 2720000000000.</u>	- Increment quotient tally plus	
Subtract	7 6000000000000.	one to 1	
	<u>0 0720000000000.</u>	- Increment quotient tally plus	
		one to 2	
Shift	0 7200000000000.	- Clear tally to zero; record	
		quotient digit of 2	
Subtract	7 6000000000000.		
	<u>0 5200000000000.</u>	- Increment quotient tally plus	
		one to 1	
Subtract	7 6000000000000.		
	<u>0 3200000000000.</u>	- Increment tally plus one to 2	
Subtract	7 6000000000000.		
	<u>0 1200000000000.</u>	- Increment tally plus one to 3	
Subtract	7 6000000000000.		
	<u>7 7200000000000.</u>	- Do not increment tally	

AAAAAAAAA BURROUGHS FIELD ENGINEERING A A A TRAINING MANUAL AA




FIGURE 3.19-2. DIVIDE CYCLE BLOCK DIAGRAM

normalized mantissa. If a larger mantissa is divided into a smaller mantissa, 14 shifts of the X register are required to develop a normalized mantissa and the leading quotient digit was a zero. Because the exponent arithmetic is based upon 13 shifts of the X register (a smaller mantissa into a larger mantissa), the final exponent must be decreased by one, if N equals 14.

J = 15

The syllable execute complete level is true to terminate the operator. The A register, plus QOLF, is added to the B register. The A register was previously cleared to zero at J = 7; therefore, QOLF (if set), will add a one to the final quotient for rounding. If the final developed quotient is equal to zero (W07L), the B register is cleared to zero to insure a zero exponent.

Exponent Interrupt

If the exponent sign is negative (B46F) and the high order exponent bit (M11F) is on, the exponent underflow bit is set into the interrupt register. If the exponent sign is positive (B46F') and the high order exponent bit (M11F) is on, the exponent overflow bit is set into the interrupt register.

3.20 INTEGER DIVIDE

DV 3L-3001

The operand in the B register is algebraically divided by the operand in the A register and the integer part of the quotient is left in the B register. For all conditions, after the operation the A register is set to empty, the B register is set to full and the B register flag bit is set to zero.

If the mantissa of the B register is zero, the B register is set to all zeros. If the mantissa of the A register is zero, the divide by zero bit is set in the Interrupt register. In either case, the operation is terminated.

If the mantissa of neither operand is zero, both operands are normalized. If the exponent of the B register is algebraically less than the exponent of the A register after both operands have been normalized, the B register is set to all zeros. If the exponent of the B register is algebraically equal to or greater than the exponent of the A register, the divide operation proceeds until an integer quotient or a quotient of 13 significant digits is calculated.

If an integer quotient is developed, the quotient is left in the B register with zero exponent. If a non-integer quotient is developed, the integer overflow bit is set in the Interrupt register and the 13 significant digit quotient with the correct exponent, modulo 64 is left in the B register.

SUMMARY OF OPERATION

The Integer Divide operator functions in a fashion identical to the Single Precision Divide operator (to which reference may be made), with the exception of the modifications as related to the exponential conditions. The procedure undertaken in the Integer Divide operator (providing neither mantissa is equal to zero) is to first normalize both operands. Once the operands are normalized, the exponent values are interrogated. If the exponent of the operand in the A register (divisor) is algebraically greater than the exponent of the operand in the B register, it is impossible to obtain an integer quotient. Therefore, the operator is terminated with both operands being cleared to zero. If, however, the exponent of the operand in the A register is algebraically less than the exponent of the operand in the B register, it may be possible to obtain an integer quotient. In which case, the divide cycle proceeds in an effort to develop an integer quotient. Note that the exponent arithmetic is not allowed to commence at this time as is done in a normal single precision divide operator.

During the division process, as each quotient digit is generated, the exponent of the operand in the B register is decremented. If the exponents become algebraically equal before 13 quotient digits are developed, the quotient is an integer. If, however, 13 quotient digits are developed and the exponents are still not algebraically equal, an integer quotient cannot be developed. If a non-integer quotient is generated, the exponent subtract

operation is allowed to proceed. It can be seen that the divide cycle may terminate at any time during the development of the quotient (exponents become equal).

Exponent Manipulation - Integer Divide

The following states the considerations relating to exponent manipulation during Integer Divide:

1. If $\text{exp. A} > \text{exp. B}$
 - a. Result $\text{exp.} = 0$ (answer = 0)
2. If mantissa B $>$ mantissa A and,
 - a. If $0 \leq \text{exp. B} - \text{exp. A} \leq 12$
 - (1) Result $\text{exp.} = 0$
 - b. If $\text{exp. B} - \text{exp. A} > 12$
 - (1) Result $\text{exp.} = \text{exp. B} - \text{exp. A} - 12$ (integer overflow)
3. If mantissa A $>$ mantissa B and,
 - a. If $0 \leq \text{exp. B} - \text{exp. A} \leq 13$
 - (1) Result $\text{exp.} = 0$
 - b. If $\text{exp. B} - \text{exp. A} > 13$
 - (1) Result $\text{exp.} = \text{exp. B} - \text{exp. A} - 13$ (integer overflow)

DETAILED DESCRIPTION

J = 0 and J = 1

Stack adjustment and normalization of the operands takes place if required. If the operands are normalized on entry to the operator, the operations which examine the exponents are performed. If normalization is required, the operations which examine the exponents are performed at $J = 2$. The specific actions are described under the $J = 2$ heading.

J = 2

Once normalization is completed, the exponents are interrogated. If the exponent of the operand in the A register is algebraically greater than the exponent of the operand in the B register (W74L), an integer quotient cannot be obtained. Therefore, both the A and B registers are cleared to zero and the J register is set to 15 for termination of the operator. The A register mantissa extension is also cleared at this time due to redundant logic, but has no significance at this time.

If the exponents are either algebraically equal or the exponent of the operand in the A register is algebraically less than the exponent of the operand in the B register (W73L + W75L), the divide operation proceeds as described in the Single Precision Divide write-up for J register settings 5, 6 and 7.

3.21 REMAINDER DIVIDE

The operand in the B register is algebraically divided by the operand in the A register to develop an integer quotient. The remainder after the division is left in the B register. For all conditions, after the operation the A register is set to empty, the B register is set to full and the B register flag bit is set to zero.

If the mantissa of the B register is zero, the B register is set to all zeros. If the mantissa of the A register is zero, the divide by zero bit is set in the Interrupt register. In either case, the operation is terminated.

If the mantissa of neither operand is zero, both operands are normalized. If the exponent of the B register is algebraically less than the exponent of the A register, after both operands have been normalized, the operand in the B register is the result. If the exponent of the B register is algebraically equal to, or greater than, the exponent of the A register, the divide operation proceeds until an integer quotient or a quotient of 13 significant digits is calculated.

If an integer quotient is developed and the mantissa of the remainder is not zero, the remainder with exponent modulo 64 is placed in the B register. If an integer quotient is developed and the mantissa of the remainder is zero, the B register is set to all zeros.

If a non-integer quotient is developed, the integer overflow bit is set in the Interrupt register and the B register is set to all zeros.

If the result has an exponent less than -63, the exponent underflow bit is set in the Interrupt register. The B register contains the correct mantissa, mantissa sign and exponent sign. The mantissa of the correct exponent is contained in the exponent field of the B register modulo 64.

SUMMARY OF OPERATION

The Remainder Divide Operator functions in a similar fashion to the Integer Divide Operator with exceptions in the handling of the exponent and certain exponential functions. For a summary of the basic divide operation, refer to the Single Precision Divide Operator (DV1L).

Figure 3.21-1 illustrates the basic procedure utilized in the performance of the Remainder Divide Operator. The following states the considerations relating to the exponent manipulation during Remainder Divide Operator:

1. If $\text{exp. A} > \text{exp. B}$
 - a. Remainder $\text{exp.} = \text{exp. of B}$
2. If $\text{mantissa B} > \text{mantissa A}$ and,
 - a. If $0 \leq \text{exp. B} - \text{exp. A} \leq 12$

- (1) Remainder exp. = exp. B - exp. A
- b. If exp. B - exp. A > 12
- (1) Remainder exp. = 0 (remainder = 0)
3. If mantissa A > mantissa B and,
- a. If $0 < \text{exp. B} - \text{exp. A} > 13$
- (1) Remainder exp. = exp. B - exp. A
- b. If exp. B - exp. A > 13
- (1) Remainder exp. = 0 (remainder = 0)

DETAILED DESCRIPTION

J = 0 and J = 1

Stack adjustment and normalization of the operands takes place, if required, as described in the Single Precision Divide write up. If the operands are normalized on entry to the operator, the operations which examine exponents are performed. If normalization is required, the operations which examine exponents are performed at J = 2. The specific actions are described under the J = 2 heading.

J = 2

Normalization continues until completed if it is required. Then, if the exponent of the operand in the A register is greater than the exponent of the operand in the B register (W74L), the operand in the B register is the result; i.e., a zero integer quotient would result if the division were allowed to proceed. Therefore, the A register is cleared and the J register is set to 15 for termination of the operator.

If the exponents are either algebraically equal, or the exponent of the operand in the A register is algebraically less than the exponent of the operand in the B register (W73L + W75L), the divide operation is initiated. Because exponent comparison and manipulation is accomplished prior to or during the divide cycle, the exponent arithmetic operation is not required during the Remainder Divide Operator.

J = 7

If during the divide cycle, the exponents become equal, an integer quotient has been obtained. In which case, the A register is cleared (answer is in B) and the J register is set to 15 for termination of the operator. If, at this time, it is observed that Q01F is in the reset state (W73L • Q01F'), the remainder in the B register has been reduced (by the value of the divisor) one too many times (See J = 5 box). Thus an add restore operation is performed to obtain the proper remainder value.

3.22 DOUBLE PRECISION ADD
DOUBLE PRECISION SUBTRACT

AD2L-0105
 SU2L-0305

GENERAL

Add Double Length

The double length operand in the A and B registers is algebraically added to the double length operand addressed by the S register. The double length result is left in the A and B registers. The S register is reduced by two. Bit positions 48 through 40, of the least significant word of the double length result, are set to zero. The flag bit of the most significant word of the double length result is set to zero. All non-zero results are normalized. The A and B registers are both set to full.

If the exponents of the two operands are equal, the double length mantissas are algebraically added. If the double length mantissa exceeds 26 octal digits, the double length mantissa is shifted right one place and the exponent algebraically increased by one. The result is normalized. If the mantissa of the result is zero, the A and B registers are set to all zeros and the operation is terminated.

If the exponents of the operands are not equal, alignment of the double length operands occurs. The alignment of double length operands is equivalent to the alignment of single length operands. When shifting a double length mantissa, digits are shifted between the least significant digit of the most significant word of the operand and the most significant digit of the mantissa of the least significant word of the operand.

If the mantissa of the smaller operand is shifted right 26 or more octal digits during alignment, the larger operand, normalized, is the result.

After alignment of operands with unequal exponents, the mantissas of the operands are algebraically added. If the double length mantissa exceeds 26 octal digits, the double length mantissa of the result is shifted to the right one place and the exponent algebraically increased by one. The result is normalized.

If the exponent of the result is greater than +63 or less than -63, the exponent overflow bit or exponent underflow bit, respectively, is set in the Interrupt register. The result in the A and B registers contains the correct double length mantissa, mantissa sign and exponent sign. The magnitude of the correct exponent is contained in the exponent field of the A register modulo 64.

J = 8 Add; Subtract m

The low order halves of the operand (m_3 and m_4) are added or subtracted.

J = 9 Obtain M_4 from the stack.

J = 10 Add; Subtract M

The high order halves of the operand (M_3 and M_4) are added or subtracted.

J = 11 Scale Results

If the mantissa result of internal addition is equal or greater than 8^{13} , the result is scaled one position.

J = 12, 13 Decomplement

The mantissa result of internal subtraction is less than 8^{13} .

J = 13 Normalize

1. Normalize result
2. If result = zero; exponent and sign are cleared
3. Place S e E M in the A register
4. Place m in the B register

J = 15 Exit

1. Set exponent overflow or underflow in the Interrupt register if valid
2. Clear flag bits
3. Syllable execute complete level is true

Q Flip-flops

The Q Flip-Flops are utilized as follows:

Q01F - +1 for subtraction
 +1 for ($m_3 + m_4$) overflow
 +1 for decompement
 +1 for round

Q02F - On for internal add; also used to control decompementing.

Q03F - On for internal add; also used to control storing of M_4 and m_4 .

Q04F - On, if operands have been interchanged once. Off if operands have not been interchanged, or they have been interchanged twice.

J = 1

The occurrences under this J register setting continue the required stack adjustment. The specific actions accomplished are dependent upon the initial entry conditions at J = 0. The desired end result at J = 1 is to have the B register loaded with $S_1 e_1 E_1 M_1$, the X register loaded with m_1 , and to have the E and S registers set to load $S_2 e_2 E_2 M_2$ into the A register. The following discussion describes the actions at J = 1 relative to the initial setting of the A and B registers:

A and B Initially Loaded

If the A and B registers were initially occupied, the only thing accomplished at J = 1 is to transfer m_1 from the A register to the X register and to transfer control to J = 2 to await completion of the loading of the A register with $S_2 e_2 E_2 M_2$.

A Empty and B Loaded Initially

If initially the A register was empty and the B register was loaded, the first occurrence at J = 1 is the completion of the memory cycle to load the A register with m_1 . The A register is marked occupied and another memory cycle started to load the A register with $S_2 e_2 E_2 M_2$. The next clock pulse transfers m_1 from the A register to the X register, with the J register being set to 2 to await completion of loading the A register with $S_2 e_2 E_2 M_2$.

A Loaded and B Empty Initially

If initially the A register was occupied and the B register was unoccupied, the first occurrence at J = 1 is to transfer the mantissa portion of the A register contents (M_1) to the X register and also to transfer the contents of the complete A register to the B register ($S_1 e_1 E_1 M_1$). The A to B register transfer is redundant, having been accomplished at J = 0. The A to X register transfer is unnecessary, as the present A register contents are not required in the X register. The only action of importance occurring at the first clock pulse of J = 1 is to mark the B register as occupied and the A register as unoccupied. The second occurrence at J = 1 is the completion of the memory access (MROF), which loaded the A register with the lower half of the top operands mantissa m_1 , marking the A register as occupied and starting another memory cycle to load the A register with $S_2 e_2 E_2 M_2$. The next clock pulse transfers the A register contents (m_1) to the X register and the J register is set to 2 to await completion of the memory access.

register. The stack address is counted down and the E register is set to 3 to initiate a memory cycle to load the B register with the least significant mantissa (m_4) of the second operand. The J register is set to 8 to await completion of the memory access before starting the add or subtract cycle of the least significant mantissas.

Store M_4 . If the operands have been interchanged only once, in the process of equalizing exponents, the most significant half of the second operand (M_4) is stored back into the stack. The purpose of storing M_4 , at this time, is to be able to load the A, B and X registers to the same configuration, as with 0 or 2 operands interchanged, prior to commencing either an Add or Subtract operation.

Q02F and Q03F to 1. If an internal add operation is to be performed (W97L) as indicated by an Add operator with equal signs or a Subtract operator with unequal signs, both Q02F and Q03F are set to one, thereby enabling add logic and excluding complement addition logic.

E to 11, J to 6

If the exponent of B is greater than the exponent of A (W75L), the B register is normalized (B13L'), the operands have been interchanged once (Q04F) and the N register does not equal 14 (N14L'), a second operand interchange is initiated by setting the E register to 11 to store the most significant half of the normalized second operand (M_4). The J register is set to 6 to continue the operand interchange. This operand interchange is required to allow the first operand (presently in the A register), to be scaled in an attempt to equalize exponents.

Normalize B, X

If the exponent of B is greater than the exponent of A (W75L) and the mantissa of the B register contents is not normalized (B13L), the B and X registers are shifted left by octades in an attempt to either normalize the B register or equalize exponents. The N register is counted plus one to tally each left shift of the B and X registers. The N register is utilized to determine if the mantissa is zero.

Decrease B Exponent

In conjunction with each left shift of the B register, in an attempt to normalize or equalize exponents, the B register is decremented as long as the B register mantissa is not zero (W07L'), or the N register does not equal 14 (N14L'). In other words, if the N register is increased to 13 and the B register equals zero, the complete mantissa equals zero. Therefore, W07L' + N14L' indicates that the B register contains information, and decrementing of the B register mantissa is still required.

N to Zero

At the completion of normalizing (W75L B13L') the operand in the B and X registers, the N register must be cleared so that the N register may be utilized to tally scaling of the other operand.

J = 4

Entrance to this J register setting only occurs when the first of a possible two operand interchanges is initiated. In this case the operands have not been interchanged, the exponents are unequal and the operands are in the incorrect registers for normalizing or scaling. When the memory access, that stored the least significant half of the mantissa originally in the X register (m_1) is completed (EEZL), the stack address is decremented to address the least significant half of the second operand (m_2) for subsequent insertion into the X register. Actually, the S register will be counted down twice, at this J register setting, in order to address the proper mantissa (m_2). The second clock pulse of this J register setting (EWZL) transfers the B register contents ($S_1 e_1 E_1 M_1$) to the A register, initiates a load of the B register to load m_2 and sets the J register to 5 to complete the operand interchange.

J = 5 • EEZL

This J register setting that completes the operand interchange may have resulted from either a first or second operand interchange cycle. The state of the logical flip-flop, Q04F, tells whether zero or one operand interchange has taken place. If Q04F is off and is being set, this is the first operand interchange. If Q04F is on and is being reset, this is the second operand interchange. The mantissa portion of the B register contents is transferred unconditionally to the X register, which for the first operand interchange is m_2 and for the second operand interchange is m_1 .

Q04F Off. During the first operand interchange, Q04F is in the off state, thereby gating a count up to the S register, plus setting the E register to 3 to load the B register with $S_2 e_2 E_2 M_2$.

Q04F On. During the second operand interchange, Q04F is in the on state, thereby resulting in the A register contents ($S_1 e_1 E_1 M_1$) being transferred to the B register, the stack address being decremented and the E register set to 3 to load the A register with $S_2 e_2 E_2 M_2$.

J = 6

Entry to this J register setting occurs when the second of a possible two operand interchanges is initiated. In this case the operands have been interchanged from their initial configuration (at entrance to $J = 3$), the exponents are unequal (E_B Greater than E_A) and the B mantissa is normalized.

The entrance to $J = 6$ follows a memory cycle, initiated at $J = 3$, to store the most significant half of the normalized second operand ($S_2 e_2 E_2 M_4$). Upon completion of the memory cycle (MWOFF), the X register contents (m_4) are transferred to the B register for subsequent storage in the stack. The S register is decremented and E is set to 11 to initiate the store. The logical flip-flop Q03F is turned on (via MROF) to inhibit the store logic on subsequent clock pulses of this J register setting. Upon completion of the store memory cycle, the S register is incremented twice (via EEZL Q03F) in order to address the least significant half of the first operand (m_1). In conjunction with the second count of the S register (EWZL) a memory cycle is initiated to load the B register with m_1 (E to 3), Q03F is cleared and the J register is set to 5 to complete the operand interchange.

J = 7

Entry to this J register setting is from $J = 3$ when exponents have been equalized and the operands have been interchanged once. The mechanization of the forthcoming add/subtract logic assumes that the operands have not been interchanged. Therefore, one of the functions at $J = 7$ is to arrange the operands into the same configuration as with zero or two operand interchanges. Upon completion of the memory cycle, initiated at $J = 3$ (MROF), to store the most significant half of the equalized second operand M_4 , the most significant half of the equalized first operand (M_3) is stored in the X register. The X register contents (m_4) are transferred to the B register, the S register is incremented to address m_3 and a memory cycle is initiated to load the A register with m_3 . The J register is set to 8 to proceed with the add/subtract cycle.

J = 8 • EEZL

Entry to this J register setting can either be from the previously described J register setting ($J = 7$) or from $J = 3$ (exponents are equal and either 0 or 2 operand interchanges have been accomplished). In either case; a load memory access would have been initiated ($E=2$ or $E=3$); therefore, the memory access must be completed before commencing $J = 8$ (EEZL).

Internal Subtract

If Q03F is off, an internal subtract is indicated. Therefore, the A register mantissa (m_3) is complemented and Q03F is set to allow the complement addition to take place. Q01F is complemented in order to set it to the proper value for rounding the answer. If the last digit scaled out of the X register equaled 3 or less, or nothing was scaled out of the X register, Q01F would be in the reset state on entry to $J = 8$. However, if the last digit scaled out of the X register was equal to 4 or more, Q01F would be in the set state on entry to $J = 8$. In other words, if rounding is required, Q01F will be in the reset state during the complement addition cycle and one less will be subtracted. If rounding is not required, Q01F will be in the set state during the complement addition cycle and a normal subtraction occurs.

B + A to B

The logical flip-flop Q03F gates the addition of m_3 and m_4 . Q03F is in the set state on entry if the internal operation is addition, or will be set at the first clock pulse if the operation is internal subtraction. The J register is set to 9 to continue the addition. Q03F is a common gate for the following actions.

S + 1, A Exponent to B, A sign to B

The logical flip-flop Q04F being off indicates that either 0 or 2 operand interchanges have occurred. Because an initial assumption assumed the second operand to be the largest (presently in the A register) and the basic rules of algebraic subtraction indicate the use of the largest operand to determine the sign of the result, the exponent and sign of the final answer is placed in the B register. The S register is incremented to address the most significant half of the second operand (M_4).

S - 1

If the logical flip-flop Q04F is on, M_4 is located below the present address in the S register. Therefore, S is decremented by one.

Q01F to 1 or 0

If there is a carry from the thirteenth octade (W13L), Q01F is turned on so it can be added to the most significant half of the two mantissas. If no carry results from the addition of the two low order mantissas, Q01F is reset.

Q03F to 0

If the operation is internal subtract, the logical flip-flop Q02F will be reset. Therefore, Q03F is turned off in order to gate a complement addition cycle of the major mantissas at $J = 10$.

E to 2

The logical flip-flop Q06F is in the reset state if the operator is Add/Subtract. Only if this flow is entered via a Multiply operator will Q06F be set. With Q06F reset, the E register is set to 2 to initiate a load of the A register with the most significant half of the second operand (M_4).

J = 9

At this J register setting the operands are set up for the forthcoming addition of the most significant mantissas. Upon completion of the memory access to load the A register with M_4 (MROF), the contents of the X register (M_3) is transferred to the B register and the contents of the B register

Answer is Normalized

When the result is normalized (B13L'), or if normalized on entry to this J register setting, the least significant half of the double length result ($m_3 + m_4$) in the X register, is transferred to the B register. The most significant half of the double length result (S e E $M_3 + M_4$) in the B register, is transferred to the A register and the J register is set to 15 to terminate the operator.

J = 15

The flag bit is unconditionally cleared to zero thereby insuring the results to be an operand. The flag bit, sign bit and the exponent of the second word of the result are cleared to zero as they no longer have any significance. The A and B registers are marked as occupied, fetch is allowed and the syllable execute level is true to terminate the operator.

Exponent Underflow Interrupt to 1

If the sign of the exponent is negative (B46F) and the exponent magnitude exceeds 63 (77 octal) as indicated by the exponent extension M11F being set, an exponent underflow interrupt is set in the interrupt register.

Exponent Overflow Interrupt to 1

If the sign of the exponent is positive (B46F') and the exponent magnitude exceeds 63 (octal 77), as indicated by the exponent extension M11F being set, an exponent overflow interrupt is set in the interrupt register.

NOTE:

High order digit is shifted into the low order end of m_9 , if $(M_9 + m_9)$ requires a final normalization.

The execution of Double Precision Multiply utilizes the logic of 3 operators; MU2L, MULL and AO2L. The execution of the J register settings of 5, 6 and 7 is identical to that utilized in single precision multiply. Branching to the Double Precision Add Operator occurs in the development of $M_9 m_9$ (see above example) for the addition of M_6 to $(M_8 + m_8)$.

Control of the multiply cycles (after normalization of both sets of operands) is governed by the logical flip-flops AROF and BROF. When utilized in this function, AROF and BROF are not referring to the state of occupancy of the A and B registers. The status of AROF and BROF is utilized at $J = 8$ and $J = 9$ to initiate the required multiply subcycles and the subsequent transfer to the double precision add operator. The functions of AROF and BROF, relative to the various multiply subcycles, are illustrated below. The indicated states of AROF and BROF, gate the corresponding action:

$$\overline{\text{AROF}} \cdot \overline{\text{BROF}} = M_4 \times m_3 = M_6 + m_6$$

$$\text{AROF} \cdot \overline{\text{BROF}} = (M_3 \times m_4) + m_6 = M_7 + m_7$$

$$\text{AROF} \cdot \text{BROF} = (M_4 \times M_3) + M_7 = M_8 + m_8$$

$$\overline{\text{AROF}} \cdot \text{BROF} = M_8 + (m_8 + M_6) = M_9 + m_9$$

Flow Diagram

The actions of Double Precision Multiply (after operand are normalized) relative to the register contents are illustrated in Figure 3.23-1.

	REGISTERS				STACK		
	A	B	X	M	3	2	1
START - (NORMALIZED OPERANDS)	M ₄	--	m ₃		M ₃	M ₄	m ₄
$M_4 \times m_3 = M_6 + m_6$	M ₄	M ₆	m ₆		M ₃	M ₄	m ₄
STORE M ₆ ; GET M ₃ and m ₄ - m ₆ to 8	M ₃	m ₆	m ₄		M ₃	M ₄	M ₆
$(M_3 \times m_4) + m_6 = M_7 m_7$	M ₃	M ₇	m ₇		M ₃	M ₄	M ₆
STORE HIGH ORDER DIGIT OF m ₇ IN M	M ₃	M ₇	m ₇	m ₇	M ₃	M ₄	M ₆
GET M ₄ - M ₃ to X REG.	M ₄	M ₇	M ₃	m ₇	M ₃	M ₄	M ₆
$(M_4 \times M_3) + M_7 = M_8 + m_8$	M ₄	M ₈	m ₈	m ₇	M ₃	M ₄	M ₆
$M_8 + (m_8 + M_6) = M_9 + m_9$		M ₉	m ₉	m ₇	M ₃	M ₄	M ₆
(M ₉ NORMALIZED; IF NO SHIFT.)							
B + X, LEFT SHIFT m ₇ INTO X		M ₉	m ₉				
EXCHANGE X - B AND B - A	M ₁₀	m ₁₀					

FIGURE 3.23-1. MULTIPLY FLOW DIAGRAM

J = 1 - Obtain M2 and m2 From The Stack

At this J register setting, which follows the normalization of M1 and m1, the double length multiplicand M2 and m2 is placed into the B and X registers for normalization prior to initiation of the multiplication.

On entrance to J = 1, any action must await completion of the store memory access initiated at J = 2 for the storage of M3 (m3 is in the A register). The first memory access initiated at J = 1, loads the B register with m2. Note that the S register is decremented twice in order to address m2. Upon completion of the memory access to load the B register with m2, a second memory access is initiated to load the B register with M2. Simultaneously, the S register is incremented to address M2 and the m2 operand is transferred to the X register. At completion of the memory access to load M2, the J register is set to 2 for normalization of M2 and m2. Note that both AROF and BROF are in reset status when J = 1 is exited.

J = 2 - Normalize Operands, Set Sign Result, Initiate Exponent Add

When J = 2 is entered the first time from J = 0 (AROF is on) the double length operand M1 and m1 is normalized. Once normalized a memory cycle is initiated to store M3 in the stack at the address previously storing m1. At the same time, m3 is transferred to the A register. The exponent of the top operand is transferred to the A register to facilitate the exponent add operation when initiated.

When J = 2 is entered for the second time from J = 1 (AROF is off), the double length operand M2 and m2 is normalized. Once normalized, a memory cycle is initiated to store M4 at the address previously storing M2. Exponent arithmetic is initiated by setting Q02F on. In conjunction with initiation of exponent arithmetic, the exponent of the B register is incremented as part of the required exponent adjustment; see write-up on exponent arithmetic.

The sign of the result is set into the B register via interrogation of the sign in the A register. The rules of multiplication state that like signs equals positive results and unlike signs equals negative results. Therefore, if the sign of A is negative, the sign in the B register (result sign) is in complement form.

During normalization of both the A and B registers, the operands are interrogated via N13L • W07L to determine if the operand is zero. If the N register is counted to 13 (indicating that the least significant half of that operand has been shifted to the B register) and the B register mantissa is zero, the complete operand must be equal to zero. In which case the J register is set to 14 for termination.

Halve A

If the least significant bit of the multiplicand counter is on (MOLF) thereby indicating the multiplicand has been doubled to either $2A$ or $2A'$, the multiplicand is halved by shifting the A register mantissa and its extension (M(6 through 4) right one binary bit position. The multiplicand counter is decreased by one thus indicating that the multiplicand is in its original form of A or A' .

Double A

If the least significant bit of the multiplicand counter is off (MOLF') thereby indicating that the multiplicand is in its original state of $2A$, or is in the complement of its original state of $2A'$, the multiplicand is doubled by shifting the A register mantissa and its extension left one binary bit position. The multiplicand counter is incremented to record the new value of the multiplicand ($2A$ or $2A'$).

AOLF to 1 or 0

If QOLF is set (indicating that the multiplicand is in complementary form), the low order bit of the A register (AOLF) is set to provide a valid complement when the multiplicand is doubled. If, however, QOLF is reset (indicating that the multiplicand is in its original form), the low order bit of the A register is reset when the multiplicand is shifted left for doubling of the multiplicand.

J = 6 - (Single Precision Multiply Sub-Cycle)

Entry to J = 6 is from J = 7 when the current multiplier digit is either plus or minus 1, 2 or 4 and is from J = 5 for performance of the second multiply cycle when the multiplier digit is plus or minus three (± 3). The multiplicand is unconditionally added to the partial product and the result placed in the B register.

J to 8

If the N register has been counted up to 14 (N14L), indicating that all the multiplier digits have been utilized plus a final addition cycle is being performed to convert the partial product (which is in complementary form) to a true form, the J register is set to 8 for a final normalization of the resultant product.

AAAAAAAAA BURROUGHS FIELD ENGINEERING A A A TRAINING MANUAL AA

Basically there are three primary control levels at this ($J = 7$) state. There are $W91L$, $W91L'$ and $ARSL + N13L \cdot Q01F'$:

$W91L$ is equal to $Q03F' + Q01F' (X03F' + X02F' + X01F') + Q01F (X03F + X02F + X01F)$ and indicates that an extra adjustment of the multiplicand is not required.

$W01L'$ is equal to $W91L$ switched, and indicates that an extra adjustment of the multiplicand is required. Table 1 on the flow chart illustrates the conditions when an extra shift is required.

$ARSL + N13L \cdot Q01F'$ is used to return the multiplicand to its original configuration upon completion of the multiply operation ($N13L \cdot Q01F'$), in addition to the normal function of gating the right shift of the multiplicand in the A register ($ARSL$).

$Q03F$ to 0

If the level $W91L'$ is true, the logical flip-flop $Q03F$ is reset. $Q03F$ being reset causes $W91L$ to go true, thus allowing the normal functions of $J = 7$ to occur. If $W91L'$ is true, an extra adjustment of the multiplicand is taking place, thus $Q03F$ being reset allows only one clock pulse for the extra adjustment of the multiplicand.

Shift X Register and Increment N Register

Whenever $W91L$ is true at $J = 7$, the X register is shifted right one octade position thereby shifting the current multiplier digit out of the X register and simultaneously shifting the next multiplier digit into the least significant digit position of the X register. At the same clock pulse, at which this shifting occurs, the current multiplier digit is being interrogated and action taken accordingly in a logical box below. The N register is incremented to keep track of the number of multiplier digits utilized.

X (39 through 37) to 0

If the N register is equal to zero ($NEZL$), the most significant digit position of the X register is cleared to zero at the time the first multiplier digit is shifted out of the X register. This insertion of a zero happens only during the first shift of the X register and functions as a flag between the multiplier digits and the digits of the product that will be shifted to the X register. This zero will gate a multiplier value of +1 during interrogation of a 14th multiplier digit which will only occur if, after utilization of the 13th multiplier digit, the result in the B register is in complement form, thus requiring an additional add cycle to convert the product to a true number.

Shift Partial Product

If the N register is not equal to zero (NEZL'), the first multiplier digit has already been utilized. The B register and its extensions are shifted right one octade position in conjunction with a digit of the result being shifted to the most significant digit position of the X register. Simultaneously the X register is shifted right one octade position, thereby shifting the current multiplier digit out of the X register and making room for the partial result presently being shifted to the X register. The right shift of the partial product has the effect of causing the next addition to the partial product to be added one digit position to the left as is done in normal arithmetic.

M (10 Through 8) to 7

If Q08F is set, it indicates that the partial product in the B register is in a complementary form; therefore, when the partial product is shifted right one octade position, a 7 is inserted into the extension of the B register mantissa to maintain the partial product in complementary form.

M (10 Through 8) to 0

If Q08F is reset, it indicates that the partial product is a true number (not a complement); therefore, when the partial product is shifted right one octade position, a 0 is inserted into the extension of the B register mantissa to maintain the partial product as a true number.

J to 8

If the N register is equal to 13 (N13L) and Q01F is reset (Q01F'), all 13 multiplier digits have been utilized and the resultant double length product in the B and X register is a true number; therefore, the J register is set to 8 for adjustment of the operand and subsequent initiation of the next multiply sub-cycle or double precision add.

Complement A

If the A register complement Shift Level is true (ACSL) when W91L is also true, the A register and its extension (multiplicand) are complemented. The ACSL is developed from the value of the current multiplier digit and the present status of the multiplicand. See the Multiplicand Shift Levels in the Summary of Operation.

the performance of $M8 + (m8 + M6)$ to develop the new partial product of $M9 + m9$. Subsequently, during double precision add, the most significant digit of $m7$ is shifted to the X register if $M9 + m9$ is unnormalized.

J = 9 • EEZL - Initiate Multiply Sub-Cycles; Initial Multiplicand Adjust

Initiation of the three required multiply sub-cycles occurs at $J = 9$. The first entrance to $J = 9$ is from $J = 4$ and occurs with $M4$ in the A register, $m3$ in the X register and both AROF and BROF are in the reset state. AROF is set to indicate that the first of three multiply sub-cycles has been initiated. The B register mantissa is cleared to zero the first time in $J = 9$ to allow the first partial product to develop in a cleared register. Adjustment of the multiplicand occurs if required.

The second entrance to $J = 9$ is from $J = 8$ and occurs with both AROF and BROF in the set state, $m4$ in the X register, $m6$ in the B register, and a memory access in progress to load the A register with $M3$. Upon completion of the memory access, to load the A register with $M3$, adjustment of the multiplicand occurs if required. The J register is set to 7 for the multiply sub-cycle of $(M3 \times m4) + m6$ to develop the new partial product of $M7 + m7$.

The third entry to $J = 9$ is from $J = 8$ and occurs with AROF reset and BROF set, $M3$ in the X register, $M7$ in the B register, and a memory access in progress to load the A register with $M4$. Upon completion of the memory access to load the A register with $M4$, adjustment of the multiplicand occurs if required. The J register is set to 7 for the multiply sub-cycle of $(M4 \times M3) + M7$ to develop the new partial product of $M8 + m8$.

J = 10 - Store $S_{10} E_{10} M6$; Fetch $M3$

This J register setting is a part of the adjustment required after completing the first multiply sub-cycle and before initiating the second multiply sub-cycle. Entrance to this J register setting is from $J = 11$ where a store of $S_{10} E_{10} M6$ was initiated. Upon completion of the memory access, the stack address is counted down twice, in order to address $M3$, and a memory access is initiated to load the A register with $M3$. At the same time the X register contents ($m6$) are transferred to B and the A register mantissa contents ($m4$) are transferred to the X register. The exit from $J = 10$ to $J = 9$ occurs with the B register containing $m6$, the X register containing $m4$, and a memory access in progress to load the A register with $M3$.

J = 11 • MROF - Initiate Store of $S_{10} E_{10} M6$; Get $m4$

Upon completion of the memory access to load the A register with $m4$ (initiated at $J = 8$), a memory access is initiated to store $S_{10} E_{10} M6$. This J register setting is a part of the register set-up in preparation for the second multiply sub-cycle of $(M3 \times m4) + m6$ to develop the next partial product of $M7 + m7$.

J = 11 (AD2L) - Scale for Overflow.

If an overflow carry resulted from the addition of a carry at J = 10, the B and X registers contents M9 + m9 are shifted one position to the right with a corresponding increment of the exponent.

J = 14 (AD2L) - Final Normalization and Answer Set Up

If a final normalization of the product in the B and X registers is required (B13L), the B and X registers are shifted left one octade position with a corresponding decrement of the exponent. Simultaneously the most significant digit of m7 (presently stored in the M register, bits 14 through 12) is transferred to the least significant digit (octade) position of the X register. Note that the logic which indicates a transfer back to MU2L (if the answer is zero) has no significance when AD2L is entered from MU2L. This logic results through the use of common logic.

Once the product is normalized, it is placed in the proper register for termination of the operator; S₁₀ E₁₀ M10 in the A register and m10 in the B register. M (14 through 12) is cleared.

J = 15 - Exit

The A and B registers are marked as occupied. The product is marked as an operand and the exponent position of the B register is cleared. Fetch is enabled and the Syllable Execute Complete Level is true to terminate the operator. If either an exponent underflow or overflow is indicated, the appropriate interrupt is set in the interrupt register.

3.24 DOUBLE PRECISION DIVIDE

For the double precision arithmetic operators, an operand occupies two words. The second word of an operand is considered an extension of the mantissa of the first word of an operand; i.e., the mantissa of the first word of an operand is an integer and the mantissa of the second word of the operand is a fraction. When in the stack, the first word of a double precision operand is in the top of the stack and the second word of a double precision operand is in the second word of the stack. Therefore, double precision arithmetic operators operate on four words in the stack, removing those words from the stack and leaving the result as two words in the stack.

DIVIDE DOUBLE LENGTH

The double length operand addressed by the S register is algebraically divided by the double length operand in the A and B registers. The double length result is left in the A and B registers and the S register is reduced by two. Bit positions 48 through 40 of the least significant word of the double length result are set to zero. The flag bit of the most significant word of the double length result is set to zero. All non-zero results are normalized. The A and B registers are both set to full.

The double length operand in the A and B registers is normalized. If the operand in the A and B registers has a mantissa of zero, the double length operand addressed by the S register is placed in the A and B registers as the result, the divide by zero bit is set in the Interrupt register and the operation is terminated.

If the double length operand in the A and B registers does not have a mantissa of zero, the double length operand addressed by the S register is normalized. If the double length operand addressed by the S register has a mantissa of zero, the A and B registers are set to all zeros and the operation is terminated.

If neither double length operand has a mantissa of zero, the divide operation on the normalized operands takes place. A result of twenty six significant quotient digits is developed.

If the exponent of the result is greater than +63 or less than -63, the exponent overflow bit or exponent underflow bit, respectively, is set in the Interrupt register. The result in the A and B registers contains the correct double length mantissa, mantissa sign and exponent sign. The magnitude of the correct exponent is contained in the exponent field of the A register modulo 64.

DETAILED DESCRIPTION

J = 0 - Obtain Divisor Operand From Stack

At this *J* register setting the two word divisor operand *M1* and *m1* is obtained from the stack and placed in the *B* and *X* registers to allow normalization at *J* = 2. Fetch is unconditionally inhibited to give precedence to the loading of *A* and/or *B*.

If both registers are loaded on entry, the *B* mantissa is transferred to the *X* register and the *A* register contents are transferred to the *B* register. The *J* register is set to 2 to commence normalization.

If one register is occupied on entry, its contents are transferred to the *A* register if not already there, and a memory access is initiated to load the *B* register with *m1*. Subsequently the *A* register contents and the *B* register mantissa are transferred to the *B* and *X* registers respectively. The *J* register is set to 2 for initiation of the normalization process.

If both registers are unoccupied on entry, two memory accesses are initiated at *J* = 0, the first to load the *A* register with *M1* and the second to load the *B* register with *m1*. Note that *EEZL* will allow the loading of the *A* register to occur by preventing the *E* register from being set to 3 until after the *A* register is loaded. Once both registers are loaded, the *A* and *B* transfer to the *B* and *X* registers takes place. The *J* register is set to 2 for initiation of the normalization process.

J = 1 - Obtain Dividend From The Stack

At this *J* register setting, which follows the normalization of the divisor, the double length dividends (*M2* and *m2*) are placed in the *B* and *X* registers for normalization prior to initiation of the divisor. Note that both *AROF* and *BROF* are in the ones state on entrance to *J* = 1.

On entrance to *J* = 1, any action must await completion of the store memory access initiated at *J* = 2 for the storage of *M3* (*m3* is in the *A* register). The first memory access to be initiated at *J* = 1 loads the *B* register with *m2* (*S* is decremented twice to address *m2*). Upon completion of the memory access to load the *B* register with *m2*, a second memory access is initiated to load the *B* register with *M2*. Simultaneously, the *S* register is incremented to address *M2* with the *m2* operand being transferred to the *X* register. At the completion of the memory access to load *M2* into the *B* register, the *J* register is set to 2 for normalization of *M2* and *m2*. Note that both *AROF* and *BROF* are in a reset status when *J* = 1 is exited.

AAAAAAAA BURROUGHS FIELD ENGINEERING AAA TRAINING MANUAL AAA

- NOTE: 1. 0 = Setting of Stack Address Register(S) J4 THRU J13
 2. *m* = Redundant Data
 3. - = Cleared Register

DV2L
 DIVIDE SUB-CYCLES

SUB-CYCLE	J		REGISTERS			STACK			
			X	A	E	3	2	1	
1 AROF·BROF	4		<i>m</i> ₄	S ₁ E ₃ M ₃	S ₁₀ E ₄ M ₄	<i>m</i> ₃	<i>m</i>₃	<i>m</i> ₃	
	5		<i>m</i> ₄	S ₁ E ₃ M ₃	S ₁₀ E ₄ M ₄	<i>m</i> ₃	<i>m</i>₃	<i>m</i> ₃	
	5, 6 & 7 S.P. DIVIDE								
	7	Q02F·X13L	N13L·Q01F	Q ₁	M ₃	S ₀ E ₀ R ₁	<i>m</i> ₃	<i>m</i>₃	<i>m</i> ₃
			N14L·Q01F	Q ₁	M ₃	S ₁₀ E ₀ +1 R ₁	<i>m</i> ₃	<i>m</i>₃	<i>m</i> ₃
8			Q ₁	M ₃	S ₀ E ₀ R ₁	<i>m</i> ₃	<i>m</i>₃	<i>m</i> ₃	
2 AROF·BROF	9	MWOF	M ₃	S ₀ E ₀ R ₁	S ₁₀ E ₀ Q ₁	<i>m</i> ₃	(E=11)	<i>m</i> ₃	
	5		-	S ₁₀ E ₀ M ₃	S ₁₀ E ₀ R ₁	<i>m</i> ₃	(S ₁₀ E ₀ Q ₁)	<i>m</i> ₃	
	5, 6 & 7 S.P. DIVIDE								
	7	N13L·Q01F N13L·Q01F		q ₁	S ₀ E ₀ M ₃	S ₁₀ E ₀ R ₂	<i>m</i> ₃	(S ₁₀ E ₀ Q ₁)	<i>m</i> ₃
				q ₁	S ₁₀ E ₀ M ₃	S ₁₀ E ₀ R ₂	<i>m</i> ₃	(S ₀ E ₀ Q ₁)	<i>m</i> ₃
8			q ₁	S ₀ E ₀ M ₃	<i>m</i> ₃	(S ₀ E ₀ Q ₁)	<i>m</i> ₃		
3 AROF·BROF	10	EEZL	M ₃	S ₀ E ₀ q ₁	<i>m</i> ₃	S ₀ E ₀ Q ₁	(E=10)		
		EWZL	M ₃	S ₀ E ₀ q ₁	<i>m</i> ₃	(S ₀ E ₀ Q ₁)	S ₁₀ E ₀ q ₁		
	11	MROF	M ₃	S ₀ E ₀ M ₃	E=3	(<i>m</i> ₃)	S ₁₀ E ₀ Q ₁	S ₁₀ E ₀ q ₁	
	5		-	S ₁₀ E ₀ M ₃	<i>m</i> ₃	(<i>m</i> ₃)	S ₁₀ E ₀ Q ₁	S ₁₀ E ₀ q ₁	
	5, 6 & 7 S.P. DIVIDE								
7	N13L	q ₂	S ₀ E ₀ <i>m</i>	<i>m</i> ₃	(<i>m</i> ₃)	S ₁₀ E ₀ Q ₁	S ₁₀ E ₀ q ₁		
4 A. W06L (A≠0)	8	AROF·BROF	q ₂	S ₁₀ E ₁₀ q ₂	<i>m</i> ₃	(<i>m</i> ₃)	S ₁₀ E ₀ Q ₁	S ₁₀ E ₁₀ q ₁	
	12		<i>m</i> ₃	S ₁₀ E ₁₀ q ₂ -1	-	<i>m</i> ₃	(S ₁₀ E ₁₀ Q ₁)	S ₁₀ E ₁₀ q ₁	
	13		<i>m</i> ₃	8 ¹³ -1	q ₂	<i>m</i> ₃	(S ₁₀ E ₁₀ Q ₁)	S ₁₀ E ₁₀ q ₁	
MU2L→T	0	Q05F·AROF·BROF	<i>m</i> ₃	Q ₂	S ₁₀ E ₁₀ q ₂	<i>m</i> ₃	(S ₁₀ E ₁₀ Q ₁)	S ₁₀ E ₁₀ q ₁	
4 B. W06L (A=0)	8	AROF·BROF	<i>m</i> ₃	Q	<i>m</i> ₃	(<i>m</i> ₃)	S ₁₀ E ₁₀ Q ₁	S ₁₀ E ₁₀ q ₁	
	14	MROF·BROF MROF·BROF	<i>m</i> ₃	E=2 S ₁₀ E ₁₀ Q ₁	- E=3	<i>m</i> ₃	(S ₁₀ E ₁₀ Q ₁)	S ₁₀ E ₁₀ Q ₁ (S ₁₀ E ₁₀ q ₁)	
EXIT	15			S ₁₀ E ₁₀ Q ₁	S ₁₀ E ₁₀ Q ₁	<i>m</i> ₃	S ₁₀ E ₁₀ Q ₁	S ₁₀ E ₁₀ Q ₁	

or

Sub-Cycle Two Exit. Upon completion of the second sub-cycle for the development of q_1 , entry to $J = 8$ occurs with AROF set and BROF reset. The A and the X register contents (mantissa only) are interchanged, placing q_1 in A and the divisor in X. The B register retains the remainder (R2), which is meaningless at this time since it is not used in any fashion for arithmetic purposes. AROF is set to one redundantly and both the E and J registers are set to 10 to set up the storage of the A register contents (q_1). Also, BROF is set to one and the S address is decremented to point at the location previously occupied by m_2 .

Sub-Cycle Three Exit. Entry to $J = 8$ at this time occurs with both AROF and BROF set, which is upon completion of the third sub-cycle for the development of $\overline{q_2}$. With BROF on, $\overline{q_2}$ is checked for a zero mantissa (W06L). If this is the case, the answer is the two previously developed terms ($Q_1 + q_1$, see summary of operation). The E register is set to 2 to initiate a memory access to load the A register with S10 E10 Q1 and the J register is set to 14 for subsequent termination of the operator. If the mantissa is not zero (W06L'), the J register is set to 12. The A register mantissa contents are complemented which forms q_2-1 . The B register is cleared to zero and Q01F is set to form an 8's complement on the subsequent add cycle at $J = 12$ in order to develop q_2 ($Q_2-1 + 1 = q_2$). Since AROF is on, BROF is redundantly set and the S register is decremented to point at S10 E10 Q1.

J = 9 - Store Q1; Initiate 2nd Sub-cycle

When the store of Q_1 is complete (MR)F), the registers are restored by transferring the X register contents (divisor) back to the A register, the A register contents (R1) are transferred back to the B register and the X register is cleared in preparation of the next quotient development. The J register is set to 5, initiating the divide cycle.

J = 10 - Store q_1 ; Initiate Read of m_3

Entrance to $J = 10$ is from $J = 8$, where a store of q_1 was initiated. Upon completion of the memory access, the stack address is counted up twice via EEZL in order to point at the low order mantissa of the normalized divisor (m_3). In conjunction with the second count up of the stack address (EWZL), a memory access is initiated to load the B register with m_3 . Simultaneously, the X register contents, complemented divisor ($\overline{M_3}$), are transferred to the A register. The J register is set to 11 where the 3rd sub-cycle is initiated.

J = 11 - Initiate 3rd Sub-cycle

Upon completion of the memory access (MROF), the X register is cleared in preparation of the divide cycle to develop $\overline{q_2}$. The J register is set to 5 to initiate the divide cycle.

J = 12 - Develop Q_2 q_2

Entry to this J register setting indicates that $\overline{q_2}$ was not equal to zero; therefore, a one is added to q_2-1 (via Q01F; with B cleared) to develop q_2 . In essence, the 8's complement of q_2 is developed, $\overline{q_2}$ was complemented at $J = 8$ and with the addition of a one at this time its 8's complemented is developed.

AAAAAAAA BURROUGHS FIELD ENGINEERING AAA TRAINING MANUAL AA

Simultaneously, the B register mantissa (equal to zero) is complemented and transferred to the A register. Thus the A register mantissa becomes a complemented extension of the B register mantissa. The A register contains Q_2 and the B register contains $q_2 \cdot 8^{-13}$. The sign bit $A_{47}F$ is reset to insure that the result sign (already developed) is not altered during double precision multiply. $Q_{05}F$ is set to the one state to inhibit exponential arithmetic during MU2L. The J register is set to 13 where MU2L is initiated.

J = 13 - Change Operator Level

The most significant octade positions of the A register mantissa (bits 39 through 37) are cleared to zero insuring a single position left shift of the $Q_2 + q_2 \cdot 8^{-13}$ double length operand at the start of MU2L. $Q_{01}F$ is cleared to zero because the logic of MU2L assumes it to be initially in a cleared status. $T_{09}F$ is set and $T_{10}F$ is reset changing the operator level to MU2L. The J register is set to zero for commencing MU2L at the beginning of the operator. Note that there will not be a return to DV2L at the completion of the MU2L operator (see MU2L write-up).

J = 14 - Answer = $Q_1 + q_1 \cdot 8^{-13}$

Entry to this J register setting occurs if the term $\overline{q_2}$ is found to be equal to zero (at J = 8), in which case the fractional part of the normalized divisor (m_3) was equal to zero. Therefore, the final quotient is the result of the integer division which developed $Q_1 + q_1 \cdot 8^{-13}$. (See summary of operation.) At the completion of the memory access, initiated at J = 8 to load the A register with $S_{10} E_{10} Q_1$, the stack address is decremented and a memory access is initiated to load the B register with $q_1 \cdot 8^{-13}$. $B_{07}F$ is reset so that at the completion of the memory access to load the B register, the J register may be set to 15 for termination of the operator.

J = 15 - Exit; Round

The A register flag bit is set to zero to insure the double length operand is marked as an operand. $A_{07}F$ and $B_{07}F$ are set to indicate valid information. The B register flag, sign and exponent bits are cleared since these bit positions are invalid. Fetch is enabled and the syllable execute complete level is true to terminate the operator. If either an exponent underflow or overflow condition is detected, the appropriate interrupt is set into the interrupt register.

3.25 EXPONENTIAL ARITHMETIC

In any Multiply or Divide operator (except Remainder Divide), if the operator logic sets Q02F, the exponential arithmetic is initiated and proceeds without regard to any J register setting. The execution of the exponential arithmetic consists essentially of an algebraic addition of the contents of two binary counters: the A register exponent field with its extension, and the B register exponent field with its extension. In the following discussion, reference to the exponent field, implies the complete exponent field including its extension.




FIGURE 3.25-1 EXPONENT ARITHMETIC REGISTERS

Figure 3.25-1 illustrates the A and B register exponent fields; also indicated are the set and shift paths which are utilized. The procedure used in the performance of the algebraic arithmetic of the exponent fields is to modify (increment/decrement) the B exponent field by the contents of the A exponent field in a serial fashion. This can best be seen by following a simplified sequence of events: The least significant bit position of the A exponent field (A40F) is interrogated. If it is set, the B exponent field is incremented or decremented (depending on a sign comparison). If it (A40F) is reset, no modification of the B exponent field is required. Next, the A and B exponent fields are shifted to the right (one binary bit position), with the contents of B40F being circulated to the A exponent field (MO7F bit position). At this time the complete procedure is repeated, only it is noted that now A40F contains the previous contents of A41F; i.e., the contents of A40F have the significance of a binary two. Each time the procedure is repeated, the contents of A40F has a correspondingly more significant binary value. The procedure is completed when all bit positions are utilized, and at this time the sum will be in the A register.

Since the B exponent field has been shifted twice at this time ($M = 2$), the B exponent field is actually being incremented or decremented by the value 4. Simultaneously, the M counter is counted up to 3, but neither the A or B exponent fields are shifted. With the M counter equal to 3, the level W16L is again true and the actions resulting from this level are performed. The next setting of the M counter is 4 which again gates the level W15L true. With the level W15L true, the previously described actions are repeated. At this time, however, the B exponent field is incremented or decremented by the value of 8 completing the algebraic addition of a plus or minus 12 (decimal).

When the M counter is equal to 9, the result will be in the A exponent field in either a true or complementary form. The result would be in complementary form if the result had gone negative, in which case it must be de-complemented. The logic of this follows: if, during the exponent arithmetic operation, the B exponent field is equal to zero ($W72L \cdot M11F'$) and the B exponent must be decremented ($WBDL$), the next intermediate result will appear in complementary form ($M11F$ will be set). In this case, the B exponent field is shifted right, $M11F$ must not be cleared. The logical flip-flop Q06F is set to remember that the result has gone negative, and on subsequent shifts of the B exponent field, Q06F prevents the clearing of $M11F$. Should the B exponent field go positive again due to a subsequent increment, $M11F$ will automatically be cleared via the internal register count logic. Therefore, Q06F and $M11F$ being set at $M = 9$ ($Q06F \cdot M11F$), indicates the result is in complementary form.

```

WBDL = + W15L • T06L • B46F
      + W15L • T12L • B46F'
      + T13L • A40F • W16L • A46F' • B46F
      + T13L • A40F • W16L • B46F • A46F
T06L - Single and Double Precision Multiply
T12L - Single and Double Precision Divide
T13L - S.P. and D.P. (Multiply and Divide) and Integer Divide
  
```

If the result is in a true form, the $M11F$ bit position could again be in the set state. If $M11F$ is set, Q06F being in the reset state indicates that the result is an overflowed sum in a true form and is not a complemented sum. For example, suppose that the initial value of the B exponent field is 077 and the increment value is true. The result would be (octal) $001 + 077 = 100$, $M11F$ would be on, and yet the sum in the B exponent field is not in a complementary form. In that case, Q06F being reset, supplies the necessary information for the next setting of $M11F$; i.e., $M11F$ is to be reset.

$M11F'$. The result obtained in the A exponent field is in true form and is transferred to the B exponent field. The highest possible value that the result may obtain is 213 (octal). This result cannot be stored in the A exponent field. An additional flip-flop would be required to store the leading 2. Therefore, B40F must be tested to detect an eventual overflow. W02F and M12F are unconditionally cleared, indicating the operation is completed.

ENTER CHARACTER MODE

Upon entry to this operator there are two requirements which must be met; the top word in the stack must be a destination address, and the previous control word in the stack must be a Mark Stack Control Word.

The top word in the stack is put in the A register and the B register is cleared for the building of a Return Control Word (RCW). A RCW is constructed and pushed down into the stack. The C and L registers are stored in the RCW in the normal way, but it is a redundant operation.

The Processor is placed in sublevel (SALF) and character mode (CWMF), the mark stack flip-flop is reset (MSFF to 0) and the operator is terminated by changing the operator in the T register to a Recall Destination Address (RDAL) with the J register set to two.

DETAILED DESCRIPTION

JOOL

If either or both the A and B registers are occupied on entry, the appropriate memory accesses are initiated to store the contents in the stack. If both registers are initially empty or when the memory access is initiated to store the B register contents (if one is required), the J register is set to 4 to continue the operation.

B to A

If the A register is empty and the B register full (AROF' • BROF') and an ECML operator in the T register (T12F), the contents of the B register (a destination address) are transferred to the A register for later interrogation and use.

E to 2

With both the A and B registers unoccupied (AROF' • BROF') and the ECML operator in the T register (T12F), initiate a memory cycle to obtain the top word of the stack in the A register.

JO4L

B to 0

Upon completion of the memory access initiated at J = 0 or if no memory access was initiated (EEZL), the B register is cleared to facilitate the construction of either the mark stack control word or the return control word, depending upon the operator.

AAAAAAAAA BURROUGHS FIELD ENGINEERING A A A TRAINING MANUAL AAA

J to 5

If this is the Mark Stack operator (T12F'), proceed to J = 5 to construct the mark stack control word.

J to 7

If this is the Enter Character Mode operator (T12F), proceed to J = 7 to construct the return control word.

J05L

The mark stack flip-flop is unconditionally set indicating that a mark stack control is in the stack. The flag and identification bits are set (B48 and B47) to one (B45 was set to zero at J = 4) to identify this word as a mark stack control word. If the mark stack flip-flop is reset and the Processor is in sub-program level (MSFF' • SAIF'), the J register is set to 6 for subsequent storage in the PRT. If not in sub-program level or a previous MSCW had been constructed, the J register is set to 1 where the storage address of this MSCW is placed in the F register.

J06L

Upon completion of the memory access initiated at J = 5, for storage of the mark stack control word (EEZL) in the stack, the base address of the PRT plus 7 is placed in the M register. The nine bits of the R register (base of the PRT) are transferred to the high order bit positions of the M register. The M register bits, 6 through 4 are cleared to zero and bits 3 through 1 are set to 7. Thus, the base of the PRT plus 7 is assembled in the M register. A memory access is initiated to store the MSCW at the indicated address. The J register is set to 1 for storage of the MSCW stack address in the S register.

J01L

Upon completion of the memory access initiated at either J = 5 or J = 6, the S register contents are stored in the F register. The syllable execute complete level is true to terminate the mark stack operator.

J07L - Enter Character Mode Operator.

A Return Control Word is constructed by setting the values of the L, C, F, H, V, G, and K registers into the B register. B48F and B47F are set to one to identify the control word. The storing of the C and L registers is not necessary as they continue to count in sequence as they normally would.

S + 1

Increment the S register by 1 to store the RCW at the top of the stack.

AAAAAAAAA BURROUGHS FIELD ENGINEERING AAA TRAINING MANUAL AA

3.27 EXIT

REWEL - 0435

Registers A and B are marked empty. The word addressed by the F register, the return control word, is placed in the B register.

If the flag bit of the word in the B register is 1, the operation is continued. If the flag bit is 0 and the Processor is in the normal state, the Flag Bit Interrupt is set and the operator exited with the Return Control Word left at the top of the stack. If the flag bit is 0 and the Processor is in the control state, the operator is terminated but the interrupt is not set.

The C, L, G, H, K and V registers are set to the contents of their respective fields of the return control word in the B register. The S register is set to the contents of the F register field of the return control word in the B register.

The word now addressed by the S register, the mark stack control word, is read from memory into the B register. The R and F registers are set to the contents of their respective fields, of the mark stack control word. The mark stack flip-flop and the program level flip-flop are set to the contents of their respective positions of the mark stack control word. The S register is decreased by one. The A and B registers are set to empty.

The mark stack bit of the word in the B register is examined. If this bit is zero the operation is completed.

If the mark stack bit is one, the program level bit is examined. If the program level bit is zero, indicating program level, the operation is completed.

If the program level bit is one, indicating sub-program level, the word addressed by the F register field of the mark stack control word, the previous mark stack control word, is placed in the B register. The mark stack bit is examined. If the mark stack bit is one, the process of reading the previous mark stack control word and examining its mark stack bit is repeated until a mark stack control word with the mark stack bit set to zero is placed in the B register. The contents of the B register is stored in the cell addressed by the contents of the R register plus seven. The operation is completed.

SUMMARY OF OPERATION

The Exit operator functions to exit from a sub-routine to either program or sub-program level. The C, L, K, G, V, H, R and F registers are restored to their respective values prior to sub-routine entry. The S register is set to one less than the address containing the mark stack control word.

DETAILED DESCRIPTION

J = 0

Fetch is inhibited (ICFL) to give precedence to loading of the B register. The A and B registers are marked as unoccupied. The address previously in the F register (address of the Return Control Word), is transferred to the S register so that a memory access may be initiated (E to 3) to load the B register with RCW.

AAAAAAAAA BURROUGHS FIELD ENGINEERING A A A TRAINING MANUAL AA

3.28 RETURN NORMAL
RETURN SPECIAL

RNML - 0235

RSPL - 1235

If the A register is empty, a word is placed in the A register by stack adjustment and the A register set to full. If both the A register and the B register are full, the B register is set to empty.

If the operator is Return Normal, the word addressed by the F register, the return control word, is placed in the B register.

If the operator is Return Special, the word addressed by the S register, the return control word, is placed in the B register.

If the flag bit of the word in the B register is 1, the operation is continued. If the flag bit is 0 and the Processor is in the normal state, the Flag Bit Interrupt is set and the operator exited, with the A and B registers marked full. If the flag bit is 0 and the Processor is in the control state, the operator is terminated, but the interrupt is not set.

The C, L, G, H, K, and V registers are set to the contents of their respective fields of the return control word in the B register. The S register is set to the contents of the F register field of the return control word in the B register.

The word addressed by the S register, the mark stack control word, is read from memory. The R and F registers are set to the contents of their respective fields of the mark stack control word. The Mark Stack Flip-flop and the Program Level Flip-flop are set to the contents of their respective positions of the mark stack control word. The S register is decreased by one.

The mark stack bit of the word in the B register is examined. If this bit is zero, the operation is completed.

If the mark stack bit is one, the program level bit is examined. If the program level bit is zero indicating program level, the operation is completed.

If the program level bit is one, indicating sub-program level the word addressed by the F register field of the mark stack control word, the previous mark stack control word, is placed in the B register. The mark stack bit is examined. If the mark stack bit is one, the process of reading the previous mark stack control word and examining its mark stack is repeated until a mark stack control word with the mark stack bit set to zero is placed in the B register. The contents of the B register is stored in the cell addressed by the contents of the R register plus seven. The operation is completed.

The subsequent action of the return operation is similar to that of the operand or descriptor call syllable. If the syllable indication in the return control word indicated an operand call syllable, the subsequent action performed is described by the operand call flow chart. If the syllable indication in the return control word indicates a descriptor call syllable, the subsequent action performed is described by the descriptor call flow chart.

that was developed during the sub-routine (MSFF bit B32F is reset) or the return is to program level (sub-program level bit B31F is reset), the J register is set to 8 and no further actions occur at this J register setting.

If, however, this is not the first MSCW developed during the sub-routine and exit from the sub-routine is to sub-program level (B32F • B31F), then the previously constructed mark stack control words must be accessed until the first MSCW is located. Therefore, the S register is set from the F register field of the MSCW, presently in the B register, and a memory access is initiated to load the B register with the next lower MSCW. This process is repeated until the first MSCW is located. If more than one MSCW exists, the logical flip-flop Q06F is set to prevent the R and F registers from being set from other than the top MSCW (the first one accessed during this operator). When the first MSCW is located, the J register is set to 8.

J = 8

The address of the top MSCW, previously stored in the X register at J = 3, is transferred to the S register. The X register is cleared to zero. It may be used during the operand/descriptor call operator. The J register is set to 9 where the operator is changed to an operand/descriptor call syllable. If more than one MSCW were accessed at J = 4, Q06F would be set. Therefore, the last MSCW accessed at J = 4 is stored at the address R + 7. The R contents were obtained from the first MSCW interrogated during the return operator.

J = 9

Upon completion of the memory access to store the MSCW, or if none were required (EEZL), the S register is decremented by one to point at the address below the top MSCW; i.e., the top stack address prior to sub-routine entry.

The T register coding for a return normal/special has T01F set and T02F reset. At this time the T register is changed to a call syllable by setting T02F to one. The type of call (operand or descriptor) is dependent upon the status of Q05F, its status was established at J = 3. If Q05F is reset, T01F is reset to indicate an operand call. Otherwise the operator is a descriptor call. The J register is set to 2 to establish the entry point of the operand/descriptor call syllable. (Refer to the Operand/Descriptor Call operator flow chart and write-up).

AAAAAAAAA BURROUGHS FIELD ENGINEERING A A A TRAINING MANUAL AA

3.29 EXCHANGE

F FIELD TO CORE FIELD

F FIELD TO F FIELD

CORE FIELD TO C FIELD

CORE FIELD TO F FIELD

EXCL - 1025

FCXL - 1425

FFXL - 3425

CCXL - 5425

CFXL - 7425

The function of the Exchange operator is to exchange the top two words in the stack.

The remaining operators are referred to as Fixed Field Transfer Operators. Their function is to transfer a 15 bit field from the A register to the B register.

SUMMARY OF OPERATION

Upon entry to the operator, if either the A or B registers are unoccupied, stack adjustment is initiated to load both of the registers. If the operator is the Exchange operator, then the A and B register contents are exchanged and the operator is terminated.

The fixed field transfer operators use the two top words in the stack. The contents of the specified field of the top word is transferred to the specified field of the second (lower) word. The fixed fields are termed either 'F' which encompasses bits 30=>16 of either word or "Core" which encompasses bits 15=>1 of either word. On this basis, two words with two positions in each gives four combinations of exchanging the fields:

Transfer 'F' Field to 'F' Field - FFXL - 3241

The contents of bits 30=>16 of the A register are transferred to bits 30=>16 of the B register.

Transfer 'F' Field to "Core" Field - FCXL - 3241

The contents of bits 30=>16 of the A register are transferred to bits 15=>1 of the B register.

Transfer "Core" Field to "Core" Field - CCXL - 6241

The contents of bits 15=>1 of the A register are transferred to bits 15=>1 of the B register.

Transfer "Core" Field to 'F' Field - CFXL - 7241

The contents of bits 15=>1 of the A register are transferred to bits 30=>16 of the B register.

In all cases, the B register bits not transferred remain unchanged and the A register is marked empty.

3.31 LOAD

If the flag bit and the presence bit of the word in the A register are both one, the word in the A register is replaced by the contents of the cell addressed by the 15 low order bits of the A register.

If the flag bit of the word in the A register is zero, the 10 low order bits of the word in the A register are used as a relative address. The contents of the A register are replaced by the contents of the memory cell addressed after appropriate indexing of the relative address.

If the flag bit of the word in the A register is one and the presence bit zero, the presence bit in the interrupt register is set and the operation is terminated.

If the VARF Flip-flop is set, the Processor is set to sub-program level after the relative address operation and VARF is reset.

SUMMARY OF OPERATION

The load operator is used to read a word out of memory and store it in the A register. The address for this word to be read out of memory is determined in the following manner:

If the A register contains a:

- Descriptor - the address contained in the 15 low order bits of the A register is utilized.
- Operand - the address is determined by adding the 10 low order bits of the A register to a specified base address.

If the word initially in the A register is a descriptor, the presence must be on or an interrupt is initiated.

DETAILED DESCRIPTION

J = 0

The actions occurring at $J = 0$ may be separated into three groups according to the double lines. The first group places the top word in the stack into the A register if it is not already there. The second group of actions provides for the handling of descriptors. The third group is for the handling of operands.

Placing Top Word of Stack in A

If both registers are empty, a load of the A register is initiated. If A is empty with B loaded, the B register contents are transferred to the A register.

^^^BURROUGHS FIELD ENGINEERING^^^ TRAINING MANUAL ^^^

Handling of Descriptors

If the word in the A register is a descriptor (AROF • A48F) and the presence bit is off (A46F'), a presence interrupt is set into the interrupt register by the setting of U15F, U16F and U17F. If the word addressed is present in core memory (A46F set), the 15 low order bits of the A register are transferred to the M register and a memory access is initiated to load the A register from the cell addressed by the M register.


Handling of Operands

If the word in the A register is an operand (AROF • A48F) the 10 low order bits of the A register are used to develop a relative address, the address of the word to be loaded into the A register. Figure 3.31-1 shows the bit coding utilized to develop a Relative address.

SALF	Bit 10	Bit 9	Bit 8	MS	Absolute Address	
					Base	Relative
					0	-
1	0	-	-	-	R+	Bits 9 thru 1
1	1	0	-	0	F+	Bits 8 thru 1
1	1	0	-	1	(R+7)+	Bits 8 thru 1
1	1	1	0	-	C+	Bits 7 thru 1
1	1	1	1	0	F-	Bits 7 thru 1
1	1	1	1	1	(R+7)-	Bits 7 thru 1

FIGURE 3.31-1. RELATIVE ADDRESS CODING

R relative. If the Processor is not in sub-program level of operation (SALF') or it is in the sub-program level but the ALOF bit is reset (ALOF'), the base address is to be R relative. Subsequently, the 10 low order bits of the A register are added to the nine bits of the R register (presently in the high order of M) with the sum placed in the M register.



Once the A and B registers are loaded (AROF • BROF), the T register contents are looked at to determine what the operation will be.

AROF • BROF • EEZL • T11F

If the A and B registers are loaded and the operator in the T register is Index (T11F'), add the A and B registers and place the sum in the B register. The A register remains unchanged. Set the J register to J = 2.

AROF • BROF • EEZL • T11F • T09F

If the A and B registers are loaded (AROF • BROF • EEZL) and the operator is F & S Set/Store (T11F • T09F'), mark the A register as empty (AROF to 0) and terminate the operation (EXIT). At the same time examine the two low order bits of the A register to determine the exact operation.

A02F

If the operation is to set one of the registers, then mark the B register as empty (BROF to 0).

A02F • A01F

If the operation is to set (A02F) the S register (A01F), then transfer bits 15 ⇒ 1 of the B register to the S register.

A02F • A01F

If the operation is to set the F register (A01F'), then transfer bits 30 ⇒ 16 of the B register to the F register. Set SALF to place the Processor in sub-level.

A02F • A01F

If the operation is to store (A02F') the S register (A01F), then transfer the contents of the S register into B [15 ⇒ 1].

A02F • A01F

If the operation is to store (A02F') the F register (A01F'), then transfer the contents of the F register into B [30 ⇒ 16].

<u>3.34</u> <u>BRANCH FORWARD NON-DESTRUCTIVE</u>	ZFNL - Y051/X451
<u>BRANCH BACKWARD NON-DESTRUCTIVE</u>	ZBNL - X151/X551
<u>BRANCH FORWARD DESTRUCTIVE</u>	ZFDL - X251/X651
<u>BRANCH BACKWARD DESTRUCTIVE</u>	ZBDL - X351/X751
<u>DELETE</u>	DELL - 0051

The above listed branch operators will examine a field of bits within the second word in the stack starting at the bit position specified by the G and H registers. The length of the field is specified by the four high order bits of the T register (T12F ⇒ T09F) with a maximum field length of 15 bits.

If the specified field is equal to zero, the A register is marked as empty and the operator is terminated; no branching occurs. If the specified field is unequal to zero, execute a syllable branch, either forward or backward. In either case, if the operator is Destructive, unconditionally mark the B register as empty.

If the operator is the Delete operator, then the top word in the stack is deleted from the stack.

SUMMARY OF OPERATION

The Delete operator will delete the top word in the stack. Upon entry to this operator the stack can be in one of four configurations, depending upon the status of AROF and BROF. The deletion will occur as follows for the various stack configurations:

<u>AROF</u>	<u>BROF</u>	<u>ACTION</u>
0	0	Count S - 1
0	1	Set BROF to 0
1	0	Set AROF to 0
1	1	Set AROF to 0

The delete will take place if the repeat count field of T is less than four (TL4L), that is, if one of the branch on non-zero field operators has a field length of zero, then the operator will only delete the top word in the stack.

The Branch on Non-zero Field operators will operate as follows:

Branch Forward on Non-Zero Field Non-Destructive

This operator tests a field of the word in the B register for zero. If the field is zero, the A register is marked empty and the operator is terminated. If the field is not zero, the T register is changed to a syllable branch forward unconditional.

Branch Forward on Non-Zero Field Destructive

This operator tests a field of the word in the B register for zero. If the field is zero, the A and B registers are marked empty and the operator is terminated. If the field is not zero, the B register is marked empty and the T register is changed to a syllable branch forward unconditional.

AROF • BROF

When the A and B registers are loaded, the J register is set to 9, the A and B registers are exchanged, and the repeat count field of the T register is counted down (T-4). The count down by 4 is actually counting down the field length by one because only the four high order bits of the repeat counted are effected. The count down is in preparation of testing the first character of the field to be tested.

JO1L

Upon completion of a memory cycle for stack adjustment count the S register down 1 and return control to J = 0. Mark the B register as valid.

JO8L

TO8F

Mark the B register as empty, this is a destructive operator.

HE5L

When the H register is equal to 5 the last bit of the character in the Y register is being tested; clear the Y register (Y to 0).

BENL

If the bit in Y, pointed to by H, is unequal to zero, change control to J10. A non-zero bit has been found in the field and there is no need to test the rest of the field; proceed with the branch.

BENL + TL4L

If the bit in Y, pointed to by H, (BENL) is unequal to zero or if the repeat count field of the T register is less than four (TL4L), then this is the end of the test for a non-zero field. Interchange the contents of the A and B registers to restore them to their original configurations.

TL4L

With the repeat count field of the T register less than four (TL4L) the last bit of the field is being checked; restore the Dials to their original settings from the X register.

AAAAAAAAA **BURROUGHS FIELD ENGINEERING** AAAAA TRAINING MANUAL AA

3.35 VARIABLE FIELD ISOLATE

The Variable Field Isolate operator will select a field of bits from the top word in the stack (1 to 39 bits long) and create a new word with this field, right justified. This new word will be an operand and will replace the top word in the stack.

The G and H registers index the high order bit of the field. The operator variants (L located in T [12 ⇒ 10] and S located in T [9 ⇒ 7]) indicate the size and right hand offset of this field. The L variant indicates the number of characters that make up this field, including the first and last bits. The S variant indicates the offset, right justification, of the low order bit of the field, that is, how many low order bits in the last character of the field are to be discarded.

The right justification of the field will make use of both octal and binary shifting. If the value in the S variant is less than three, the bit position to be right justified is in the low order octade of the last character of the field. Only binary shifting is necessary, the S variant is counted down by one with each binary shift. Right justification is complete when the S variant is equal to zero.

Example: "x" indicates the bit position right justifying to.

- 1.

	x

 S = 1; S is set to one to indicate the number of binary shifts required to right justify bit "x".

- 2.

	x

 S = 0; One binary right shift places bit "x" into the low order bit position, S is counted down to 0, now indicates that field is right justified.

If the S variant is three or greater, the bit position to be right justified is in the high order octade of the last character of the field. The right justification will be accomplished by one octal shift followed by the required number of binary shifts. Since one octal shift is equal to three binary right shifts, the S variant must be decremented by three. However, existing machine logic makes it more expedient to first adjust the S variant by adding one and then subtract four when the octal shift takes place. This will leave a value in the S variant which is the number of binary shifts required to complete the right justification.

Example: "x" indicates the bit position right justifying to.

- 1.

x	

 S = 4; S is equal to four to indicate the number of binary shifts required to right justify bit "x".

- 2.

x	

 S = 5; S is adjusted in preparation for an octal shift by adding one to the S variant.

- 3.

	x

 S = 1; One octal shift places bit "x" into the low order octade, S variant is decreased by four and now indicates the actual number of binary shifts remaining.

4.

	x

$S = 0$; One binary right shift places bit "x" into the low order bit position, S is counted down by one when the shift occurs, now equal to zero to indicate that right justifying is complete.

Figure 3.35-1 depicts the initial offset (S variant) with respect to the adjusted offset and the number and type of shifts required for each setting of S.

INITIAL OFFSET	ADJUSTED OFFSET	OCTAL SHIFTS	BINARY SHIFTS
0	0	0	0
1	1	0	1
2	2	0	2
3	4	1	0
4	5	1	1
5	6	1	2
6	DISALLOWED VALUES OF S		
7			

FIGURE 3.35-1 S VARIANT ACTIONS

The S variant can only contain the values of zero through five to indicate the number of bits that the field is to be right justified. The values of six or seven are disallowed. The reason being that there are only six bits to a character and if the offset is greater than five it will include an entire character, therefore, the L variant would be one less to transfer one less character.

SUMMARY OF OPERATION

If necessary, stack adjustment is initiated to place the top word of the stack in the A register.

To isolate the field of 13 bits in Figure 3.35-2 (A), starting with the bit labeled 1 and ending with the bit labeled 13, the following conditions must exist upon entry to the operator:

1. The G register is equal to 2 to index the third character of the word in the A register.
2. The H register is equal to 1 to index the second bit of this character, the bit labeled as 1.
3. The L variant of the operator is equal to 3 to indicate the number of characters in the field.
4. The S variant of the operator is equal to 4 to indicate the number of bits the field is offset from the right hand bit of the last character. The unwanted bits in Figure 3.35-2 are designated by "u".

SECTION 4

CHARACTER MODE OPERATIONAL FLOWS

4.1 TRANSFER SOURCE CHARACTERS

TSDL-XX77

This operator transfers characters from the source string, starting at the position specified by the M and G registers, to the destination string, starting at the position specified by the S and K registers. The number of characters transferred is specified by the repeat field.

Prior to the execution of the operator, the H and V registers are tested for zero. If either the H and/or V register is not equal to zero, it is set to zero and the G and/or K register is increased by one. Overflow into the M and/or S registers can occur.

Successive characters proceed from left to right within a word and to consecutively higher memory addressed by word. At the completion of the operation, the M, G, S and K registers specify the next source and destination character in sequence.

SUMMARY OF OPERATION

The repeat-count field of the operator in the T register specifies the number of characters that are to be transferred. Any number of characters from zero to a maximum of 63 may be transferred by this operator.

Upon entry to the operator, the bit pointers are interrogated to determine if they point at the first bit of a character (zero). If the bit pointers do not equal zero, they are unconditionally set to zero and their associated character pointers are advanced. If the advancement of the character pointers causes overflow of the character pointers (7 to 0), their associated word address registers are incremented.

Once the bit pointers have been adjusted (if required), the repeat count field is checked for a zero content. If the repeat count field is zero, the operator is terminated. If the repeat count field is not equal to zero, the A and B registers are loaded if either is initially empty. If the registers are initially occupied, and character pointer adjustment is required which overflows into the next word, the A and/or B registers are reloaded.

Once the A and B registers are loaded, the Bit pointers equal zero and if the repeat count field does not equal zero, the B register is checked for alignment. If the three bits of the K register are equal to the three high order bits of the N register (8-4-2), the B register is in alignment. If they are not equal, the B register will be shifted either right or left and the N register counted up or down until K is equal to N. When the B register is in alignment, the character pointed to by the K register is in the output alignment station (the 15 and 16 octade positions of the B register).

Transfer of characters can begin, once the B register is in alignment. The transfer is accomplished by first transferring the character in the A register, pointed to by the G register, to the Y register. Simultaneously, the B

AAAAAAAAA BURROUGHS FIELD ENGINEERING A A A TRAINING MANUAL AA

VEZL'

If the bit pointer for the B register is not equal to zero (VEZL'), the character pointer is incremented ($K + 1$) to point at the next character in sequence. If, at this clock pulse, the B register is loaded and is in alignment (KENL • BROF), the increment of the K register will cause misalignment of the B register. Therefore, to maintain alignment, the B register is shifted left and circulated two octade positions with a corresponding increment of the N register. The first shift occurs at this clock pulse time, and the second shift occurs at $J = 6$.

If the character pointer for the destination string is pointing at the last character of a word (KE7L) at the time it is incremented, the B register is marked unoccupied to facilitate reloading. If the B register requires reloading when KENL is true, its present contents must first be stored in memory. If KENL is true when KE7L is true, the B register is not in its original configuration, as obtained from memory (it has been shifted), thus the alignment procedure described above serves to place the B register in its proper form for storage.

If the character pointer for the destination string is pointing at the last character of a word, and the N register is equal to zero (KE7L • NEZL) at the time the character pointer is incremented, the destination string address register is incremented by one ($S + 1$). In this case, the B register is in its original configuration and does not require storage in memory; i.e., it already is in memory in proper form. Thus the only requirement is to reload the B register with the next word in sequence.

TEZL' • VEZL • HEZL

Once the bit pointers are equal to zero and the repeat count field indicates characters to be transferred, the A and B registers are loaded if required. If, on entry to the operator, the bit pointers were not equal to zero and the subsequent increment of the character pointers causes a word overflow, the A and/or B registers would be loaded (as required) regardless of their entry status to the operator. If both registers are marked unoccupied, the B register is loaded first by the setting of E to 3. This allows the B register to be aligned while the A register is being loaded. Once the B register is occupied, a load of the A register is initiated by the setting of E to 4.

MROF

If MROF is true at $J = 0$, this can only be the completion of a memory access to load the A register. Therefore, the A register is marked as occupied.

BROF • TEZL' • VEZL

Alignment of the B register occurs when the B register is occupied, there are characters to be transferred and the bit pointers are equal to zero. The specific actions during the alignment process are as follows:

the E register is set to 11 and the J register is set to 3. If the G register overflows ($GE7L + 1$) and the K register does not ($KE7L'$), the source address register is incremented ($M + 1$) and a load of the A register is initiated. If the G register overflowed, or neither register overflowed, the J register is set to 5. Note that if the B register is stored in memory, it is in the proper configuration for storage at this time and no adjustment of the B register is required prior to storage in the destination string.

J = 3

Upon completion of the B register store memory access (MWRF), the destination string address register is incremented by one ($S + 1$) to address the next word in sequence. At the same time, the G register is tested to determine if it also overflowed at $J = 2$. If the G register did overflow, it would not be equal to zero ($GE7L + 1 GEZL$). Therefore, the source address register is incremented ($M + 1$), a memory access is initiated to load the A register (E to 4) and the J register is set to 4. If the G register did not overflow, the B register is reloaded, if the repeat count field in the T register is equal to less than eight (TL8L). Since the information in the destination string is normally overwritten completely with new information, the B register only requires reloading if the T register is less than eight; this indicates that less than a complete word is to receive new information. If the G register did not overflow, the J register is set to 5.

J = 4

When the A register is reloaded from the source string (MROF), the J register is set to 5 to continue the operation. If the T register is less than eight (TL8L) the B register requires reloading. Its reloading was delayed at $J = 3$ to give precedence to the load of the A register, the B register will only require reloading during the last word of the transfer operation. The E register is set to 3 to initiate a load of the B register if required.

J = 5

Upon completion of a memory access to load either the A or B register (if a load was required), the repeat count field of the T register is interrogated. If TEZL is true, the transfer of all characters is complete and the syllable execute complete level is true to terminate the operator. If TEZL' is true,, additional characters require transfer. The next character in the A register, specified by the G register, is transferred to the Y register. The B register is shifted left one-half character position with the N register being incremented. The J register is set to 2 for the other half character shift and the transfer of the character in the Y register to the B register.

J = 6

This J register setting is only attained if, on entry to the operator, the V register was not equal to zero and the B register was initially occupied and in alignment with the K register (KENL). If at $J = 0$, the K register did not equal seven, the B register is brought back into alignment (K was decremented) by two half character shifts, the first at $J = 0$ and the second at this J register setting. In this case, BROF remains set and gates a return to $J = 0$.

4.2 TRANSFER SOURCE ZONE

TZDL-XX76

This operator transfers the zone portion of the characters in the source string starting at the position specified by the M and G registers, to the zone portion of the characters in the destination string, starting at the position specified by the S and K registers. The numeric portions of the destination string characters are retained. The number of zones transferred is specified by the repeat field.

Prior to the execution of the operator the H and V registers are tested for zero. If either the H and/or V register is not equal to zero, it is set to zero and the G and/or K register is increased by one. Overflow into the M and/or S registers can occur.

Successive characters proceed from left to right, within a word, and to consecutively higher memory, addressed by word. At the completion of the operation, the M, G, S and K registers specify the next source and destination character in sequence.

SUMMARY OF OPERATION

The operation of the Transfer Source Zone Operator is almost identical to the operation of the Transfer Source Character Operator. Therefore, refer to the subject describing the Transfer Source Character Operator for a detailed description of specific actions. Only the minor differences are described in this write-up.

Once the operation proceeds to the point of starting the transfer operation, [B register in alignment and A register loaded ($J = 0$)], the character in the A register, pointed to by the G register, is transferred to the Y register. The character in the B register output alignment station is transferred to the Z register, and the B register receives the first of two character shifts. Thereafter, when the B register receives its second character shift ($J = 2$) to place the character position pointed to by the K register in the input alignment station, the zone portion of the character in the Y register is transferred to the B register. At the same time the numeric portion of the character in the Z register is transferred to the B register. The Y and Z registers are cleared, the character pointers are incremented, and the repeat count field is decremented to tally the zone transfer. The operation proceeds until the T register is equal to zero.

The basic difference can be seen in the storage function of the Z register to hold the numeric portion of the character shifted out of the B register for later insertion into the B register input station. Also, the fact that only the zone portion of the character in the Y register is transferred to the B register input alignment station.

^^^ BURROUGHS FIELD ENGINEERING ^^ TRAINING MANUAL ^^^

DETAILED DESCRIPTION

For the detailed description of the Transfer Source Zone Operator, see subject 4.1 entitled "Transfer Source Characters" and note the exceptions described in the paragraphs under the "Summary of Operation".

4.4 TRANSFER PROGRAM CHARACTERS
TRANSFER BLANKS FOR NON-NUMERICIS

TPDL - XX74
TBZL - XX12

The Transfer Program Characters operator transfers characters from the program string, starting at the position specified by the C and L registers, to the destination string, starting at the position specified by the S and K registers.

The number of characters transferred is specified by the repeat field. When the repeat field is odd, the first character in the program string is skipped.

The next program syllable fetched is the syllable following the one containing the last character transferred.

Prior to the execution of the operator, the V register is tested for zero. If the V register is not equal to zero, it is set to zero and the K register increased by one. Overflow into the S register can occur.

The Transfer Blanks for Non-Numerics operator tests a string of characters, starting with the character pointed to by the S and K registers. If a character tested is non-numeric, it is replaced in the string by a blank. The operation continues until the repeat field of T is equal to zero or a numeric character is encountered. If a numeric character is encountered, it is returned to the string and the operator is terminated.

SUMMARY OF OPERATION

Transfer Program Characters

The operation of the Transfer Program Characters Operator is similar to the operation of the Transfer Source Characters Operator. The primary difference lies in the fact that the Source String is not utilized as a source of characters to be transferred to the destination string. The source of characters obtained for subsequent transfer to the destination string is from the Program String. Therefore, the C register is utilized to address the program string for insertion of words into the P register. In this sense, the word in the P register does not contain program syllables, it contains characters to be transferred to the destination string.

In order to specify an individual character in the P register, the existing circuitry is modified; i.e., the L register normally points to a syllable (which occupies two character positions). Therefore, logic is provided (the 7th bit of the T register) to differentiate between the two character positions. For example, when the L register is specifying one of the two character syllable positions of the P register, the T07F bit being reset indicates the most significant character of the syllable, and the T07F bit being set indicates the least significant character of the syllable. Another way of considering the character selection of the P register is to assume that L02F, L01F and T07F have the significance of 4, 2 and 1, respectively. In this sense, the bits act as a binary counter: if L02F, L01F and T07F are all set, the character position of the P register specified is the 7th (the least significant). Thus the counter is cycled zero through seven to specify each of the eight characters of the word.

Transfer Blanks for Non-Numerics

This operator tests characters, specified by the S and K registers, for less than or equal to zero. If the character is less than or equal to zero, it is replaced by a blank character, and the next character is tested. If the character is greater than zero, the operation is terminated. The number of characters tested is specified by the repeat field. If the operator is terminated because a character tests greater than zero, the character is a numeric character and the S and K registers are left pointing at this character. If the operator is terminated because the repeat field has been counted to zero, S and K will point at the character following the field tested.

If the field contains all blanks or if the field length is zero, the true-false flip-flop is set to one. If the field contains a numeric character, the true-false flip-flop is set to zero.

DETAILED DESCRIPTION

Because of the many similarities between this operator flow and the Transfer Source Characters, all items will not be discussed. For a discussion of the items not discussed here refer to Subject 4.1, Detailed Description.

J = 0

The prime difference at this J register setting with the Transfer Source Characters is the elimination of the logic for loading the A register.

Also, if the operator in the T register is the Transfer Program Characters, note that when the B register is aligned and ready to commence character transfers the P register must be occupied as indicated by PROF in the set state. The first character to be transferred to the Y register from the P register is specified by the combination of L + T7, (see Summary Of Operation). The operator specification states that if the repeat field is initially odd, the first character in the program string is skipped. This is in reference to two character positions of a syllable, and requires no additional action on the part of the operator, i.e., on entry the L + 7 combination indicates the desired character position that is the first to be transferred.

If the operator is the Transfer Blanks for Non-Numerics, then the true-false flip-flop is set to one. Also, when the B register is aligned and ready for transfer, there is no character in the Y register, that is, the Y register is equal to zero.

J = 1

Entry to this J register setting occurs only if the B register required loading at J = 0. The B register is marked as occupied and the J register is set to zero.

AAAAAAAAA BURROUGHS FIELD ENGINEERING A A A TRAINING MANUAL AA

J = 2

Unconditionally, the contents of the B register are shifted one octade left and the Y and Z registers are cleared. The K register is incremented one to indicate the character position of the B register in the output alignment station. The N register is counted up to count the octal shifts and the repeat field of the T register is counted down (T - 1).

KE7L • TBZL

If the character pointer of the B register is not indexing the last character of B, then the J register is set to 5 to obtain the next character from the B register.

KE7L

With the K register equal to 7, the last character of the B register is indexed; set the J register to 3 and the E register to 11 to initiate a store of the word in the B register.

TPDL

If the operator in the P register is Transfer Program Characters (TPDL), the contents of the Y register are transferred to the two low order octades of the B register.

At this time, if the T07F bit is set, the L register is also counted up by one, otherwise, the L register is not disturbed. For example, if the third character of the P register had just been transferred to the B register, L02F would be reset and both L01F and T07F would be set. Then when T is decremented and L incremented, the L02F bit is set and both L01F and T07F would be reset; thereby pointing at the 4th character position of the P register.

When L is equal to three and the 7th bit of T is set (LE3L • T07F), the P register must be reloaded. Therefore, the C register is incremented and E is set to 16 to initiate a fetch for the load of the P register. Note that if the character pointer for the B register also overflows (KE7L), the store of the B register contents takes precedence over the load of the P register. The E register will not be set to 16 until J = 3 in this case.

TBZL

With the Transfer Blanks for Non-Numerics operator in the T register (TBZL), a comparison of the character in the Z register must be made. At this time the Y register contents are equal to zero, comparisons will consider the character zero as non-numeric.

the character in the output alignment station is set into the Z register (B [16 ⇒ 15] to Z). The V register is set to 2. Also the N register is incremented (N + 1) to tally the octal shifts of the B register.

TEZL • EEZL • E16F' • TPDL

With the same enabling logic for shifting the B register, if the operator is the Transfer Program characters, then transfer the next character to the Y register (P [L + T7] to Y).

TEZL • KEZL • TPDL

If the repeat field of T is zero (TEZL) and the first character of the word in B is the character indexed (KEZL), then the contents of the word in B are duplicated in memory; mark the B register as empty (BROF to 0).

EXIT

There are three conditions which can cause the termination of this operator.

The first condition (TEZL • EEZL • E16F' • TPDL) is if the operator is Transfer Program characters (TPDL) with no memory access in progress (EEZL • E16F') and the entire string of program characters has been transferred, indicated by the repeat count field of the T register equal to zero (TEZL).

The remaining two conditions are for the Transfer Blanks operator (TBZL). If the repeat field of T is equal to zero (TEZL) and no memory access in progress (EEZL), then the entire string of characters was non-numeric; terminate the operation. If a numeric character was found in the string and the destination index adjusted to index the numeric character (Q08F), then terminate the operator.

Q08F • EEZL • TBZL

If Q08F is set, then a numeric character was found and is in the process of being reindexed; decrement the K register (K-1) to index the numeric character found.

Q03F • TBZL

If a numeric character was found (Q03F), then reset the true-false (TFFF to 0) indicator. The true-false indicator will remain set if the entire field was non-numeric.

Q03F • EEZL • TBZL

If a numeric character was found (Q03F), the K register indexes the character following the numeric. To index the numeric, the B register is shifted right two times, N is decremented with each shift and Q08F is set to one. Q08F indicates that the first shift has occurred and the K register can be decremented and the operation terminated.

4.6 TEST OPERATORS

TEST FOR EQUAL

TEQL-XX24

TEST FOR GREATER THAN OR EQUAL TO

TGEL-XX26

TEST FOR LESS THAN OR EQUAL TO

TLEL-XX34

TEST FOR GREATER

TGTL-XX27

TEST FOR LESS

TLTL-XX35

TEST FOR NOT EQUAL

TNEL-XX25

Test operators provide the ability of testing a character in the source area against a predetermined character. Tests are made on the basis of the collating sequence of characters. The test operators test a single character in the source string against the repeat count field of the operator. If the test is met, the true/false flip-flop is set to true (1). If the test is unsuccessful, the true/false flip-flop is set to false (0). The character in the source string is specified by the M and G registers. The M and G registers are not advanced.

SUMMARY OF OPERATION

Upon entry to the operator, the bit pointer address for the A register is tested for zero. If it is not equal to zero, it is set to zero and the character pointer address is counted plus one. Should the character pointer address overflow, the word address register is incremented by one, and the A register is marked as unoccupied.

With the bit pointer equal to zero, the A register occupancy flip-flop is tested to determine whether or not it is loaded. If the A register is not occupied, a memory read access is initiated to load the A register. When the A register has been loaded (if required), the character specified by the G register is transferred to the Y register, and the repeat count field in the T register is transferred to the Z register. The true/false flip-flop is cleared in preparation for the test operation.

The Y and Z registers feed the comparator circuitry. The two outputs of the comparator determine whether the specified character from the A register is greater or less than the character in the Repeat Count Field, and whether the specified character from the A register is equal or not equal to the character in the Repeat Count Field. These two outputs, along with a decoding of the current operator levels, determine whether or not the true/false flip-flop is set to one. At the same time the operator is terminated. Upon termination of the operator, the G register continues to point at the character addressed during the test.

DETAILED DESCRIPTION

J = 0

Unconditionally the true/false flip-flop (TFFF) is cleared to zero. Logic is provided to set TFFF only if the conditions are met. TFFF is Q12F in the logic book.

T01F' • T04F • T02F' • YGZL'

The T register bit combination of T04F • T02F' • T01F' can only apply to one operator: Test for Less Than Or Equal To (TLEL). If YGZL' is true, the character in Y is not greater than the character in Z and the test is met; TFFF is set.

T01F • T02F' • YGZL' • YNZL

The T register bit combination of T01F • T02F' can apply only to either of two operators: Test for Less, or Test for Not Equal (TLTL + TNEL). If YGZL' and YNZL are true, the character in Y must be less than the character in Z and the test is met; TFFF is set.

Exit

The Y and Z registers are cleared unconditionally. The syllable execute complete level is true to terminate the operator.

4.7 TEST FOR ALPHANUMERIC

TANL-XX36

This operator compares the repeat field and the character in the source string, specified by the M and G registers, for a "greater than or equal" condition.

If the source character is greater than or equal to the repeat field character, and the source character is not the "multiply" character (external code 10 1010) or "not equal" character (external code 01 1010), the true/false indicator is set to true; otherwise, the true/false indicator is set to false. The M and G registers are not advanced.

A "not equal" character in the repeat field compared with a "not equal" character in the source string will result in setting the true/false indicator to true.

A "multiply" character in the repeat field compared with a "multiply" character in the source string will result in setting the true/false indicator to true.

Prior to the execution of the operator the H register is tested for zero. If the H register is not equal to zero, it is set to zero and the G register is increased by one. Overflow into the S register can occur.

SUMMARY OF OPERATION

This operator tests a character from the source string with the character in the repeat count field of the operator in the T register. The initial setting of the repeat count field is determined by the programmer. If the letter A is placed in the repeat count field of the operator, the test is for alphanumeric. If, however, a character other than the letter A is the initial setting of the repeat count field, the alphanumeric test will only hold for that portion of the collating sequence greater than the selected character; i.e., this operator will simply indicate the relative location of a character in the collating sequence with respect to the character it is being tested against.

To test for alphanumeric, the letter A should be in the repeat count field of the T register. This character is placed in the Z register and the character from the source string is placed in the Y register. Subsequently, a comparison output from the comparator of greater than will indicate that the character being tested is possibly an alphanumeric character. To be sure that the character is alphanumeric, it must then be determined that the tested character is not either:

- 1. A multiply symbol, or
- 2. A not equal symbol

Therefore, if a greater than comparison is initially encountered, the multiply character is placed into the Z register and the test is repeated. If the character is not a multiply symbol, the not equal character coding is placed in the Z register, with the test being repeated again. If the

character is not a not equal symbol, the character originally tested must be an alphanumeric character and therefore the true/false flip-flop is set to the one state.

Reflecting back to the beginning of the test operation, if in the initial comparison the greater than output was false, the character being tested is either equal to or less than the reference character. Therefore, the not equal comparison output is interrogated, and if false, the two characters must be equal to each other; i.e., equal to the letter A in the normal case. The true/false flip-flop is set to one and the operation terminated. If, however, both the greater than and the not equal outputs of the comparator are false, the character is a special character and the true/false flip-flop is left in the reset state indicating the comparison was not met.

DETAILED DESCRIPTION

J = 0

If the source string bit indicator (H register) is not equal to zero, it is set to zero and the character address register is increased by one. Should the G register equal seven, when it is incremented, the source string word address register is counted up by one (M+1) with the A register being marked unoccupied.

If the A register is initially unoccupied or marked unoccupied on entry, a read memory access is initiated by setting the E register to 4 and the J register is set to 1.

When the bit pointer is zero and the A register is occupied (AROF • HEZL), the character from the source string, as pointed to by the G register, is transferred to the Y register. The character in the repeat count field of the T register is transferred to the Z register. The J register is set to 2 for commencement of the comparison operation.

The true/false flip-flop is unconditionally set to zero because the logic is constructed to assume the comparison will not be met.

J = 1

Entry to this J register setting only occurs if the A register requires loading. When the memory read access is obtained, the A register is marked occupied with the J register returned to a zero setting.

J = 2

The following description assumes the repeat count field initially contains the letter A, which is the normal case.

YGZL'

If the comparator output, YGZL, is false, the source string character in the Y register is not greater than the reference character in the Z register, and is therefore either equal to or less than the reference character. The

logical flip-flop, Q03F, is set to the one state to inhibit the setting of the true/false flip-flop (TFFF) at J = 5. TFFF can still be set at this J register setting if the comparison results in an equality output; i.e., the tested character is the letter A. In any event, if YGZL' is true, the comparison is completed at this clock pulse time. Thus, the J register is set to 5 for subsequent termination of the operator.

YGZL

If the comparator output YGZL is true, the source string character in the Y register is greater than (in collating sequence) the reference character in the Z register. It must now be determined whether the tested character is a multiply symbol; therefore, the Z register is cleared in preparation for the insertion of a multiply symbol. The J register is set to 3 where the multiply symbol is set into the Z register.

YNZL' • TOLF'

If the comparator output YNZL' is true, the two characters being compared are equal to each other. Therefore, the true/false flip-flop is set to one (TFFF to 1) and the J register is set to 5 for subsequent termination of the operator. The J register is set to 5 via the term YGZL' as described above. The term TOLF is always reset for this operator and has no significance other than being part of common logic utilized by other operators.

J = 3

This J register setting is only arrived at if the initial comparison indicates the tested character is alphanumeric provided it is not either a multiply or not equal character. The Z register was cleared at J = 2, and by setting the B bit of the Z register to one (ZRBF to 1), the coding for the Multiply symbol is placed in the Z register (10 0000). The J register is set to 4 for execution of the comparison.

J = 4

At this time the multiply character in the Z register is compared against the character in the Y register. If the comparison results in the comparator output, YNZL, being true (the tested character is not a multiply symbol), the Z register is changed to end not equal symbol by setting the bits A, 8 and 4; the B bit is not altered (11 1100). The J register is set to 5 for the next comparison.

If, however, the comparison results in the comparator output YNZL' being true, the tested character is equal to a multiply symbol; i.e., it is a special character and is not an alphanumeric character. Therefore, the test is not met. The logical flip-flop Q03F is set to inhibit the setting of the true/false flip-flop at J = 5. It should be remembered that in order to arrive at this point with YNZL' being true, the repeat count field must have initially contained other than a multiply symbol.

J = 5

If this J register setting is arrived at from J = 4 and Q03F is still reset, the comparator output is interrogated. If YNZL is true, the tested character in the Y register is not a not equal symbol and must therefore be an alphanumeric character; TFFF is set to indicate the comparison has been met. The syllable execute complete level is true to terminate the operator.

If this J register setting is arrived at from J = 2, Q03F will be in the set state. The status of the true/false flip-flop would already have been established. Therefore, the syllable execute complete level is true to terminate the operator.

^^^BURROUGHS FIELD ENGINEERING^^^ TRAINING MANUAL ^^^

When the term YOHL is true, the indication is that the bit of the Y register, specified by the H register, is set (equal to one). The logic for YOHL is as follows:

- YOHL = + YR1F • H04F • H01F - 5th bit position
- + YR2F • H04F • H01F' - 4th bit position
- + YR4F • H02F • H01F - 3rd bit position
- + YR8F • H02F • H01F' - 2nd bit position
- + YRAF • H04F' • H02F' • H01F - 1st bit position
- + YRBF • H04F' • H02F' • H01F' - 0 bit position

The syllable execute complete level is unconditionally true to terminate the operator.

4.9 COMPARISON OPERATORS - COMPARE CHARACTERS

<u>COMPARE FOR EQUAL</u>	SEQL-XX60
<u>COMPARE FOR NOT EQUAL</u>	SNEL-XX61
<u>COMPARE FOR GREATER OR EQUAL</u>	SGEL-XX62
<u>COMPARE FOR GREATER</u>	SGTL-XX63
<u>COMPARE FOR EQUAL OR LESS</u>	SLEL-XX70
<u>COMPARE FOR LESS</u>	SLTL-XX71

The comparison operators are used for comparing two identical length fields of alphanumeric characters. Comparisons are made on the basis of the collating sequence of characters. Fields may start at any position within a word; word boundaries are ignored. Although the result of the comparison may be known, before all characters of the fields have been compared, the address registers are advanced the full amount.

Each operator compares a character field in the source string, starting at the position specified by the M and G registers, with an identical length character field in the destination string, starting at the position specified by the S and K registers.

If the field in the source string is either;

1. Equal
2. Not Equal
3. Greater or Equal
4. Greater
5. Equal or Less
6. Less

Depending on the specific operator, the true/false indicator is set to true; otherwise, the true/false indicator is set to false.

The number of characters in each of the fields to be compared is specified by the repeat field.

SUMMARY OF OPERATION

The repeat count field of the operator in the T register specifies the number of characters that are to be compared. Any number of characters from zero to a maximum of 63 may be specified in the repeat count field.

Upon entry to the operator, the bit pointers are unconditionally cleared to zero. If either, or both, bit pointers are not equal to zero, the appropriate character pointer is incremented. If the character pointers overflow, the appropriate word address register is advanced. When the bit pointers equal zero, the A and/or B registers are loaded if required. With the B register occupied, the bit pointers are equal to zero and, provided the repeat count field does not equal zero, the B register is checked for alignment. If the B register is unaligned, it is aligned.

VEZL'

If the bit pointer for the B register is not equal to zero (VEZL'), the character pointer is incremented ($K + 1$) to point at the next character in sequence. If, at this clock pulse, the B register is loaded and is in alignment (KENL • BROF), the increment of the K register will cause misalignment of the B register. Therefore, to maintain alignment, the B register is shifted left and circulated two octade positions, with a corresponding increment of the N register. The first shift occurs at this clock pulse time, and the second shift occurs at $J = 6$.

If the character pointer for the destination string is pointing at the last character of a word (KE7L) at the time it is incremented, the B register is marked unoccupied to facilitate reloading. If the B register requires reloading when KENL is true, its present contents must first be stored in memory. If KENL is true when KE7L is true, the B register is not in its original configuration, as obtained from memory (it has been shifted), thus the alignment procedure described above serves to place the B register in its proper form for storage.

If the character pointer for the destination string is pointing at the last character of a word and the N register is equal to zero (KE7L • NEZL) at the time the character pointer is incremented, the destination string address register is incremented by one ($S + 1$) and the logical flip-flop Q04F is set. In this case, the B register is in its original configuration and, therefore, does not require storage in memory; i.e., it already is in memory in proper form. Thus, the only requirement is to reload the B register with the next word in sequence. Q04F is set to prevent any further storage of the B register contents. Only the first word of the destination accessed by this operator may require storage.

TEZL' • VEZL • HEZL

Once the bit pointers are equal to zero and the repeat count field indicates characters to be transferred, the A and B registers are loaded if required. If, on entry to the operator, the bit pointers were not equal to zero and the subsequent increment of the character pointers causes a word overflow, the A and/or B registers would be loaded (as required) regardless of their status on entry to the operator. If both registers are marked unoccupied, the B register is loaded first by the setting of E to 3. This allows the B register to be aligned while the A register is being loaded. Once the B register is occupied, a load of the A register is initiated by the setting of E to 4.

MROF

If MROF is true at $J = 0$, this can only be the completion of a memory access to load the A register. Therefore, the A register is marked as occupied.

BROF • TEZL' • VEZL

Alignment of the B register occurs when the B register is occupied, these are characters to be transferred and the bit pointers are equal to zero. The specific actions during the alignment process are as follows:

character pointers, G and K, are incremented to point at the next character in sequence, with the repeat count field in the T register being decremented to tally the comparison. The increment of G and K, plus the decrement of T, only occurs if the B register is marked occupied or if the repeat count field does not equal zero, but is less than eight ($BROF + TL8L \cdot TEZL'$). This logic provides for counting the character pointers to the character position following the field being compared, in the event a not equal comparison is encountered before the end of the field of characters is reached. BROF is reset only if a not equal comparison is encountered (see below).

If the comparison of the current pair of characters in the Y and Z registers results in a not equal condition (YNZL), the logical flip-flop Q03F is set. If in addition to a not equal condition being encountered, the character in the Y register is greater than the character in the Z register (YGZL), the true/false flip-flop is set (TFFF to 1). Note that the true/false flip-flop may only be set upon encountering the first pair of not equal characters, because of Q03F. If the comparison results in an equality, Q03F remains reset and the operation proceeds to obtain the next pair of characters for comparison. Whenever an inequality is reached, comparison ceases and the remaining characters are skipped; i.e., the character and word address registers are advanced to the character position following the end of the field.

Q06F' - Store Repeat Count Field

The first entry to $J = 2$ occurs with the logical flip-flop Q06F in the reset state. At that time the repeat count field of the T register is stored into the H and V registers. This logic only has significance if the operator is Field Add/Subtract but is not inhibited if a compare operator is being executed. Note that this can only occur for the initial setting in the T register; thereafter, Q06F is set.

Q03F' • YNZL'

This logic exists when an inequality has not previously been detected (Q03F') and the characters presently in the Y and Z registers are equal (YNZL'). Thus, additional characters remain to be compared.

When the character pointers are incremented, they are tested for overflow. If the G register overflows ($GE7L + 1$) and the K register does not ($KE7L'$), the source string address register is counted up by one ($M + 1$) and a read memory access is initiated to load the A register, by setting the E register to 4. The J register is set to 5 to await completion of the memory access and then to continue the compare operation. If the K register overflows ($KE7L + 1$) and Q04F is reset, the contents of the B register must be stored prior to reloading the B register. Q04F being reset indicates that the word currently in the B register is the first word with characters to be compared. Since a part of this word may belong to another field, it must be stored prior to reloading the B register contents. Note that if the B register character pointer overflows, preference is given to the storage of the B register contents regardless of whether the character pointer for the A register overflowed. The J register is set to 3 for the reloading of the B register or if the G register overflowed at the same time, the A register is loaded first (at $J = 3$).

The actions just described may not all occur as described, being dependent on whether an inequality is encountered and at what point in the string the inequality is detected.

J = 3

If the character pointer for the B register equaled seven (KE7L) at J = 2, the J register would have been set to 3. If a memory access were initiated to store the B register contents, all actions await completion of the access (EEZL). At this time the G register is tested to determine if it also overflowed when the K register overflowed. If the G register did overflow, it would now equal zero (GE7L+1 = GEZL). Therefore, the source address register is incremented (M+1), a load memory access to load the A register is initiated, and the J register is set to 4. If the G register did not overflow, the B register is reloaded, the destination string address register is incremented (S+1), a load B memory access is initiated and the J register is set to 5.

J = 4

Entry to this J register setting occurs under two different circumstances:

1. If an inequality had not yet been encountered and both the A and B registers required reloading at J = 2, a transfer to J = 3 would have occurred to load the A register, after which the J register was set to 4 for subsequent reloading of the B register. In this case, BROF is in the set state. Therefore, upon completion of the load A memory access (MROF), the E register is set to 3 for reloading the B register and the J register is set to 5.
2. If an inequality had been encountered and the first word of the destination string required storing (QO4F was still off at J = 2), a memory access would have been initiated to store the B register contents with BROF being reset. Therefore, J = 4 is entered to await completion of the store memory access of the B register contents. Upon completion of the store memory access (MWOF), the destination string address register is incremented by one (S+1) and the repeat count field is interrogated to determine if it is equal to zero. If the T register is equal to zero, the J register is set to 5 for subsequent termination of the operator. If the T register is not equal to zero (TEZL'), the J register is returned to J = 2 for counting of the character pointers and word address registers to point at the character position following the last character position of the specified field.

J = 5

The occurrences at J = 5 are separated into two groups, depending on whether the repeat count field equals zero or not. This J register setting may be entered with a memory access in progress to load either the A or B register, or it may be entered with no memory access in progress. If entered with a memory access in progress, all actions await completion of the accesses.

TEZL' • EEZL

If the repeat count field has not been reduced to zero, the next pair of characters is transferred to the Y and Z registers for subsequent comparison at $J = 2$. This action may, however, be redundant if an inequality had already been encountered (see discussion under $J = 2$ heading). The B register receives the first of the two required octade shifts to accomplish a full character shift. The N register is incremented to tally the shift and the J register is returned to $J = 2$.

TEZL • EEZL

If the repeat count field is equal to zero and the operator is one of the Compare operators, the Field Add/Subtract level will be false (FASL' will be true). FASL' will gate the bit pointers to a cleared status and the syllable execute complete level is true to terminate the operator. In this case, the setting of the J register to zero has no significance.

If, however, the operator is either Field Add or Field Subtract (FASL' is false), the operator can only be exited at this time if initially the repeat count field of the operator in the T register equals zero. Q06F will be in the reset state in this case. The clearing of Q06F at this time has significance only if the operator is Field Add or Field Subtract and the repeat count field does not initially equal zero. In this case, the next sequence of events occurs on the Field Add-Subtract flow chart (see Field Add-Subtract write up).

TFFF to 0

If during the comparison operation an inequality were encountered, Q03F would be in the set state at this time. If in addition to the inequality, the field of the source string proved to be greater than the field of the destination string (YGZL), TFFF would be in the set state at this time. It must now be determined whether TFFF is in the correct status relative to the operator in the T register. If the operator is:

1. Compare for Less, or Compare for Equal or Less; indicated by $T04F$
 - $T02F'$
2. Compare for Equal, or Compare for Equal or Less; indicated by $T02F'$
 - $T01F'$, and the true/false flip-flop is set (Source greater than destination), the test has not been met and therefore the true/false flip-flop is reset, (TFFF to 0).

TFFF to 1

If the test had been met, the true/false flip-flop must be set at this time if it is in the reset state. If the operator is:

1. Compare for Equal or Less; indicated by $T04F \bullet T02F' \bullet T01F'$, and both Q03F and TFFF are reset, the test is met and TFFF is set to the one state. If, however, Q03F is set, the test has not been met, and if TFFF is also in the set state, this logic to set TFFF has no significance as it will complement to the zero state by the above logic (see TFFF to 0).

- 2. Compare for Not Equal, or Compare for Less; indicated by $T02F' \cdot T01F'$ with $Q03F'$ in the set state, the test has been met for not equal. If in addition, $TFFF$ is reset, the test has been met for Compare for Less. If, however, $TFFF$ is set, the test has not been met for Compare for Less and therefore, this logic has no significance because $TFFF$ complements to the zero state (see $TFFF$ to 0).
- 3. Compare for Equal, or Compare for Greater or Equal; indicated by $T04F' \cdot T01F'$ with $Q03F'$ in the reset state, the test has been met and $TFFF$ is set to the one state.

$Q04F'$ and $Q06F'$ to 0

The logical flip-flops $Q04F'$ and $Q06F'$ are cleared at the termination of the operator. This has significance only if the operator is Field Add/Subtract and the operator level is being changed; i.e., if the operation is Compare, the syllable execute complete level would clear $Q06F'$ and $Q04F'$.

J = 6

This J register setting is only attained if, on entry to the operator, the V register was not equal to zero and the B register was initially occupied and in alignment with the K register ($KENL$). If at $J = 0$, the K register did not equal seven, the B register is brought back into alignment (K was incremented) by two half character shifts. The first at $J = 0$ and the second at this J register setting. In this case, $BROF$ remains set and gates a return to $J = 0$.

If, however, the K register did equal seven when $KENL$ was true, $BROF$ would have been reset, indicating that the B register contents are not a part of the destination field and, therefore, require storage. In this case the two half character shifts are required to place the B register contents in the proper configuration, prior to storage. Thus on entry to $J = 6$ the level $EWZL$ gates the left shift of the B register and also initiated a memory access to store the B register contents. Upon completion of the store memory access, the destination string address register is incremented ($S+1$) and the J register is returned to zero. ($EWZL = EEZL \cdot MWOF'$) $Q04F'$ is set to remember the first word of the destination has been stored.

4.10 FIELD ADD
FIELD SUBTRACT

FADL-XX73 & FAXL-XX33
 FSUL-XX72 & FSXL-XX32

FIELD ADD

This operator algebraically adds a source field, whose most significant position is specified by the M and G registers, to a destination field, whose most significant position is specified by the S and K registers.

The lengths of the two fields are equal and are specified by the repeat field. The result is stored in the destination field. The zone positions of the least significant character of a field contain the sign of the field. (BA = 10 is minus, all other combinations are plus). All zone positions, other than the sign, are set to 00; a plus sign is BA = 00 and a minus sign is BA = 10.

If the result of the addition overflows the destination field, the overflow is lost and the true/false indicator set to true; otherwise, the true/false indicator is set to false.

If the operation is an arithmetic addition and both fields are minus zero, the result is minus zero. If the operation is an arithmetic subtraction, the source field is plus zero and the destination field is minus zero, the result is minus zero. In all other instances, a result of zero is a plus zero.

FIELD SUBTRACT

This operator algebraically subtracts a source field from a destination field in the manner described in the field add operator.

SUMMARY OF OPERATION

Prior to executing a Field Add or Field Subtract operator, the two fields to be algebraically added or subtracted must be compared. The comparison is a numeric comparison and is performed to facilitate the algebraic addition or subtraction without the possibility of obtaining a complement answer. The Compare Characters Operator is utilized in the performance of this comparison. Once the comparison is completed, the status of the true/false flip-flop and Q03F indicate the relative magnitude of the two fields. If Q03F is set, the two fields are unequal. If TFFF is reset (and source field is greater than the destination field. If TFFF is rest (and Q03F is set), the source field is less than the destination field.

Reference should be made to the Compare Characters Flow Chart and the corresponding write-up, prior to proceeding with this write-up. The entire Compare Characters operator is executed as the first phase of Field Add/Subtract. Upon termination of the compare phase, the character and word registers point at the character position following the last character position of the field just compared. Therefore, the character and word pointers must be decremented by one to point at the least significant character position of the field to be algebraically added or subtracted.

^^^BURROUGHS FIELD ENGINEERING^^^ TRAINING MANUAL ^^^

The performance of the algebraic addition or subtraction takes place in serial fashion via the Y and Z registers. To facilitate this action, the first operation of the add/subtract phase of the operator is to load the A and B registers from the source and destination strings, respectively, if they do not initially contain the proper words; i.e., the two words containing the least significant character position of each field. Once the A and B registers are loaded with the proper words, the B register must be brought into alignment. In this case, alignment implies that the character position pointed to by the K register is in the second output alignment station; i.e., the 2nd and 3rd octade positions of the B register. This is required because the normal output alignment station (15th and 16th octade positions) is utilized as an input station for the resultant sum as developed. As each sum digit is developed, the B register is shifted to the right. Thus at the completion of a full word, it is in proper form for storage into the destination string with further shifting being required. Only if the most significant word of the field is partially utilized, will further shifting be required to place the word in proper form for storage in the destination string. Since the normal alignment logic is constructed to have the character pointed to by the K register in the 15th and 16th octade position when the B register is in alignment, the N register must be preset prior to the alignment procedure. Therefore, during the add/subtract operation, the K equals N level (KENL) implies that the character position, specified by the K register, is in the 2nd and 3rd octade positions of the B register.

Once the B register is in alignment, and the A register is loaded, the least significant digit of the two fields is transferred to the Y and Z registers. A sign comparison is then performed to determine whether either of the two fields require complementing for the performance of subtraction. Thereafter, either an add or complement add operation takes place in a serial fashion until all character positions of the field have been exhausted. At the completion of the add or subtract operation, the most significant word is checked for alignment, prior to storage into the destination string. In this case, the N register is already preset to perform the alignment. Also, at completion of the add or subtract operation, the character and word address registers are pointing at the most significant character position of their respective fields. Therefore, the character and word address registers must be decremented to the character position following the least significant character position of the respective fields.

DETAILED DESCRIPTION

Since the Compare Characters Operator is utilized as the first phase of the Field Add/Subtract operator, this description starts at J = 5 of the Compare Characters Operator Flow Chart.

J = 5 - Compare Characters Operator Flow Chart

It is assumed that the last two characters of each field (least significant) have been compared and TEZL is true. This causes the J register to be set to zero (in this case J = 0 of the Field Add/Subtract operator). If, initially, the repeat count field were equal to zero, the logical flip-flop, Q06F, would be in the reset state at this time and would, therefore, gate the syllable execute complete level true to terminate the operator. If the repeat count field is not initially equal to zero, Q06F would be in the set state at this time. Because the operator is either Field Add or Field Subtract, the Field Add/Subtract Level FASL is true (FALS' is false). With FASL' and Q06F' both false, the syllable execute complete level cannot go true. Due to the operator coding, FASL equals XX72 or XX73, and the logic to alter the status of the true/false flip-flop is inhibited. At this clock pulse time, both Q04F and Q06F are reset. Q06F has no further function and Q04F serves in another function during the add/subtract phase of the operation.

The remaining functions, that occur at J = 5, are shown on the Field Add/Subtract Flow chart.

J = 5 - Field Add/Subtract Flow Chart

The function of setting the J register to zero and Q06F' causing an Exit are shown on both flow charts; the significance of this logic has been described above.

If the operator in the T register is either Field Add or Field Subtract, FASL is true, and provided Q06F is set, the following actions occur: The 6th bit of the T register is cleared to zero, thereby causing either the Field Add Aux level or the Field Subtract Aux level to be true. This terminates the Compare Characters flow and commences the Field Add/Subtract operation.

Because the character pointers are addressing the character position, following the least significant digit of the field, the G and K registers are counted down by one to address the least significant digit of their respective fields. If either or both the character pointers equal zero, when the character pointers are decremented, the desired least significant digit is in the prior word of the respective field. If GEZL is true, the source address register is decremented (M-1) and the A register is marked unoccupied to permit reloading. If KEZL is true, the destination address register is decremented (S-1) and the B register is marked unoccupied to permit reloading.

If, on entry to the add/subtract phase of the operation, the B register is occupied with valid information and the K register does not equal zero (BROF • KEZL'), the B register contents may be brought back into alignment; the B register received an extra character shift of its content in conjunction with the increment of the K register during the compare phase. Therefore, the B register is shifted to the right and circulated one octade position, the second octade shift occurs at J = 0. The N register is decremented to tally the right shift. If the B register does not contain valid information at this time, shifting of the B register is unnecessary

but uninhibited, whereas counting of the N register must not occur and is therefore inhibited. Remember, if the B register does not contain valid information, the N register is equal to zero on entry to this phase of the operation.

J = 0

The second octade shift of the B register contents takes place. If the B register contents are invalid, this shift is unnecessary but uninhibited. If the B register contents are valid (BROF), the N register is decremented. Thus, the N register equals zero on exit of J = 0 to J = 1.

The repeat count field value which had been stored in the bit registers, H and V, (during the compare phase) is set back into the repeat count field of the T register. The repeat count field value remains in the H and V registers for further use at the termination of the operator.

J = 1

If either or both the A and B registers are marked unoccupied at this time, the appropriate memory accesses are initiated to load the A and/or B registers.

Once the A and B registers are occupied (they may be on entry to this J register setting), the N register is interrogated to determine if it equals zero. If the N register equals zero (NEZL), the word in the B register is unshifted, the most significant digit occupies the 15th and 16th octade positions while the least significant digit occupies the 1st and 2nd octade positions. In this case, the N register is preset to 13, so that at J = 6 the alignment procedure will place the character pointed to by the K register into the 2nd and 3rd octade positions of the B register.

If, however, the N register is not equal to zero (NEZL'), the B register contents are in alignment relative to the K register; i.e., KENL is true and therefore the character pointed to by the K register is in the 15th and 16th octade positions of the B register. Because the N register setting is not known, the N register cannot be preset as when N equals zero. Instead, all that is required is to shift the B register left and circulate three times by octades. This will place the desired digit into the 2nd and 3rd octade positions of the B register. The first of the required shifts occurs at this J register setting. The other two required shifts occur at J = 3 and J = 4. Note that the K register is not counted for any of the three shifts of the B register, thus KENL will be true when the desired digit is in the second output station.

J = 2

This J register setting occurs if at J = 1 a memory access were initiated to load the B register from the destination string. At the completion of the access the B register is marked occupied and, if the A register requires loading, a memory access is initiated to load the A register from the source string. The J register is set to 1 to continue the operation.

J = 3

At this J register setting the second of the three required octade shifts occurs to place the desired least significant digit into the second output alignment station. See discussion under the paragraphs headed by J = 1.

J = 4

At this J register setting, the third of the required three octade shifts occurs to place the desired least significant digit into the second output alignment station. See discussion under the paragraphs headed by J = 1.

J = 6

This J register setting is utilized to realign the word in the B register so that the least significant character of the destination string is in the second output alignment station, (the 2nd and 3rd octade positions). Thereafter, the two least significant digits from the source and destination strings are transferred to the Y and Z registers, respectively. For the following logic, it must be remembered that initially N = 13 is coming from J = 1.

$$KENL' \cdot (K04F' \cdot KE7L)$$

If KENL' is true, the desired digit is not in the second output station of the B register. If K04F is reset; the most expedient method to attain alignment is by shifting left and circulating with a corresponding increment of the N register, to tally the shifts. If the K register is equal to seven (KE7L) when the N register equals 13, the desired digit must be in the 1st and 2nd octade positions. Thus, only one octade shift to the left and a corresponding circulate is required to place the least significant digit into the 2nd and 3rd octade positions of the B register.

$$KENL' \cdot K04F \cdot KE7L' + KENL \cdot N01F$$

If the K register is pointing to either the 4th, 5th or 6th character position of the word, but not the 7th character position (K04F · KE7L'), it is most expedient to shift to the right and circulate to attain alignment to the second output station. Once KENL is true, an additional right shift and circulate is required, if N01F is true.

$$KENL \cdot N01F'$$

When KENL and N01F' is true, the desired least significant digit is in the second output alignment station of the B register. The least significant digit from the source string is pointed to by the G register and is transferred from the A register to the Y register. The desired least significant digit from the destination string, as pointed to by the K register, is transferred from the B register (second output alignment station) to the Z register. The J register is set to 7, where the next operation will be a comparison of the signs of the two fields.

J = 7

At this J register setting the correct sign of the result is determined by a sign comparison of the two fields. It is also determined whether a complement add is to be performed, and if so, which of the two operands require complementing. On the initial entry to J = 7, Q08F is in the reset state and gates the actions above the double line. Unconditionally the logical flip-flop Q08F is set to inhibit the actions above the double line and enable the actions below the double line. Q08F is only in the reset state during the least significant digit and is set for all other digits.

NEGL • Q08F'

If NEGL is true, the resultant sign of the operation for either Field Add or Field Subtract (FAXL or FSXL) is negative. Q09F is set to store this fact for subsequent insertion into the least significant character position of the destination string (at J = 10). The logical equation for NEGL follows (note that the equation for NEGL is switched):

- 0'-	NEGL	<u>Significance of Terms</u>
-I-	+ ZRAF • CADL'	(Z+ • CADL')
	+ ZRBF' • CADL'	(Z+ • CADL')
	+ ZRAF • Q12F'	(Z+ • Y less than Z)
	+ ZRBF' • Q12F'	(Z+ • Y less than Z)
	+ ZRAF' • ZRBF' • CADL • Q12F'	(Z- • CADL • Y greater than Z)
	+ CADL • Q03F'	(CADL • Y equals Z)

The term Q12F is equivalent to TFFF, thus when Q12F is true the source field is greater than the destination field (Y is greater than Z). The term CADL, when true, indicates that a complement addition is to take place. The equation for CADL is as follows:

$$CADL = TOLF • YZSL' \quad (\text{Field Add with sign unequal})$$

$$+ TOLF' • YZSL \quad (\text{Field Subtract with signs equal})$$

The term YZSL, when true, indicates that the signs of the two operands are equal. When YZSL' is true, the signs of the two operands are unequal. If TOLF is set, the operand is Field Add and when TOLF is reset the operand is Field Subtract. The equation for YZSL is as follows:

$$YZSL = + YRBF' • ZRBF' \quad (\text{both signs positive})$$

$$+ YRBF' • ZRAF' \quad (\text{both signs positive})$$

$$+ YRAF • ZRAF' \quad (\text{both signs positive})$$

$$+ YRAF • ZRBF' \quad (\text{both signs positive})$$

$$+ YRBF • YRAF' \quad (\text{both signs negative})$$

$$\bullet ZRBF • ZRAF'$$

The algebraic rules of addition and subtraction state that if the operation is:

- ADD - Like Signs; add and use the common sign
- Unlike Signs; subtract smaller from larger and use sign of larger.
- SUBTRACT - Change sign of subtrahend (source string, Y register) and proceed as in Add.

It should be noted that the sign of the source string is not actually changed. Instead the logic is constructed to observe the algebraic rules of subtraction without requiring an inversion of the sign. The Truth Table For Result Sign (Figure 4.10-1) illustrates what the result sign will be, based upon the initial operator, the various sign configurations, and the relative magnitudes of the two operand fields.

OPERATOR SYLLABLE	Y SIGN	Z SIGN	CADL	RESULT SIGN - IF		
				Y = Z	Y < Z	Y > Z
ADD	+	+	0	+	+	+
ADD	-	+	1	+	+	-
ADD	+	-	1	+	-	+
ADD	-	-	0	-	-	-
SUB	+	+	1	+	+	-
SUB	-	+	0	+	+	+
SUB	+	-	0	-	-	-
SUB	-	-	1	+	-	+

	Q03F	Q12F
Y = Z	0	0
Y < Z	1	0
Y > Z	1	1

Q12F = TRFF
 Q12F = Y > Z
 Q03F = Y ≠ Z

FIGURE 4.10-1. TRUTH TABLE FOR RESULT SIGN

CADL • Q08F'

If the Complement Add level (CADL) is true, Q02F and Q07F are set to the one state. Q02F indicates to the adder logic that a complement is required. Q07F is the carry storage input to the serial adder (see the section on Serial Adder). Therefore, Q07F is set for an end around carry function to change a nines complement to a tens complement.

TFFF • CADL • Q08F'

If TFFF is true, in addition to CADL, the logical flip-flop Q04F is set. If complement addition is required, one of the operands will be complemented. If the source string is greater than the destination string (Y is greater than Z), the field of the destination string is the one to be complemented. The following states which field will be complemented and is based on the settings of Q02F and Q04F:

- Q02F' • Q04F' = No complement add
- Q02F • Q04F' = Complement Y (source string)
- Q02F • Q04F = Complement Z (destination string)

Q08F

On the first entry to J = 7, the operation is to execute a sign comparison as described above. Based on the sign comparison, one of the two operands may require complementing. Due to the construction of the adder logic, only the Z register input is gated in complement form. If the Y input requires complementing, it is complemented within the adder logic (see the section on Serial Adder). Therefore, upon initiating the actual add operation, the least significant digit is again transferred to the Z register. If Q04F is set, the input to the Z register is in nines

TEZL • MWOFF

If there are no more characters to be added (TEZL) and the access for storing the B register contents has been obtained (MWOFF), the value of the repeat count field is restored to the T register from the H and V registers. This restoration of the repeat count field is required because the character pointers and word address registers must be counted up to point at the character position, following the least significant position of their respective fields. The J register is set to 12 for the counting process and subsequent termination of the operator.

EWZL • TEZL'

Upon completion of the load B memory access, which was initiated at this J register setting, if the repeat count field did not equal zero, the B register is shifted left and circulated one octade position, with an increment of the N register to tally the shift. When obtaining a new word from memory, a single octade shift to the right is required to place the least significant digit of that word into the second output alignment station (2nd and 3rd octade positions). The J register is set to 7, where the Y and Z registers are loaded for the next addition cycle.

J = 10

This J register setting follows the character addition which developed a binary sum and placed that sum into the Z register, bit positions B, 8, 4, 2 and 1. At this time, via a decimal correct matrix, the straight binary sum is available as a decimally corrected binary coded decimal digit. If entry to this J register setting occurs with a memory access in progress (A register may have required reloading at J = 8), all actions await completion of the access as indicated by EEZL. Upon completion of the access, if initiated, the binary coded decimal corrected sum digit is transferred to the B register output alignment station (15th and 16th octade positions of the B register). Simultaneously, the B register octade positions 1 through 15 (excluding 16th) are shifted to the right, one octade position. Two functions are served by this shift:

1. The contents of the 15th octade position are cleared to provide for insertion of the new information (the 16th octade was cleared at J = 8).
2. This is the first of two octade shifts to place a subsequent digit into the second output alignment station of the B register.

The N register is decremented to tally the right shift of the B register. Note that, if in the process of developing a decimal corrected digit, a decimal carry may have resulted as indicated by the level ZDCL being true. If ZDCL is true, the carry flip-flop Q07F is set so that the carry may be added into the next digit. The true/false flip-flop (TFFF) is also set if the level ZDCL is true. However, this only has significance if it occurs when the most significant digit is being transferred to the B register. In this case, TFFF being set to the one state will indicate that an overflow of the destination has resulted.

At the time the least significant sum digit is placed into the B register, the resultant sign of the algebraic addition or subtraction must be placed into the least significant digit position. Therefore, if Q09F is in the set state (the sign is negative), the 48th bit of the B register is set to one; otherwise, B48F is left in the reset state. Q09F is unconditionally reset to prevent insertion of the sign into any other position of the field.

At the same clock pulse, that transfers the decimally corrected sum digit from the Z register to the B register, the next pair of digits to be algebraically summed are transferred to the Y and Z registers. The digit from the A register, as pointed to by the G register, is placed in the Y register in true form. Based on the status of Q04F, the digit from the B registers second output alignment station is transferred to the Z register, in either complement or non-complement form.

Before exiting this J register setting, the status of Q05F is checked to see if the B register contents require storage. If Q05F is set, a store memory access is initiated (E to 11) and the J register is set to 9 for the subsequent reloading of the B register, provided the repeat count field does not equal zero. If Q05F is in the reset state, the J register is set to 8 to continue the addition operation (if T is not zero); otherwise, the J register is set to 11 for subsequent termination of the operator.

J = 11

When the J register equals 11, the B register contents are placed into proper alignment for storage into memory and the least significant digit of the word must occupy the 1st and 2nd octade positions of the B register prior to storage. Because the N register was preset to the value of 13 (at J = 1), when the B register contents were in proper configuration, the restore logic, at this time, aligns the B register contents until the N register again equals 13. When N equals 13, the B register contents will be in the proper form for storage into memory. If N is not equal to 13 (N13L') and the 4's bit of the K register is reset, it is most expedient to shift right and circulate to attain restoration of the B register contents. The N register is decremented to tally the right shifts. If, however, the 4's bit of the K register is set, it is most expedient to shift left and circulate to attain restoration of the B register contents. The N register is incremented to tally the left shifts. When the N register equals 13, a store memory access is initiated by setting the E register to 11. Note that the initiation of the memory access is gated by the term EWZL (EWZL = EEZL • MWOF'). This prevents a second memory access from being initiated at the completion of this access. At the completion of the access (MWOF) the J register is set to 12 for subsequent termination of the operator.

The repeat count field, which is stored in the H and V registers, is unconditionally stored to the repeat count field of the T register. This will permit gating the character pointers and word address register, so that they point at the character position following the least significant character of their respective fields.

J = 12

The A and B registers are unconditionally marked unoccupied, with the N, H and V registers being cleared to zero.

TFFF to 0

If the logical flip-flop, Q02F, is set at this time, the operation just accomplished was a complement add. Therefore, if TFFF is set, at this time, its significance of indicating an overflow of the destination field is not valid and TFFF must be cleared to zero. If the operation was a normal add (Q02F in the reset state) and TFFF is in the set state, it remains set to indicate an overflow of the destination field.

Restore Pointers

If the repeat count field is greater than eight (TL8L'), the word address registers for the source and destination strings are counted up by words. The repeat count field in the T register is decremented by eight to tally the word counts.

When the T register repeat count field becomes less than eight, count up by word ceases and count down by character commences. If either or both character pointers overflow, the appropriate word address register is increased by one. When the repeat count field equals zero and, provided the memory access is completed to store the B register contents (EEZL • TEZL). the syllable execute complete level is true to terminate the operator.

4.11 JUMP FORWARD UNCONDITIONAL
JUMP FORWARD CONDITIONAL

FWJL-XX47
 CFJL-XX45

JUMP FORWARD UNCONDITIONAL

This operator initiates an unconditional forward jump. The C and L registers are increased by the contents of the repeat field. Prior to the addition of the repeat field of this operator, the C and L register effectively contain the address of the next syllable in sequence.

JUMP FORWARD CONDITIONAL

This operator initiates a Jump Forward Unconditional if the true/false indicator is false. If the true/false indicator is true, the next syllable in sequence is fetched. The true/false indicator remains unchanged.

SUMMARY OF OPERATION

Both operators jump over a number of consecutive program syllables in the program string. The number of syllables jumped is specified by the repeat count field and is limited to a maximum of 63.

If the repeat count field is zero for both operators, or if the true/false flip-flop is in the set state for a conditional jump, the operator acts as a NO-OP. The operator is terminated and the next syllable in sequence is executed.

If the repeat count field is not equal to zero, and either the operator is Unconditional Jump or Conditional Jump with the true/false flip-flop in the reset state, the operation proceeds to increment the C and L registers. To speed the jump operation, the program address register is counted by words, with the repeat count field decremented by 4, as long as the repeat count field is greater than four. When the repeat count field is less than four, the syllable address register is counted by one, with the repeat count field decremented by one. If this results in the syllable address register overflowing, the program word address register is increased by one. When the repeat count field equals zero, the syllable address register receives its final count and the operation terminates.

DETAILED DESCRIPTION

J = 0

If the repeat count field is equal to zero (TEZL), or the operator is conditional jump and the true/false flip-flop is set (CFJL * TFFF), the J register is set to 2 for subsequent termination of the operator. This effectively acts as a NO-OP operation.

4.13 BEGIN LOOP

BELL-XX52

This operator begins a string of program syllables which is to be repeated. The end of the string is identified by an End Loop Operator.

The number of times this string of syllables is to be repeated is specified by the repeat field of the Begin Loop Operator. If the repeat field is zero or one, the program string is executed once. Any repeated program string may contain within it repeated program strings.

SUMMARY OF OPERATION

The Begin Loop Operator is used to begin the execution of a group of program syllables enclosed between a Begin Loop Operator and an End Loop Operator. This operator generates a new Loop Control Word. The repeat count field placed in the Loop Control Word (from the T register) determines the number of times the loop will be executed. Prior to placing the repeat count field into the Loop Control Word to be developed, the repeat count field is decreased by one to account for the initial execution of the loop, which follows upon termination of this operator.

Upon entry to this operator, the X register will contain either:

1. An F register setting pointing to a Return Control Word, or
2. A Loop Control Word (minus I.D. bits) which in turn contains an F register setting pointing to either a prior Loop Control Word or a Return Control Word.

If the X register contains an F register setting, pointing to a Return Control Word, this Begin Loop Operator is initiating a primary loop, not a loop within a loop. If, however, the X register contains a Loop Control Word, this Begin Loop Operator is initiating a loop within a loop; i.e., a nested loop is being entered.

In any event, this operator will obtain the F register setting from the X register contents (the contents on entry to the operator) and subsequently store the entry contents of the X register, at the address specified by the just obtained F register setting plus one. The Loop Control Word generated by this operator is placed in the X register (the F register setting placed into this Loop Control Word is the address of the S register contents currently being stored in memory).

DETAILED DESCRIPTION

J = 0

The B register contents are temporarily stored in the A register (until the end of this operator) and the A register is marked unoccupied. At the termination of this operator, the A register contents are non-valid.

shifted to the C and L registers. The C and L registers will now point at the syllable following the Begin Loop Operator. The E register is set to 16, in order to load the P register with the word addressed by the C register. The T register is decremented by one, to tally the loop that will subsequently be executed. The J register is set to 3.

If the repeat count field is equal to zero (TEZL), the X register bit positions 30 through 16 are interchanged with the S register contents. The S register contents are placed in the X register for temporary storage. The S register receives the address of the prior Loop Control Word, or if none exist, the address of the Return Control Word. The E register is set to 3, thereby initiating a memory access to load the B register with the prior Loop Control Word, or the Return Control Word, depending on which one is accessed. In this case, the syllable following the End Loop operator is the next to be executed. Therefore, Fetch is initiated, which causes the automatic count up for fetch level to go true (ACFL; see Fetch flow). The J register is set to 5, where the S register has its contents restored.

J = 3

When the J register equals three, the repeat count field is returned to the Loop Control Word in the B register. The repeat count field, being returned to the Loop Control Word, is now one less than its value on entry to this operator. The J register is set to 4.

J = 4

At this J register setting, the Loop Control Word is returned to the X register prior to the execution of the loop again, if additional executions of the loop are required. If, however, the required number of loops have already been executed, either a prior Loop Control Word or a Return Control Word is transferred to the X register (depending on whether a nested loop is being terminated). The B register contents are unconditionally restored from temporary storage in the A register. The syllable execute complete level is true to terminate the operator.

J = 5

At this J register setting, upon completion of the memory access to load the B register with either a prior Loop Control Word or a Return Control Word (MROF), the S register is restored to its value on entry to this operator. The J register is set to 4, where the Loop Control Word or Return Control Word is placed in the X register.

4.15 JUMP OUT OF LOOP
JUMP OUT OF LOOP CONDITIONAL

JOLL-XX46
 CJOL-XX44

JUMP OUT OF LOOP

This operator is used for jumping out of a repeated program string and terminates the repetition of the program string. The operator causes an unconditional forward jump over the number of syllables specified by the repeat count field and deletes the count of the repetitions associated with the program string.

JUMP OUT OF LOOP CONDITIONAL

If the true/false indicator is set to false, a Jump Out of Loop Operator is performed. If the true/false indicator is set to true, control continues in sequence.

SUMMARY OF OPERATION

If the operator is Jump Out of Loop or Jump Out of Loop Conditional, with the true/false flip-flop in the reset state, the F register field of the Loop Control Word in the X register is utilized to obtain the prior Loop Control Word (if any exists) or the Return Control Word. The Loop Control Word or Return Control Word (depending on which is accessed) is placed in the X register. If the repeat count field of the operator in the T register is not equal to zero, the C and L registers are advanced by the amount specified by the repeat count field. Subsequently, a fetch is initiated to load the P register with the program word addressed by the new setting of the C register. If, however, the repeat count field of the operator in the T register is equal to zero, the operator is terminated and the next syllable in sequence is executed.

If the operator is Jump Out of Loop with the true/false flip-flop in the set state, the operator terminates and the next syllable in sequence is executed.

DETAILED DESCRIPTION

J = 0

JOLL + CJOL • TFFF'

If the operator is Jump Out of Loop or Jump Out of Loop Conditional with the true/false flip-flop in the reset state (JOLL + CJOL • TFFF'), the S register contents are placed in temporary storage in the X register. Simultaneously, the F register setting, from the Loop Control Word in the X register, is transferred to the S register. A memory access is initiated by setting the E register to 2, for loading the A register with the prior Loop Control Word or, if none exists, the word accessed will be a Return Control Word. The A register is marked unoccupied as its contents are non-valid upon termination of this operator.

4.16 SKIP FORWARD SOURCE
SKIP REVERSE SOURCE

 FSSL-XX31
 RSSL-XX30

SKIP FORWARD SOURCE

The contents of the M and G registers are increased by the contents of the repeat field.

SKIP REVERSE SOURCE

The contents of the M and G registers are decreased by the contents of the repeat field.

SUMMARY OF OPERATION

For either operator, if the bit pointer for the source string (H register) is not equal to zero on entry to the operator, the character pointer (G register) is increased by one. If this results in an overflow of the character pointer, the source string word address register (M) is advanced to the next word. The bit pointer is unconditionally cleared to zero.

When the bit pointer is equal to zero, the repeat count field is checked for a zero content. If equal to zero, the operator terminates. If not equal to zero, the M register is either incremented or decremented (depending on the operator) with the repeat count field being counted down by eight, as long as the repeat count field is equal to or greater than eight. When the repeat count field is less than eight, the G register is either incremented or decremented (depending on the operator) with the repeat count field being counted down by one. When the repeat count field equals zero, the G register receives its last count and the operator terminates.

If the skipping operation causes the M and G registers to point at a character position in a word, other than the word initially specified by the M register, the A register is marked unoccupied.

DETAILED DESCRIPTION

J = 0

Unconditionally the bit pointer for the source string is cleared to zero. If the bit pointer is not initially equal to zero, the G register is increased by one. If this results in an overflow of the G register, the M register is advanced to the next source string word and the A register is marked empty.

If the repeat count field is equal to zero on entry to the operator, the syllable execute complete level is true to terminate the operator. If the repeat count field is not equal to zero, exit awaits incrementing or decrementing of the M and G registers.

TEZL' •HEZL

If the repeat count field of the operator in the T register is equal to or greater than eight (TL8L'), the T register repeat count field is counted down by eight (T-8). In conjunction with the decrement by eight of the T register, the M register is increased by one, if the operator is Skip Forward (FSSL) or decreased by one if the operator is Skip Reverse (RSSL).

If/or when the repeat count field of the operator in the T register is less than eight (TL8L), the T register repeat count field is counted down by one (T-1). At the same time, the G register is incremented by one, if the operator is Skip Forward, or decremented by one, if the operator is Skip Reverse. If the G register is equal to seven when the G register is incremented, during Skip Forward, the M register is counted up by one. If the G register is equal to zero when the G register is decremented, during Skip Reverse, the M register is counted down by one.

RSSL •(GEZL + FSSL X GE7L + TL8L)

If the operator is Skip Reverse and the G register is pointing at the most significant character position of a word (RSSL •GEZL), the A register is marked unoccupied. If the operator is Skip Forward and the G register is pointing at the least significant character of a word (FSSL •GE7L), the A register is marked unoccupied. If the repeat count field is equal to or greater than eight, unconditionally mark the A register unoccupied. In this case, either operator results in the character pointer overflowing into another word.

4.17 SKIP FORWARD DESTINATION

FSDL-XX16

The contents of the S and K registers are increased by the contents of the repeat field.

Prior to the execution of the operator the V register is tested for zero. If the V register is not equal to zero, it is set to zero and the K register is increased by one. Overflow into the S register can occur.

SUMMARY OF OPERATION

If the destination string bit pointer is not pointing at a full character, the V register is cleared to zero and the character pointer (K) is advanced by one. If the B register contains valid information when the character pointer is incremented, the B register must be shifted one character position to maintain alignment of the K and N registers. If at any time during this operator, the character pointer overflows when the B register contains valid information, the B register contents must be stored in memory. When the character pointer overflows, the destination string word address register is counted up by one. If the B register contains valid information at this time, the increment of the S register awaits the storage of the B register contents.

If, initially, the B register contains valid information, the character pointer is incremented by single character positions even though the repeat count field may be greater than eight. Once the B register contents are stored in memory, the increment is by word until the repeat count field is less than eight. Thereafter, incrementing is by character. When the repeat count field equals zero, the operator terminates.

DETAILED DESCRIPTION

J = 0

The bit pointer for the destination string (V) is unconditionally cleared to zero. Once the bit pointer is cleared to zero, or if initially equal to zero, and the repeat count field is equal to zero (TEZL • VEZL), the syllable execute complete level is true to terminate the operator. The operator is terminated in the same manner, after counting the repeat count field down to zero during the normal execution of the operator.

K + 1

If the bit pointer is initially not equal to zero (VEZL'), the character address is counted plus one (K + 1).

If the repeat count field is not equal to zero (TEZL'), and the number of characters to be skipped is less than eight (TL8L) or the B register contains valid information (BROF), the character pointer is counted by one. When the B register contains valid information (a portion of the destination string) its contents will require storage, if more than eight character positions are to be skipped. Skipping by characters is required until the B register contents are stored in memory.

August 1, 1966

B 5281.55

4.17-3

^^^^^^^BURROUGHS FIELD ENGINEERING^^^^^ TRAINING MANUAL ^^^^^^^

this same time the B register requires storage of its contents (BROF' • EWZL), a memory access is initiated to store the B register contents in the destination string at the address specified by the S register. If storage of the B register contents occurs, at the completion of the storage access (MWOFF), the destination string word address register is counted up by one (S + 1).

At the completion of the store memory access or if none were required (B register still contains valid information) as indicated by BROF + MWOFF, the J register is set to zero to continue the skipping operation.

4.18 SKIP REVERSE DESTINATION

RSDL-XX17

The contents of the S and K registers are decreased by the contents of the repeat field.

Prior to the execution of the operator, the V register is tested for zero. If the V register is not equal to zero, it is set to zero and the K register is increased by one. Overflow into the S register can occur.

SUMMARY OF OPERATION

A maximum of 63 character positions can be skipped in the destination string. If, initially, the bit pointer does not point at a full character position, the bit pointer is reset to zero and the character pointer advanced to the next character position. If advancement of the character pointer is into the next higher word, the B register contents must be stored, if it is valid information and is not initially in a restored status.

Once the bit pointer equals zero, the skip reverse operation commences. If the B register contains valid information, alignment of the K and N registers is maintained while the character pointer is counted down. If, or when, the character pointer overflows, while counting the character pointer down, the B register contents must be stored back into the destination string (if valid) prior to proceeding any further with the operation. Once the B register is marked unoccupied, the skipping may be by words, if the repeat count field is greater than eight. When the repeat count field is less than eight, skipping is by character position.

DETAILED DESCRIPTION

J = 0

The bit pointer for the destination string is unconditionally cleared to zero. Once the bit pointer is cleared to zero, or if initially equal to zero, and the repeat count field equals zero (VEZL • TEZL), the syllable execute complete level is true to terminate the operator. The operator is terminated in the same manner, after counting the repeat count field down to zero, during the normal execution of the operation.

VEZL'

If the bit pointer for the destination string is not initially equal to zero (VEZL'), the character pointer is counted up by one (K + 1) to point at the next character in sequence; the skip operation starts with a full character position. If, at this clock pulse time, the B register is loaded and is in alignment (KENL • BROF), the increment of the K register will cause misalignment of K versus N. To maintain alignment, the B register is shifted left and circulated two octade positions with a corresponding increment of the N register. The first shift occurs at this clock pulse time and the second at J = 6.

4.19 SKIP BIT SOURCE

SBSL-XX03

The contents of the M, G and H registers are increased by the contents of the repeat field.

SUMMARY OF OPERATION

This operator skips bits from the source string. The number of bits that may be skipped is limited to a maximum of 63 (decimal).

Upon entry to the operator, the repeat count field of the operator, in the T register, is checked and if initially equal to either zero or one, the operation terminates. At termination of the operator, if the repeat count field is equal to one, the bit pointer is advanced by one. If the bit pointer overflows (5 to 0), the character pointer is incremented. If the character pointer also overflows, the word address register is incremented.

If, initially, the repeat count field is greater than one, the bit pointer is incremented with a corresponding decrement of the repeat count field. When the bit pointer overflows into the next character position, the character pointer is advanced by one. If the character pointer overflows when the bit pointer overflows, the word address register is advanced by one with the A register being marked in an unoccupied status. The last bit increment occurs with the repeat count field equal to one and the operator terminates at the same clock pulse time.

DETAILED DESCRIPTION

J = 0

Upon entry to the operator, if the repeat count field is equal to either zero or one (TELL), the syllable execute complete level is true to terminate the operator. The T register repeat count field equal to one level (TELL), is equivalent to the repeat count field being equal to either zero or one (TELL + TEZL + TELL).

$$TELL = T12F' \cdot T11F' \cdot T10F' \cdot T09F' \cdot T08F'$$

If the repeat count field is greater than one (TELL'), the bit pointer for the source string is counted up by one (H + 1), with a corresponding count down of the repeat count field (T-1), to tally the increment of the bit pointer. Note that the bit pointer receives its last increment when the repeat count field equals one; the count up of the H register is gated by TEZL'.

If the bit pointer is equal to 5 when it is counted up, it will overflow into the next character position (HE5L to HEOL). At that time, the character pointer is also counted up by one (G + 1).

If both the character pointer and bit pointer overflow, when the bit pointer is incremented (GE7L, HE5L), the source string word address register is advanced by one (M + 1) with the A register being marked as unoccupied.

4.20 SKIP BIT DESTINATION

SBDL-XX02

The contents of the S, K and V registers are increased by the contents of the repeat field.

SUMMARY OF OPERATION

This operator skips bits from the destination string. The number of bits that may be skipped is limited to a maximum of 63.

If the repeat count field is equal to zero, the operation terminates. If the repeat count field is not zero, the bit pointer (V register) is counted up by one, while the repeat count field is counted down by one. If the bit pointer is counted through a complete character, the character pointer (K register) is advanced by one. If the character pointer is advanced through a complete word, the word is stored in memory and the destination string word address register (S) is increased by one. The operation continues until the repeat count field is counted down to zero, at which time the operator terminates.

DETAILED DESCRIPTION

J = 0

If the repeat count field of the operator in the T register is equal to zero (TEZL), the syllable execute complete level is true to terminate the operator.

If the repeat count field is not equal to zero (TEZL'), the bit pointer for the destination string is counted up by one (V+1) while the repeat count field is counted down by one (T-1), to tally the increment of the V register.

If the bit pointer is equal to five (VE5L) when the bit pointer is incremented, the character pointer is counted up by one (K+1), to point at the next more significant character position of the destination string.

If the bit pointer is pointing at the last bit of a character (equal to five) and the N register is not equal to zero (VE5L • NEZL'), the B register is shifted left and circulated one octade position. The N register is incremented to tally the left shift of the B register. The logical flip-flop, Q08F, is set to one with the J register being set to 1. The logical flip-flop, Q08F, is set in order to gate the second of two octade shifts (at J=1) to make one complete character shift. Note that if the N register is equal to zero, it is not necessary to shift and circulate the B register (it is already in the proper form for storage). Once the B register is stored, the N register will equal zero and the shifting of the B register is not allowed to occur.

^^BURROUGHS FIELD ENGINEERING^^^ TRAINING MANUAL ^^^

If the character pointer is at the last character position of a word and the bit pointer is at the last bit position of a character (KE7L • VE5L), either of two actions may occur. If the B register is unoccupied (already stored), it is only necessary to increase the destination string word address register. If the B register is still occupied, the B register contents must be stored in the destination string. The J register is set to 1 where a memory access is initiated to store the B register contents.

J = 1

If the logical flip-flop, Q08F', is set, the B register receives the second of two octade shifts to complete a complete character shift. The N register is counted up by one to tally the left shift and circulate of the B register.

If entry to J = 1 occurs with KE7L true, the character pointer overflowed at J = 0. The B register contents require storage. A memory access is initiated to store the B register contents in the destination string. The B register is marked unoccupied and the logical flip-flop, Q08F, is reset as its function is terminated. The J register is set to 2 to await completion of the memory access so the destination string word address register may be incremented.

If entry to J=1 occurs with KEZL' true, two things are known about the B register contents:

1. The B register contents have not as yet been stored;
2. The B register contents are not in proper form for storage (is not restored).

If at this time the repeat count field is not equal to zero, the operation continues by returning to J=0. If the repeat count field is equal to zero, the syllable execute complete level is true to terminate the operator. In this case (KE7L' • TEZL), the operator terminates without storing the B register contents. The B register contents are only stored if sufficient increments of the bit pointer are specified to cause an overflow of the character and word address registers.

J = 2

Upon completion of the memory access to store the B register contents in the destination string (MWOE), the destination string word address register is counted up by one to address the next word in sequence. If the repeat count field is equal to zero at this time, the operator terminates; otherwise, the J register is returned to zero to continue the operation.

AAAAAAAAA BURROUGHS FIELD ENGINEERING A A A TRAINING MANUAL AA

4.21 STORE SOURCE ADDRESS

STSL-XX15

The contents of the M and G registers are stored in the word at the address formed by reducing the address of the return control word by the repeat field. The contents of the M register are stored in bit positions 15 through 1 and the contents of the G register in bit positions 18 through 16 of the word address. The flag bit of the word address is set to zero. The address of the return control word remains unchanged.

Prior to the execution of the operator, the H register is tested for zero. If the H register is not equal to zero, it is set to zero and the G register is increased by one. Overflow into the M register can occur.

SUMMARY OF OPERATION

This operator stores the address of a character (as specified by the M and G registers) in a specific location, whose address is formed by reducing the address of the return control word by the repeat count field.

The contents of the M and G registers are placed in the B register (least significant bit positions) with the most significant bit positions being cleared to zero. The return control word is obtained from the F register and placed in the M register. The repeat count field is utilized to tally the count down of the M register. When the repeat count field equals one, the last decrement of the M register occurs and a memory access is initiated to store the word. The address of the return control word is then restored to the F register.

DETAILED DESCRIPTION

J = 0

The bit pointer for the source string (H register) is unconditionally cleared to zero. If the H register is not initially equal to zero, the character pointer is advanced by one (G+1). If at this time, the character pointer equals seven, the source string word address register is increased by one (M+1).

When the bit pointer equals zero (HEZL), the B register contents are placed in temporary storage in the A register and restored at termination of the operator. The B register bit positions 19 through 48 are cleared to zero to insure the flag bit being equal to zero. The address of the source string character pointed to, by the M and G register, is transferred to the B register (bit positions 1 through 18). The address of the return control word is obtained from the F register and placed in the M register. The J register is set to 1, where the return control word address in the M register is decremented.

J = 1

If the repeat count field is not equal to zero (TEZL'), both the M register and the T register repeat count field are counted down by one, until the repeat count field equals one (TELL). When the repeat count field equals one, the M register is decremented for its last count down and a memory access is initiated to store the B register contents at the address specified by the M register. The J register is set to 2 for subsequent termination of the operator.

J = 2

Upon completion of the memory access (MWOFF), the B register contents are stored from temporary storage in the A register. The initial source string word address setting is restored in the M register from the B register bit positions 1 through 15. The syllable execute complete level is true to terminate the operator. The A register is marked unoccupied as its contents are no longer valid.

4.22 STORE DESTINATION ADDRESS

STDL-XXL4

The contents of the S and K registers are stored in the word at the address formed by reducing the address of the return control word by the repeat field. The contents of the S register are stored in bit positions 15 through 1 and the contents of the K register bit positions 18 through 16 of the word address. The flag bit of the word address is set to zero. The address of the return control word remains unchanged.

Prior to the execution of the operator, the V register is tested for zero. If the V register is not equal to zero, it is set to zero and the K register increased by one. Overflow into the S register can occur.

SUMMARY OF OPERATION

This operator stores the address of a character (as specified by the S and K registers) in a specific location, whose address is formed by reducing the address of the return control word by the repeat count field.

If, on entry to the operator, the bit pointer for the destination string does not equal zero, the character pointer is increased by one. If the B register is in alignment relative to the K register; KENL is true, the B register must be shifted to maintain the alignment of K versus N. If the character pointer overflows and the B register contents are in alignment, the B register contents must be stored in memory and the destination string word address register increased by one. If the character pointer overflows, and the B register does not contain valid information, it is only necessary to increase the destination string word address register by one.

If the bit pointer for the destination string is initially equal to zero, none of the aforementioned is required. The operation proceeds when the bit pointer equals zero. The contents of the S and K registers are placed in the B register (least significant bit positions) with the most significant bit positions being cleared to zero. The repeat count field is utilized to tally the count down of the S register. When the repeat count field equals one, the last decrement of the S register occurs and a memory access is initiated to store the word just developed in the B register. The address of the return control word is then returned to the S register.

DETAILED DESCRIPTION

J = 0

The bit pointer for the destination string is unconditionally cleared to zero (V register to 0).

VEZL

If the V register is initially equal to zero, or when cleared to zero, the B register contents are placed in temporary storage in the A register. The B register, bit positions 19 through 48, is cleared to zero to insure that the flag bit is reset. The contents of the S and K registers are transferred

AAAAAAAA BURROUGHS FIELD ENGINEERING AAA TRAINING MANUAL AA

did equal seven at J = 0, BROF would be reset and gate a memory access to store the B register contents in the destination string. At the completion of the memory access, MROF gates the increment of the S register and sets the J register to zero, to continue the operation as with VEZL. Note that EWZL only allows a single shift and circulate of the B register. (EWZL = MWOFF * EEZL)

4.24 RECALL SOURCE ADDRESS

RSAL-XX53

The word at the address formed by reducing the address of the return control word by the repeat count field is read from memory. If the flag bit of the word is a one and the presence bit is zero, the presence bit is set in the interrupt register and the operation terminated.

If the flag bit and the presence bit of the word are both one, the bit positions 15 through 1 of the word are transferred to the M register and the G and H registers are cleared to zero. If the flag bit is zero, bit positions 15 through 1 are transferred to the M register, bit positions 18 through 16 of the word are transferred to the G register and the H register set to zero.

SUMMARY OF OPERATION

The contents of the B register are temporarily stored in the A register. The address of the return control word, in the F register, is transferred to the M register. The A register is marked unoccupied. The H and G registers are cleared to zero, the H register to point at a full character position, and the G register in preparation of receiving a new setting; otherwise, the G register points at the zero character position of a word. If the repeat count field is not zero, the M register is counted down until the T register goes to zero. When the repeat count field equals one, a memory access is initiated to load the B register from the address specified by the M register.

The M register is set from the 15 low order bit positions of the word brought to the B register. If the word brought to the B register is an operand, the G register is set from the G field in the B register. If the word is a descriptor and the presence bit is reset, a presence bit interrupt is set. The B registers initial contents are restored from the A register and the operator is terminated.

DETAILED DESCRIPTION

J = 0

The B register contents are placed in temporary storage in the A register. The return control word address in the F register is transferred to the M register. The H and G registers are cleared, with the A register being marked unoccupied. The J register is set to 1.

J = 1

If the repeat count field is not equal to zero (TEZL'), the M register and the repeat count field are counted down by one. When the repeat count field equals one (TELL), the M register receives its final count and a memory access is initiated to load the B register with the word addressed by the M register. The J register is set to 2.

^^^ BURROUGHS FIELD ENGINEERING ^^ TRAINING MANUAL ^^^

J = 2

Upon completion of the load B memory access (EEZL), the 15 low order bits of the word brought to the B register are transferred to the M register. If the word brought to the B register is an operand (B48F1), the G register is a descriptor with the presence bit reset (B48F' - B46F') and a presence bit interrupt is set into the interrupt register. The initial B register contents are restored to the B register from the A register and the J register is set to 15.

J = 15

The syllable execute complete level is true to terminate the operator.

4.26 RECALL CONTROL ADDRESS

RPAL-XX50

The word, at the address that is formed by reducing the address of the return control word by the repeat field, is read from memory. If the flag bit of the word is one and the presence bit is zero, the presence bit is set in the interrupt register and the operation terminated.

If the flag bit and the presence bit of the word are both one, bit positions 15 through 1 of the word are transferred to the C register and the L register is set to zero.

If the flag bit of the word is zero, the bit positions 15 through 1 of the word are transferred to the C register. Bit positions 38 and 37 are transferred to the L register. The C and L registers are advanced by one to specify the next syllable in sequence.

The address of the return control word remains unchanged.

SUMMARY OF OPERATION

The B register contents are placed in the A register for temporary storage. The address of the return control word is temporarily stored in the B register and is also transferred to the S register. The contents of the S register are temporarily stored in the F register. Fetch is inhibited and the L register is cleared to zero. The S register is counted down according to the value of the repeat count field. When the repeat count field equals one, S receives its final count and a load of the B register memory access is initiated.

When the B register is loaded from the address specified by the new S register setting, the C register is set from that word. If the flag bit is off, the L register is set from the word. If the word is a descriptor, with the presence bit off, the presence bit interrupt is set. When the flag bit is off and once the C and L registers are set from the word, the L and possibly C registers are incremented by one. If a Store Control Address Operator stored the address just recalled (flag bit off), one syllable is jumped over. A fetch is initiated to load the P register and the operation terminated.

DETAILED DESCRIPTION

J = 0

The B register contents are placed in temporary storage in the A register, with the A register being marked in an unoccupied status. The return control word address is obtained from the F register and transferred to the S register. It is also placed in temporary storage in the B register bit positions 16 through 30. The current S register is placed in the F register for temporary storage. Fetch is inhibited (ICFL; of fetch is false) and the L register is cleared to zero. The J register is set to 1.

4.28 SET DESTINATION ADDRESS

SDPL-XX06

The S register is set to the address formed by reducing the address of the return control word by the repeat field. The address of the return control word remains unchanged. Registers K and V are set to zero.

SUMMARY OF OPERATION

If, on entry to the operator, the B register is occupied, its contents must be stored in the destination string, prior to proceeding with the operators prime purpose. If the B register contents are not in the proper configuration for storage, the B register must be restored prior to the storage of its contents.

Once the B register contents are stored, or if the B register is initially unoccupied, the address of the return control word is transferred to the S register. The S register is counted down by the value of the repeat count field of the operator in the T register. The K and V registers are cleared to zero and the B register is marked empty. The operator then terminates.

DETAILED DESCRIPTION

J = 0

If the N register is not equal to zero (NEZL'), indicating the B register contents are not in the proper configuration for storage, the 8th bit of the N register is interrogated. If the 8th bit of the N register is set (NO8F), the B register is shifted left and circulated with a corresponding increment of the N register. If the 8th bit of the N register is reset (NO8F'), the B register is shifted right and circulated with a corresponding decrement of the N register. When the N register equals zero, and provided the B register is occupied (NEZL * BROF), a memory access is initiated to store the B register contents in the destination string.

When NEZL is true, the J register is set to 1. If the operator is entered with the B register unoccupied (BROF') and the N register equal to zero, the return control word address is obtained from the F register and transferred to the S register. If the B register is initially occupied on entry to the operator, the return control word address is not transferred to the B register until J = 1.

J = 1

Upon completion of the memory access to store the B register contents (when required), the return control word address is transferred from the F register to the S register. This is gated by EEZL * BROF. At this time, the B register is marked unoccupied. If the B register is initially unoccupied, the above actions (at J = 1) do not occur. In either case, the V register is cleared to zero.

^^^BURROUGHS FIELD ENGINEERING^^^ TRAINING MANUAL

On the following clock pulse after EEZL (if a memory access were initiated at $J = 0$), EWZL gates the following actions; otherwise, the following actions proceed at the first clock pulse of $J = 1$. If the repeat count field is greater than one (TELL'), both the S register and the repeat count field are decremented by one. When the repeat count field equals one (TELL), both the S register and the repeat count field are decremented by one. When the repeat count field equals one (TELL), the S register is decremented for the final count down and the syllable execute complete level is true to terminate the operator. The H register (character pointer) is unconditionally cleared to zero.

^^^^^^^BURROUGHS FIELD ENGINEERING^^^ TRAINING MANUAL ^^^

4.29 TRANSFER SOURCE ADDRESS

SSAL-XX56

The eighteen bits of the three characters in the source string, starting at the position specified by the M and G registers, are transferred to the M and G registers. The three most significant bits are transferred to the G register and the remaining 15 bits are transferred to the M register. The H register is set to zero.

Prior to the execution of the operator, the H register is tested for zero. If the H register is not equal to zero, it is set to zero and the G register is increased by one. Overflow into the M register can occur.

SUMMARY OF OPERATION

When the H register is equal to zero, the high order octade of the repeat count field, in the T register, is cleared to zero; thereafter, the binary value of 16 is placed in the repeat count field. If the B register is occupied, its contents are stored in the destination string. If the A register is unoccupied, it is loaded from the source string.

A character (six bits) from the A register, specified by the G register, is transferred to the Y register. The B register is shifted left one complete character position (via two octade shifts) and the character in the Y register is transferred to the least significant character position of the B register. The repeat count field is decremented by eight, to tally the operation and the G register is incremented. The Y register is reloaded from the A register and thus the complete process is repeated until three load and shift operations are completed. Then the 18 least significant bits of the B register are transferred to the G and M registers. The A register is marked empty and the operation is terminated.

DETAILED DESCRIPTION

J = 0

Fetch is inhibited to give precedence to the storing and/or loading of the registers if required. The bit pointer (H register) is cleared to zero. If the H register is not initially equal to zero, the G register is counted up by one. Should the G register overflow, the source string word address register (M) is advanced to the next word and the A register is marked unoccupied.

When the H register is equal to zero (HEZL), its zero content is transferred to the high order octade position of the repeat count field in the T register (T12F through T10F). The J register is set to 1. If the B register is occupied at this time (BROF), its contents are stored in the destination string (E to 11). If when the B register contents are stored, the B register contents are in a restored status (NEXL), the B register is marked unoccupied. If the B register contents are stored in an unrestored status (NEXL'), the B register remains marked occupied, to indicate the B register must be reloaded at the end of this operator.

4.30 TRANSFER DESTINATION ADDRESS

SDAL-XX07

The eighteen bits of the three characters in the destination string, starting at the position specified by the S and K registers, are transferred to the S and K registers. The three most significant bits are transferred to the K register and the remaining 15 bits are transferred to the S register. The V register is set to zero.

Prior to the execution of the operator, the V register is tested for zero. If the V register is not equal to zero, it is set to zero and the K register increased by one. Overflow into the S register can occur.

SUMMARY OF OPERATION

Upon entry into the operator, the setting of the N register is checked and if not equal to zero, the contents of the B register are shifted either right or left until B is restored to its original configuration. When G is restored, the word is stored in the destination string.

The B register bit pointer is unconditionally cleared. The character address is increased plus one if the bit pointer was not zero, to allow addressing the next full character. If, when increasing the character address, it overflows, the B register is marked as empty and the next word in the destination string is loaded into the A register.

The following registers are transferred to temporarily store their contents while the registers are being used for data manipulation: M to S (destination address to source address register), S to M (source address to destination address register), K to G (B bit pointer to A bit pointer register), G to K (A bit pointer to B bit pointer register), and B to A (the destination string word in B to the A register). The N register is set to 2 to allow the transferring of 3 characters of the destination string word, now in A, via Y, to the B register. During this transfer of 3 characters, if the A character address (G) overflows, the next word in the destination string is loaded into A. The transfer of characters is completed when the N register equals zero. At this time the 15 low order bits (destination address) are transferred to the destination address register (S) and the 3 bits containing the B character address are transferred to K. The A character address, and the source address temporarily stored in K and S, are transferred back to G and M. The B and A registers both are marked as empty when the operator is terminated.

DETAILED DESCRIPTION

J = 0

Upon entry into the operator the state of the N register is checked and if it is equal to zero (NEZL') and the 8's bit of N is on (NO8F), the B register is shifted left and circulated to restore its contents to their original configuration within the register.

The N register is incremented for each shift until N equals zero, at which time the B register is restored.

If, upon entry, N is not equal to zero and the 8's bit is off (NO8F') the B register is shifted right and circulated to restore its contents to their original configuration within the register.

The N register is decremented for each shift until N equals zero at which time the B register is restored. The state of N's 8's bit limits the shifting of the B register to a maximum of 4 character shifts to restore the register.

When N equals zero (NEZL) and the B register is loaded, either upon entry or after restoring the B register, the contents of the B register are stored in the destination string, initiated by setting the E register to 11. The J register is set to one, to allow the next sequence of actions, when N = 0.

The B register bit point (V) is set to zero when no memory accesses are in process (EEZL). At the same time, the bit pointer is checked and if it is not equal to zero (VEZL'), the character address (K) is incremented by one. If the character address should overflow (KE7L • VEZL') when incrementing the K register, the destination word address is increased and the B register is marked as empty. The above actions adjust the bit pointer, character address and destination address to a full character in the destination string, in the case where a bit operator had preceded this operator. The J register is set to 2 to allow the next sequence of actions.

J = 2

If, upon entry, the B register was empty or at J = 1 it was marked as empty (BROF'), the A register is loaded with 8 characters from the destination string, by setting the E register to 4 to initiate the access.

Because the A register has the facilities to be transferred character by character to the B register and B can be transferred to S and K, it is necessary for certain registers to be interchanged to make use of these functions. The M register is transferred to S to temporarily store the source address.

The destination address, in S, is transferred to M to address the destination word to be loaded into A, if B were empty upon entry into J = 2 or if character address overflow occurs at J = 4. Because the destination string word, normally in B, is now in the A register (either being loaded there (E to 4) or transferred there (B to A) at J = 2), the B register address is transferred from K to G to address the proper character in A.

The A character address in G is transferred to K for temporary storage. The destination string word in B is transferred to A. If the B register was marked as loaded, the word in B is the one to be acted upon, however, if B was empty the transfer is redundant, since A will be loaded with a new word (E to 4).

AAAAAAAAA BURROUGHS FIELD ENGINEERING AAAAA TRAINING MANUAL AA

TEZL'

If the repeat count field is not equal to zero, Fetch is inhibited to give precedence to the memory access described above, plus any required during the transfer of characters to the B register.

J = 1

At the completion of the memory access to load the A register, if access is required, the character from the A register, specified by the G register, is transferred to the Y register. Simultaneously, the B register is shifted to the left one octade position. This is the first of two octade shifts required for one character shift. The high order octade of the repeat count field in the T register is cleared to zero, thus effectively limiting the number of characters to be converted to eight. The J register is set to 2.

J = 2

The character in the Y register is transferred to the B register input alignment station (first and second octade positions). The B register is shifted left for the second of two octade shifts, to complete a full character shift. The Y register is cleared prior to receiving the next character from the A register. The G register is counted up by one, to address the next character in sequence. If the repeat count field is not equal to zero (TEZL'), the repeat count field is counted down by one (T-1), to tally the next character transfer and the J register is set to 1, for the next transfer. If the G register overflows when it is incremented (GE7L + 1), the E register is set to 4 to load the A register with the next word in sequence. When GE7L is true, the M register is counted up by one to address the next word.

If the repeat count field is equal to zero (TEZL), the specified number of characters have been transferred to the B register. The A register is cleared to zero in preparation for further use during the conversion operation. The repeat count field is set to 27 for use during the conversion operation. The J register is set to 3 to start the conversion.

J = 3

Fetch is allowed at this time (ACFL goes true; see Fetch flow) because no additional memory access is required until after the conversion process.

TEZL' - Decimal to Binary Convert

With the repeat count field not equal to zero (it was set to 27 at J = 2), the Conversion begins. The setting of the repeat count field to 27, allows the 27 shifts necessary to convert 8 decimal digits.

B29T. This is a special shift right level, to shift only the Numeric bits of the B register. The Zone bits positions are left as they are. The low order numeric bit of each character is transferred to the high order numeric bit of the next character. The low order bit of the B register is transferred to A27F, with A27F and A02F being shifted one bit position to the right. The repeat count field is counted down by one for each shift. This operation continues until the repeat count field is zero (27 shifts).

AAAAAAAAA BURROUGHS FIELD ENGINEERING AAAAA TRAINING MANUAL AA

4.32 OUTPUT CONVERT

OCOL-XX66

This operator converts an octal word in the source string, at the position specified by the M register, to decimal characters, starting at the position specified by the S and K registers. The number of decimal characters resulting from the conversion is specified by the repeat field; the maximum value for the repeat field is 8. If the octal word does not have a value of zero, the sign of the word is stored in the zone bits of the least significant character (for minus BA is set to 10, for plus BA is set to 00). All other zone bits are zero. If the octal word has a value of zero, the sign of the word is stored in the zone bits of the least significant character as a plus.

If, prior to the execution of this operator, the G or H registers are not zero, they are set to zero and the M register advanced by one. In the conversion process, the flag bit, exponent sign and exponent are ignored; the mantissa of the octal word is treated as an integer.

If the value of the mantissa is larger than can be converted to the field size specified by the repeat field, the characters converted will be the least significant characters of the decimal integer equivalent of the octal integer mantissa. If the number being converted is negative and non-zero, the sign of the result is set to negative, even if all of the least significant digits converted are zero. The characters, in excess of the number specified by the repeat field, are lost. The true/false indicator is set to false.

If the word can be converted to the field size specified, or if the repeat field is zero, the true/false indicator is set to true.

Prior to the execution of the operator, the V register is tested for zero. If the V register is not equal to zero, it is set to zero and the K register increased by one. Overflow into the S register can occur.

SUMMARY OF OPERATION

Upon entry to the operator, the bit pointers H and V and the character pointer G are cleared to zero, with the true/false flip-flop being set to the one state (true). If either the bit or character pointer for the source string had been on, the word address register for the source string (M) is advanced. If the bit pointer for the destination had been on, the character pointer for the destination string (K) is incremented. If the B register is occupied and in alignment relative to the K register, a shift and circulate of the B register contents is required if the associated character pointer is incremented (K+1). The repeat count field is checked, and if it is equal to zero, the operation terminates. If, after the bit pointers equal zero, the B register is occupied and in alignment but not restored (N register does not equal zero), the B register is shifted until N equals zero and then its contents are stored in memory to preserve its contents.

AAAAAAAAA BURROUGHS FIELD ENGINEERING A A A TRAINING MANUAL AA

If the bit pointer for the destination string does not equal zero (VEZL'), the character pointer is incremented (K+1). If, when the character pointer is incremented, the B register contains valid information and the contents are in alignment relative to the K register (BROF • KENL), the B register is shifted left one character position to maintain the alignment. One octade shift occurs at this J register setting and the second octade shift occurs at J = 10, to complete a full character shift. If the K register equals seven (KE7L) at this time, the B register is marked unoccupied as K will now point at the first character of the next word. If the B register is occupied with valid information, the reset of BROF indicates storage of the B register contents is required. If, however, when the character pointer is incremented the N register equals zero (indicating the B register is already in a stored status) and the K register equals seven (KE7L • NEZL), it is only necessary to increment the source string word address register (S+1). In this case, KENL is false and a transfer to J = 10 is not effected.

If, when the V register equals zero, the N register does not equal zero and provided the repeat count field is not zero, the 8's bit of the N register is interrogated (N08F • NEZL' • VEZL • TEZL'), to determine whether to shift the B register contents right or left to restore the B register contents (place in proper form for storage).

When the B register is restored, as indicated by N equal to zero, and the V register equals zero, with the repeat count field not equal to zero (NEZL • VEZL • TEZL'), the J register is set to 1. If the B register is occupied at this time (BROF), a store memory access is initiated to store the B register contents.

Fetch is inhibited to give precedence to memory access that may initially be required by this operator.

J = 1

Upon completion of the store memory access, if initiated (EEZL), the B register is cleared to zero (to provide a register for conversion) and the J register is set to 2. If the A register is marked empty, a memory access is initiated to load the A register. The low order octade of the repeat count field in the T register is transferred to the V register for temporary storage. The low order octade of the repeat count field will be restored to the repeat count field (at J = 3) for use in determining the number of final decimal characters to be accepted (a maximum of eight).

J = 2

At this time Fetch is allowed, as the conversion operation will consume more time than a Fetch operation, and no memory access will be required until the conversion is completed.

Upon completion of any memory access initiated (EEZL), the J register is set to 3 to commence the conversion operation. Simultaneously the mantissa of the word to be converted in the A register is checked. If the four high order digits (octades) of the mantissa in the A register do not equal zero (W08L'), the conversion must start at the high order digit of the mantissa; therefore, the repeat count field of the T register is set to 39 decimal to allow 39 pulses of shifting all 39 bits of the A register mantissa. If the A register

AAAAAAAAA BURROUGHS FIELD ENGINEERING A A A TRAINING MANUAL AA

J = 4

If the repeat count field is equal to zero and the load B register memory access is completed, the TLOF bit of the repeat count field is set to indicate a full eight characters are to be transferred as the final converted result. If the repeat count field equals zero at this time, it must have initially been greater than seven; otherwise, the operator would have terminated.

If the repeat count field is not equal to zero (TEZL'), less than eight decimal digits were initially specified to be converted as a final result. If less than eight were specified, only the least significant digit is the one to be transferred to the B register. In this case, the most significant digits in the A register (the ones exceeding the specified number) must be checked to determine if they equal zero or not. If they do not equal zero, the converted digits exceeded the specified number, and the true/false flip-flop must be set to false. The digits are checked (those to the left of the first to be transferred) as follows: the character pointed to by the G register is transferred to the Y register and the G register is counted up by one. The G register starts out at zero in this case. Simultaneously, the G register contents are compared with the complement of the repeat count field (low order octade) for equality as indicated by GETL. If GETL is true, the current increment of the G register will cause the G register to point at the first character to be transferred. Therefore, if GETL is true, the J register is set to 5 to start the transfer; otherwise, the operation is repeated. The V register is cleared as its function is finished.

J = 5

If the memory access to load the B register (initiated at J = 3) is completed at this J register setting or if the access is already completed (MROF + EEZL), the Y register is cleared to zero, as its current function is ended and the J register is set to 6. Unconditionally the Y register contents are compared against the Z register contents. The Y register contains an accumulation of the characters that were shifted to it at J = 4 (the shifts were single sided) and the Z register equals zero. If the level Y not equal to Z is true (YNZL), something exceeding the specified number of digits was converted; therefore, the true/false flip-flop is set to false.

J = 6

If the word brought up from memory is not in alignment relative to the K register, the B register is either shifted right or left and circulated with a corresponding decrement or increment of the N register, until the character position specified by the K register is in the output alignment station. When the character position is in the output alignment station (KENL NOLF'), the character pointed to by the G register is transferred from the A register to the Y register. The B register is shifted left one octade position as the first of two octade shifts to place the character position specified by the K register in the input alignment station of the B register. The J register is set to 7.

4.33 SET TALLY
INCREASE TALLY
CHARACTER MODE NO-OP

SETL - XX42
INTL - XX40
NOCL - 0040

Set Tally: This operator sets the tally register to the value contained in the repeat count field.

Increase Tally: This operator increases the Tally register by the amount of the repeat count field. The tally is modulo 64; overflows are lost.

Character Mode No-Op: This operator will result in no actions occurring except SECL. It has a repeat field of zero upon entry to the operator.

SUMMARY OF OPERATION

Set Tally: The contents of the repeat count field are transferred to the R register.

Increase Tally: If the repeat count field is not equal to zero, the tally is increased by one and the repeat count field is decreased by one. When the repeat count field is equal to one (or if zero on entry), the syllable execute complete level is true (SECL).

Character Mode No-Op: This operator is the Increase Tally operator with a repeat count field of zero upon entry. The only action to occur is to initiate the syllable execute complete level.

DETAILED DESCRIPTION

J = 0 - Set Tally

Unconditionally transfer the repeat count field of the operator in the T register (T12F through T07F), to the R register bit positions R06F through R01F. The syllable execute complete level is true to terminate the operator.

J = 0 - Increase Tally - No-Op

If the repeat count field of the operator is equal to zero or one (TELL), terminate the operator (EXIT). If TELL is false (TELL'), then decrement the repeat field of T by one; if the repeat field of the operator is unequal to zero (TEZL'), then increase the tally register by one (R + 1).

4.34 STORE TALLY

STAL-XXL1

This operator stores the 6 bit Tally register at the address formed by reducing the address of the return control word by the repeat field. The value contained in the Tally register is stored as an integer. The contents of the Tally register remain unchanged.

SUMMARY OF OPERATION

Upon entry to the operator, the B register is restored to its original state and then stored in the destination string. If the B register is initially empty, the operator proceeds as after the B register is restored. The address of the return control word in the F register is transferred to the B register and, subsequently, transferred to the A register for temporary storage. The Tally in the R register is then transferred to the B register. The address of the return control word in F is interchanged with the S register contents. The S register is reduced by the repeat count field value. The Tally in the B register is stored at the address specified by the S register. The return control word address temporarily stored in the A register is returned to the F register and the initial S register setting is restored to the S register. The B register is marked empty and the operator terminates.

DETAILED DESCRIPTION

J = 0

If NO8F is set, the B register is shifted left and circulated to restore its original configuration prior to storage in memory. The N register is counted plus one for every octade shift until N equals zero.

If N is not equal to zero (NEZL') and NO8F is reset, the B register is shifted right and circulated to restore it to its original configuration, prior to storing in memory. The N register is counted down by one for each shift until N equals zero.

When the B register is restored (NEZL), the contents of the B register are transferred to the A register as a step in ultimate storage in memory. The A register is marked unoccupied and the address of the return control word in the F register is transferred to the B register, as the first step in transferring it to the A register for temporary storage. If the B register was initially occupied, a memory access is initiated to store the A register contents which now contain the initial B register contents. The J register is set to 1.

J = 1

Upon completion of the store A register contents (initial B register contents, or if the B register was initially unoccupied (MWOFF + BROF')), the address of the return control word currently in the B register is transferred to the A register. The B register is marked unoccupied and the J register is set to 2.

4.35 RESET BIT

REBL-XX65

This operator sets bits to zero in the destination string, starting at the position specified by the S, K and V registers. Successive bits proceed from left to right. The number of bits set to zero is specified by the repeat field. The S, K and V registers, upon the completion of this operator, address the next bit in sequence.

SUMMARY OF OPERATION

Upon entry to the operator the repeat count field is checked. If it is zero, the operator terminates. If it is not zero, the B register is loaded if it is unoccupied. When the B register is loaded, it is aligned so that the character containing the first bit to be reset is in the output alignment station. When the B register is aligned, the character in the output alignment station is transferred to the Z register.

In reference to the character in the Z register, the bit position specified by the V register is reset. The repeat count field is counted down by one as the bit pointer (V register) is counted up by one. Thereafter, the next bit position, specified by the V register, is reset. If the bit pointer is to reset more bits than are contained in one character, successive characters are shifted to the output alignment station, with the current character in the Z register being restored to the B register (via the input alignment station) and the next character transferred to the Z register from the B register output alignment station. If the number of bits to be reset exceeds a full word (may start within a word and extend into the next word) the word in the B register is stored back into the destination string and the next word from the destination is loaded into the B register. The process of resetting bits continues.

When the repeat count field has counted down to zero, the operation terminates; i.e., when the repeat count field equals one, the last bit to be reset is reset and the character in the Z register is returned to the B register via the input alignment station. If the process of resetting bits ends with a bit other than the last bit of the character being reset, the B register will not be in alignment relative to the K register. Therefore, the final action of the operator is to shift the B register, such that the B register is in alignment relative to the K register (KENL is true). The character and bit pointers (K and V) are left pointing at the bit position following the last bit to be reset.

DETAILED DESCRIPTION

J = 0

If the repeat count field is equal to zero (TEZL), the operation is terminated by the syllable execute complete level (SECL) being true. If the repeat count field is not equal to zero and the B register is empty (TEZL' = BROF'), a load B register memory access is initiated by setting the E register to 3. The J register is set to 1 to await completion of the access.

If, or when, the B register is loaded and aligned ($TEZL' \cdot BROF \cdot KENL \cdot NOLF'$), the status of Q09F is checked. Initially, Q09F is in the reset state. If Q09F is reset, the character in the B register output alignment station (B16 and B15) is transferred to the Z register. Simultaneously the B register is shifted left one octade position, the N register incremented and the logical flip-flop, Q09F, is set to the one state. The B register is shifted to bring the next character into the output alignment station and to make room for receiving the character in Z into the input alignment station. The second octade shift to complete a full character shift occurs at $J = 2$.

When Q09F is on, the bit position in the Z register, specified by the V register, is set to zero. The repeat count field is decremented to tally the operation and the V register is incremented to address the next bit position. If V is equal to 5 (VE5L), the K register is advanced to address the next character position of the B register, for subsequent reloading of the Z register. When the V register equals 5 or if the repeat count field equals one ($VE5L + TELL$), the J register is set to 2. If TELL is true, the required number of bits have been reset.

If the B register is occupied and the repeat count field is not equal to zero with Q09F in the reset state ($BROF \cdot TEZL' \cdot Q09F'$), the B register is either shifted right or left depending on the status of K04F, to place the character specified by the K register in the output alignment station. This action may occur either initially or if the B register is reloaded during the operator. When KENL is true and NOLF is reset, the operation proceeds as described above.

J = 1

Upon completion of a load B register memory access, initiated either at $J = 0$ or $J = 3$, the B register is marked occupied and the J register is set to zero.

J = 2

The character in the Z register is transferred to the B register input alignment station. The B register is shifted left (minus the least significant octade) one octade position. This is the second of two octade shifts to complete a full character shift. The N register is incremented to tally the shift. The logical flip-flop Q09F is reset and the Z register is cleared to zero. If more bits remain to be reset, clearing Z and resetting Q09F permits loading the Z register with the next character at $J = 0$.

If both the K register and V register equal zero ($KEZL \cdot VEZL$), the first bit of the next word in sequence is being addressed by K and V. Therefore, a memory access is initiated to store the current word in the B register in the destination string.

If the repeat count field is not equal to zero ($TEZL'$) and K and V are not pointing at the first bit of the next word ($KEZL' + VEZL'$) the J register is set to zero to continue the reset bit operation.

AAAAAAAAA BURROUGHS FIELD ENGINEERING AAA TRAINING MANUAL AAA

If the repeat count field is equal to zero and the K and V registers are not pointing at the first bit of the next word, the J register is set to 4 for termination of the operation.

J = 3

Upon completion of the store B memory access (MWOFF), the destination string word address register is advanced by one (+1). If at this time the repeat count field is equal to zero (MWOFF • TEZL), the J register is set to 4 for termination of the operator. If the repeat count field is not equal to zero (EEZL • TEZL'), a load B register memory access is initiated and the J register is set to 1, to await completion of the access and subsequent continuation of the operation.

J = 4

If, when the operation is terminated, the B register contents are not in alignment relative to the K register (KENL' + NOLF), the B register is shifted to the right and circulated by octade, with a corresponding decrement of the N register. If the final bit reset during the operator is the last bit position of a character (5th bit, at which time VE5L is true), the operation will terminate with the B register in alignment relative to the K register. In this case, shifting of the B register is not required at J = 4. In either case, when KENL • NOLF' is true, the syllable execute complete level is true to terminate the operator.

4.36 SET BIT

SEBL-XX64

This operator sets bits to one in the destination string starting at the position specified by the S, K and V registers. Successive bits proceed from left to right. The number of bits set to one is specified by the repeat field. The S, K and V registers, upon the completion of this operator, address the next bit in sequence.

SUMMARY OF OPERATION

The occurrences during this operator are identical to the occurrences during the Reset Bit operator with the exception of setting bits versus resetting bits. For a reference to the summary of operation and detailed description, refer to the write up on RESET BIT operator (REBL).

4.37 CALL REPEAT FIELD

CLRL-XX43

The six low-order bits of the word, at the address formed by reducing the address of the return control word by the repeat field, is transferred to the repeat field of the T register.

If this field is not zero, the transfer of the repeat field of the subsequent syllable to the T register is suppressed and the present contents of the repeat field of the T register are used as the repeat field of the subsequent syllable.

If the repeat field is zero, the operator of the subsequent syllable is ignored and a Jump Forward Unconditional Operator is executed using the repeat field in the subsequent syllable. No interrupt may occur between the execution of this operator and the execution of the subsequent operator.

SUMMARY OF OPERATION

The address of the return control word is obtained from the F register and placed in the S register. The S register is decremented by the value of the repeat count field of this operator. The word addressed by the return control word address minus the repeat count field is brought to the B register. The low order six bits of this word are then transferred to the repeat count field in the T register. The repeat count field in the T register is then interrogated.

If the repeat count field is equal to zero, a Jump Forward Unconditional Operator code is forced into the T register. Simultaneously the repeat count field of the subsequent syllable is obtained from the P register and transferred to the T register repeat count field. The Jump Forward Unconditional Operator is entered and executed. In this case, the repetitive operation which was being tallied in memory has been completed; hence, a jump to the syllable following the loop just completed occurs.

If the repeat count field is not equal to zero, the repeat count field remains as it is and the operator code of the next syllable in sequence is obtained from the P register and placed in the T register. The next syllable in sequence (now in the T register) is executed with its repeat count field equivalent to the value obtained from the word brought from memory. In this case, the repetitive operation which is being performed must be performed at least one more time.

DETAILED DESCRIPTION

J = 0

The address of the return control word in the F register is placed in temporary storage in the B register. It is also transferred to the S register. The current S register value is transferred to the F register for temporary storage. The J register is set to 1, where the address of the return control word address minus the repeat count field is developed. If, initially, the B register contains valid information, it is transferred to the A register for temporary storage.

AAAAAAAAA BURROUGHS FIELD ENGINEERING A A A TRAINING MANUAL AA

4.38 EXIT CHARACTER MODE
IN-LINE EXIT CHARACTER MODE

RECL - XX00 (XX ≠ 01)
ILEL - 0100

The return control word is read from memory. The C, L, G, H, K and V registers are set to the contents of the respective field of the return control word. The S register is set to the contents of the F register field of the return control word.

The word addressed by the S register, the mark stack control word, is read from memory. The R and F registers are set to the contents of the respective fields of the mark stack control word. The Mark Stack Flip-flop and the Program Level Flip-flop are set to the contents of the respective positions of the mark stack control word. The S register is decreased by one. The A and B registers are set to empty. The Mode Flip-flop is set to word mode.

If the operator is the In-Line Exit Character Mode, then the C and L registers are not set from the return control word, instead the next operator in sequence is executed.

SUMMARY OF OPERATION

This operator restores the contents of the H, V, G, K, L and C registers from the return control word. The F and R registers, mark stack and sub-level flip-flops are restored from the mark stack control word. The S register is set to address the word prior to the mark stack control word. The next syllable to be executed is the one following the Descriptor Call or Operand Call that initiated entry to character mode. The next syllable interpretation is in word mode. If the operator was the In-Line Exit Character Mode, then the C and L registers do a normal count up at the SECL time that this operator was placed in the T register.

If the flag bit of the return control word is off, then terminate the operator with the return control word in the B register and set the flag bit interrupt.

DETAILED DESCRIPTION

J = 0

Fetch is inhibited (ICFL' is false) if the operator is Exit Character Mode (TO7F'). A new program address is to be loaded into the C register and, thereafter, the P register is reloaded.

If the N register is not equal to zero (NEZL'), the B register is shifted either right or left and circulated, with the N register decremented or incremented (depending on the status of NO8F) until the N register is equal to zero. When the N register equals zero, and provided the B register is occupied, a memory access is initiated to store the B register contents in the destination string. The J register is set to 1.

SECTION 5

CONTROL STATE AND MISCELLANEOUS OPERATORS

5.1 COMMUNICATE OPERATOR

PURPOSE

To allow the Processor to communicate with the M.C.P. when a special sub-routine or action by the M.C.P. is needed by the program in process.

SUMMARY

If the Processor is in the control state, exit the operation. If the Processor is in the normal state, check for the location of the top word in the stack. If it is not in either the A or B registers, load it into B from memory. If it is in either A or B, or when placed there, initiate a store memory access and store the word into the Program Reference Table. The particular location in the PRT is addressed by transferring the contents of the R register to the M register and increasing it by a value of nine. The Communication Interrupt bit in the Interrupt register is set to transfer from Normal State to Control State. Upon completion of the store operation, the operation is terminated.

DETAILED DESCRIPTION

J = 0

SECL

Allow the syllable execute level to complete the operation if the Processor is in the Control State as indicated by the Normal Control State Flip-flop being off (NCSF'), essentially this becomes a NO-OP for the Control State .

When the memory operation initiated by this operator is completed, memory write access is obtained (MWOFF). MWOFF allows an exit from the operation.

If the Processor is in the Normal State as indicated by NCSF being on, one or more of the following actions and the completion phase above will occur:

E to 3

Set the E register to 3 to initiate a load B memory access, if the word in the top of the stack is not in the A or B registers as indicated by the A and B register occupancy flip-flops being off, ($\overline{AROF} \cdot \overline{BROF}$).

J to 1

Advance the Control State to one to complete the memory access initiated as a result of the A and B registers being empty.

5.2 PROGRAM RELEASE
I/O RELEASE

PREL - 0111
IORL - 2111

PURPOSE

Program Release: This operator functions to release the Processor from an object program in order to allow the MCP to initiate an I/O operation. When the object program requires an I/O operation, execution of this operator by the object program will result in placing the address of the I/O descriptor in R + 11 (octal), and set an interrupt which will result in the necessary MCP action to execute the I/O operation. The Program Release Operator will accomplish this in the following manner.

1. Transfer the I/O descriptor address from core memory to the "A" register.
2. If in Control State, reset the presence bit of the Data descriptor, that addresses the I/O descriptor, to mark the input/output area of core memory as unavailable to the object program. If in Normal State, set either the Continuity Bit Interrupt or the Program Release Interrupt depending upon the status of the Continuity Bit in the Data descriptor.
3. Restore the Data descriptor back into its original location in core memory.
4. Terminate the operator, if in Normal State, then store the absolute address of the I/O descriptor into the PRT at R + 11. (The MCP will transfer this address to core memory location 10 for use by the I/O unit.)

I/O Release: This operator is used by the MCP after an I/O operation to mark the input/output area of core memory as available to the object program. The I/O Release operator accomplishes this in the following manner:

1. Transfer the Data descriptor that addresses the I/O descriptor from core memory to the "A" register.
2. Turn on the Presence Bit of the Data descriptor. This marks the input/output area as available to the object program.
3. Restore the Data descriptor to core memory and terminate the operator.

SUMMARY OF OPERATION

Due to the similarity of the two operators, Program Release and I/O Release, the operation of both will be described as one, with the differences in each specified when necessary.

Upon entry to either operator, the top word in the stack must address the Data descriptor that addresses the I/O descriptor to be effected. This word may be either a Data descriptor or an operand.

If the word in the top of the stack is a descriptor, then the 15 low order bits of this word contain the absolute address of the Data descriptor. The Presence Bit of the descriptor is examined; if it is found OFF, then the operation is terminated with the non-present descriptor in the top of the stack and the Presence Bit Interrupt is set if the Processor is in Normal State, if it is ON, then the 15 low order bits of the descriptor are used to access core memory and place the Data descriptor into the "A" register.

If, upon entry to the operator, the top word in the stack is an operand, then relative addressing is required. The relative addressing that takes place will be R+, F+, or F-. No "C" relative addressing can take place with this operator. If the bit configuration of the "A" register specifies "C" relative, R+ relative addressing will take place instead.

With the I/O Release operator and the Processor in Normal State, none of the described actions will take place and the operator is treated as a NO OP.

When the Data descriptor that addresses the I/O descriptor is in the "A" register, the actions which take place will depend upon which operator is in the "T" register.

I/O Release: With this operator the Presence Bit of the Data descriptor is turned ON and the Data descriptor is restored into its original location in core memory and the operation is terminated.

Program Release: If the Processor is in Control State then the Continuity Bit of the Data descriptor is examined; if it is ON then the Continuity Bit Interrupt is set; if it is OFF then the Program Release Interrupt is set. The Continuity Bit being ON indicates that this descriptor is linked with one or more other I/O descriptors and will result in the MCP rotating the descriptors prior to initiating the I/O operation. In either case, the Data descriptor will be restored to its original location in core memory and the operation is terminated. If the Processor is in Normal State, then the address of the Data descriptor will be placed into R + 11.

DETAILED DESCRIPTION

For the actions described herein reference the Program-I/O Release Flow Chart, 3.04.0.

JOOL

EXIT

If this is the I/O Release operator and the Processor is in Normal State (IORL • NCSF), the Syllable Execute Complete Level is TRUE to terminate the operator. Thus, the I/O Release operator will function as a NO OP when executed in Normal State.

Q09F to 1

If the operator is the Program Release operator or I/O Release and the Processor is in Control State (PREL + IORL • NCSF'), Q09F is set to one in order to allow the parallel adder to function as a ten bit address adder.

The logical equation below the double line which states $(PREL + IORL \cdot NCSF')$ will also control the following functions:

B to A, BROF to 0, AROF to 1.

If the A register is empty, as indicated by $AROF'$, then stack adjustment is required. The top word of the stack may be located in the B register at this time, therefore transfer the contents of the B register to the A register, and mark the B register as empty and the A register as occupied. If the B register is unoccupied at this time, then only the setting of $AROF$ is of value, the other actions are redundant.

E to 2, J to 1.

If both the A and B registers are empty ($AROF' \cdot BROF'$) then the top word of the stack is in core memory, set E to 2 to initiate a memory cycle, the S register as the addressing register, to place the top word of the stack into the A register. Set the J register to 1 to await completion of this memory cycle.

The following actions are controlled by the logic below the second double line that reads $AROF \cdot A_{48}F (PREL + IORL \cdot NCSF')$. Again the term within the parenthesis specifies the operator is either the Program Release or the I/O Release and in Control State, which indicates that the operator can be executed. The terms $AROF \cdot A_{48}F$ indicate that the top word of the stack is in the A register and that this word is a descriptor, no relative addressing is necessary and the following actions will occur:

Presence Bit Interrupt

If this is a non-present descriptor and the Processor is in Normal State ($A_{46}F' \cdot NCSF$) then set the Presence Bit Interrupt; the I/O descriptor pointed to is not available to the object program.

J to 15.

If the descriptor in the A register is non-present, then set the J register to 15 in preparation of termination of this operator.

A [$15 \Rightarrow 1$] to M, E to 4, J to 3

If this is a descriptor that is marked as present ($A_{46}F$), then the operation may proceed as normal. Set the 15 low order bits of this descriptor into the M register, set the E register to 4. This action will result in using the M register as an addressing register to access the I/O descriptor and place it into the A register. The J register is set to 3 to allow the subsequent functions of this operator to take place.

If the operator is the Program Release or I/O Release in Control State and the A register contains an operand, $AROF \cdot A_{48}F' (PREL + IORL \cdot NCSF')$, then the actions listed below the third double line at JOOL can take place.

J to 2

The J register is set to 2 in order to access the I/O descriptor via relative addressing.

R to M [15 ⇒ 7]

If the Processor is not in sublevel (SALF'), or the tenth bit of the A register is reset (AIOF'), or if the configuration of bits in the A register is such that the condition of AIOF • AO9F • AO8F' exists, then the relative addressing will be R relative; transfer the contents of the R register into the 9 high order bits of the M register in preparation of address indexing. The configuration of AIOF • AO9F • AO8F' indicates C relative addressing, but for this operator it is forced to R relative addressing.

AIOF to 0

Reset the tenth bit of the A register if the Processor is in sublevel and the A register contains the bit configuration of AIOF • AO9F'. This indicates that relative addressing is F relative and can only use the 8 low order bits of the A register; reset AIOF so that it will have no effect on the address adder.

The actions listed below the fourth double line are controlled by the logic indicated below this double line, SALF • A148F' • AIOF • AROF • (PREL + IORL • NCSF'). This logic states that the Processor is in sublevel and the tenth bit of the A register is on, therefore indicating eventual F relative addressing. The following actions will take place:

F to M

With the Mark Stack Flip-flop reset (MSFF'), the F register is addressing the top RCW (Return Control Word) in the stack if the configuration of bits in the A register (AO9F' + AO8F) indicate F relative addressing; transfer the contents of the F register to the M register.

R + 7 to M, E to 6

If the F register is addressing a Mark Stack Control Word and F relative addressing is required (MSFF • (AO9F' + AO8F)), the address of the top RCW in the stack must be obtained from R + 7 of the PRT.

Set into the M register the value of R + 7 and set the E register to 6. This E register setting will result in bits 16 ⇒ 30 of the word in R + 7 being transferred into the M register, this will be the address of the top RCW in the stack. This is necessary because any F relative addressing is relative to the top RCW in the stack.

AIOF to 0, AO9F to 0

With AO8F reset, then the relative addressing will only use 7 low order bits of the A register, reset bits 9 and 10 of the A register.

5.3 INTERROGATE INTERRUPT

IINL - 0211

PURPOSE

The Interrogate Interrupt operator is used to check for the presence of an interrupt when the Processor is in Control State. If an interrupt exists then change control to the address specified by the Interrupt Address Register in Central Control.

SUMMARY OF OPERATION

This operator is for control state use only, if used in normal state it is a NO-OP. If in control state and no interrupt exists in the Interrupt Address Register, the operator is a NO-OP.

Any interrupt in the Interrupt Address Register will have IA6F and/or IA5F set. By interrogating these two bits of the interrupt register, it can be determined whether or not an interrupt exists. If no interrupt exists in the IAR's (Interrupt Address Register) then the mnemonic term IO3L from CC will be True. IO3L in turn is the level that ($IO3L = IASF' \cdot IA5F' \cdot IA6F'$) enables the IINL operator to function as a NO-OP.

If an interrupt does exist, it is indicated to the Processor by the mnemonic term IO2L. This level ($IO2L = IASF + IA5F + IA6F$) is True if either IA5F or IA6F is set or if IASF (Interrupt Address Sync Flip-flop) is set. IASF is set by the Interrogate Interrupt Operator, it prevents the interrupt priority logic in Central Control from changing the status of the IAR while interrogating an interrupt.

Once IASF is set the term IO1L is ($IO1L = IASF \cdot (IA5F + IA6F)$) enabled to allow the transfer of IAR to the C register. The operator will then terminate with the S register set to 100 (octal) and a fetch access being initiated.

DETAILED DESCRIPTION

JOOL

EXIT

If the Processor is in Normal State or if no interrupt exists ($NCSF + IO3L$) the operator will function as a NO-OP; enable SECL to terminate the operator.

INHIBIT COUNT UP FOR FETCH

If an interrupt exists in the IAR and the Processor is in Control State ($IO2L \cdot NCSF'$), inhibit any fetch actions, control will be changed as determined by the IAR.

5.4 STORE FOR INTERRUPT
STORE FOR TEST

SFIL - 3011
 SFTL - 3411

STORE FOR INTERRUPT

This operator can be used programmatically, but is usually hardware generated. It is generated at SECL time if the Processor is operating in Normal State and an interrupt exists. The operator will store the contents of the A and B registers, if they are valid, and construct the necessary control words in the stack for either word mode or character mode.

If this operator occurs in Processor 1, an Interrogate Interrupt operator is forced at the termination of the Store for Interrupt. If this operator occurs in Processor 2, the Processor is placed into an idle condition at the termination of this operator.

If the operator is used programmatically when in normal state the Processor will remain in normal state.

STORE FOR TEST

The Store For Test operator is included for test and diagnostic purposes. It is normally hardware initiated and used as an automatic part of the test procedure but can also be used as a programmed operator. This operator can be used in either word or character mode and in either normal or control state, its operation closely related to the Store For Interrupt operator.

SUMMARY OF OPERATION

The Store For Interrupt and Store For Test operators are normally hardware initiated but can be inserted as a programmed operator. If the Store For Interrupt operator is used programmatically when in normal state the Processor will remain in normal state, if in character mode then the Processor will remain in character mode, the remainder of a program initiated Store For Interrupt is the same as a hardware initiated Store For Interrupt.

The Store For Interrupt operator will vary, for word mode and character mode, in the construction of the stack. Referencing Figure 5.4-1, the Store For Interrupt stack construction for word mode is as follows:

1. Store the contents of the B register if the B register is marked as occupied.
2. Store the contents of the A register if the A register is marked as occupied.
3. Construct and store an Interrupt Control Word, this word will contain the value of the M register, N register, R register, MSFF, SALF and VARF.
4. Construct and store an Interrupt Return Control Word, this word will contain the contents of the C register, F register, K register, G register, L register, V register, H register and the status of BROF.




Figure 5.4-1 WORD MODE STACK




FIGURE 5.4-2 CHARACTER MODE STACK

After the stack is constructed the Store For Interrupt operator will construct and store an Initiate Control Word in the PRT at the location of $R + 10$. The Initiate Control Word will contain the values of the Q register (bits $9 \Rightarrow 1$), the Y register, the Z register, bits $5 \Rightarrow 1$ of the TM register, CWMF, and the S register. The storing of the Q register and the TM register is not required for the Store For Interrupt operator but is a redundant operation at this time. The S register setting in the Initiate Control Word is the address of the Interrupt Return Control Word that was stored in the stack. The termination of the Store For Interrupt operator will idle the Processor if this is Processor 2; if this is Processor 1 then the T register will be forced to the Interrogate Interrupt operator.

If the Store For Interrupt operator is executed when in character mode then, referencing Figure 5.4-2, the following is a description of the stack construction:

1. If valid then store the contents of the A register.
2. If valid then store the contents of the B register.
3. Transfer the Loop Control word from the X register to the A register, construct and store an Interrupt Loop Control Word.
4. Construct and store the Interrupt Control Word.
5. Construct and store the Interrupt Return Control Word.

The difference between the stack construct for word mode and character mode is that in character mode the A register is stored before the B register, prior to construction the Interrupt Control word an Interrupt Loop Control word is placed into the stack.

Before storing the Initiate Control Word the proper R register setting must be found when in character mode. This is accomplished by accessing the Mark Stack Control Word addressed by the F register and transferring the R field to the R register. The Initiate Control Word is constructed and stored into the PRT at location $R + 10$.

The termination of the operator is the same as when in word mode except that if the operator was program initiated then the Processor is left in character mode.

The Store For Test operator functions in the same general manner as the Store For Interrupt in character mode. With this operator the contents of the A and B registers are always stored, whether they are marked occupied or not marked as occupied. The termination of the Store For Test operator will access cell zero of core memory to obtain the address of the next operator to follow the Store For Test operator.

DETAILED DESCRIPTION

JOOL

The count up for Fetch is inhibited to prevent the counting of the C register and the initiation of a memory fetch access.

S + 1, E to 11

If the B register is occupied (BROF) or the operator in the T register is the Store For Test operator (TO9F) then increment the S register to address the next stack location in core memory and set the E register to 11 to store the B register contents.

J02L

J to 3

Upon completion of the memory cycle to store the B register contents (EEZL) the J register is set to 3 to prepare for the construction of an Interrupt Control Word.

AROF to 0, S + 1, E to 10

If the A register is occupied, either with an Interrupt Loop Control Word for character mode or with data for word mode, then mark the A register as empty and initiate a memory cycle to store the A register contents (E to 10) and count up the S register to address the next core stack location.

J03L

When no memory accesses are in progress (EEZL) with this Processor, construct an Interrupt Control Word in the B register. This control word will contain the contents of M, N, R, MSFF, SALF and VARF. Set E to 11 to store this word in the stack, increment the S register by one, and control is changed to J = 4.

J04L

Upon completion of the memory cycle that stores the Interrupt Control Word as indicated by EEZL an Interrupt Return Control Word is constructed in the B register. The S register is counted up 1 to point to the next core location of the stack and the E register is set to 11 to store this Return Control Word.

J to 5

If the Processor is in character mode then the J register is set to 5. This will result in the correct R register setting being found in order to locate the address of R + 10. If in character mode the R register is used as a tally register.

J to 11

If in word mode (CWMF) then the R register contains the base address of the PRT. Change control to J = 11 in order to construct and store an Initiate Control Word.

J to 0

If this is not the store for test operator then clear the J register in preparation for the next operator.

T to IINL

If this is Processor #1 and this is not the Store For Test operator (T09F' • PK1L) then set the Interrogate Interrupt Operator into the T register in order to determine which interrupt exists.

TM8F to MROF, TM to 0, TM7F to MWOFF

If the operator is the Store For Test then the TM register is cleared. The setting of MROF and MWOFF is redundant as TM7F and TM8F are off at this time.

J to 14, E to 5

If the operator is the Store For Test and this is Processor #1 (T09F • PK1L) then change control to J = 14 and set the E register to 5 to initiate a memory access of cell zero in core memory. This cell will contain a Data descriptor for the test routine to check the results of a test operation.

CWMP' to 0

If this is not a program initiated Store For Interrupt (Q07F) or if this is the Store For Test operator (T09F) then place the Processor into word mode.

J10L

Entrance to this J register setting is from J01L if the A register is valid when the Processor is in character mode or if this is the Store For Test operator. The purpose of this J count is to store the A register in the stack prior to storing the B register. Increment the S register, set E to 10 to initiate a memory cycle, and change control to J = 1.

J11L

When no memory access is in progress (EEZL) clear the B register in preparation for the construction of an Initiate Control Word and change control to J = 8.

J14L

This J register setting can be attained only if this is the Store For Test operator and Processor #1 (ref. J09L description). At J09L a memory cycle was initiated when the J register was set to 14. This memory cycle accesses cell zero of core and will

then the test will encompass only one clock pulse. If CCCF is reset upon entry to a test procedure then the test will encompass several clock pulses, in fact, it may encompass several operators. To terminate this type of a test the Store For Test operator must be used programmatically. If CCCF is set upon entry to the test procedure then the Store For Test operator will be hardware generated.

DETAILED DESCRIPTION

For the detailed description of the Initiate P1 and Test operators refer to the flow charts, page 3.07.0.

The following description will concern itself with the programmatic execution of the Initiate P1 and the Initiate Test operators. Because the operators are similar in their operations, they will be discussed as one with the differences noted.

J = 0

If the operator is executed with the Processor in normal state (NCSF), the operator will function as a NO-OP; terminate the operator as indicated by the action EXIT. If the Processor is in control state then the actions indicated below the double line will place the top word of the MCP stack into the B register. Fetch is inhibited as this operator will initiate a fetch from a location other than presently specified by the C register. Change control by setting the J register to 3.

J = 3

Unconditionally mark the A and B registers empty (AROF to 0 and BROF to 0). They will be set, if necessary, by the control words that indicate their status upon initiation of a program.

EEZL

With EEZL true there is no memory access presently taking place and an Initiate Control Word is located in the B register. Transfer the address portion of the B register (15 through 1) to the S register. This sets the S register to the address of the top word in the object program stack, which at this time contains an Interrupt Return Control Word. The mode of operation being initiated is set into the Character Word Mode Flip-flop (Bl6F to CWMF). Set the E register to 3 to access the Interrupt Return Control Word addressed by the S register; change control to J = 4.

T10F

If the tenth bit of the T register is set, the operator in the T register is the Initiate For Test. Transfer the indicated bits to the TM register, the Z register, the Y register, and the Q register. The TM register will temporarily store the contents of the J register, NCSF, MROF, MWOF, and CCCF that are required upon entry to the test cycle being initiated. The Q register information will be set into the nine low order bits of the Q register.

EEZL

When EEZL is true then the B register contains the Interrupt Control Word; distribute this control word in the following manner:

1. Set the Variant Flip-flop and the Sublevel Flip-flop to their required status as designed by bits 25 and 31 of the B register.
2. Set the Mark Stack Flip-flop as indicated by bit 32 of the B register; if MSFF is turned on then the F register is presently addressing a Mark Stack Control Word in the stack, if MSFF is left off then the F register is presently addressing a Return Control Word in the stack.
3. From bits 42 through 34 of the B register set the R register to its proper configuration. If entering a character mode program then the R register is being set to a tally amount; if entering a word mode program then the R register is set to the base address of the PRT of the object program.

CWMF * TIOF

If the Processor is initiating a program in character mode or if the operator in the T register is the Initiate For Test operator, then obtain the configuration for the M register from the 15 low order bits of the Interrupt Control Word and the N register from the B register bits 19 through 16. Set the E register to 3 in order to access the Interrupt Loop Control Word and change control to J = 6.

CWMF • TIOF

If the program being initiated is not in character mode and the operator is the Initiate P1 operator then the operator is complete. Place the Processor into normal state (NCSF to 1) and terminate the operator with the Syllable Execute Complete Level (EXIT).

J = 6

At MROF time of the memory access to obtain the Interrupt Loop Control Word decrement the S register to point to the next lower word in the stack.

EEZL

With the memory access completed, the Interrupt Loop Control Word is in the B register; obtain the status of AROF from bit 46 (B46F to AROF) and enable the actions below the double line to take place.

Transfer the 39 low order bits of the B register to the X register. If entering a character mode program then the destination string address will now be placed into the X register bits 30 through 16. Change control by setting the J register equal to seven.

BROF + TLOF

If BROF had been set by the Interrupt Return Control Word or if this is the Initiate For Test operator then set E to 3 to load the B register with a data word.

J = 7

If a memory cycle had been done to load the B register with a data word, count down the S register at MROF time of the memory cycle.

EEZL • AROF • TLOF

With no memory access taking place (EEZL) the operation of the operator is allowed to continue. If the A register is marked as being empty (would have been set by the Interrupt Loop Control Word at J = 6) and if the operator in the T register is the Initiate P1 (AROF • TLOF) then there is no need to load the A register with a data word. Interchange the S register with bits 30 through 16 of the X register. This action places the destination string address of the character mode program into the S register and the address of the top word of the stack into the Loop Control Word in the X register.

Place the Processor into normal state (NCSF to 1) and terminate the Initiate P1 operator with the Syllable Execute Complete Level.

EEZL • (AROF + TLOF)

If at J = 6 AROF had been set by the Interrupt Loop Control Word or the operator in the T register is the Initiate For Test (AROF + TLOF), set the E register to 2 to load a data word into the A register and change control by setting the J register to 8.

J = 8

At MROF time of the memory access to load a data word into the A register decrement the S register to point to the next lower word in the stack. Upon completion of this memory cycle the remaining actions at this J register can occur.

EEZL • CWMF

If the program being executed is in character mode then interchange the S register with bits 30 through 16 of the X register. This action places the character mode destination string address into the S register and the address of the top word of the stack into the Loop Control word in the X register.

EEZL • TLOF

If the operator in the T register is the Initiate P1, place the Processor into normal state (NCSF to 1) and terminate the operator with the Syllable Execute Complete Level (EXIT).

EEZL • TLOF

With the Initiate Test operator in the T register the actions indicated below the double line are enabled. Set, from the TM register, the J register, NCSF, and CCCF. Reset TROF to mark the operator in the T register as invalid and to allow the SECL/FETCH flow to initiate the test operation.

TM6F • CWMF

With TM6F in J the set state and the test procedure in word mode then decrement the S register one additional count. This is necessary as a part of the Maintenance Test Routine procedure.

IFTLD • CCCF

This portion of the flow is utilized only for the Initiate For Test operator. The term IFTLD will be true with the Initiate For Test (5111) code in the T register. After TROF is reset at J = 8, if CCCF is also reset, then at the time that operator "X" (the operator under test) is transferred from the P register to the T register TM6F is set to 1. TM6F is used in the SECL/FETCH operation to allow for a count up for fetch if the L register was equal to three. This logic is necessary as the termination of the Initiate Test operator does not use the normal Syllable Execute Complete Level to generate the count up for fetch.

The remainder of the Initiate P1 flow has to do with a hardware generated Initiate P1 operator. The operator will be forced into the T register if this is Processor #1 and the LOAD Button on the console is depressed or if this is Processor #2 being initiated by Processor #1. In either case the Initiate P1 operator is forced into the T register via the level APKD from Central Control. With APKD true to the Processor from Central Control the following actions will occur:

APKD

T to INIL, TROF to 1

With the level APKD and TROF, indicating that the T register is empty, set the initiate P1 operator into the T register and mark the T register as valid by setting TROF to 1. TROF is used here in case Processor #1 should attempt to initiate Processor #2 when Processor #2 is already busy.

J to 2

If this is Processor #2, as indicated by the level PKLL, then change control to J = 1, this Initiate P1 operator was generated via the LOAD Button.

J01L

AROF to 0

Unconditionally mark the A register as empty to delete the top word from the stack. This word was just stored into core address 10.

CMTL to 1

When the memory access to store the top word of the stack into core address 10 is completed (EEZL), allow the level CMTL in Central Control to go true. CMTL will set CMTF which will, depending upon the operator in the T register, initiate either Processor #2 or an I/O unit.

UCMTD = J01L • PIOLD • EEZL generates CMTL in Central Control
 UCMID = CAGT52 • T09F • CWMF/ generates CMIS in Central Control

UCMTD is the Commence Timing Level in the Processor which is true with no memory access (EEZL), the Initiate P2 or Initiate I/O operator in the T register (PIOL), and the J register equal to 1. UCMID is the Initiate I/O operator code (CAGT52 • T09F) and the Processor in word mode (CWMF/). This level will be true only if the operator in the T register is the Initiate I/O, its purpose is to distinguish between the two operators.

J to 2

Once the Commence Timing Flip-flop (CMTF) is set in Central Control the Processor can complete the operation of this operator. Change control by setting the J register to 2.

J02L

Unconditionally terminate the operator with the Syllable Execute Complete Level.

5.7 HALT P2 SYLLABLE

HP2L - 2211

PURPOSE

The function of this operator is to halt processing on the Processor designated by D & D as number 2. This operator may only be used in Control State. If the Processor is already halted, the syllable becomes a NO-OP.

SUMMARY OF OPERATION

There are no prerequisites required of the Stack prior to the execution of this syllable. This operator may only be initiated on the Processor that is running in control state, (which must be the Processor designated as Processor #1) and will be a NO-OP if executed in Normal State. When this syllable is executed, a level will be gated to Central Control to set the Halt Processor 2 Flip-flop (HP2F). With this flip-flop set, Processor #2 will, at the completion of the current syllable being executed, do an automatic Store For Interrupt. This is accomplished through setting the "T" register of Processor #2 to the syllable code of SFIL (3111), and then executing that syllable. At the completion of the store operation, the Processor is left idle. This idle condition also marks the Processor not busy so that it may be reinitiated at a later time by an Initiate P2 syllable.

DETAILED DESCRIPTION OF SYLLABLE

JOOL

If Processor #2 has been halted and not reinitiated prior to the execution of this syllable (HP2F being set) or this Processor is in Normal State, SECL is immediately developed and the syllable is terminated.

$SECL\ Q21I01 = (JOOLT21 \cdot HP2LD1 \cdot DHP2X) + (HP2LD1 \cdot J48LD1)$, where the latter logic is to terminate the syllable if this Processor is in Normal State. If the Processor is in Control State, then the level UHP2D1 (UHP2L) is developed and gated to Central Control where on the next clock pulse it will set HP2F in C.C.

$$UHP211 = JOOLT21 \cdot HP2LD1 \cdot NCSFS1/$$

$$HP2F = PAHP2L \cdot PALL \quad (\text{Processor "A" is Processor \#1}) \\ +PBHP2L \cdot PB1L \quad (\text{Processor "B" is Processor \#1})$$

HP2F in Central Control will gate the level IO₄L true in the Processor designated as #2. The logic for this level is as follows:

$$IO_{4}LC1D = DHP2X \cdot DPK1X/ \cdot 939LS1$$

where DHP2X is HP2F from Central Control.

DPK1X/ indicates this is the Processor that is designated as number 2, and

$$939LS1 = US13S1/ \cdot IFTLD1/ \cdot CCCFF/$$

5.8 READ TIMER OPERATOR

RDTL - 0411

PURPOSE

The purpose of the read timer operator is to interrogate the real time clock and to set the A register to the count contained in the counter flip-flops.

SUMMARY OF OPERATION

When a program is entered into the system, it contains an estimated running time. This estimate may be for program running time, I/O running time, or both. The MCP keeps track of the actual running times and compares the time against the estimated running time. The real time clock flip-flops, located in Central Control, count from 0 through 63 at a rate of 60 counts per second. Each time the counter recycles a time interval interrupt occurs. This allows the MCP to record the running time in increments of $64/60$ seconds. To record the actual time the MCP must interrogate the state of counter flip-flops every time a program (or I/O operation) is started or terminated. This is accomplished by the Read Timer Operator which stores the configuration of the real time clock into A [6 \Rightarrow 1] and the status of the Timer Interrupt bit into A07F.

DETAILED DESCRIPTION

J = 0

EXIT

If the Processor is in the Normal State (NCSF), treat this operator as a NO-OP and allow the syllable execute complete level. With the Processor in Control State, as indicated by the Normal Control State flip-flop being off (NCSF'), allow the operation to continue as indicated below the double line.

E to 11, S + 1, J to 1

If both A and B registers are occupied, then initiate a stack adjustment to push down the stack to empty the A register; change control to J = 1 to complete the stack adjustment.

A to 0, J to 2

If the A or the B register is unoccupied, clear the A register and set the J register to two to complete the operation.

^^^BURROUGHS FIELD ENGINEERING^^^ TRAINING MANUAL ^^^

A to B, BROF to 1

This action is a portion of stack adjustment that occurs if the A register is full and the B register is empty. Transfer the contents of the A register to the B register and set BROF to mark the B register full.

J01L

With no memory access in process, E register is equal to zero (EEZL), and, as entry into this state was only achieved if both A and B had been occupied and a store B was initiated, the contents of A are transferred to B. The A register is cleared and the J count is advanced by one to change control to J02L.

J = 2

Transfer the contents of the real time clock flip-flops in Central Control, to the least significant 6 bits of the A register, where it can now be used as the MCP specifies. Also transfer the status of CCIO3F to A07F.

Mark the A register as occupied and terminate the operation by enabling the syllable execute complete level.

5.10 OPERAND CALL
DESCRIPTOR CALL

OCSL - XXX2 - XXX6
DCSL - XXX3 - XXX7

PURPOSE

To locate, via R, F, or C relative addressing, a word in core memory and place this word at the top of the stack. If the operator is the Operand Call the word placed on top of the stack is an operand or control word. If the operator is the Descriptor Call then the word placed on top of the stack is a data descriptor. If either operator encounters a program descriptor then entry is made to a subroutine.

SUMMARY OF OPERATION

The Operand Call and Descriptor Call operators are identified by the two low order bits of the operator in the T register. If TO2F is set then the operator is either the OCSL or DCSL. T01F is used to distinguish between the two operators. With T01F • T02F the operator is the Descriptor Call, with T01F' • T02F the operator is the Operand Call.

The remaining bits of the operator in the T register will indicate the type and amount of relative addressing. Primarily, the three high order bits of the T register (T12F, T11F, and T10F) along with SALF (Sub Level Flip-flop) and MSFF (Mark Stack Flip-flop) are used to indicate the type of relative addressing. The remaining bits of the T register (3 ⇒ 9) are used to give the amount of relative addressing. The three high order bits in T register, depending upon their status, can also be used with T03F ⇒ T09F to give the amount of relative addressing. For a description of the various possible combinations of SALF, MSFF, T12F, T11F, and T10F, refer to Figure 5.10-1. This table indicates, for each of the possible conditions, the base register, the index sign (+ or -), the index bits, and the maximum amounts of relative addressing.

There are several possible combinations of Operand/Descriptor Call operations which may occur. These possible operations depend upon the word accessed by relative addressing. The following is a brief description of each of these operations:

OPERAND CALL

1. If the word accessed is an operand (A_{18F}' or a control word (A_{18F} • A_{17F} • A_{15F}') then this word is placed in the A register and the operation is terminated.
2. If the word accessed is a data descriptor (A_{18F} • A_{17F}') then the presence bit (A_{16F}) is checked. If A_{16F} is off then set the presence bit interrupt and terminate the operation. If A_{16F} is on, then access the word addressed by the 15 low order bits of the descriptor. If this second word accessed is an operand, then place it in the A register and terminate the operation, but if it is another descriptor, set the flag bit interrupt and then terminate the operation.

NOTE

Any reference made to the setting of any interrupt require that the Processor be in Normal State. If in Control State no interrupt is set but the operation will be terminated.

DESCRIPTOR CALL

1. If the word accessed is an operand or control word then place in the A register (top of the stack) a present data descriptor with an address pointing to the operand or control word accessed.
2. If the word accessed is a data descriptor place it atop the stack (A register) and terminate the operation. If the presence bit is off, set the presence bit interrupt.

OCSL/DCSL - PROGRAM DESCRIPTORS

Accessing of a program descriptor by either the Operand Call or the Descriptor Call will result in the same course of action. The only difference is in the Return Control Word, bit 46 will be set if the operator is the Descriptor Call Syllable.

When the program descriptor is accessed, the presence bit of the program descriptor is checked. If it is off then the presence bit interrupt is set and the operation is terminated. If the presence bit of the program descriptor is on then one of three actions will take place:

1. If a Program descriptor is referenced and it requires parameters which have not been supplied (MSFF' • A43F), or character mode is called for but parameters are not specified (A44F • A43F') then terminate the operation with the program descriptor in the A register.
2. If a Program descriptor is referenced and parameters are required (A43F) and are present (MSFF is set) then a Return Control word is stored, and the program is branched to the subroutine called for by the program descriptor.
3. If a Program descriptor is referenced and parameters are not required and entry is to Word Mode, then a Mark Stack Control Word and a Return Control Word are stored and the program is branched to the subroutine called for by the program descriptor. This is referred to as the spontaneous entry to a subroutine.

WORD INDEXING

Any time a data descriptor is accessed, regardless of the operator, a check is made of the word count field of the descriptor (bits 31 ⇒ 40). If the word count equals zero then the subsequent operation of the operator is as previously described. If, however,

the word count field is unequal to zero, then the address portion of the data descriptor is indexed by the next word down in the stack. If the value of this word is equal to or greater than the word count of the descriptor then no indexing takes place; the invalid index interrupt is set if the Processor is in normal state and the operation is terminated. 3

DETAILED DESCRIPTION

The detailed description of the OCSL and DCSL syllable makes use of the block diagram in Figures 5.10-2 through 5.10-5 and the system flows in Figures 5.10-6 through 5.10-9. The numbers at the block diagram boxes indicate the system flow chart location that does the indicated actions. For example, in Figure 5.10-2, just below the word start, is the box with J0-J1 indicated. The actions described in this box take place at J = 0 and J = 1 of the OCSL/DCSL operator flow. If, as in the next box down, the numbers read as J2-1 then the system flow location is at J = 2, line 1 as shown in Figure 5.10-7.

The relative addressing at the start of the Operand/Descriptor Call (refer to Figures 5.10-2 and 5.10-3) is accomplished at J0 and J1. Referring to these J counts, Figure 5.10-6, all of the actions labeled A occur only if stack adjustment is required. The stack adjustment is a push down to empty the A register. The remaining actions at J = 0 and J = 1 are to accomplish the relative addressing as indicated by the table in Figure 5.10-1.

FLOW CHART INDEX	SALF	T12F	T11F	T10F	MSFF	BASE	INDEX SIGN	INDEX BITS	ADDRESSABLE AREA SIZE IN DECIMAL
K	OFF	-	-	-	-	R	+	T (12 ⇒ 3)	(1,024)
K	ON	OFF	-	-	-	R	+	T (11 ⇒ 3)	(512)
E-G	ON	ON	OFF	-	OFF	F	+	T (10 ⇒ 3)	(256)
H	ON	ON	OFF	-	ON	(R+7)*	+	T (10 ⇒ 3)	(256)
C	ON	ON	ON	OFF	-	C	+	T (09 ⇒ 1)	(128)
E-F	ON	ON	ON	ON	OFF	F	-	T (09 ⇒ 3)	(128)
F-H	ON	ON	ON	ON	ON	(R+7)*	-	T (09 ⇒ 3)	(128)

- Irrelevant setting

* Relative addressing using as the base, bits 16 thru 30 of the word
Stored in the programs PRT at R+7.

FIGURE 5.10-1 RELATIVE ADDRESSING TABLE

The Flow Chart Index column in this table makes reference to the appropriate lines on the flow chart as J = 0.

The description of the remainder of the operator flow is via the operational block diagram in Figures 5.10-2 through 5.10-5 with references to the operator flows in Figures 5.10-6 through 5.10-9.




FIGURE 5.10-2 OPERAND CALL BLOCK DIAGRAM




FIGURE 5.10-3 DESCRIPTOR CALL BLOCK DIAGRAM




FIGURE 5.10-4 INDEX OPERATIONS - OPERAND AND DESCRIPTOR CALL





FIGURE 5.10-5 SUBROUTINE ENTRY - OPERAND OR DESCRIPTOR CALL

Printed in U.S.A.




THE REQUIRED WORD IS FOUND IN (F ± T)
(F - T)
COMPLEMENT A CONTENTS FOR SUBTRACTION
Q01F = "CARRY IN" TO ADDRESS ADDER
Q03F = SUBTRACT CONTROL

(F + T)

THE REQUIRED F VALUE IS LOCATED IN THE SEVENTH WORD OF THE PRT.

RESTORE SALF IF IT WAS RESET BY PRECEEDING 01BL-0

R RELATIVE ADDRESSING



* M ← M + A = M[10 → 1] ← M[10 → 1] + A[10 → 1] + Q01F

MSFF = Q12F
OPERAND CALL SYLLABLE _____ T02F + T01F } ODCL
DESCRIPTOR CALL SYLLABLE _____ T02F + T01F }

LEVEL: OCSL - XXX6
 XXX2
 DCSL - XXX7
 XXX3

** Q01F IS RESET ON EACH CLOCK PULSE ON OPERAND/DESCRIPTOR CALL WHEN E = 0

W60L = M[10 → 1] + T[12 → 3] ≥ 2¹⁰ = CARRY 10⁵

*** M ← M + T = M[10 → 1] ← M[10 → 1] + T[12 → 3]
* *** = REDUNDANT ACTION

FIGURE 5.10-6 OCSL/DCSL FLOW (1 of 4)

JO2L CONTINUED

Step	Register / Action	Logic Expression	Description
1	E ← 1 AROF ← 1 EXIT	+(A48F + A47F + A45F) + EEZL + TOIF + MROF + DD4BX + E0IF	OPERAND OR CONTROL WORD - END. LOOK AHEAD FOR OPERAND
2	A48F ← 1 A47F ← 0 A46F ← 1 A [45 → 16] ← 0 A [15 → 1] ← M	TOIF	DESC. CALL, MAKE ZERO LENGTH ARRAY DATA DESC. RESET ALL NON-SIGNIFICANT BIT POSITIONS.
3	(15) PRESENCE INT. BIT ← 1 J ← 15	A48F + A46F + (A47F + A45F) + EEZL + NCSF A48F + A46F + (A47F + A45F) + EEZL	PROG. DESC. OR DATA DESC. W/O PRESENCE - INTERRUPT.
4	E ← 1 AROF ← 1 EXIT	A48F + A47F + A46F + TOIF + W09L + EEZL	DATA DESC., PRESENT, DESC. CALL, ARRAY LENGTH = 0, END.
5	(4) M ← A [15 → 1] E ← 4 J ← 4	A48F + A47F + A46F + TOIF + W09L + EEZL	DATA DESC., PRESENT OPERAND CALL. ARRAY LENGTH = 0, GO TO SECOND ACCESS.
6	E ← 3 BROF ← 1 Q04F ← 1	A48F + A47F + A46F + W09L + BROF + EEZL	DATA DESC., PRESENT, ARRAY LENGTH ≠ 0 B EMPTY - PUSH-UP.
7	Q04F ← 0 S ← 1	EEZL + Q04F	ADJUST STACK, FOLLOWING PUSHUP
8	DDPL ← W09L	DDPL + W09L	DATA DESC. PRESENT. ARRAY LENGTH ≠ 0, B LOADED.
9	** B [12 → 1] ↔ B [13 → 2] X [12 → 1] ↔ X [13 → 2] B [39 → 37] ← 0 X13 ← B1 B [45 → 40] + 1	W72L + W07L + B46F	NEG. EXP., NON-INTEG., SCALE, UNDERFLOW → X. INCREMENT B EXP.
10	B [13 → 2] ↔ B [12 → 1] B [45 → 40] - 1 B1 ↔ X13	W72L + W07L + B46F + B13L	NON-NORMALIZED, POS. EXP., NON-INTEG. - NORMALIZE, DECREMENT B EXP. RESET B1
11	B ← 0 X39F ← 0	W72L + W07L	B MANTISSA POSITIVE ZERO.
12	(15) INTEGER OVERFLOW INT. ← 1 J ← 15	W72L + B46F + B13L + NCSF W72L + B46F + B13L	NORMALIZED, POS. EXP. NON-INTEG. - INTERRUPT.
13	(15) INVALID INDEX INT. ← 1 J ← 15	W72L + (SCKL + B47F + W07L) + NCSF W72L + (SCKL + B47F + W07L)	INVALID INDEX CONDITIONS - INTERRUPT.
14	(10) * M ← 0 Q01F ← 1 J ← 10	W72L + X39F	SET CARRY TO ADDRESS ADDER FOR ROUND OFF.
15	B ← A A ← B	W72L + SCKL + (B47F + W07L)	
16	(5) M ← A [15 → 1] BROF ← 0 J ← 3	W72L + SCKL + (B47F + W07L) + X39F	INTEGER, DOES NOT VIOLATE SIZE CHECK, GO TO ADDRESS ADDER. (INTERCHANGE A & B, TRANSFER A TO M).
17	Q09F ← 1	W72L	

18	(15) J ← 15	A48F + A47F + A45F + (A43F + MSFF + A43F + A44F) + EEZL	PROGRAM DESCRIPTOR PARAMETERS REQUIRED, NOT SUPPLIED OR CHARACTER MODE ENTRY, PARAMETERS NOT REQUIRED. GO TO END.	
19	BROF ← 0	A48F + A47F + A46F + A45F + EEZL + (A43F + MSFF + A43F + A44F)		
20	B ← 0	BROF		PUSH DOWN
	S + 1 E ← 11	BROF		
21	(7) J ← 7	A43F		
	(5) J ← 5	A43F		

W09L = A [40 → 31] = 0
 W09L = A [40 → 31] ≠ 0
 DDPL = A48F + A47F + A46F + BROF + EEZL
 SCKL = B [10 → 1] ≥ A [40 → 31]
 SCKL = B [10 → 1] < A [40 → 31]
 W72L = B EXP = 0
 W72L = B EXP ≠ 0
 W07L = B MANTISSA = 0
 W07L = B MANTISSA ≠ 0
 B13L = B [13] = 0
 B13L = B [13] ≠ 0
 MSFF = Q12F






THIS FLOW IS SHARED BY THE FOLLOWING OPERATORS: }
 CONSTRUCT OPERAND CALL; }
 CONSTRUCT DESCRIPTOR CALL; } DWG 11836186
 RETURN, NORMAL / SPECIAL. } DWG 11836178

* Q01F IS RESET ON EACH CLOCK PULSE ON OPERAND / DESCRIPTOR CALL WHEN E = 0.
 ** THIS ACTION IS INCLUDED AS PART OF THE COMMON ACTIONS ASSOCIATED WITH THE RIGHT SHIFT OF B.

CONTINUED THIS PAGE

FIGURE 5.10-7 OCSL/DCSL FLOW (2 of 4)

AAAAAAAA BURROUGHS FIELD ENGINEERING AAA TRAINING MANUAL AAA



THIS FLOW IS SHARED BY
 THE FOLLOWING OPERATORS: CONSTRUCT OPERAND CALL ;
 CONSTRUCT DESCRIPTOR CALL ; } DWG. 11836186
 RETURN, NORMAL / SPECIAL. } DWG. 11836178

FIGURE 5.10-8 OCSL/DCSL FLOW (3 of 4)

5.12 SYLLABLE INTERFACE SECL/FETCH

Although it is not an operator in itself, the SECL/Fetch logic is common to all operators executed in the Processor. It serves to properly terminate the execution of each operator and to obtain the next operator to be executed. If the Processor is in normal state and an interrupt occurs the SECL/Fetch logic will initiate a store for interrupt operation.

Also included in the SECL/FETCH flow chart, flow 3.13.0, is the logic for MTR (Maintenance Test Routine). This logic is used to initiate a test and to terminate a test. The MTR portion of this flow will be described in Section 5.14.

SUMMARY OF OPERATION

The SECL/Fetch logic is concerned with that portion of a program referred to as the Program Segment String, which is that part of a program that contains the program words for the program. Each of these program words is divided into four parts, each part being one operator code of 12 bits. The subsequent action of the fetch logic is to access the Program Segment String, place a program word into the P register, and eventually into the T register for Processor execution. To do this, the Processor uses several registers and flip-flops.

1. C register - used as an address register to address the Program Segment String stored in core memory.
2. P register - used to store a program word of the Program Segment String. This register is a 48 bit register containing four 12 bit operators numbered from zero to three.
3. T register - a 12 bit register that contains the operator being executed by the Processor.
4. L register - a 2 bit register that functions as a binary counter, counting from zero to three and back to zero. Its purpose is to designate which of the four operators in the P register is to be placed into the T register.
5. TROF and PROF - the T Register Occupied Flip-flop and the P Register Occupied Flip-flop are used to indicate when the T register contents are valid and the P register contents are valid.
6. E16F - when set, this flip-flop indicates that a memory fetch access is requested by the Processor to reload the P register. This flip-flop can be set by the SECL/Fetch logic when L equals three or by some of the operators in the Processor (branch operators, return operators, etc.).
7. E17F - is set after E16F is set. This flip-flop actually initiates a memory fetch access. With both E16F and E17F set, the memory read will use the C register as the addressing register and the P register as the information register.

- 3. If the Core Memory on the system is the 4 μs memory (B 461) and a memory write access is in progress, the fetch access does not wait for EWZL to go true, instead E17F would be set with MTOF, Memory Time Zero Driver from Central Control. This condition would not exist for the 6 μs memory (B 460).

Once E17F is set, the memory access for a fetch is identical to any other memory read access, with one exception: Normally a memory read access uses MROF to indicate the termination of the access, instead, the fetch access used MRAF.

INTERRUPT CONDITIONS

If the Processor is executing a program in control state an interrupt will have no effect upon the operation of the program. Clearing of and handling of the interrupt is done programmatically within the control state program by executing the Interrogate Interrupt Operator. If the Processor is in normal state the Interrogate Interrupt Operator is a NO-OP, therefore, the Processor must be put in control state in order to interrogate the interrupt that exists.

With the Processor in normal state, at the termination of each operator the Interrupt Address Register (IAR) in Central Control is examined. If no interrupts exist, the IAR will be equal to zero; the fetch operation will be allowed to proceed as normal. If an interrupt does exist the IAR will contain a branching address for the Interrogate Interrupt Operator. This interrupt condition will, with the Processor in normal state, disrupt the actions of the fetch logic and place the Store For Interrupt operator into the T register. This operator will eventually place the Processor into normal state and the Interrogate Interrupt Operator in the T register.

Syllable Execute Level

The Syllable Execute Complete Level (SECL) is true at the termination of each operator in the Processor. On each of the operator flow charts SECL is indicated by the action EXIT. SECL will be true for one micro-second, and with the last clock pulse of the operator in the T register it will initiate the fetch action to place the next operator into the T register and perform the necessary housekeeping to properly terminate the operator, see Figure 5.12-2. The action of housekeeping is necessary to clear the Processor control registers that must be equal to zero when initiating the next operator. The registers that are cleared by SECL are the J register, Q register, (bits 1 through 9 only), Y register, Z register, N register, X register and the M register. The N, X and M registers are cleared only if the Processor is in word mode, if the Processor is in character mode then these registers are not affected by SECL as they contain data pertinent to the execution of the next operator in sequence.

DETAILED DESCRIPTION

For the following description of SECL/Fetch refer to the Processor flow charts, Page 3.13.0.

Operator Execution

Initial starting of the Processor is normally done via the LOAD Button on the operators console. This button will, refer to Figure 5.12-1, generate a master clear pulse to the system and initiate an I/O read operation. The clear pulse will result in all flip-flops in the system being reset allowing the initiation of the system with the Processor idle and no interrupts or error conditions in existence. The I/O operation will be a card or drum read, depending upon the state of the Card/Drum Load Select Switch on the operator console. The I/O read will read the first word from the peripheral unit into core address 20.

When the I/O operation is completed the result field of the D register in the I/O channel is examined for an error condition. If an error does exist then the system is placed in an idle condition; only manual intervention can restart the system. If no error condition exists upon completion of the I/O read, then the level APKD is developed in Central Control and sent to the Processor designated as Processor #1. APKD will place the Initiate P1 operator into the T register and set TROF. The setting of TROF will remove the Processor from an idle condition and allow it to execute the Initiate P1 operator. This operator will initiate a fetch access from core address 20 and then terminate (EXIT).

Once the Initiate P1 operator is in the T register and TROF is set, it is treated as any other operator, that is, the Processor SECL/Fetch logic is not concerned with what the operator in the T register is. During the execution of the operator, Figure 5.12-3, a constant check is made to see if E16F is set. If it is set by the operator then the branch to 5 is taken to initiate a fetch access of memory. Also the execution of the operator in the T register will continue until the action EXIT is encountered. When the action of EXIT is true then the branch to 2 is taken.

SYLLABLE EXECUTE COMPLETE (SECL/FETCH)

For the following description refer to Figure 5.12-2 and the flow chart page 3.13.0.

The normal entry to this flow diagram is at 2. This entry is due to an operator action of EXIT which in turn makes the Syllable Execute Complete Level (SECL) true. SECL will perform the necessary housekeeping by clearing the J register, Q register bits 1 through 8, Y register, and the Z register. If in word mode then the SECL term will also clear the N and X registers.

At this time the next operator to be executed must be put into the T register or the Processor must be idled. If the Processor is in normal state and IO4L is true, the Processor is idled by resetting TROF, the normal action of fetching is inhibited

$$\begin{aligned} \text{TROF} &\leftarrow 0 = + \text{SECL} \cdot \text{NCSF} \cdot \text{IO4L} \\ \text{IO4L} &= (\text{Interrupt} + \text{HP2F} \cdot \text{PK1L}/) \end{aligned}$$

by taking the branch to 7. IO4L will be true if an interrupt exists or if the Processor is Processor #2 and the Halt Processor 2 Flip-flop in Central Control is set. The branch to 7 will result in the placing the Store For Interrupt operator into the T register.

If the Processor is in control state or no interrupt exists then it must be determined if the P register contains a valid program word. If the P register is marked empty (PROF/) or if a fetch access has been requested and not completed (E16F) then the Processor will be idled and the branch to 6 taken to wait for

$$TROF \leftarrow 0 = + SECL \cdot (E16F + PROF/)$$

the completion of a fetch access.

If none of the above conditions exists to idle the Processor then the Branch to 3 is taken to place the next operator in sequence into the T register. The transfer is from the P register to the T register with the level PTTL. PTTL is a term used

$$T \leftarrow P [1] = PTTL$$

$$PTTL = I1OL \cdot PROF \cdot E16F/ \cdot (SECL + TROF/)$$

only on the SECL/ Fetch flow chart, that is, it does not exist in either the D.A. Schematics or the Logic Books. PTTL is equivalent to the logic indicated above. It states that this is Processor #1 in control state or that no interrupt condition

$$I1OL = (\overline{I0LL} + NCSF/ \cdot PK1L)$$

exists (I1OL), the P register contents are valid (PROF), no fetch access of memory is taking place (E16F/), and either this is the termination of an operator or the T register contents are invalid (SECL + TROF/).

If the Processor had been idled due to an incomplete fetch access (resetting TROF and taking the branch to 6) entry at 3 would not be at SECL time. Instead the entry at 3 would be from a memory fetch access with TROF/. If the L register is unequal to zero then the next operator to go into the T register will be with PTTL, enabled by TROF/. If the L register is equal to zero then the next operator is placed into the T register with MTTL (MIR to T Transfer Level). The level MTTL will place syllable

$$T \leftarrow MIR (0) = MTTL$$

$$MTTL = MRAF \cdot TROF/ \cdot LEZL \cdot I1OL \cdot IFTL/$$

zero of the program word being set into the P register into the T register also. This would normally occur if the Processor had been idled due to an incomplete fetch at SECL time of the previous operator.

If the operator being set into the T register is an Operand/Descriptor Call, Load (not the LOAD Button), or a store operator then relative addressing will take place during the execution of that operator. In preparation for the possibility of the relative addressing going R relative, the contents of the R register are set into the nine high order bits of the M register, the six low order bits of M are cleared, and Q09F is set to one to allow the parallel adder to function as an address adder. These actions will occur if one of the following equations are true:

$$+ MRAL \cdot SECL \cdot I1OL$$

$$+ MRAL \cdot TROF \cdot I1OL \cdot JOOL$$

$$+ MTTL \cdot JOOL \cdot (MRBL + MRCL)$$

FETCH MEMORY ACCESS

For the following description refer to the flow diagram on Figure 5.12-3.

Entry to 4 is from the action of SECL and L equal to three, resetting the P Register Occupied Flip-flop (PROF) to prepare to request a fetch access. The action of initiating the fetch access at this time coincides with the first clock pulse of the operator previously set into the T register. At this time the two levels ICFL/ and ACFL are interrogated. ICFL/ (Inhibit Count Up For Fetch Level) will be true if the operator in the T register does not contain the action of Inhibit Fetch. This level will allow the fetch access to be requested at J equal zero of the operator in the T register by setting E16F. The C register is incremented by one (C + 1) to address the next program word in core memory. If ICFL/ is false then the fetch access is inhibited by the operator and the fetch access is not requested. Examples of operators that can Inhibit Fetch are all branching operators and any operator code that can change the configuration in the C register.

If, for example, the operator in the T register is a conditional branch operator that had executed the action of an Inhibit Fetch and this operator subsequently does not branch, the action of Enable Fetch or Allow Fetch will be executed. Either of these actions will make the term ACFL true (Allow Count Up For Fetch). ACFL, along with PROF/ will initiate a fetch access request by setting E16F and incrementing the C register by one. If both ICFL/ and ACFL are false no fetch access is initiated. A check of E16F is made, if set then a fetch access was requested by the operator in the T register.

Once the fetch access has been requested the access will be initiated by setting E17F if no memory access is about to be requested by the operator in the T register (SENL) and no memory access is in progress or a memory access is being completed (EWZL + MROF + MTOL).

With E17F set the P register is cleared in preparation for receiving the new program word from memory. This clearing of the P register is necessary as the transfer from MIR to P is a single ended transfer. At this point an entry can be made at 6 from Figure 5.12-2 where the Processor was idled due to PROF/ or E16F.

The operation of the fetch access now waits for the completion of the memory access, as indicated by MRAF. With MRAF on the new program word is set into the P register and the fetch access is terminated by resetting E16F and E17F. If TROF is on at this time then the Processor is presently executing an operator; take the branch to 1 to complete the execution of this operator. However, if TROF is off then take the branch to 3 to place the next operator into the T register from MIR (MTTL), and subsequently to the operator execution.

If the processor had been placed into an idle state due to an interrupt (see Figure 5.12-2) then entry to Figure 5.12-3 will be at 7. The normal action here is to place the Store For Interrupt operator into the T register, set Q07F to indicate to the SFIL operator that this was a hardware initiated Store For Interrupt, and reset Q09F. The next sequence of operation is to take the branch to 1 to execute the Store For Interrupt operator.

AAAAAAAA BURROUGHS FIELD ENGINEERING AAAAA TRAINING MANUAL AA

MISCELLANEOUS

Because they do not directly affect the operation of the SECL/Fetch operation some items are covered as miscellaneous items. For these items and their actions refer to the SECL/Fetch flow chart, Page 3.13.0.

Invalid Address

Any memory access with an invalid address is immediately withdrawn. The invalid address is indicated by the term 938L. This term is equivalent to addressing a non-existent Memory Module or addressing the control state portion of memory with the Processor in normal state.

A nonexistent Memory Module can be a Memory Module that does not exist on the system or a Memory Module that is in local. In either case, if the three high order bits of the addressing register designate such a Memory Module, 938L will be true.

The addressing of the control state portion of memory when in normal state is indicated by the six high order bits of the addressing register. If these six bits are all reset then the portion of memory being addressed is 000 through 777 or the first 1024 cells of core memory. This portion of core is reserved for the MCP only and any object program (normal state program) accessing this portion of core will enable 938L.

938L and a memory access other than a fetch access ($938L \cdot E17F/$) will clear the E register bits 1 through 8 to withdraw the memory access request. If the requested memory access is for a fetch access ($938L \cdot E17F$) then the fetch access is withdrawn by resetting $E16F$ and $E17F$ with PROF being set to one. For either access the invalid address interrupt is set in the Processor IO2F of the Processor interrupt register. If the Processor was in normal state the SECL/Fetch flow would allow the termination of the operation in the T register and the perform the Store For Interrupt. The only portion of the operation execution that will be inhibited is any memory access to write data into memory.

Stop Clock

If a memory address error or a memory parity error should occur while the Processor is running in control state the appropriate Processor interrupt will be set (IO1F for parity and IO2F for address error) and the Processor clock will be stopped with the level UIMC going true. The reason for stopping the clock is that in control state the error occurred during the running of the MCP and cannot be corrected programmatically.

Unit Busy

The unit busy line to Central Control (UBSS1) will be true if the P register is occupied, the T register is occupied, a fetch access has been requested or the Processor is in normal state. If none of the above conditions are true then the Processor is idle with no activity taking place.

5.13 MTR LOGIC

The maintenance test logic in the B 5500 Processor is used in conjunction with the B 5500 Processor Maintenance Test Routine (MTR). This routine makes use of the Initiate For Test (IFTL) and Store For Test (SFTL) operators to programmatically simulate a pulse by pulse check of the Processor logics. The maintenance test logic provides the ability to preset all Processor registers and flip-flops (with the exception of the E register) prior to making a test. The test itself can be as short as one clock pulse in length or can be programmatically terminated.

TEST CONTROL WORDS

The two test operators, IFTL and SFTL, are described in Subjects 5.4 and 5.5 of this manual. Their operation is very similar to the Initiate P1 and Store for Interrupt operators in that use is made of the same type control words. The control words must contain the additional information to enable the Initiate For Test operator to set up all Processor flip-flops. The additional information contained in the control words for testing purposes is:

Initiate Control Word (INCW)

Bits 17 \Rightarrow 21 of the INCW are placed into TM (5 through 1). These bits are used to indicate the test status of the J register and NCSF.

Bit 22 is placed into TM6F, in turn indicating the test status of CCCF.

Bits 23 \Rightarrow 28 are used to give the test status of the Z register.

Bits 29 \Rightarrow 34 are used to give the test status of the Y register.

Bits 35 \Rightarrow 43 are placed into Q01F through Q09F.

Bit 44 is placed into TM7F. This bit indicates the test status of MWOFF.

Bit 46 is placed into TM8F. This bit indicates the test status of MROFF.

Interrupt Return Control Word (IRCW)

Bit 46 is used to indicate the test status of BROFF.

Interrupt Control Word (I.C.W.)

Bits 15 \Rightarrow 1 are used to indicate the test status of the M register.

Bits 16 \Rightarrow 19 are used to indicate the test status of the N register.

Some of the above information is common to the Initiate For Test and an Initiate P1 into character mode. The Initiate For Test and Store For Test operators follow the same sequence of an entry to or exit from a character mode program.




FIGURE 5.13-3 TEST & MEMORY READ

102440807