B 1700 1/0 base

INTRODUCTION AND OPERATION

Burroughs

FIELD ENGINEERING

TECHNICAL MANUAL

COPYRIGHT © 1972 AA370520 BURROUGHS CORPORATION Detroit, Michigan 48232



Burroughs

FUNCTIONAL

DETAIL

CIRCUIT DETAIL

ADJUSTMENTS

MAINTENANCE PROCEDURES

INSTALLATION PROCEDURES

RELIABILITY IMPROVEMENT NOTICES

> OPTIONAL FEATURES

Printed in U.S. America 6-26-72

INDEX

Page No.

INTRODUCTION AND OPERATION – SECTION 1

Interface	1
I/O Base	1
	1
I/O Base to Processor Interface Signals	1
I/O Commands	2
I/O Subsystem Control	2
Timing	2

FUNCTIONAL DETAIL - SECTION II

Command Types	3
Detailed Interface	1
Control Lines	2
Exchange Lines	1
I/O Base Signal Distribution	3
I/O Control States	6
I/O System	3

\checkmark ADJUSTMENTS – SECTION IV

I/0	Base	Clock	Adjı	ıstmer	nt.	•				•		•					1
I/O	Base	Extens	sion	Clock	Ad	ju	sti	n	en	t.							4

MAINTENANCE PROCEDURES - SECTION V

Clock Generator Test Paints	•				•	•	•	•									•	9
I/O Debug Routine				•				•	•	•	•		•	•			•	3
Test Routines			•	•	•	•	•	•	•			•		•	•	•	•	1
Use of Debugging Routine	•	•	•	•						•	•	•						5

INSTALLATION PROCEDURES – SECTION VI

I/O Base Checkout .	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•		•	•	•	•	4
Logic Preparation		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•		•	•		•	•	•	•	1
Physical Installation		•		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	1

Printed in U.S. America Revised 12-14-73

i

Page No.

Introduction and Operation

INTRODUCTION

The B1700 will have soft I/O controls, in which all I/O operations are controlled by the processor.

INTERFACE

Control is by means of a direct interface between the processor and I/O controls called the "I/O bus interface". This interface may act as a source or sink for certain processor register operations.

I/O BASE

Connected to the I/O bus are from one to two I/O modules, each module containing from one to five I/O controls, plus, a signal distribution card, through which all signals pass going to and from the main I/O bus. The maximum number of I/O controls allowed is eight. Each I/O module also has its own signal distribution bus, known as the "module I/O bus".

I/O CLOCK

(I/O Clk) is provided for the base module via coax cable connection. It is then distributed to all base extensions (via coax cable), as SCPC. Each base extension then has an individual delay line which is used to synchronize SCPC with main system clock, and thus provide synchronized SCPM on each Module I/O Bus.

Mnemonic	Name	Description
СА	Command Active	Proc I/O. Indicates that a command is being transmitted. Duration is one system clock. Defines Phase A of I/O cycle.
RC	Response Complete	Proc I/O. Orders I/O system to accept command on exchange, Or, signals processor has accepted message. One system clock. Defines Phase B.
SR	Service Request	I/O Proc. Indicates that one or more I/O controls are in need of service. Lasts for as long as a device needs service. (See Test Service Request-Channel)
CLR	System Clear	Proc I/O. Clear I/O controls. Minimum duration three clocks. Asynchronous.
EXCH00 thru EXCH23	Data Exchange	Proc I/O. Transfer data, addresses, control signal Mer Lives etc. Exact use depends on cycle type.
IOS	I/O Send	I/O Control Dist. Switches interface on distribution card to transmit. (Only exchange lines can be switched.) Is an OR function from all controls.
SCPM	System Clock (Synchronized)	I/O Dist To Controls. Early clock, delayed at distribution card to synchronize with main processor clock. $(+ - 5ns)$

I/O BASE TO PROCESSOR INTERFACE SIGNALS

Table I-1

Introduction and Operation

I/O COMMANDS

There are seven types of I/O Command, each consisting of Phase A, during which CA (Command Active) is true, Phase B, during which RC (Response Complete) is true.

COMMAND TYPES

The exact command type is defined by information transmitted on the exchange lines during Phase A. In general, the processor performs all assembly and dis-assembly of computer (24 bit) words, communicating with an I/O control in a byte size convenient to that control, up to a maximum size of one complete computer word.

TRANSFER OUT A

During Phase A of this cycle the processor transmits a command, the channel address of the I/O device to receive the command and, up to sixteen bits of data. The I/O control will accept the data at the end of Phase A. During Phase B the control will transmit its current status.

TRANSFER OUT B

During Phase B of this cycle up to twenty-four bits of data are transmitted to the control, which must accept the data at the end of RC. Not used in present system.

TEST STATUS

This cycle causes the control to transmit during Phase B, the device ID, current control status, and device present bit.

CLEAR AND TEST STATUS

Similar to the Test Status cycle, except that the I/O control is cleared to the reset condition at the end of Phase A. (The reset status is transmitted during Phase B.)

TEST SERVICE REQUEST-CHANNEL

This command is received by all controls connected to the main I/O bus. Its function is to determine which channel(s) is (are) requesting service. The cycle is generally only commanded if the SR (service request) line to the processor is true. During Phase B each control transmits a bit indicating (1) if it is requesting service. The bit location (on the data exchange) is assigned according to channel address.

TERMINATE DATA

Used for output devices which will accept data in variable record lengths. The command indicates that the last data of the record has been transmitted. During Phase B the control transmits status. Also for variable length device, such as disk terminate is required to exit from a read or write operation.

TRANSFER IN

During Phase B up to 16 bits of data are transmitted to the processor.

TIMING

CA and RC must each be one system clock duration (nominal). I.e. only one system clock trailing edge must occur while CA or RC is true. SCPM, the synchronized clock at the backplane of each I/O module is synchronized with the master clock at the processor backplane.

The 500 nsec. minimum spacing from CA to RC indicates two cycles of a 4MHz clock.

The four clock period minimum spacing from RC to CA applies whether the same channel or a different channel is addressed. (See Figure II-3)

I/O SUBSYSTEM CONTROL

Two pseudo registers (Data and Command) are used by the B1700 processor to transfer data or commands to an from the I/O bus.

Introduction and Operation

As we have seen there are seven different types of I/O cycles, and each executes in two phases, Phase A and Phase B. Execution of either a 1C or 2C Micro (CMMD) will initiate an I/O cycle. CA is generated when this occurs. To complete the cycle the execution of the 1C or 2C Micro (move Data to Reg or Reg to Data) will complete the I/O cycle. This causes RC to be generated.

DATA

A twenty-four bit pseudo register used predominately for data transfer to and from the I/O subsystem, via the main I/O bus. It can be used as a source or destination with the RC signal being generated in both cases. At present data is used only as a source (I/O to Processor).

CMND

A twenty-four bit pseudo register which can act only as a destination (Proc. to I/O). It is used to transfer commands to devices on the I/O bus, and, whenever it is used the signal CA is generated to the interface.

BIT CC01

BIT CC01 of the C-register is set whenever the signal SR is true on the I/O interface signifying that an I/O control requires service.

DETAILED INTERFACE (PROCESSOR/DISTRIBUTION CARD/I/O CONTROL)

EXCHANGE LINES

Figure II-1 illustrates the interface between the Processor, the Distribution Card and an I/O Control located within the I/O Base. The 24-bit I/O Bus (BUS 23 thru BUS 00IE1) is shown as 24 bi-directional lines from the Processor (Card E) to the Distribution Card in the I/O Base.



Fig. II-1 DETAILED INTERFACE

The 24-bit I/O is also shown distributed from the Distribution Card to a Sub or "Extension" Distribution Card in an Extension I/O Base if present. The 24-bit I/O Bus from the Processor (Card E) to the Distribution Card is contained within a Strip Cable connected to the front plane of each card.

From the Distribution Card to a Sub Distribution Card the 24-bit I/O Bus is also bi-directional and again transmitted through a Strip Cable. The direction of transmission (to or from the Processor) is controlled by the level I/O Send (IOS. . . .0) which is generated in each of the I/O Controls located within the I/O Base as well as in each of the I/O Controls located within an I/O Base Extension. IOS. . . .0 is normally false which allows the information on the 24-bit I/O Bus to be received from the Processor.

When a particular I/O Control is requested to send data to the Processor as the result of a command being transmitted during CA time, the I/O Control will cause IOS. \dots 0 to be true at the proper time.

CONTROL LINES

The five control levels are shown as unidirectional levels between the Processor (Card C) and the Distribution Card in the I/O Base A 16 connector Cable provides the transmission of these levels and is connected to a chip socket on each card.

The control levels are also distributed to each of the I/O Controls within the I/O base as well as the I/O Controls located within an I/O Base Extension. Note that although the five control levels are unidirectionally transmitted either to all I/O Controls or from all I/O Controls, in the case of CA and RC, a particular I/O Channel can be designated during CA time as six of the seven cycle types designate a particular Channel to receive the Command, refer to Command Types.



Fig. II-2 I.O. SUBSYSTEM BLOCK DIAGRAM

I/O BASE SIGNAL DISTRIBUTION

The Block Diagram of an I/O Subsystem shown in Figure II-2 illustrates basically the distribution of interface levels to I/O Base Extensions. Two strip cables are again used to transmit both the 24-bit I/O Bus and the five control levels. The strip cable used to transmit the control level also transmits the 1, 4, 32, & 1024 μ s slow clock pulses developed in the Distribution Card (I/O Base) to the Sub Distribution Cards in the I/O Base Extensions.

The 4 MHz System Clock is distributed to the Sub Distribution Cards via Coaxial Cable, one to each Sub Distribution card present. The Interface Circuits shown in the Sub Distribution Cards is similar to those in the Distribution Card which is illustrated in Figure II-1. Only the Distribution Card in the I/O Base has the Slow Clock Circuitry which is distributed via strip cable to the Sub Distribution Cards.

I/O SYSTEM

MAXIMUM NUMBER OF CONTROLS AND I/O BASE EXTENSIONS

The maximum number of Controls which can be installed in either the I/O Base or an I/O Base Extension is restricted to five. One I/O Base and one I/O Base Extension is permitted; however, the total number of I/O Controls is restricted to eight.

SPECIAL CONTROLS

I/O Controls requiring more than 3 cards must be installed in their own I/O Base Extension with their own Backplane.

COMMAND TYPES

GENERAL

Seven cycle types or "command types" have been developed which control data transfers between the Processor and the I/O Subsystem on the 24-bit I/O data exchange. Each cycle consists of a phase A and phase B portion. As a software requirement, each phase A portion of a cycle must be followed by phase B portion of the cycle in order to successfully operate an I/O Control. During the phase A portion of any of the seven cycles, Command Active (CA) will be true for one clock period. CA is true during S1 time of the sequential timer.

During the phase B portion of any cycle, Response Complete (RC) will be true for one clock period. RC is also true during S1 time of the sequential timer. CA is generated during S1 time when either the 1C or 2C Micro is executed and CMND is sink. RC is generated during S1 time when either the 1C or 2C Micro is executed and DATA is sink, or when the 1C or 2C Micro is executed and DATA is source. The following timing diagram, Figure II-3 illustrates the basic relationship between the Micro in the M-Register, the time the "data" is on the I/O Bus and the time when either CA or RC is true.



Fig. II-3 XFRONT PHASE A, COMMAND TYPE

EXECUTION

When the 1C Micro is executed in Figure II-3, the data in the Register which is moved to CMND determines that the cycle type is XFROUT Phase A type. The 24-bits of data gated to the Main 24-bit Exchange during the time the 1C Micro is in the M-Register will contain the information shown in Figure II-4 (Assuming a XFROUT Phase A type) MSB of MEX (Bit 23)

	LSB of MEX (Bit 00)
0010XXXX daaaaaaaaaaaaaaaa	D = Data Bits
	Data Bits (the 8 LSB of this data could contain the 8 MSB of the OP-Code.
	<u>X</u> indicates the number of the Channel designated to receive the command.
	<u>0010</u> indicates the cycle type is XFROUT PHASE A.

Fig. II-4

When CA is true, the Main Exchange data is then gated to the 24-bit I/O Bus as shown. The particular I/O Control is designated to receive this command will then receive the same when CA is true. The execution of the 1C Micro in Figure II-3 illustrates only the ØA portion of a two phase cycle required. Following the 1C Micro with the 2C Micro or another 1C will complete the cycle. The execution of the 2C Micro is considered ØB of the XFROUT A type cycle. The 2C Micro when executed will move DATA (the 24-bits of information on the I/O Bus, which is also gated to the Main 24-bit Exchange) to a word of Scratch Pad. The 24-bits of information on Main Exchange from the I/O Device will contain because the cycle type is XFROUT A, the Status Count of the particular I/O Control which received the initial command. The information on the Main Exchange is shown in Figure II-5.

MSB of MEX (Bite 23)	LSB of MEX (Bit 00)
n n n S S S S S N n n n n n n n n n n n	
	n = No Significance
	S = Status Count of the I/O Device.
· •	p. 11-5

The cycle type is therefore determined by the bit configuration of the information on the Main 24-bit Exchange when either the 1C or 2C Micro is executed and CMND is the sink. Figure II-6 illustrates the seven types of cycles designated, only six of which are used at present. Each cycle has both a Phase A and Phase B portion; CA is true during S1 time of the Phase A portion and RC is true during the S1 time of the Phase B portion. All I/O Controls provide the logic to decide the bit configuration received on the I/O Bus and therefore determine the particular type of command designated by the Processor during ϕA time. As the result of this decoding, each I/O Control will respond appropriately to the command during ϕA time as well as during ϕB time. The six cycle types used are defined as follows: Refer to Figure II-6.

XFROUT A

During $\emptyset A$ time, the MSB of the I/O Bus will contain 0 0 1 0, which indicates a XFROUT. The next four bits will indicate the Channel Number of the I/O Control designated to receive the command. The 16 LSB of the I/O bus can contain up to 16-bits of data from the Processor (e.g., in the case of the SPO Control, bits 07 thru 00 can contain Byte 1, of the OP-Code, bits 15 thru 08 would have no significance at this time).

		SIGNAL	 			••				•••		•••	1/4	<u>^ R</u>	a is	•			•••		••			•••			1
	T												.,			-					•••			••			• • • • • •
			23		21	•	19	1	17	1	5	1	13	1	11	0)9	(07	(05		03		01		
				22 ∳	2	20	1	18	1	6	1	4	1	2	1	0	(8	()6		04		02		00 	
XFROUT A	0A	CA	0	0	1 (0	С	С	C (DC	DI	D	D	D	D	D	D	D	D	D	D	D	D	D	D	
ана. Алаган	OB	RC	X	X	X	s	S	S	S S	s I	x)	X X	X	X	X	x	x	х	х	X	x	X	x	x	x	х	
XFROUT B	OA	CA	0	0	1	1	С	С	C	c [:	x)	x :	X	x	X	x	X.	x	X	x	x	х	х	X	x	X	
	OB	RC	D	D	D	D	D	D	DI	DI	D (DI	D	D	D	D	D	D	D	D	D	D	D	D	D	D	INOT USED AT PRESENT
XFRIN	OA	ĊA	0	1	0	0	С	С	C (c	x x	X :	х	x	x	х	х	Х	х	Х	х	х	X	х	х	х	
	ОВ	RC	X	х	X	s	S	S	S S	s	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	
										_																	
TEST STATUS	OA	CA	0	0	0	1	С	С	C (c :	<u>x</u>	X 🗆	x	x	x	<u>x</u>	x	X	x	X	x	x	0	0	0	1	
	OB	RC	X	Х	X	s	S	S	s s	s [X X	X :	X	X	X	X	X	Х	x	1	1	i	I	1	1	X	
				·																							1
CLEAR & TEST STATUS	OA	CA	0	0	0	1	С	С	<u>C (</u>	c :	<u>x</u>	X :	x	x	<u>x</u>	x	x	x	x	x	x	х	0	0	1	1	
1	ОВ	RC	×	Х	X	<u>s</u>	S	S	S S	s [<u>x</u> :	X	x	<u>x</u>	<u>x</u>	X	X	x	x	1	1	1	1	1	1	х	J
							_				-																•
TEST SERVICE REQUEST	OA	CA	0	0	0	1	х	x	<u>X</u> 2	X	<u>x</u>	X	x	x	x	x	x	x	<u>x</u>	x	x	X	0	1	0	1	
-	ОВ	RC	L X	Х	x	<u>x</u>	X	x	X	x	M	MI	M	M	м	M	M	м	M	М	м	М	М	м	м	М]
TERMINATE DATA	0A	CA		0	0	1	С	c	<u>c</u>	cl	x	x	x	x	×	x	x	x	x	x	x	x	0	1	1	0	1
	OB	RC	Ť	x	x	s	s	s	s s	s :	x	X	x	x	x	x	x	X	x	x	x	X	x	x	×	x	ł

C = CHANNEL NUMBER

D = DATA

X = NO SIGNIFICANCE

S = STATUS COUNT

I = IDENTIFICATION NUMBER OF CONTROL

M = MASK BIT (ONLY ONE BIT WHICH CORRESPONDS TO THE CHANNEL NUMBER)

0 & 1 = 1/O BUS 23 THROUGH 20 (BASIC COMMAND)

I/O BUS 03 THROUGH 00 (SUB COMMAND WHEN BASIC COMMAND = 0 0 0 1)

NOTE: DURING THE OB PORTION OF A CYCLE (RC TIME) BIT 21 = 1 INDICATES READ REVERSE TO THE I/O DRIVER ROUTINE. THIS IS TRUE ONLY WHEN THE STATUS IS RETURNED.

Fig. II-6 I/O BUS (COMMANDS, DATA TRANSFER & SIGNALS)

XFROUT B	During
XFRIN	During $ØA$ time, the four MSB of the I/O Bus will contain 0 1 0 0, which indicates XFRIN. The next four bits indicate the Channel designated to receive the command. The 16 LSB are not used.
	During $\emptyset B$ time, up to 16-bits of data is gated to the I/O Bus from an I/O Control plus the five Status Bits are also sent. RC true again signals the Control to remove data from the I/O Bus. Pos is true during phase B time.
TEST STATUS	During ϕA time, the four MSB of the I/O Bus will contain 0 0 0 1 and the four LSB of the I/O Bus will contain 0 0 0 1, which indicates TEST STATUS. Note that four of the cycle types require the four MSB of the I/O Bus to contain 0 0 0 1. It is in these cases that the command variants (bits 03 thru 00) of the I/O Bus will determine the type of cycle. The Channel Number of the I/O Control is designated by bits 19 thru 16 and bits 15 thru 04 are not used.
	During $\emptyset B$ time, the I/O Control designated to return the TEST STATUS will return the following to the Processor via the I/O Bus. Five bits of Status and six Control Identification Bits. Each Control has its own ID. RC true signals the Control to remove data from the I/O Bus. IOS is true during phase B time.

CLEAR & TEST STATUS	During $\emptyset A$ time, the four MSB of the I/O Bus will contain 0 0 0 1 and the four LSB will contrain 0 0 1 1, which indicates CLEAR & TEST STATUS. Bits 19 thru 16 designate the Channel and bits 15 thru 04 are not used.
	During ϕB time, the I/O Control transmits to the Processor, the current Status to which it has
	been switched. At the end of Phase B time the control designated is cleared to reset condition.
	It also transmits the Device Type (ID) as in the TEST STATUS cycle. RC signals control the
	same. IOS is true during phase B time.
TEST SERVICE	During ϕA time, the four MSB of the I/O Bus will contain 0 0 0 1 and the four LSB will
REQUEST	contain 0 1 0 1 which indicates TEST SERVICE REQUEST. All other bits are not used.
	During ϕB time, Each I/O Control connected to the I/O Bus responds by sending a bit
	corresponding to its Channel Number if the I/O Control is requesting service by the Processor.
	Channel 08 will send a bit on bit 08 of the I/O Bus, Channel 03bit 03 of the I/O
	Bus etc. RC is the same. IOS is true during phase B time.
TERMINATE DATA	During $\emptyset A$ time, the four MSB of the I/O Bus will contain 0 0 0 1 and the four LSB of the
	Bus will contain 0 1 1 0 which indicates TERMINATE DATA. Bits 19 thru 16 designate
	the Channel to which the command is designated. The terminate Data command signals a
	Control capable of receiving variable length data that the last of the record has been
	transmitted.
	During $\emptyset B$ time, the status is transmitted to the Control. IOS is true during phase B time.

I/O CONTROL STATES

Control operations are completed by following a standard set of 23 states or conditions. These state sequences will be different for input devices than output devices, and for variable record length devices versus fixed record length devices. However, two fixed record output devices will follow the exact same path. These states are used within the Processor (by use of the I/O Driver Routine) to trace the Control.

STATE COUNT 0 (00000): "NOT READY" (Control not present)

(STATE COUNT 1 (00001): READY. Ready to receive the first transmission from the processor, OP-code byte 1.

Alemany	STC 2	(00010): Ready to receive <u>OP-code byte 2</u> . Xfrowt
	STC 3	(00011): Ready to receive OP-code byte 3.
	STC 4	(00100): Ready to receive File Address byte 1.
	STC 5	(00101): Ready to receive File Address byte 2.
	STC 6	(00110): Ready to receive File Address byte 3.
	STC 7	(00111): Ready to receive Reference Address byte 1.
	STC 8	(01000): Ready to receive Reference Address byte 2.
	STC 9	(01001): Ready to receive Reference Address byte 3.
Contract Contract	STC 10	(01010): BUSY. Control has accepted instructions and is performing the operation. Usually, upon
no active	processor.	of the operation, the control switches to a different status and transmits Service Request to the
	1	

STC 11 (01011): Ready to transmit Reference Address byte 1. (In preparation for data transfer, either input or output.)

Sec.	Π	Page	7
------	---	------	---

			xfrin
	STC 12	(01100):	Ready to transmit Reference Address byte 2.
	STC 13	(01101):	Ready to transmit Reference Address byte 3.
Write	STC 14	(01110):	Ready to receive one byte of data (two bytes for certain types of control).
	STC 15	(01111):	Ready to transmit one byte of data (two bytes for certain types of control).
	STC 16 load to follo	(10000): w.	Ready to receive or transmit last byte of data in <u>current buffer load</u> , with additional buffer
	STC 17 load devices	(10001):).	Ready to receive or transmit last byte of data in last buffer load (including single buffer
	STC 18 and to end	(10010): cycle).	Ready to transmit Reference Address byte 1 (in preparation to transmit Result Descriptor
	STC 19	(10011):	Ready to transmit Reference Address byte 2.
	STC 20	(10100):	Ready to transmit Reference Address byte 3.
	STC 21 last action c	(10101): of a sequen	Ready to transmit Result Descriptor byte 1. (Transmission of Result Descriptor is always ce.)
	STC 22	(10110):	Ready to transmit Result Descriptor byte 2
	STC 23 switches to	(10111): status zero	Ready to transmit Result Descriptor byte 3, which ends the sequence. The control then and will go automatically to one.

Table II-1

BASIC COMMANDS

Transfer Out Phase A

in EXCH bits 00-03)

Transfer In

LSB COMMAND bit is EXCH bit 20 MSB COMMAND bit is EXCH bit 23

Table II-2

Transfer Out Phase B (Not significant)

Control Variant (Command is defined

CONTROL VARIANTS

(Only significant if Basic Command = Control Variant)

- 0001 Test Status
- 0011 Clear and Test Status
- 0101 Test Service Request-Channel
- 0110 Terminate Data
- (LSB VARIANT bit is EXCH bit 00 MSB VARIANT bit is EXCH bit 03

0010

0011

0100

0001



Fig. II-7 DISTRIBUTION CARD SLOW CLOCK GENERATION

Figure II-7 shows the clock generation circuit. An 8 mhz crystal oscillator drives the Video Amp at location L6. The Video Amp Output is inputed to Buffer L5. This output called 8mhz...1. goes to J5 and J6. J5 is a FRAN 3 bit register Chip. J5 is held in the add mode by the true level on pin D. The carry in is tried true also (pin R). In this mode the chip acts as a counter. A carry out will occur every eight 8mhz...1. clock pulses and lasts for a clock period. This carry out is inputed to F/F J6. J6 provides a "hold" for one more 8mhz...1. period. This Hold 8... level is inputed to J7 where it is synced with DSCP.... (System Clock). The output of this F/F is called 1us..... This clock is sent

out the backplane as lus. . . 0 and to chip G7. G7, H7, and I7 work in a similar manner to J5. These chips are held in the add mode with carry in held high. This results in a binary add of the lus clock. 512 clocks are required to progate through the three chips. 1024us..., 32us..., and 4us... are generated by gating adder levels at G6. Figure II-8 shows the timing of these clocks.



Fig. II-8 I/O BASE CLOCK TIMING

 $\sigma_{A, C} \neq \ell$

Adjustments

INTRODUCTION

This section provides information to adjust the I/O Base or I/O Base Extension Clock.

I/O BASE CLOCK ADJUSTMENT

The purpose of this adjustment is to adjust the clock at the I/O Base backplane to occur 25 nanoseconds late (+ 7ns) in relation to the system clock. System clock will be referenced at Card K, pin OXX for a B1712 or B1714. On a B1726, the system clock reference is pin OWX of memory control card B.

The clock sent to the I/O Base is an early clock. In a B1712/B1714 this clock is received from K card and is actually the 4Mhz/ clock delayed. In the B1726, early clock is obtained by an output on the clock module assembly.

CLOCK ADJUSTMENT PROCEDURE

Refer to Figures IV-1 through IV-7 and Table IV-1.



Fig. IV-1 B1714 CLOCK PATH

- 1. Extend the distribution card.
- 2. Assure that a standard clock coax connects the clock doghouse \$YX of the distribution card to either card K for a BI712/BI714 or to an early clock output of the clock module assembly for a BI726.

3. Set up an oscilloscope as follows:

Vertical: .lv/cm (using X10 probes) Horizontal - .lus/cm (100ns) Channel 1 - CLK..KO (Card K, pin OXX) for a B1712/B1714. SCPM..BO (Memory control Card B, pin OWX for a B1726) Channel 2 - refer to text Mode - Alternate Trigger - channel 1

- 4. Check scope probes and preamps by placing channel 2 probe on the same clock pin as channel 1 and overlaying the two traces. Place XI0 mag. on. Traces should be identical.
- 5. Using the horizontal control, position the channel l trace to have the l volt level cross the center crosshairs. Do the same for channel 2.
- 6. Place the channel 2 probe on chip F8G. Connect a standard 4-foot clock coax from one of the six clock output doghouses (\$BX, \$EX, \$HX, \$KX, \$NX, \$RX) to the center doghouse connector.

The two clock traces will be overlayed as shown in Figure IV-2.



Fig. IV-2 SYSTEM CLOCK + I/O CLOCK (F8G) 100ns/cm

Turn on the Xl0 mag., using the horizontal control; position the trailing edge of the system clock on the center crosshair. Refer to Figure IV-3.

- The trailing edge of the channel 2 input referenced to the trailing edge of the channel 1 (system clock) input should be from 5ns early to l0ns late.
 To adjust the clock at F8G, there are two different procedures, depending if the distribution card is of the wire-wrapped type or the etched type.
 - a. For the wire-wrapped board, move the tap for net SCPEDI.. on delay line CO. This is the wire going to BOB.

b. For the etched board, jumper chip BO controls the delay taps of CO. Pin R is the SCPED... output of the jumper chip and will be connected to either E, F, G, H or J.



Fig. IV-3 SYSTEM CLOCK + I/O CLOCK (F8G) l0ns/cm

Alternately move the input clock to each of the six output doghouses. Check that they are all in spec.

8. The next step is to check the pulse width of the clock at F8G. The minimum pulse width is 40ns. The maximum pulse width is as follows:

B1712 - 160ns B1714 - 80ns B1726 - 60ns

The pulse width is measured at the lv level. With the X10 mag on, use the horizontal control to position the clock at F8G to measure the pulse width. With a B1712, go to 20ns/cm. Refer to Figure IV-4.



Fig. IV-4 I/O CLOCK PULSE WIDTH AT F8G (10ns/cm)

For Form 1053352

The pulse width is controlled by Delay chip CO. It is adjusted as follows:

- 1. For the wire-wrapped board, move the top SCPED2.. on delay CO. This is the wire going to BOP. Note that pins N and P are connected together. If the tap to BOP is moved off, on, or onto these pins, leave N to P connected.
- 2. For the etched board, jumper chip BO controls the taps of CO. Pin S is the SCPED2.. output of the jumper chip and will be connected to either pin B, C, D, L or M.

Alternately move the input cable (SCPS....) to each of the six output doghouses (SCPMA's). Check that they are all in spec.

- a. Connect the 4-foot clock coax from the center doghouse (SCPS....) to one of the six output doghouses (SCPMn's). This will be the permanent connection for the system.
- b. Using system clock for a reference, check pin OWX of each occupied card slot in the I/O Base. Measuring trailing edge to trailing edge, the I/O clock should be 25 + 7ns late. Use Figures IV-5 and IV-6 for reference.



Fig. IV-5 SYSTEM CLOCK + I/O CLOCK 100ns/cm

- c. To adjust the backplane clock, do the following:
 - 1. On the wire-wrapped board, move the tap on delay line F8. This is net SCPD.... going to F9P.
 - 2. On the etched board, jumper chip E8 controls the delay taps of F8. Pin R is the output of the jumper chip and will be jumped to either pin B, C, D, E, F, G, H, J, L or M.

I/O BASE EXTENSION CLOCK ADJUSTMENT

Use the Backplane Adjustment called out under Backplane Adjustment paragraph. The chip locations on the subdistribution card are the same as for the distribution card.

Adjustments





Table IV-l

DLCN - CO Pin G Input DL2N - F8 Pin G Input

Tap	Delay	Tap	Delay
Pin H	10 ns	Pin H	2 ns
F	20	F	4
J	30	J	6
Е	40	Е	8
D,K	50	D,K	10
L	60	L	12
С	70	C	14
М	80	М	16
В	90	В	18
Ν	100	N	20

#Y

Control lines and slow clocks to subdistribution card.

Α	RC1		Ι	IUS.	1			R
В	CA1		J	4US.	1	· .	an g	S
С	CLRB 1		Κ	32US	5 1		3	Т
D	SR 1		L	1024	US. 1	S. Carrier		U
E	PWRON 1		M	'n		:		V
F			Ν	1				W
G			Р	e*		- 		Х
Н	8 MHZ1	• •	Q		· .8			Y
Unique 16 Cond	luctor Connector	а. А. А. А						Z

Unique 16 conductor connector located at chip position JO actually a chip socket

Control levels to processor card C

Α	not used	Р	not used
В	RC 1	Ν	ground
С	CA1	Μ	ground
D	CLRB1	L	ground
E	SR 1	K	ground
F	PWRON . 1	\mathbf{J}_{-}	ground
G	not used	Н	not used
R	not used	S	not used

Subdistribution Card Frontplane Connectors

\$X

Exchange Lines to Distribution Card

A	EXCH.001	1	EXCH.081	R	EXCH.161
В	EXCH.011	J	EXCH.091	S	EXCH.171
С	EXCH.021	K	EXCH.101	Т	EXCH.181
D	EXCH.031	L	EXCH.111	U	EXCH.191
Е	EXCH.041	Μ	EXCH.121	V	EXCH.201
F	EXCH.051	Ν	EXCH.131	W	EXCH.211
G	EXCH.061	Р	EXCH.141	Х	EXCH.221
Н	EXCH.071	Q	EXCH.151	Y	EXCH.231
				: Z	SPARE1.1

#X

Exchange Lines to Another Subdistribution Card

A	EXCH00.1	I	EXCH08.1		R	EXCH16.1
В	EXCH01.1	J	EXCH09.1		S	EXCH17.1
Ċ	EXCH02.1	K	EXCH10.1		T	EXCH18.1
D.	EXCH03.1	L	EXCH11.1		U	EXCH19.1
Е	EXCH04.1	Μ	EXCH12.1		V	EXCH20.1
F .	EXCH05.1	Ν	EXCH13.1	•	W	EXCH21.1
G	EXCH06.1	Р	EXCH14.1		Х	EXCH22.1
H	EXCH07.1	0	EXCH15.1		Y	EXCH23.1
					Ζ	SPARE.11

INTRODUCTION

The purpose of this section is to provide directions and aids in maintaining the I/O Base and the I/O Base Extension.

PREVENTIVE MAINTENANCE

The 4 mhz I/O clock adjustment should be checked every three months. Refer to I/O Base Section IV for the clock procedure.

SPECIAL MAINTENANCE TOOLS REQUIRED

I/O control test routines B 1700 field card tester Tektronix 453A oscilloscope or equivalent Tripplet 630 VOM or equivalent

MAINTENANCE CONCEPT

B 1700 controls are soft controls. No outline capability is built into the control. The B 1700 Maintenance Concept is centered around the use of test routines used in conjunction with the Field Card Tester. Hardware test points are provided for conventional trouble shooting.

TEST ROUTINES

The I/O Base with the Distribution Card is transparent to test routines. Therefore, the I/O Base and distribution card must be tested with an I/O Control. For the particular control used, run the controls confidence routine.

TEST PROCEDURES

It is assumed that troubleshooting the I/O Base implies a failure of one or more I/O. I/O Base Troubleshooting should follow these basic steps:

Visual Checks (Refer to I/O Base Section VI)

- 1. Assure that the distribution card and all controls are loaded into valid slots.
- 2. Assure that the I/O Base cabling to processor and control cabling to peripherals is proper.
- 3. Assure that all controls have channel number jumper chips installed and that no two controls have the same number.
- 4. Assure that the terminator chips for the I/O Base Control lines are installed in the proper locations of the distribution card or subdistribution card if used.

Voltage Checks

Check voltage on the I/O Base backplane.

Table V-1

Backplane Pin	Voltage
OAX, 1AX	+4.75v
OZX	-12v
1 AY	-12v
1LY	+12v
0ZY, 1ZY	-2v





Clock Checks

I/O Base Backplane carries 5 clocks: 4mhz, $1024 \mu s$, $32 \mu s$, $4 \mu s$ and $1 \mu s$. Table V-2 shows the pin locations of the clocks on the Distribution Card slot, backplane locations A0 and A1. The Distribution Card slot is unique because it brings out system clock on 10 pins. Pin XAOW is for reference only. Pin XOW is SCPM on all other backplane connectors.

Check each pin in table V-2 for the proper clock. Refer to Figure V-1 for proper timing. Display XAOW on channel one of a 453 scope. Sync on this channel. Channel two will be connected to the backplane pins listed in Table V-2.

Table V-2

DISTRIBUTION CARD CLOCK OUTPUTS

Backplane Pin	Mnemonic	Type Clock
XAOW	SCPM0	4mhz
XAOY	SCPM00	4mhz
XA1Y	SCPM10	4mhz
XAOX	SCPM20	4mhz
XA1X	SCPM30	4mhz
XAOV	SCPM40	4mhz
XA1V	SCPM50	4mhz
XAOU	SCPM60	4mhz
· XA1V	SCPM70	4mhz
XAIT	SCPM80	4mhz
XAOQ	4us 0	4 µsec
XAOR	1 us 0	1 µsec
XAOS	32us 0	32 µsec
XAOT	1024us . 0	1024 µsec

Test Distribution Card

For problems not resolved by the previous steps, the Distribution Card should be tested in the B 1700 Field Card Tester. Refer to the B 1700 Field Card Tester manual.

If problem is found and repaired, reinstall distribution card in the I/O Base and connect frontplane cables. Run all I/O confidence routines.

If card checks OK in the tester or the problem cannot be resolved with the tester, reinstall the Distribution Card in the I/O Base. Connect frontplane cables. Proceed to I/O. Debug routine paragraphs.

I/O DEBUG ROUTINE

GENERAL

Figure V-2 is a breakdown of the Processor to I/O flow. The I/O Debug Routine is a basic routine that follows the path shown in the figure. This routine may be used for any I/O Control. The OP Code and control channel number have to be manually loaded. The instructions on the program listing give the FA value where these commands are placed.

STEPPING

By stepping this program 1 micro at a time, the Field Engineer can observe hardware testpoints and determine the internal SPO Control Operation.

Each time this program sends out a basic command to the I/O it will read in the status of the 24 exchange lines to the L Reg. By displaying L at the proper time the Field Engineer can observe what status count the control is at and what data is returned to the processor. By looking at T Reg. at the proper time the FE can observe the commands and data sent to the control.

USING HALTS

Figure V-2 shows the basic sub-routines within the boxes. For example, send OP Code is a sub-routine. The Debug Program has no-op micros placed between sub-routines and within certain routines. These allow the Field Engineer to manipulate the program to his liking. For example, a halt could be put after the 1st byte of REF ADD has been transferred to the control. The Field Engineer could then check at the storage buffer in the control for this byte of data. Another example would be placing a halt after the first result Descriptor Byte is transferred in. The L Reg could then be checked for the data.



Fig. V-2 PROCESSOR TO I/O FLOW

USE OF I/O DEBUGGING ROUTINE

The Distribution Card is basically a buffer between the processor and I/O control. A Distribution Card fault should reflect itself as an improper command or invalid data.

The best method for finding the fault would be to step the program using a simple device such as SPO.

Monitor the L Reg as the exchange lines are read in. Hardware test points can be monitored on the Distribution Card or the I/O control.

HARDWARE TEST POINTS

Distribution Card Front Plane Connectors

\$X

\$X location is used to mount the clock connector "doghouses". Clock connectors are listed below.

\$BX Clock output. Will be connected to center coax connector of this card for distribution card clock.

- \$EX Clock output for subdistribution card
- \$HX Clock output for subdistribution card
- \$KX Clock output for subdistribution card
- \$NX Clock output for subdistribution card
- \$RX Clock output for subdistribution card
- \$YX Clock input from processor card K.

#X

Exchange lines to processor card E

Α	EXCH00.1	I	EXCH08.1		R	EXCH16.1
В	EXCH01.1	J	EXCH09.1		S	EXCH17.1
С	EXCH02.1	K	EXCH10.1		Т	EXCH18.1
D	EXCH03.1	L	EXCH11.1	,	U	EXCH19.1
Е	EXCH04.1	Μ	EXCH12.1		V	EXCH20.1
F	EXCH05.1	Ν	EXCH13.1		W	EXCH21.1
G	EXCH06.1	Р	EXCH14.1		Х	EXCH22.1
Η	EXCH07.1	Q	EXCH15.1		Y	EXCH23.1
					Ζ	SPARE.11

\$Y

Exchange lines to subdistribution card

Α	EXCH.001	Ι	EXCH.081	R	EXCH.161
В	EXCH.011	J	EXCH.091	. S	EXCH.171
С	EXCH.021	K	EXCH.101	Т	EXCH.181
D	EXCH.031	L	EXCH.111	U	EXCH.191
Е	EXCH.041	М	EXCH.121	V	EXCH.201
F	EXCH.051	Ν	EXCH.131	W	EXCH.211
G	EXCH.061	Р	EXCH.141	Х	EXCH.221
Н	EXCH.071	Q	EXCH.151	Y	EXCH.231
				Z	SPARE1.1

#Y

Control lines and slow clocks to subdistribution card.

Α	RC1	I	1 US 1	R
B	CA1	J	4US1	S
С	CLRB 1	K	32US1	Т
D	SR1	L	1024US.1	U
E	PWRON 1	М		V
F		Ν		W
G		Р		Х
Η	8 MHZ1	Q		Y
Cone	ductor Connector			Z

Unique 16 Conductor Connector

Unique 16 conductor connector located at chip position JO actually a chip socket

Control levels to processor card C

Α	not used	P	not used
В	RC 1	N	ground
С	CA 1	М	ground
D	CLRB1	L	ground
Ε	SR 1	K	ground
F	PWRON . 1	J	ground
G	not used	Н	not used
R	not used	S	not used

Subdistribution Card Frontplane Connectors

\$X

Exchange Lines to Distribution Card

A	EXCH.001	I EXCH.081	R	EXCH.161
B	EXCH.011	J EXCH.091	S	EXCH.171
С	EXCH.021	K EXCH.101	Т	EXCH.181
D	EXCH.031	L EXCH.111	U	EXCH.191
Е	EXCH.041	M EXCH.121	v	EXCH.201
F	EXCH.051	N EXCH.131	W	EXCH.211
G	EXCH.061	P EXCH.141	Х	EXCH.221
Н	EXCH.071	Q EXCH.151	Y	EXCH.231
			Z	SPARE1.1

#X

Exchange Lines to Another Subdistribution Card

Α	EXCH00.1	I	EXCH08.1	R	EXCH16.1
B	EXCH01.1	J	EXCH09.1	S	EXCH17.1
С	EXCH02.1	K	EXCH10.1	Т	EXCH18.1
D	EXCH03.1	L	EXCH11.1	U	EXCH19.1
E	EXCH04.1	М	EXCH12.1	V	EXCH20.1
F	EXCH05.1	Ν	EXCH13.1	W	EXCH21.1
G	EXCH06.1	Р	EXCH14.1	Х	EXCH22.1
Н	EXCH07.1	Q	EXCH15.1	Y	EXCH23.1
				Ζ	SPARE.11

\$Y

Control Lines from Distribution Card

Α	RC R1		I	1US R1		R
В	CA R1		J	4US RI		S
С	CLRB.R1		K	32US RI		Т
D	SR R1	ana ang sana ang san Sana ang sana ang san	L	1024US R1		U
E	PWRON1	• • • •	M			V
F			N		4	W
G		· · ·	Р			Х
Н	8mhz 1		Q			Y
						7.

#Y

Control Lines to Another Subdistribution Card

Α	RC 1		ту • ф	Ι	1US 1		R
В	CA 1			J	4US 1	۰.	S
С	CLRB1			Κ	32US 1		Т
D	SR 1	5		L	1024US.1		U
Ē	PWRONI. I			Μ			V
F				Ν	· •		W
G			· ·	Р	х.		Х
H	8mhz 1			Q			Y
		· .		-			Z



Fig. V-3 I/O BASE BACKPLANE

CLOCK GENERATOR TEST POINTS



The following testpoints should enable the field engineer to troubleshoot the slow clock generator circuit on the Distribution Card.

8mhz Crystal/Video Amp

Testpoint A (L6-F) _-8V

Testpoint B (L6-J) _9V

Printed in U.S. America 6-26-72

Refer to Figure V-4







Fig. V-4A



Fig. V-4B



Fig. V-4C

Refer to Fig. V-4





Fig. V-4F

ı

Installation Procedures

INTRODUCTION

This section provides information to install and check out an I/O Base or I/O Base Extension.

LOGIC PREPARATION

TERMINATOR CHIPS

During installation of an I/O Base or I/O Base Extension Terminator chips are installed. With a system having one I/O Base the Terminators go on the Distribution card. When adding an I/O Base Extension the Terminators should be moved to the Subdistribution card. For a system with more than one I/O Base Extension the Terminators would go at the end of the

"daisy chain". $\int a_{5+} d = s \int c_{2+} d d$ Table 1 shows the location of the jumper chip in the Distribution card and the location where it should be moved to in the Subdistribution card.

Table VI-1

Termination Resistor Value	Distribution Card Chip Location	Subdistribution Card Chip Location
	GO	AO
133	НО	BO
	ΙΟ	CO
	G1	A1
511	H1	B1
	I1	C1
133 511	J1	G0 (Install this chip with the 133r resistors on pins B,C,+D)

PHYSICAL INSTALLATION

BACKPLANE INSTALLATION

The I/O Base consists of a 10 card backplane mounted within the lower card housing assembly. The I/O Base backplane is installed on the card housing using 20 8-32 by 1/2" screws. The I/O backplane is installed from the rear of the card housing assembly with backplane location A0 matching to slot 10 of the card housing assembly. This means the I/O base is installed to the far right of the card housing assembly looking from the rear.

With the exception of the subdistribution card the I/O Base Extension is identical to the I/O base. The I/O Base Extension will be mounted in slots 11 through 20 of the lower card housing assembly.

Mounting the backplane automatically picks up the two logic voltages and ground. The unique voltages are on wire wrapped pins. These are pin locked and go to each card slot. To obtain voltage on these pins a #16 wire is soldered to the voltage pin at backplane connector D1 and run over to the unique voltage bus bars. Table 2 gives pin locations and proper voltages.

Installation Procedures

Table VI-2				
Pin 0ZX	-12V			
lAY	-12V			
1LY	+12V			

With the system power off insert a card carefully into the backplane. If the connector does not line up with the card it will be necessary to loosen the backplane mounting screws and line the connector up. Try the card in slot 1 and slot 10. After alignment tighten screws down.

DC POWER CHECK

Remove card. Power system up. Check voltages on the following pins of the I/O base or I/O Base Extension.

Table VI-3

Backplane Pin	Voltage
0AX	+4.75V
0ZX	-12V
1AY	-12V
1LY	+12V
0ZY	-2V

CARD LOADING AND CABLING

Reference Figures VI-1 and VI-2

After power check insert the distribution card in slot 10. Connect a 50 conductor ribbon cable from distribution card #X to processor card E #Y. Connect a 16 conductor ribbon cable from chip location J0 on the distribution card to chip location F0 of processor card C. Connect a standard clock coaxial cable from coax connector \$YX on the distribution card to the center coax connector on processor card K. Connect a standard clock coaxial cable from coax connector \$BY of the distribution card to the center coax connector on the distribution card.

If an I/O Base Extension is installed insert the subdistribution card into slot 10. Connect a 50 conductor ribbon cable from \$Y of the Distribution card to \$X of the Subdistribution card. Connect a 50 conductor ribbon cable from #Y of the Distribution card to \$Y of the Subdistribution card. Figure VI-1 shows a typical I/O system loaded into the I/O Base.

Figure VI-2 provides a definition for each of the 10 slots in the I/O Base and indicates if a slot is dedicated to a particular control.



Fig. VI-2 B1700 I/O BASE

Installation Procedures

I/O BASE CHECKOUT

Assure that the I/O clock is adjusted properly. Refer to Section IV for this adjustment. Further checkout of the I/O Base or I/O Base Extension will require installation of an I/O Control.

GENERAL

CHANNEL NUMBER ADJUSTMENT

Control channel number is used by the processor to address a control. During a service request by a control the channel number is used to determine priority in the advent two or more controls need service. High number has priority.

A jumper chip on each control is wired to determine the channel number. Channel numbers will vary with different system configuration and uses. Refer to Figure VI-3 for an example of wiring the channel number.

An example of a typical system is listed below:

Table VI-4

Control	Channel #
Sorter Reader	7 🦕
Mag Tape	6
Disk cartridge	5
Data Comm	4
Line Printer	3
96 Column MFCM	2
80 col. card reader	1
SPO	0

Table VI-5 shows the channel number jumper chip location for currently available controls. SPO and Disk are shown as being 0-15 channel controls. System configuration at present has a maximum of 8 controls.

Table VI-5

Control	Jumper Chip Location
SPO	F8-CH 0-7
	K9-CH 8-15
96 Col MFCU	Card 1 A9-CH 0-7
Printer	B8-CH 0-7
80 Col Card reader	A9-CH 0-7
Disk Cartridge	Card 1 HO-CH 0-7 KO-CH 8-15
Sorter Reader	Card 1 B8-CH 0-7 A9-CH 8-15

١

Installation Procedures

F8 EXCH07 TES/BH А EXCH06 EXCH05 CHAN8 D EXCH04 CHAN4 Е EXCH03 CHAN2 F EXCH02 CHAN1 G EXCH01 TESTER/ R EXCH00 JPRN К9 А EXCH15 EXCH14 EXCH13 EXCH12 EXCH11 EXCH10 EXCH09

CHANNEL NUMBER JUMPER CHIP EXAMPLE



JPRN

EXCH08

In this diagram the SPO Control is used as an example. The solid heavy line from F8 pin A to pin J. This is used to generate the service request mask. Pin R is connected to pin F. This level goes to a 4 bit comparator. This is used to determine if the channel address on the exchange lines matches the control. This chip is now wired for channel 2.

Example 2

The dotted lines show how channel 13 would be wired. On F8 pin R is connected to pin G, pin E and pin D. On K9 pin A is connected to pin M.