

## MISSION VIEJO

T. Gibson

BUSINESS MACHINES GROUP<br>SMALL SYSTEMS PLANT

## PRODUCT SPECIFICATION

REVISIONS

| $\begin{aligned} & \text { REV } \\ & \text { LTR } \end{aligned}$ | REVISION issue date | Pages revised added deleted or CHANGE OF CLASSIFICATION | PREPARED ${ }^{\text {g }}$ | APPROVED $\mathrm{gy}^{\text {a }}$ |
| :---: | :---: | :---: | :---: | :---: |
| M | 1-8-76 | Preface: Added Processor-2 <br> Re1. Spec: Added Control Panel References <br> Sec 1: Add * note stating CD bit indicates <br> both'S and M-Memory Parity errors. <br> Table 1: Added PERR <br> Table 3: Added variants to Read/Write MSM <br> Sec 2: Added M-Processor-2, M-Processor Adapters-1 \& -2, M-Memory Adapter-2. <br> Sec 3.2: Added PERR. <br> Sec 3.3.10: Added address modulo 16 of micro-op must be zero for Processor-2. <br> Sec 3.3.12: Added M-Memory-2 with parity. <br> Sec 3.3.15: Added "data not accepted in time will be lost and U--Register may not be addressed after Cassette STOP. <br> Sec 3.3.16: Added M-Memory-2 parity error and listed conditions which set Memory Parity Error bit. <br> Sec 3.4.1 \& 3.4.2: Added $U$ excluded as source in STEP mode. <br> Sec 3.4.6: Added note 2 on $M$ as a destination register. <br> Sec 3.4.17: Added $G / B \quad H / F$ and $S / N$ variants. <br> Sec $3.4 .23 \& 24 \& 25$ : Added reference to Sec 3.3.16. <br> Sec 3.4.29: Generalized purpose of dispatch operation. Changed processor must gain control of interrupt system to should gain. . . Described lockout operations when using the direct connect processor adapter. <br> Sec 3.5: Specified concurrent operations for Processor-1 on1y. <br> Sec 3.6: Corrected times for operations with A out-of-bounds. Deleted time for Move 24 -bit to MSM. <br> Sec 3.7: Added times for Processor-2. | WFK | CVN ymana <br> 19 sept 75 $\begin{aligned} & \text { Wce } \\ & \text { w } 2 x \rightarrow 3 \end{aligned}$ <br> AlMeltomian $1 / 5 / 76$ $\left\{\begin{array}{l} 1-8 t: s x \\ -1-86=76 \end{array}\right.$ |

## PRODUCT SPECIFICATION

| $\begin{aligned} & \text { REV } \\ & \text { LTR } \end{aligned}$ | REVISION issue date | PAGES REVISED CHANGE OF | ETED OR TION | PREPARED ${ }^{\text {b }}$ | APPROVED by |
| :---: | :---: | :---: | :---: | :---: | :---: |
| M | $1-8-76$ <br> Cont. | Reorganized, copy-editer! for entry into !roduct Specification data base. New sec-tion sequence is as follows-revisions noted above are indicated by asterisks (\%). |  | ACI: |  |
|  |  | WAS | IS |  |  |
|  |  | Preface | 1.0\% |  |  |
|  |  | New | 1.1\% |  |  |
|  |  | 2. | 1.2\% |  |  |
|  |  | Un-numbered | 1. $3 \%$ |  |  |
|  |  | 1. | 2.0\% |  |  |
|  |  | 3.0 | 3.0 |  |  |
|  |  | New | 3.1 |  |  |
|  |  | 3.3.11 | 3.1.1 |  |  |
|  |  | 3.3.12 | 3.1.2* |  |  |
|  |  | 3.3 .10 | 3.1.3* |  |  |
|  |  | 3.3 .9 | 3.1 .4 |  |  |
|  |  | 3.3 .8 | 3.1 .5 |  |  |
|  |  | 3.3.1 | 3.1 .6 |  |  |
|  |  | 3.3 .2 | 3.1 .7 |  |  |
|  |  | 3.3 .3 | 3.1 .8 |  |  |
|  |  | 3.3 .4 | 3.1 .9 |  |  |
|  |  | 3.3 .5 | 3.1 .10 |  |  |
|  |  | 3.3 .6 | 3.1 .11 |  |  |
|  |  | 3.1 .9 | 3.1.12 |  |  |
|  |  | 3.3 .7 | 3.1.13 |  |  |
|  |  | 3.3 .16 | 3.1.14* |  |  |
|  |  | New | 3.1.14.1 |  |  |
|  |  | New | 3.1.14.2 |  |  |
|  |  | $3.3 .13,3.3 .14$ | 3.1.15 |  |  |
|  |  | 3.3 .15 | 3.1.16* |  |  |
|  |  | 3.3.17 | 3.1 .17 |  |  |
|  |  | 3.3 .18 | 3.1.18 |  |  |
|  |  | 3.3.19 | 3.1.19 |  |  |
|  |  | 3.3 .20 | 3.1 .20 |  |  |
|  |  | 3.3 .21 | 3.1 .21 |  |  |
|  |  | 3.1 | 3.2 |  |  |
|  |  | 3.1 .1 | 3.2.1 |  |  |
|  |  | 3.1 .2 | 3.2.2 |  |  |
|  |  | 3.1 .3 | 3.2 .3 |  |  |

"THE INFORMATION CONTAINED IN THIS DOCUMENT IS CONFIDENTIAL AND PROPRIETARY TO BURROUGHS CORPORATION AND IS NOT TO BE DISCLOSED TO ANYONE OUTSIDE OF BURROUGHS CORPORATION WITHOUT THE PRIOR WRITTEN RELEASE FROM THE PATENT DIVISION OF BURROUGHS CORPORATION'"

Burroughs Corporation
BUSINESS MACHINES GROUP SMALL SYSTEMS PLANT

REVISIONS


$$
\begin{aligned}
& \text { M-MEMORY PROCESSOR } \\
& \text { PRODUCTS SPECIFICATIDN } \\
& \text { \# } 1911310747
\end{aligned}
$$

## TABLE OF CONTENTS:

1.0 INTRODUCTION ..... 1
PURPOSE ..... 1
PRODUCT IDENTIFICATION ..... 21. 2
RELATEO SPECIFICATIONS ..... 2
1.3
2.0
3. 0
3. 1
3.1.1
3.1. 2
3.1. 3
3.1. 4
3.1. 5
3.1.6
3.1.7
3.1.8
3.1.9
3.1.10
3.1. 11
3.1. 12
3.1. 13
3.1. 14
3.1.14.1
3.1.14.2
3.1.15
3.1. 16
3. 1.17
3.1.18
3.1. 19
3.1. 20
3. 1. 21
3.2
3.2.1
3.2.2
3.2. 3
3.2.4
3.2. 5
3.2.6
3.2.7
3.2.8
3.2.9
3.2.10
3.3
3.4
3.4. 1
3.4.2
3.4.3
3.4 .4
3.4.5
3.4.6
3.4.7

GENERAL DESCRIPTION 3
PRODUCT DESCRIPTION 8
PROCESSOR REGISTERS 8
$M$ M
MSM 8
A. MBR AND TOPM REGISTERS 9

A STACK 10
TAS 10
X AND Y 11
L 11
T 12
FA 12
FB 13
SCRATCHPAD 14
FLCN 14
BR AND LR 14
C 15
CP (CYF, CPU. CPL) 15
CA, CB, CC, CD 15
MAXS. MAXM 18
U. 18

DATA 18
CMND 19
NUL 19
READ 19
HRIT 19
24-BIT FUNCTION BDX 20
SUM 21
DIFF 21
XANY. XORY. XEOY 22
CMPX, CMPY 22
MSKX.MSKY 22
SICN 22
XYCN 23
XYST 24
INCN 25
PERR 25
4-BIT FUNCTION 30X 26
M-INSTRUCTIONS 27
REGISTER MOVE 27
SCRATCHPAD MOVE 28
SWAP F WITH OOUBLEPAD WORD 29
STORE F INTO DOUBLEPAD WORD 29
LOAD F FROM DOUBLEPAD WORD 29
MOVE 8-BIT LITERAL 30
MOVE 24-BIT LITERAL 30
3.4.8 SWAP MEMORY ..... 31
3.4 .9READ/HRITE MEMORY31
3.4. 10
3.4. 11
3.4. 12
3.4.13
3.4.14
3.4.15
3.4.16
3.4. 17
3.4. 18
3.4.19
3.4. 20
3.4. 21
3.4. 22
3.4. 23
3.4. 24
3.4.25
3.4. 26
3.4.27
3.4. 28
3.4. 29
3.4. 30
3.4.31
3.4. 32
3.4. 33
3.5
3.6
3.7
COUNT FA/FL. ..... 32
SCRATCHPAD RELATE FA ..... 33
EXTRACT FROM REGISTER T ..... 33
SHIFT/ROTATE REGISTER T LEFT ..... 34
SHIFT/ROTATE REGISTER X/Y LEFT/RIGHT ..... 35
SHIFT/ROTATE REGISTERS XY LEFT/RIGHT ..... 35
NORMALIZE X ..... 35
READIWRITE MSM ..... 36
CALL ..... 37
BRANCH ..... 38
BIAS ..... 38
SET CYF ..... 39
4-BIT MANIPULATE ..... 39
BIT TEST BRANCH FALSE ..... 40
BIT TEST BRANCH TRUE ..... 40
SKIP WHEN ..... 41
CLEAR REGISTERS ..... 42
BIND ..... 42
OVERLAY M-MEMQRY ..... 43
DISPATCH ..... 43
CASSETTE CONTROL ..... 45
HALT ..... 45
NO OPERATIUN ..... 46
MONITOR ..... 46
CONCURRENT OPERATION (Processor-1 on(y) ..... 46
M-INSTRUCTION (Processor-i) ..... 52
M-INSTRUCTISN TIMING (Processor-2) ..... 55

| BURROUGHS CORPORATION | COMPANY CONFIDENTIAL |
| :--- | :--- |
| COMPUTER SYSTEMS GROUP | M-MEMORY PROCESSOR |
| SANTA BARBARA PLANT | P.S. |

INTRODUCTION

## PURPOSE

This specification defines the functional requirements of two M-Memory Processors intended for general purpose data processing. Environmental conditions, safety conditions, retiability parameters. power requirements, etc., are specified in P.S. \#1913 1739. B1700 CENTRAL SYSTEMS.

Both processors have $I / 0$ bus interfaces for communication with the l/o subsystem and control panel interfaces for communication with the control panel.

M-Processor-1 has a Port Adapter-Port Device Interface and requires the use of Port Adapter-i in Port Interchange-1. Port Interchange-1 provides the communication paths to the system's main memory and to other port devices such as the B1700 Multiline Control.

M-processor-2 has a Processor Adapter Interface that provides for acceptance of either Processor Adapter-1 or -2. Processor Adapter-1 provides a direct interface to main memory. No port interchange is used. processor Adapter-2 provides a direct interface to port Interchange-2 (no port adapter is used) which, in turn. provides the communcation paths to main memory and to other port devices such as the Multitine Control.

BURROUGHS CORPDRATION COMPUTER SYSTEMS GROUP SANTA BARBARA PLANT

COMPANY CONFIDENTIAL M-MEMORY PROCESSOR
P.S. 19131747

```
1.2 PRODUCT IDENTIFICATION
22048839 M-MEMORY PROCESSOR-1
2212 8318 M-MEMORY PROCESSOR-2
2212 8326 M-PROCESSOR ADAPTER-1 (Direct Connect)*
2212 8334 M-PROCESSOR ADAPTER-2 (Port Connect)*
2204.8847 M-MEMORY AOAPTER-1 2KB **
2212 1982 M-MEMORY ADAPTER-2 8KB
2212 1990 M-MEMORY ADAPTER-2 6KB
2212 2006 M-MEMORY ADAPTER-2 4KB***
2212 2014 M-MEMORY ADAPTER-2 2KB ***
2212 2022 M-MEMORY EXP KIT-2 2KB***
* Used with M-Processor-2
** Used with M-Processor-1
** Used with M-Processor-1 or -2
RELATED SPECIFICATIONS
```



BURROUGHS CORPORATION
COMPUTER SYSTEMS GROUP
SANTA BARBARA PLANT

COMPANY CONFIDENTIAL
M-MEMORY PROCESSOR
P.S. \#19131747

GENERAL DESCRIPTION

The M-Memory Processor (or M-Processor) provides the combinatorial and arithmetic portion of the system along with other registers and hard storage that are approprigte for efficient operation.

The M-Processor provides hardware sensitivity to a set of low-level micro-functions which are used in a program string to fetch and execute instructions. This micro-program is contained in either a local high-speed Read-Write $M$-Memory or in the somewhat slower but larger main memory ( 31700 S -Memory) or in both. M-Memory is modular in increments of $2 k$ bytes up to a maximum of $3 k$ bytes.

Included in the $M-P r o c e s s o r ~ a r e ~ r e g i s t e r s ~ a n d ~ p s e u d o ~$ registers which are addressable by the individual micro-operators.

The registers are normally addressed by a 4-bit group (row) number and a 2-bit select (column) numoer as shown in Table 1.

Some of the registers listed, such as the pseudo Sum Register. can serve onty as source registers while others are capable of serving both as source and destination registers. Also. some of the registers listed are actually subregisters which. although parts of larger registers. can be individually addressed and manipulated.
rable 2 summarizes the various conditions available by addressing oarticular pseudo source registers and actual registers; figure 1 lists the micro-instructions and their variants; and Figure 2 is a diagram of the major registers.

```
TABLE 1: M-PROCESSOR REGISTER SELECTION
```



|  |  |  | 0 | $\begin{aligned} & \text { SELECT NUME } \\ & 1 \end{aligned}$ | $2$ | 3 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 1 | TA | FU | $X$ | SUM |
|  | 1 | 1 | TB | FT | $Y$ | CMPX |
|  | 2 | 1 | TC | FLC | $T$ | CMPY |
|  | 3 | 1 | T0 | FLD | 1 | XANY |
|  |  | 1 |  |  |  |  |
|  | 4 | 1 | TE | FLE | A | XEOY |
|  | 5 | 1 | TF | FLF | M | MSKX |
|  | 6 | 1 | CA | BICN | 8R | MSKY |
|  | 7 | 1 | 68 | FLCN | LR | XORY |
|  |  | 1 |  |  |  |  |
| GROUP | 8 | 1 | LA | TOPM | FA | DIFF |
| NUMBER | 9 | 1 | LB | UNASSIGNED | FB | MAXS |
|  | 10 | 1 | LC | UNASSIGNED | FL | MAXM |
|  | 11 | 1 | LD | PERR | TAS | $U$ |
|  |  | 1 |  |  |  |  |
|  | 12 | 1 | LE | XYCN | CP | MBR |
|  | 13 | 1 | LF | XYST | MSM | DATA |
|  | 14 | 1 | CC | INCN | READ | CMND |
|  | 15 | 1 | CD | $C P U$ | WRIT | NULL |

BURROUGHS CORPORATION
COMPUTER SYSTEMS GROUP
SANTA BARBARA PLANT
COMPANY CONFIDENTIAL M-MEMORY PROCESSOR
P.S. 19131747

TABLE 2: SUMMARY OF REGISTER CONDITIONS


| CD: | 1 | MEMORY * | 1 | MEMORY | 1 | MEMO |  | 1 | MEMORY |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1 | READ DATA | 1 | WRT/SHAP ADDR | 1 | READ | ADOR | 1 | WRT/SWAP | ADDR |
|  | 1 | PAR. ERR. | 1 | OUT OF BOUNDS | 1 | OUT | OF BNDS | 1 | OUT OF 30 | UNOS |
|  | 1 | INTERRUPT | 1 | OVERRIDE | 1 | INTE | RRUPT | 1 | INTERRUPT |  |

* Both S-Memory and M-Memory csee Section 3.3.16 for details)


FIGURE 1 -PROCESSOR MICRD-INSTRUCTIONS AND VARIANTS


FIGURE 2 M-PROCESSOR REGISTERS

| BURROUGHS CORPORATION | COMPANY CONFIDENTIAL |
| :--- | :--- |
| COMPUTER SYSTEMS GROUP | M-MEMORY PROCESSOR |
| SANTA BARBARA PLANT | P.S. \#1913 1747 |

3.0 PRODUCT DESCRIPTION
3.1 PROCESSOR REGISTERS

## 3.1 .1

3.1 .2

MSM
The MSM (micro-string memory or M-Memory) Register is a pseudo register that is addressable as a source when the controt panel shows HALT, or as a sink when the control panel is switched to TAPE mode. As a source, MSM contains the micro-instruction that is pointed to by the A Register (See Section 3.1.3). It is addressable as a sink by the micro-instructions MOVE 24-BIT LITERAL and REGISTER MOVE in the TAPE mode. (See Section 3.4.1. REGISTER MOVE.)

M-Memory is a high-speed memory used to hold the sequences of micro-instructions that perform the macro-operations called for by $s-l a n g u a g e$ operators. The s-op's are normally located in main memory (B1700 S-Memory). M-Memory is available in increments of 1024 16-bit words up to a maximum of 4096 16-bit words. Any excess strings of micro-instructions which do not fit into the instatled M-Memory are locatedin main memory.

Norat micro-programming should order micro-instruction sequences so that the fastest execution speed possible is achieved regardiess of the actual size of the installed M-Menory. Significant improvements in throughout are

| BURROUGHS CORPORATION | COMPANY CONFIDENTIAL |
| :--- | :--- |
| COMPUTER SYSTEMS GROUP | M-MEMORY PROCESSOR |
| SANTA BARBARA PLANT | P.S. $\$ 19131747$ |

achieved when more and more of the important sequences of
 M-Memory is at least five times faster than main memory. The M-Processor is capable of overlap operations with main memory.

M-Memory is addressable as a source and as a sink. The location accessed is usually determined by the contents of the A Register, which normally point to the next micro-operator. However, the micro-operator READ/WRITE MSM accesses the word determined by the contents of the $L$ Register as does the MOVE SMEM TO MMEM (overtay) micro-operator.

M-Processor-2 provides an additional parity bit used to check parity. "Odd" denotes good parity.
A. MBR AND TOPM REGISTERS

The A Register is a 14-bit micro-program address register capable of addressing 16.384 micro-operators located in M-Memory and/or main memory.

The A Register is capable of having binary increments from 0 through 4095 added to or subtracted from it. A high-speed carry adder facititates micro-program branching. The A Register is automatically incremented during RUN mode. Wrap-around $c$ an occur and is permitted.

The A Register can be addressed as a source and as a sink. When used as source, the contents of the A Register are multiplied by 16 . When used as a destination. the rightmost 4 bits of the source are lost.

Associated with the A Register is a 4-bit TOPM (TOD of M-Memory) Register. This register, mutiplied by 512, is compared with the A Register to determine from which memory (M-Memory or main memory) the micro-operator is addressed.

If the address in the $A$ Register is equal to or is greater than the address denoted by (512) $x$ (TOPM), the micro-operator is obtained from main memory, otherwise, it is obtained from the M-Memory.

```
BURROUGHS CORPORATION
COMPANY CONFIDENTIAL COMPUTER SYSTEMS GROUP
M-MEMORY PROCESSOR
SANTA BARBARA PLANT
```

To obtain the micro-operator from main memory, the $A$ Address is multiplied by 16 and added to a 24-bit MBR (Micro-Instruction Base Register) to yietd a bit address pointing to the micro-operator. (In S-Memory Processor-2. the Bit Address Modulo 16 must equal zero).

Both the TOPM and MBR Registers are addressable as sources and as sinks.

The TOPM Register is cleared to the binary value 1000 by the system ctear signal.

The MBR. An and TOPM Registers are addressed as destination registers by the micro-operator "BIND".

A STACK
The A Stack is 32 words deep by 24 bits widep does not have automatic hard overflow, and operates as a push-doun stack with a last-in, first-out type of structure. Using this stack. the microcoded routines operate in the normal software calt-return type of programming. This allows for a highty shared microcode structure and reduces the associated memory requirements. Although the A stack is not intended to be used as an operarid stack. it has purposely been made 24 bits wide to allow limited capabilities for operand storage.

Wrap around of the TAS pointer is provided. That is. 32 consecutive pops or 32 consecutive pushes will cause the TAS pointer to contain its original contents.
tas
The TAS (Top of Stack) Register is a 24-bit register which is the top of the A Stack. The TAS Register is addressable as a source and as a sink. References to TAS result in the stack being automatically pushed or popped.

BURROUGHS CORPORATION COMPANY CONFIDENTIAL COMPUTER SYSTEMS GROUP

M-MEMORY PROCESSOR SANTA BARBARA PLANT
3.1 .6
$X$ AND $Y$
The $X$ Register and the $Y$ Register are 24 -bit general purpose registers used primarily to hold and to act as a source for the two operands of the arithmetic and combinatorial unit. Each register is addressable as a source and as a sink.

Both registers along with the $L$ Register and the $T$ Register are capable of read/write operations with main memory.

Both registers are capable of all SHIFT/ROTATE operations. The $X$ Register is capable of the NORMALIZE and the READ/WRITE MSM operations.
3.1 .7

L

The L Register is a 24-bit general purpose register used typically to hold logical flags for the micro-program code. The L Register, as well as each 4-bit group of $L$ (denoted as LA. LB. LC. LD. LE, and LF). is addressable as a source and as a sink.

DISPATCH operations use the $L$ Register as the source or sink for a 24 -bit message (usually an address) which is stored in/fetched from 5 -Memory location zero.

OVERLAY M-MEMORY operations use the $L$ Register as the source of the starting M-Memory address to be used in the M-Memory overtay operation.

The BIND operator uses the $L$ Register as the source of the 24-bit value to be moved to the MBR.

Since the $L$ Register is addressabte in 4-bit groups. its contents are available for analysis and alteration via the 4-bit function box. MANIPULATE, SKIP and BIT-TEST-BRANCH instructions can operate on $L$ data.

The L Register is one of 4 registers ( $X, Y$, $L$, and $T$ ) capable of read/write operations with main memory.

BURROUGHS CORPORATION
COMPUTER SYSTEMS GROUP
SANTA BARBARA PLANT

COMPANY CONFIDENTIAL
M-MEMORY PROCESSOR
P.S. \#1913 1747

The READ/URITE MSM operator uses the $L$ Register as the source of the $M-M e m o r y$ address to be used in the operation.

FA
The fa Register (Figld Address) is a 24-bit register used primarily to hold an absolute bit address for main memory. It has the capability of directly addressing any bit in the memory starting at any point.

The fA Register is addressable as source and as a sink.
The fa Register is capable of being counted up or down by a literal in micro-instruction or by the value contained in CPL in order to facilitate iteration through a memory fietd. It can be incremented or decremented by a value in a left scratchpad word. It also has the capability of being loadede stored. or swapped along with FS into a doubte scratchpad word.

Neither overflow nor underflon of FA is detected. the value of fa may go through its maximum value or its minimum value and wrap around.

The $F B$ Register is a 24-bit register which can be functionally divided into three portions: a 4-bit FU (Field Unit) register, a 4-bit FT (Field Iype) register. and a 16-bit FL (Field Length) register.

The fB Register, as well as each 4-bit portion of fB denoted as FU, FT, FLC, FLD. FLE, and FLF is addressable as a source and as a sink. In addition, the 16 -bit portion comprised of FLC. FLD. FLE, and FLF and denoted as FL is also addressable as source and as a sink.

The fu Register holds the length of the unit which makes up a field in memory. The fi Register holds field type information while the fl Register holds the total length of the field. FL is capable of describing fields up to 65.636 bits and $c a n$ be adjusted up or down by a iteral in a micro-instruction or by the value contained in CPL in order to facilitate iteration through a memory field.

Note: Overflow of FL is not detected. The value of FL witl go through its maximum value and wrap around. Underfiow of $f L$ is detected and will not wrap around. The value of zero is left in FL.

Since the FB Register is addressable in 4-bit grouos, its contents are available for analysis and atteration via the 4-bit function box. MANIPULATE, SKIP and BIT-TEST-BRANCH instructions can oderate on $F B$ data.

BURROUGHS CORPORATION COMPUTER SYSTEMS GROUP SANTA 8 ARBARA PLANT

COMPANY CONFIDENTIAL
M-MEMORY PROCESSOR
P.S. \#1913 1747

FB has the capability of being loaded. stored. or swapped along with FA into a double scratchpad memory word.

FU and FL along with corresponding portions of the first cell of scratchpad are used to set the various conditions of FLCN (see Section 3.1.12. FLCN) and the various conditions of the CP register (see Section 3.4.20. BIAS).

FLCN
FLCN (field length condition) is a 4 -bit pseudo register that holds the result of a static comparison of the $F L$ portion of the FB register and the corresponding portion of the first scratchpad word. It is addressable as a source only.

FLCN: $1 F L=S F L, F L>S F L \& F L<S F L, F L$ neq 0,1

A scratchpad memory of sixteen $48-b i t$ words is provided to hold field descriptors during the iteration of operands. Some cells may be used to hold s-language stack pointers and other processor registers which are under constant manipulation.

The $F U$ and $F L$ portion of the FB Register and like portions of the first cell of the scratchpad are used to set the various conditions of FLCN (see Section 3.1.12. FLCN) and the various conditions of the CP register (see Section 3.4.20. BIAS).

BR AND LR

The LR and BR Registers are both 24-bit registers and are used for memory protection and for base relative addressing. Memory protection is provided by checking the memory address in FA with the BR (Base Register) and the LR (Limit Register) for all memory cycles. Any address outside these bounds is flagged in the CD Register. A memory READ operation is always allowed whether inside or

BURROUGHS CORPORATION COMPUTER SYSTEMS GROUP
SANTA BARBARA PLANT

COMPANY CONFIDENTIAL
M-MEMORY PROCESSOR
P.S. \#1913 1747
outside the boundary, but HRITE or SWAP operations are allowed outside the boundary only if the override bit of the CD register is true. A memory address equal to the BR or LR is considered in bounds. Note: The memory protection is provided only on the initial pointer and does not provide protection on those memory bits accessed when the Field Lengthis greater than one. The COUNT operation specified by the count variants wilt take place regardiess of whether or not the memory cycle takes place.

Each register is addressable as a source and as a sink.

## 3.1 .14 C

The C control) Register is a 24-bit register which is not addressable is an entity but which is functionally divided into one 8-oit section and four 4-bit sections.

CP (CYF. CPU. CPL)
The 8-bit section, addressed as $C P$, is comprised of the arithmetic unit carry flip-floo (CYF), the 2-bit unit control for the arithmetic unit (CPU) and the 5-bit variable data length control (CPL). CPU is also addressable as a source and as a sink and when so addressed can be treated as if it were a 4-bit register whose leftmost 2 bits are always equal to zero.
$C P: \quad C Y F 1$ CPU 1 CPL
|0...1 1 0.... $310 \ldots 311$

ノ!
3.1 .14 .2

CA. CB. CC. CD
The remaining $16-b i t s$ of the $C$ Register are addressable in 4-bit groups as $C A, C B, C C$ and CD. Their contents are avaitable for analysis and alteration via the $4-b i t$ function box. MANIPULATE, SKIP and BIT-TEST-BRANCH instructions are applicable.

The 4-bit groups designated as CA and CS have no special functional assignment and are available as general purpose 4-bit storage registers.

The two 4-bit registers designated as $C C$ and $C D$ are used for the storage of various processor states and conditions as shown below:


The control panel state tamp fip-flop when true will cause the STATE lamp to light.

The timer interrupt signal is developed from the primary pouer frequency, field adjustable for either 50 Hz or 60 Hz . The interrupt signal is received and is used to set the appropriate CC bit once every 100 illiseconds.

The $1 / 0$ Bus interrupt level is derived from the various $1 / 0$ controls connected to the processor's l/O Bus. The level is the result of a sorvice request by one or more controls and is used to set the interrupt bitevery clock time.

The control panel interrupt level is derived from the on position of the control panel's INTERRUPT suitch. The level from the switch is used to set the interrupt bit every clock time.

BURROUGHS CORPORATION
COMPUTER SYSTEMS GROUP
SANTA BARBARA PLANT

COMPANY CONFIDENTIAL
M-MEMORY PROCESSOR
P.S. \#1913 1747

The memory read data parity error interrupt is set as a result of parity error detected during:
(1) console READ of S-Memory by M-Processor-1.
(2) READ/SWAP/DISPATCH overlay from S-Memory.
(3) Micro-op fetch from M-Memory if H/F fitip-flop=1 (no halt).
(4) MOVE MSM TO REGISTER if H/F fifp-flop=i(no hati).
(5) micro-op fetch from S-Memory by Processor-1 program halts)

The S-Memory (main memory) parity error signat is received from the Port Interchange via the port-processor interface, or in the case of direct connection. from main memory. The M-Memory parity error signal is developed from logic in the processor.

The memory address out-of-bounds signals are derived from logic which compares the contents of the fa Register with the contents of the Base (BR) and Limit (LR) Registers on all memory accesses. The state of the out-of-bounds override control bit does not affect the setting of out-of-bounds interrupt bits but does affect the occurrence of the subsequent write operation. (See Section 3.3.7. Base and Limit Registers.)

No reaction occurs as a result of any interrupt until the micromprogram tests the interrupt bit.

A micro-instruction or the control panel CLEAR pushbutton is capable of resetting a bit in the $C$ Register. The bit being reset will be false for at least one clock period following the reset regardiess of the continued existence of the condition to set the bit ce.ge control panel or service request interrupts). Any test micro-operator executed in this clock period will find the bit fatse. If the condition does not continue to exist beyond the reset time. a failure to set the bit alay occur (e.g.. timer interrupt).

COMPANY CONFIDENTIAL COMPUTER SYSTEMS GROUP

M-MEMORY PROCESSOR SANTA BARBARA PLANT

MAXS. MAXM
MAXS and MAXM are both 24-bit pseudo registers that can be field-adjusted to give the actual size of the memories installed in the system. Both are addressable as sources only. MAXS, for main (S) memory, has 4 -byte resolution (least significant 15 bits are always zeroes). MAXM. for control (M) memory has a $1 K$-word resolution (least significant 10 bits are always zeroes).
$u$
The $U$ Register is a $16-b i t$ register used primarity to accumulate the bit-by-bit input from the control panel's tape cassette. The $U$ Register is addressable as a source register only.

In RUN mode, if data is not yet avaitable in the register, the micro-operator will be delayed. Data not accepted in time will be lost.

In TAPE mode, the register's contents are automatically moved to the $M$ Register for execution except when executing micro-operators that reference the $U$ Register as a source. In these cases the source data is moved directly from the $U$ Register to the destination and will not be treated as an instruction to be executed. The next instruction from the tape witt follow this data. For MOVE 24-BIT LITERAL. the 8 bits of the literal in the $M$ Register are also moved to the destination. For CONDITIONAL BRANCH, the A Register may be changed but the next micro-operator read from the tape will also be executed.

Note: In RUN mode, the U Register may not be addressed after the issuance of a CASSETTE STOP micro.

DATA
DATA is a 24-bit pseudo register that can act as a source or as a destination. It is used to transfer data to and from the I/0 Bus. When it is used as a source, the processor generates the RC (RESPONSE COMPLETE) signal to

BURRDUGHS CORPORATION COMPUTER SYSTEMS GROUP SANTA BARBARA PLANT

COMPANY CONFIDENTIAL
M-MEMORY PROCESSOR
P.S. \#1913 1747
the interface and accepts the 24-bits of data from the bus. When used as a destination the processor generates the RC signal to the interface and the data from the designated source to the bus.

CMNO

CMND (Command) is a 24-bit pseudo register that can act as a destination only. It is used to transfer commands to devices on the $1 / 0$ Bus. The processor generates the $C A$ signal to the interface and moves the data cor the command) from the designated source to the bus.

NULL

NULL is a 24-bit pseudo register that can act as a source and as a destination. When addressed as a source, all zeros are supplied to the destination. When addressed as a destination. the source data is not accepted. However. NULL is useful as a destination in order to pop the TAS Register without affecting other registers.

READ

READ is a 24-bit pseudo register that can act as a source only. When addressed as a source, information on the positions of the control panel switches is supplied to the destination.

WRIT

WRIT is not permitted to be addressed as a source or as a destination, but is used in conjunction with a memory WRITE operation from the control panel.

## 24-BIT FUNCTION BOX

The $24-$-bit function box" is composed of a 24-bit arithmetic unit and a 24-bit combinatorial unit. It has as data inputs the contents of the $X$ and $Y$ Registers and the carry fiop-flop (CYF). It also uses CPU (control for the arithmetic unit) and CPL (the 5-bit variable operand (ength) from the $C P$ portion of the $\mathcal{C}$ Register.

All results from the combinatorial section are generated immediately and are continuousty avaitable to the micro-programer. A move to one of the input registers or an alteration of vatue in the $C P$ portion of the $C$ Register immediately generates a new result. The results are avaitabte to the next micro-instruction and are accessed by moving the contents of a result register to a destination register or by testing one of the 4 -bit condition registers.

The results are most of the commonly used functions between two operands. These include the And. Or. Exclusive-Or. sump carry-out, difference, and borrow functions and the set of equal-to, greater-than, and less-than relationals. The results of the unary operations of complementation and masking are atso avaitable.

The results of the arithmetic unit are under control of the CPU and the CPL Registers as follows.

| CPU | UNIT TYPE | POSSIBLE CPL VALUES | DATA TYPE |  |
| ---: | :--- | :--- | :--- | :--- |
| 00 | $1-b i t$ operands | 1 to 24 |  | Binary |
| 00 | $4-b i t$ operands | $4,8,12,16,20, o r$ | 24 | $4-b i t$ binary |
| 10 | Undefined |  |  |  |
| 11 | $8-b i t$ operands | $8,16,24$ | EBCDIC |  |

For valid arithmetic operations. the operand length (as specified by CPL) must be an exact multiple of the length of the unit specified by CPU.

The contents of each of the registers described in the following subsections are immediately avaitable to the micro-programmer.

BURROUGHS CORPORATION
COMPUTER SYSTEMS GROUP
SANTA BARBARA PLANT

COMPANY CONFIDENTIAL
M-MEMORY PROCESSOR
P.S. 19131747

SUM
SUM is a pseudo register equal to the sum of the $X$, $Y$, and CYF Registers (X $+Y+C Y F)$ Zero bits in the more significant bit positions of the $24-b i t$ result are produced when the length as determined by CPL (5-bit variable data length controll is less than 24. Results are not defined for CPL values 25 through 31. The carry-out level is generated from the bit position of the output specified by CPL. If CPL $=0$, the carry-out tevel is equal to CYF. If CPL $=1$, the carry-out level is generated from the rightmost bit of $X, Y$ and CYF. See Section 3.1.14.1. CP (CYF, CPU, CPL).

If CPU (2-bit arithmetic unit control) = 00. the binary sum is produced. See Section 3.1.14.1. CP (CYF. CPU, CPL).

If CPU $=01$, the decimat sum is produced by considering the $X$ and $Y$ inputs to be comprised of six $4-b i t$ units. Results are not defined for non-Binary Coded Decimal (BCD) units. CPL wust be a multipte of four.

If $C P U=10$ or 11 . the sum is undefined.

## DIFF

DIFF is a pseudo register equal to the difference of the $X$. $Y$. and CYF Registers ( $X$ - Y-CYF). Zero bits appear in the more significant bit positions of the 24-bit result when the length as determined by CPL is less than 24. Results are not defined for CPL values 25 through 31. The borrow-out level, generated from the static comparison of all 24-bits of $X \& Y$. is true $i f X<Y$ or if $X=Y$ and CYf is true.

If $C P U=00$, the binary difference is produced.
If CPU = 01, the decimal difference is produced by considering the $X$ \& inputs to be comprised of six 4-bit units. Results are not defined for non-BCD units. CPL must be a multiole of four.

If $C P U=10$ or 11 , the difference is undefined.

GURROUGHS CDRPORATION COMPUTER SYSTEMS GROUP SANTA BARBARA PLANT

COMPANY CONFIDENTIAL
M-MEMORY PROCESSOR
P.S. \#19131747

A negative result is in 2 's complement form in the binary case and in $10^{\circ} \mathrm{s}$ complement form in the decimal case.

XANY, XORY, XEOY
$X A N Y(X$ and $Y)$, $X O R Y(X$ or $Y$ ), and XEOY (X exclusive-or $Y$ ) are 24 -bit pseudo registers that hold the results of the specified logical functions. Zero bits are produced in the more significant bit positions of the 24-bit result when the length as determined by CPL is less than 24. Results for the CPL values 25 through 31 are not defined.

CMPX, CMPY

CMPX (complement of $X$ ) and CMPY (complement of $Y$ ) are 24-bit pseudo registers that hotd the 1 s complements of the specified registers. Zero bits are produced in the more significant positions of the 24 -bit result when the length as determined by CPL is less than 24. CPL values 25 through 31 have undefined results.

MSKX, MSKY

MSKX, (mask of $X$ ) and MSKY (mask of Y) are 24-bit pseudo registers that hold the mask of the appropriate register (X or Y) Beginning with LSB of $X$ or Y. the number of bit positions included in the mask is determined by the value of CPL. Zero bits are produced in the more significant bit positions of the $24-b i t$ result when the length as determined by CPL is less that 24. Results are not defined for CPL values 25 through 31 .
is a 4-bit pseudo register holds the following binary conditions. considered as a 4-bit group. and addressable as a source onty:

BURROUGHS CORPORATION COMPUTER SYSTEMS GROUP
SANTA BARBARA PLANT

COMPANY CONFIDENTIAL M-MEMORY PROCESSOR P.S. \#1913 1747


The carry-out level is a function of $X$. $Y$. CPL, and CPU. See Section 3.2.1. The borrow-out level is a function of $X$. $Y$. and CYF. See Section 3.2.2. DIFF.

LSUY is true if the least significant unit of $Y$ is equat to 1 and CPU $=00$ or 10 , or if the teast significant unit of $Y$ is equal to 1001 and $C P U=01$ or 11.

XYCN
XYCN (XY condition) is a 4-bit pseudo register that holds the following relational conditions, considered as a 4 -bit group and addressable as a source only:
-------------------------------
$X Y C N:|\operatorname{MSBX}| X=Y$ | $X<Y \mid X>Y$ I

MSBX is true if the bit in $X$ referenced by CPL is 1. CPL= 1 references the rightmost bit of $X$ while $C P L=24$ references the leftmost bit. MSBX $=0$ if $C P L=0$.

The relational results are based on the binary value of all 24-bits of $X$ and $Y$.

```
3.2.8
    XYST
XYST (XY states) is a 4-bit pseudo register that holds the
following relational conditionst considered as a 4-bit
group and addressable as a source only:
XYST: ILSUX 1 INT I Y neq 0 : X neq 0 i
LSUX is true when the least significant unit of x is equal
to 1 and CPU = 00 or 10, or when the least significant
unit of }X\mathrm{ is equal to 1001 and CPU = 01 or 11.
The retational results are based on the binary value of all
24 bits of }x\mathrm{ or r.
INT is true if any of the following conditions as reflected
in INCN. CC, and CD are true. (See Section 3.1.10, INCN
and 3.1.14.2,CA,CB,CC,CD.)
1. Missing Port Device
2. Port Interrupt
3. Timer Interrupt
4. Bus I/0 Interrupt
5. Control Panel Interrupt
6. Memory Parity Error Interrupt
7. Memory Urite/Swap Address Qut of Bounds Interrupt
```

BURROUGHS CORPORATION
COMPUTER SYSTEMS GROUP
SANTA BARBARA PLANT

COMPANY CONF IDENTIAL
M-MEMORY PROCESSOR
P.S. \#19131747

INCN

INCN (interrupt conditions) is $4-b i t$ pseudo register. source only, that reflects the state of certain interface lines between the processor and the port interchange.

| 1 PORT | PORT | PORT | PORT | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| MISSING | HI PRIORITY | INTERRUPT | LOCKOUT |  |
| DEVICE | INTERRUPT |  |  | 1 |

PERR
PERR (parity error) is a 4-bit register, source only. that reflects error conditions as follows:

| 1 NO | 1 | M-MEMORY | 1 | S-MEMORY | + | CASSETTE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 ASSIGNMENT | 1 | PARITY | 1 | PARITY | 1 | PARITY |
| 1 | 1 | ERROR | 1 | ERROR | 1 | ERROR |

The true state of any bit causes a console lamp to be illuminated and a processor hatt.

The PERR Register is cleared by:
(1) a general CLEAR
(2) control panel START pushbutton depressed.
(3) console READ of S-Memory or M-Memory i.e.. READ/WRITE or INC dushbutton depressed.

The M-Memory parity error bit is set if a parity error is detected during:
(1) console READ of the MSM Register. i.e. READ/WRITE or INC pushbutton depressed.
(2) fetch of a micro-operator from MSM if hatt/fiag (H/f f(ip f(op) $=0$ (HALT).
(3) REGISTER MOVE of MSM if halt flag $=0$.
(4) SCRATCHPAD MOVE Of MSM is hatt flag $=0$.

BURROUGHS CORPORATION COMPUTER SYSTEMS GROUP SANTA BARBARA PLANT

COMPANY CONFIDENTIAL
M-MEMORY PROCESSOR
P.S. \#19131747

The S-Memory parity error bit is set if a parity error is detected during:
(1) console READ of S-Memory, i.e.. READ pushbutton depressed.
(2) fetch of a micro-operator from S-Memory.

The cassette parity error bit is set if a parity error is detected during a CASSETTE READ.

PERR is present in M-Processor-2 only. If addressed as a source by a M-Processor-1. zero bits are returned.

4-BIT FUNCTION BOX
The 4-bit function box (4-bit arithmetic and combinatorial section of the processor) can accept, as one of its inputs, the contents of any of the following 4-bit registers and pseudo registers. The second input is obtained from the M-Instruction itself.

| TA | TB | TC | TD | TE | TF |
| :--- | :--- | :--- | :--- | :--- | :--- |
| LA | LB | LC | LD | LE | LF |
| FU | FT | FLC | FLO | FLE | FLF |
| CA | CB | CC | CD | TOPM | CPU |
| BICN | XYCN | XYST | FLCN | INCN | PERR |

Outputs include the result of most of the commonly used functions between two operands; for example: setp and. or. exclusive-or, and binary sum and difference cboth modulo 16). Dutputs are directed back to the source register.

The sum and difference output can be tested for overflow and underflow respectively and, based on the test, a skip of one instruction can be made.

The 4-bit function box also provides for the selective testing of one of the bits of a four-bit group and relative branching based on the result of the test. A skip of one instruction based on the result of testing on a combination of up to four bits in the group is atso provided.

BICN, XYCN, XYST. FLCN, and INCN are not actually registers but can be sourced as if they were. They can be changed

BURROUGHS CORPORATION
COMPUTER SYSTEMS GROUP SANTA BARBARA PLANT

COMPANY CONFIDENTIAL M－MEMORY PROCESSOR
P．S． 19131747
ondy as a result of changing the condition which they reflect．

CPU is actually a 2－bit register but can be addressed as if it were $\quad$－bit register whose leftmost 2 bits are always equal tozero．

## 3.4

3．4．1
REGISTER MOVE

## M－INSTRUCTIONS

Move the contents of the source register to the destination register．If the source register is smaller than the destination register，data are right justified with left （most significant）zero bits supplied．if the source register is larger than the destination register，data are truncated from the left．

The contents of the source register are unchanged unless it is also the destination register．

Exceptions：

```
-ーー-ーーーー-ー-
```

1．When $M$ is used as a destination register in RUN or STEP modep the operation is changed to a bit－OR which modifies the next micromoperation．It does not modify the instruction as stored in the memory．In TAPE mode．no bit－OR takes place．

2．WRIT and CMND are excluded as source registers．

3．BICN，FLCN．XYCN．XYST．INCN．READ．WRIT．SUM，CMPX， CMPY，XANY，XEOY，MSKX．MSKY，XORY，DIFF，MAXS，MAXM， and $U$ are excluded as destination registers．

4．When DATA is designated as a source．CMND and DATA are excluded as destinations．

BURROUGHS CORPORATION
COMPUTER SYSTEMS GROUP
SANTA BARBARA PLANT

COMPANY CONFIDENTIAL
M-MEMORY PROCESSOR
P.S. 19131747
5. When $U$ or DATA is designated as a source and when the next micro is to be obtained from main memory, M is exctuded as a destination.
6. U is excluded as a source in STEP mode.
3.4.2 SCRATCHPAD MOVE

|  | 1 OP | 1 | RGSTR | 1 | RGSTR | 1 |  | IRECTION | 1 | SCRTCHPD | 1 | SCRTCHPD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FDRMAT: | 1 CODE | 1 | GRP | 1 | SLCT\# | 1 | 0 | TO SCRTCHPD | 1 | HORD | 1 | WORD |  |
|  | 10010 | 1 | 0... 15 | 1 | 0.... 3 | 1 | 1 | FROM | 1 | O-LFT WRD | 1 | ADDRESS |  |
|  | 1 | 1 |  | 1 |  | 1 |  | SCRTCHPD | 1 | 1-RT HRD | 1 | $0 . .15$ |  |

Move the contents of the register (SCRATCHPAD) to SCRATCHPAD (register). If the move is between registers of unequal lengths, the data is right justified with left (most significant) zero bits supplied or with data truncated from the left, whichever is appropriate.

The contents of the source register are unchanged.
Exceptions:

1. When $M$ is used as a destination registere the operation is changed to a bitor which modifies the next micro-operation. It does not modify the instruction as stored in the memory.
2. WRIT and CMND are excluded as source registers.
3. BICN. FLCN. XYCN. XYST. INCN. READ. WRIT. SUM. CMPX. CMPY, XANY, XORY, XEOY, MSKX, MSKY, DIFF, MAXS. MAXM and $U$ are excluded as destination registers.
4. $U$ is excluded as a source in STEP mode.

BURROUGHS CORPORATION
COMPANY CONFIDENTIAL
COMPUTER SYSTEMS GROUP
M-MEMORY PROCESSOR
SANTA BARBARA PLANT
P.S. 19131747
3.4 .3
3.4 .4
3.4 .5

STORE F INTO OOUBLEPAD WORD


Move the contents of the $F A$ and $F B$ register to the left and right word respectively of the designated scratchpad word.

The contents of the source registers are unchanged.
Move the contents of the $F A$ and $F B$ registers to a holding register. Move the contents of the left and right word of the source scratchpad word to the $F A$ and $F B$ register respectively. Move the contents of the holding register to the left and right word of the destination scratchpad word.

LOAD F FROM DOUBLEPAD WORD

|  | 1 | OP |  |  | 1 | SCRA |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FORMAT: | 1 | CODE |  |  | 1 | WORD |  |  |
|  | 1 | 0000 | 0000 | 0101 | 1 | 0... |  |  |

Move the contents of the left and right word of the designated scratchpad word to the FA and FB register respectively.

BURROUGHS CORPORATION
COMPUTER SYSTEMS GROUP
SANTA BARBARA PLANT

COMPANY CONFIDENTIAL
M-MEMORY PROCESSOR
P.S. 19131747

The contents of the source registers are unchanged.
3.4 .6
3.4 .7
move b-bit literal

| FORMAT: | 1 | 0 P | 1 | DESTINATION | 1 | LITERAL |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1 | CODE | 1 | REGISTER | 1 |  |
|  | 1 | 1000 | 1 | GROUP \# | 1 | 0... 255 |
|  | 1 |  | 1 | $0 . .15$ | 1 |  |

Move the 8-bit literal given in the instruction to the destination register. If the move is between registers of unequal lengths. the data is right justified with left (most significant) zero bits supplied. The register select number is assumed to be 2 .

Exceptions:

1) READ and WRIT are excluded as destination registers.
2) When $M$ is used as a destination register the operation is changed to a bit-or which modifies the next micro instruction. It does not modify the instruction as stored in the memory.

MOVE 24-BIT LITERAL


Move the 24-bit literal given in the instruction to the destination register. If the move is between registers of unequal lengths. the literal is truncated from the left. The register select number is assumed to be 2 .

BURROUGHS CORPORATION COMPUTER SYSTEMS GROUP SANTA Bargara plant

COMPANY CONFIDENTIAL
M－MEMORY PROCESSOR
P．S．\＃1913 1747

Enceptions：
ーーーーーー

1）READ，WRIT，$M$ and MSM（exceot in TAPE mode）are excluded as destination registers．

SWAP MEMORY


Swap data from main memory with the data in the specified register．If the value of the memory field is less than 24p the data from memory is right justified with left （most significant）zero bits supplied white the data from the register is truncated from the left．

Register FA contains the bit address of the memory field white the field direction sign and field length is given in the instruction．

If the value of the memory field length as given in the instruction is zero．the value given in CPL is used．

## 3．4．9 READ／WRITE MEMORY



Move the register＇s（memory＇s）contents to the memory （register）．If the value of the memory field length is less than 24，the data from memory is right justified with left（most significant）zero bits supplied while the data

BURROUGHS CORPORATION
COMPUTER SYSTEMS GROUP
SANTA BARBARA PLANT

COMPANY CONFIDENTIAL
M-MEMORY PROCESSOR
P.S. 19131747
fron the register is truncated from the left.
The contents of the source is unchanged.
Register $F A$ contains the bit address of the memory field while the memory field direction sign and memory field length is given in the instruction.

If the value of the memory field length as given in the instruction is zero. the value in CPL is used.

Memory field length values (or CPL values if MFL $=0$ ) of 25 and 26 are truncated to the value 24 . When used on a WRITE operation the value 25 and 26 cause odd and even parity respectively to be written into memory regardiess of the parity of the read data.

For a descriotion of the count variants, see section 3.4.10, COUNT FA/FL.

COUNT FA/FL


Increment (decrement) binarily the designated register(s) by the value of the literal contained in the instruction or by the value of CPL if the value of the literal is zero.

Neither overflow nor underflow of $F A$ is detected. The value of FA may go through its maximum value or its minimum value and wrap around.

Overflow of $F L$ is not detected. The value of FL will qo through its maximum value and wrap around. Underflow of FL is detected and will not wrap around. The value of zero is left in FL.

Literal values (or CPL values if LIf $=0$ ) of 25 through 31 are truncated to the value 24 .

BURROUGHS CORPORATION

## COMPUTER SYSTEMS GROUP

SANTA BARBARA PLANT

COMPANY CONFIOENTIAL
M-MEMORY PROCESSOR
P.S. \#1913 1747

Count variants are as follows:

```
V = 000 No count
    001 Count FA Up
    010 Count FL Up
    011 Count FA Up and FL Down
    100 Count FA Down and FL Up
    101 Count FA Down
    110 Count FL Down
    111 Count FA Down and FL Down
```

SCRATCHPAD RELATE FA


Replace the contents of the FA Register by the binary sum of the fa Register and specified scratchpad register.

Neither overflow nor underflow of $F A$ is detected. The value of FA may go through its maximum vatue or its minimum value and wrap around.

EXTRACT FROM REGISTER T

| FORMAT: | 1 | QP | 1 | ROTATE | 1 | DESTINATION | 1 | EXTRACT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1 | CODE | 1 | BIT COUNT | 1 | REGISTER | 1 | BIT COUNT |
|  | 1 | 1011 | 1 | 0... 24 | 1 | 00-X | 1 | 0... 24 |
|  | 1 |  | 1 |  | 1 | $01-Y$ | 1 |  |
|  | 1 |  | 1 |  | 1 | $10-T$ | 1 |  |
|  | 1 |  | 1 |  | 1 | 11-L | 1 |  |

Rotate register $T$ left by the number of bits specified and then extract from the right the number of bits specified. Move this result to the destination register supplying left most (most significant) zero bits if the extract count is less than 24.

M-MEMORY PROCESSOR
P.S. 19131747

The contents of the source register are unchanged untess it is also the destination register.

A rotate value of 24 is equivatent to 0 .

SHIFT/ROTATE REGISTER T LEFT

|  | 1 | OP | 1 | OSTNATN | 1 | DSTNATN | 1 | S/R | VARIANT | 1 | S/R |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FORMAT: | 1 | CODE | 1 | REGISTR | 1 | REGISTR | 1 | $0-$ | SHIFT | 1 | BIT | COUNT |
|  | 1 | 1010 | 1 | GROUP | 1 | SELECT\# | 1 | 1 - | ROTATE | 1 | 0. |  |
|  |  |  | 1 | 0... 15 | 1 | 0...3 | 1 |  |  | 1 |  |  |

SHIFT (ROTATE) Register $I$ left by the number of bits specified and then move the $24-b i t$ result to the destination register. If the move is between registers of equal lengths the data is right justified with data truncated from the left.

The contents of the source register are unchanged untess the source register is also the destination register.

Zero fill on the right and truncation on the left occurs for the SHIFT operation.

If the value of the SHIFT/ROTATE count as given in the instruction is zero. the value given in CPL is used.

Exceptions:

1. When $M$ is used as a destination register. the operation is changed to a bitor which modifies the next micro-operation. It does not modify the instruction as stored in the memory.
2. BICN. FLCN. XYCN. XYST, INCN. READ. WRIT, SUM, CMPX, CMPY, XANY, XEOY, MSKX, MSKY, XORY, DIFF, MAXS, MAXM, and $U$ are excluded as destination registers.

BURROUGHS CORPORATION COMPUTER SYSTEMS GROUP SANTA 8ARBARA PLANT

COMPANY CONFIDENTIAL M-MEMORY PROCESSOR P.S. $\# 19131747$

NORMALIZE X


BURROUGHS CORPORATION
COMPUTER SYSTEMS GROUP
SANTA BARBARA PLANT

COMPANY CONFIDENTIAL
M-MEMORY PROCESSOR
P.S. 19131747

SHIFT the $x$ Register left white counting fl downe until FL=0 or until the bit in $X$ referenced by CPL $=1$. Leros are shifted into the rightmost end of $X$.
$C P L=1$ references the rightmost bit of $X$ white CPL $=24$ references the leftmost bit of $X$. $C P L$ is undefined.

FORMAT: I OP CODE
1000000000111

VARIANTS
1 R/W VARIANT 1
10 TOX
11 FROMX 1

Move the contents of the $x$ Register to the M-Memory word specified by the address contained in the L Register if the R/W variant bit $=1$. The data is truncated from the left.

Move the contents of the M-Memory word specified by the address contained in the L Register to the $x$ Register if the R/W variant bit $=0$. The data is right justified with left (most significant) zero bits supplied.

The lower 4 bits and the upper bits of the address in $L$ are ignored.

READ/WRITE MSM causes the A register to be moved to the TAS Register and the L Register to be moved to the A Register before the instruction is executed. The IAS is restored to A after the READ/WRITE MSM operation is completed.

The $S$ Variant is used to enable the set/reset of the G/B and the H/F flip flopse If $S=1$, the G/B and H/F flip flops are set/reset by the G/B and H/F variants. If $S=0$. no change is made in the G/8 and H/F fip flops.

If the G/B flip flop is true, all READ/WRITE MSM operations wilt force bad parity in the addressed word. If the G/B flip flop is false all READ/WRITE MSM operations witl force good parity in the addressed word.

BURROUGHS CORPORATION COMPUTER SYSTEMS GROUP santa barbara plant

COMPANY CONFIDENTIAL
M-MEMORY PROCESSOR
P.S. \#19131747

If the $H / F$ flip flop is truep the processor upon reading an M-Memory word containing a parity error will flag the error condition by setting a CD bit true. It witt not hatt. If the H/F fitp flop is fatse, the processor upon detection of a parity error in reading an m-Memory word will flag the error condition by seting PERR bit 1 true and then halt. Reading an M-Memory word occurs when fetching a M-oo from M-Memory or when moving an M-Memory word to any destination.

The H/F and G/B filp flops are cteared to zero (false) with the CLEAR signal. If $S=1$, the G/B and H/F filip flops are set/reset prior to the execution of the READ/WRIIE MSM portion of the operation.
3.4.18

CALL


Push the address of the next in-line micro-instruction into the $A$ Stack and then fetch the next micro-instruction from the location obtained by adding the signed displacement value given in the instruction to the address of the next in-line micro-instruction.

A displacement value indicates the number of 16 -bit words.
Note: When the A Address is stored in the A Stackp it is multiplied by 16 and stored as a bit address.

Note: Exit is accomplished by employing the REGISTER MOVE instruction with the TAS as the source register and $A$ as the destination register.

BURRQUGHS CORPORATION COMPUTER SYSTEMS GROUP santa barbara plant

COMPANY CONFIDENTIAL
M-MEMORY PROCESSOR
P.S. \#1913 1747
3.4 .19

BRANCH

FORMAT: |  | OP | DISPLACEMENT | OISPLACEMENT |
| :--- | :--- | :--- | :--- | :--- |
|  | CODE | SIGN | VALUE |
|  | 110 | $0=P O S I T I V E$ | $0 . \ldots 4095$ |

Fetch the next micro-instruction from the location obtained by adding the signed displacement value given in the instruction to the address of the micro-instruction next-in-tine.

A displacement value indicates the number of 16 -bit words.

BIAS


Set CPU to the value 1 if the value of $F U$ is 4 or 8 and to 0 otherwise, unless $V=2$. If $V=2$. the CPU value is determined by SFU in lieu of FU.

Set the value of CPL to the smallest of the values denoted on each tine in the following table.
$v$ values

- ------

0 FU
124 and FL
224 and $S F L$
$3 \quad 24$ and $F L$ and SFL
$4 \quad \mathrm{CPL}$
$5 \quad 24$ and CPL and FL
$6 \quad C P L$
7 CPL

BURROUGHS CORPORATION
COMPUTER SYSTEMS GROUP
SANTA BARBARA PLANT

COMPANY CONFIDENTIAL
M-MEMORY PROCESSOR
P.S. \#1913 1747

If test flag equals 1 and final value of CPL is not zero. the next 16-bit micro-instruction is skipped.
3.4 .21
3.4 .22

SET CYF


Set the carry fiip-flop as specified by the variants.

| $V=1$ | Set CYF to 0 |
| :--- | :--- | :--- | :--- | :--- |
| 2 | Set CYF to 1 |
| 4 | Set CYF to CYL |
| 8 | Set CYF to CYD |

Note CYD $=(X<Y)+(X=Y) C Y F$.


Perform the operation specified by the variants on the designated register.
$V=0$ Set the register to the value of the iferal.
1 Set the register to the logical And of the register and literal.
2 Set the register to the logical or of the register and literal.
3 Set the register to the logical Exctusive-or of the register and literal.
4 Set the register to the binary sum (modulo 16) of the register and literal.
5 Set the register to the binary sum (modulo 16) of the register and literal and skio the next $M$-Instruction if a carry is produced.

BURROUGHS CORPORATION COMPANY CONFIDENTIAL
COMPUTER SYSTEMS GROUP
santa barbara plant

M-MEMORY PRDCESSOR
P.S. \#1913 1747

6 Set the register to the binary difference godulo 16) of the register and literal.

7 Set the register to the binary difference cmodulo 26) of the register and literal, and skip the next M-Instruction if a borrow is produced.

Exception

BICN, FLCN, XYCN, XYST, and INCN, when specified as operand registers, are not changed as a result of this operation. However, the carry and borrow outputs are oroduced and a skip can result.

BIf TEST BRANCH FALSE

|  | 1 | OP | 1 | REG | 1 | REGISTER | 1 | REG | 1 | DSPLCMNT | 1 | DSPLCMNT | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FORMAT: | 1 | CODE | 1 | group | 1 | SELECT \# | 1 | BIT | 1 | SIGN | 1 | value |  |
|  | 1 | 0101 | 1 | 0... 15 | 1 | 0...1 | 1 | 0... 3 | 1 | 0-POS | 1 | 0... 15 | 1 |
|  | 1 |  | 1 |  | 1 |  | 1 |  | I | 1-NEG | 1 |  | 1 |

Test the designated bit within the specified register and branch relative to the next instruction by the signed displacement value if the bit is zero. If the bit is one, a displacement value of zero is assumed and control passes to the next in-iine M-instruction. A displacement value indicates the number of 16 -bit words from the next in-line instruction.

See Section 3.1 .14 for information on the reset of bits in the C Register.
3.4 .24

BIT TEST BRANCH TRUE

|  | 1 | OP | 1 | RGSIR | 1 | RGSTR |  | 1 | RGSTR | 1 | DSPLCMNT | 1 | DSPLCMNT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FORMAT: | 1 | CODE | 1 | GROUP \# | 1 | SELECT | \# | 1 | BIT | 1 | SIGN |  | VALUE |
|  |  | 0101 | 1 | 0... 15 | 1 | 0... 1 |  | 1 | 0... 3 | 1 | O-POSITIVE |  | 0...15 |
|  |  |  | 1 |  | 1 |  |  | 1 |  | 1 | 1-NEGATIVE |  |  |

Test the designated bit within the specified register and branch relative to the next instruction by the signed

BURROUGHS CORPGRATION
COMPUTER SYSTEMS GROUP
SANTA BARBARA PLANT

COMPANY CONFIDENTIAL
M-MEMORY PROCESSOR
P.S. \#1913 1747
displacement value if the bit is one. If the bit is zero, a displacement value of zero is assumed and confrol dasses to the next in-line M-instruction. A displacement value indicates the number of 16 -bit words from the next in-line instruction.

See Section 3.1.14.2. CA. CB. CC. CD, for information on the reset of bits in the $C$ Register.

SKIP WHEN

|  |  | DP | 1 | REGISTER |  | REGISTER | 1 | VARIANTS | 1 | MASK |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FORMAT: | 1 | CODE | 1 | GROUP | 1 | SELECT \# | 1 | 0... 7 | 1 | 0... 15 |
|  |  | 0110 | 1 | 0... 15 | 1 | 0... 1 |  |  |  |  |

Test only the bits in the register that are referenced by the "1" bits in the mask. ignoring all others unless $V=$ 2 or $V=6$. If so. compare all bits for an equal condition. Then perform the action as specified below.
$V=0 \quad$ If any of the referenced bits is a wn, skip the next $M-i n s t r u c t i o n$.
1 If all of the referenced bits are win, skip the next $M$-instruction.
2 If the register is equal to the mask. skip the next $M$-instruction.
3 Same as $V=1$, but also ctear the referenced bits to zero without affecting the non-referenced bits.
4 If any of the referenced bits is a "I", do not skip the next $M-i n s t r u c t i o n . ~$
5 If all of the referenced bits are "1" do not skip the next $M$-instruction.
6 If the register is equal to the mask do not skip the next instruction.
7 Same as $V=4$, but also clear the referenced bits to zero without affecting the non-referenced bits.

Note: If the mask equals 0000 , the "ANY" result is false. The skip is not made for $V=0$ and is made for $V=4.1 f$ the mask equals 0000. the "ALL" result is true. The skip is made for $V=1$ and $V$ $=3$ and is not made for $V=5$ and $V=7$.

BURROUGHS CORPORATION COMPUTER SYSTEMS GROUP santa barbara plant

COMPANY CONFIDENTIAL
M-MEMORY PROCESSDR
P.S. \#1913 1747

Exceptions:


1. BICN. FLCN. XYCN. XYST, and INCN cannot be cleared with $V=3$ or 7. However, they can be tested.
2. See Section 3.1.14 related to the reset of bits in the $C$ Register.

CLEAR REGISTERS


Clear the specified register(s) to zero if the respective flag bit is a one.
3.4 .27

BINO

FORMAT: $\begin{array}{lllll} & \text { OP COOE } \\ & 0000000000000100\end{array}$
Move the 24 -bit value from the $L$ Register to the MBR Register. Move the least significant 4 bits from the $T$ Register to the TOPM Register. Move the most significant 20 bits from the $T$ Register to the A Register truncating the left most 6 bits of the source.

BURROUGHS CORPORATION
COMPUTER SYSTEMS GROUP
SANTA BARBARA PLANT

COMPANY CONFIDENTIAL
M-MEMORY PROCESSOR
P.S. \#1913 1747
3.4 .29

OVERLAY M-MEMORY

FORMAT: I OP CODE 100000000000000101

Overlay M-Memory from main memory.
The starting addresses of both M-Memory and the main memory are taken from the $L$ Register and the fa Register respectively. The length of the data overlay in bits is taken from the FL Register.

The execution of the instruction proceeds as follows:

1. A is moved to TAS with a stack push.
2. Lis moved to A.
3. The first 16 bits are read from main memory and stored in the M-Memory. Register FL is decremented and FA and $A$ are incremented.
4. Step three is repeated until $F L=0$ at which point the process terminates with a move of TAS to A.

DISPATCH

|  | 1 | 0 P |  |  | 1 | VARIANTS | 1 | SKIP VAR | IAN T | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FORMAT: | 1 | CODE |  |  | 1 | 000-LOCKOUT | 1 | O-SKIP IF |  | 1 |
|  | 1 | 0000 | 0000 | 0001 | 1 | 001-WRITE LOW | 1 | ALREADY | LOCKEO | 1 |
|  | 1 |  |  |  | 1 | 010-READ | 1 | 1-SKIP IF | F NOT | 1 |
|  | 1 |  |  |  | 1 | 011-READ \& CLEAR | 1 | ALREADY | LOCKEO | 1 |
|  | 1 |  |  |  | 1 | 100-WRITE HIGH | 1 | CApplies | only | 1 |
|  | 1 |  |  |  | 1 | 101-PORT ABSENT | 1 | to loc | kout | 1 |
|  | 1 |  |  |  | 1 |  | 1 | varian | nt) | 1 |

Dispatch operations are used to sendreceive interrupt and interrupt information to/from other ports.

BURROUGHS CORPORATION
COMPUTER SYSTEMS GROUP
SANTA BARBARA PLANT

COMPANY CONFIDENTIAL M-MEMORY PROCESSOR
P.S. $\# 19131747$

Since the interrupt system is shared by all ports, ihe processor should gain control of the interrupt system by successfully completing a LOCKOUT prior to a DISPATCH WRITE.

LOCKOUT sets the lockout bit in the DISPATCH Register and allows, via the skip variant, skipoing or not skipping the next 16-bit instruction based upon success or failure (already set) of the LOCKOUT.

WRITE (High or Low) DISPATCH sets the Lockout and Interrupt fiip flops in the port interchange. It also stores the contents of the $L$ Register into memory o through 23 and the contents of the least significant 7 bits of the $T$ Register (designating the destination port \# and channel \#) into the appropriate port interchange register. In addition, it sets (4rite High) or resets (Write Low) the high Inter rupt fip fop in the port interchange.

READ DISPATCH stores the contents of memory locations 0 through 23 into the $L$ Register and the contents of the Port Channel register into the least significant 7 bits of the $T$ Register. The other 17 bits of the $T$ Register are unaffected.

READ AND CLEAR DISPATCH in addition to performing the READ OISPATCH operation clears the lockout fin flop, the two interrupt fin flops and the Port Device Absent filip flop in the port interchange. It does not clear any memory locations.

PORT ABSENT is executed by the processor when necessary to return a Port Device Absent level signal to another port indicating the absence of the designated channel.

Dispatch operations in the case of Processor-2 and Processor Adapter-1 (direct connect to memory) are inited to the following:

1. LOCKDUT + SKIP-IF-NOT-ALREADY-LOCKED: always skips.
2. WRITE LOW: Always sets Port Device Absent level true (true indicates absence).
3. READ 3 CLEAR: Always sets the Port Device Absent Level false (false indicates present).

BURROUGHS CORPORATION COMPUTER SYSTEMS GROUP
SANTA BARBARA PLANT

COMPANY CONFIDEMTIAL M-MEMORY PROCESSOR P.S. \#1913 1747

No changes occur in the $T$ and $L$ Registers. In the INCN Register only the Port Device absent bit can change. The Lockout, the Interrupt, and High Priority bits will always be false. No other dispatch operations are defined.
3.4 .30
3.4 .31

CASSETTE CONTROL


Perform the indicated operation on the tape cassette.


Note: Alt Stop rape variants cause the tape to hatt in the next available gap.

HALT

FORMAT: : JP CODE
100000000000000011

Stop execution of the micro-instructions. In RUN mode the next micro to be executed is fetched and stored in the $M$ Register and the A Register points to the next following micro. In IAPE mode the next micro is not fetched and stored in the M Register but the HALT micro is left in the M Register.

BURROUGHS CORPORATION COMPUTER SYSTEMS GROUP SANTA BARBARA PLANT

COMPANY CONFIDENTIAL
M-MEMORY PROCESSOR
P.S. \#1913 1747

NO OPERATION

```
    -m----------------------------
FORMAT: I OP CODE
    10000 0000 0000 0000 1
```

Skip to the next sequential instruction.

MONITOR


Skip to the next sequential instruction.
During the time this micro-operator is executing the operator and the last two bits (0 and 1 ) are decoded. AND-ed with the system ctock and are present in the backplane as follows:

| MONITOR | 0 | True for the OP Code |  |
| :--- | ---: | :--- | :--- | :--- | :--- | :--- |
| MONITOR | OORO | Irue if last two bits are 00 |  |
| MONITOR | $01 R O$ | True if last two bits are 01 |  |
| MONITOR | $02 R O$ | True if last two bits are 10 |  |
| MONITOR | $03 R O$ | True if last two bits are 11 |  |

At the backplane the monitors are one-half clock from leading edge to trailing edge.

CONCURRENT DPERATION (Processor-1 only)

In order to achieve maximum utilization of the processor during processor memory cycles. the micro-instructions are classified into two ciasses -- a concurrent set and a non-concurrent set. The non-concurrent set is that set which must wait until the memory cycle is completed data has been accepted or released) before proceeding with its execution. The concurrent set is trat set which can overlap its execution with memory cycle. The overlap starts with the clock period following Address Accept and

BURROUGHS CORPORATION COMPUTER SYSTEMS GROUP santa barbara plant

COMPANY CONFIDENTIAL
M-MEMORY PROCESSOR
P.S. \#19131747
can extend up to and beyond the time data is accepted.
For a WRITE operation, the processor presents data during the clock period immediately following Address Accept and is released for a non-concurrent operation during the very next clock period.

For a READ operation. the processor accepts data during the first clock period in which data is oresent and is reteased for a non-concurrent operation during the clock period immediately follouing this acceptance.

The M-instructions comprising the concurrent set are:
READ MEMDRY* COUNT FA/FL** SCRATCHPAD RELATE FA WRITE MEMORY* BIAS** SWAP F WITH DDUBLEPAD WORD** SHAP MEMORY* MONITOR** STORE F INTO DOUBLEPAD WORD** BRANCH** STORE F FROM DOUBLEPAD WORD**

* A memory cycle operation overlaps with another only during that portion of the cycle comprising the base-iimit checking. The actual memory request is made during the clock period following acceptance of data.
* A 1-ctock concurrent micro-operator and the 2-ctock branch micro-operator has a l-clock NOP (no operation) placed after it by the hardware.

Iiming diagrams showing execution times for consecutive processor M-instructions are shown below. The diagrams assume that the instructions are obtained from M-Memory and that the processor receives the memory cycle immediately after requesting it.

BURROUGHS CORPORATION COMPANY CONFIDENTIAL COMPUTER SYSTEMS GROUP SANTA BARBARA PLANT

M-MEMORY PROCESSOF
P.S. 19131747


EXAMPLE ONE
(General)

BURRDUGHS CORPORATION COMPUTER SYSTEMS GROUP SANTA BARBARA PLANT

COMPANY CONFIDENTIAL
M-MEMORY PROCESSOR
P.S. \#1913 1747


## EXAMPLE THO

(Concurrent $M$-op's overlapped with WRITE or READ Cycte)

BURROUGHS CORPORATION COMPUTER SYSTEMS GROUP SANTA barbara plant

COMPANY CONFIDENTIAL
M-MEMORY PROCESSOR
P.S. 19131747

Memory cycle M-op Execution (WRITE)


EXAMPLE THREE
(2nd Memory Cycle overlapped with WRITE Cycle)

BURROUGHS CORPORATION
COMPUTER SYSTEMS GROUP
SANTA BARBARA PLANT

COMPANY CONFIDENTIAL
M-MEMORY PROCESSOR
P.S. \$1913 1747

BURROUGHS CORPORATION COMPUTER SYSTEMS GROUP
SANTA BaRBARA PLANT

COMPANY CONFIDENTIAL
M-MEMDRY PROCESSOR
P.S. \#19131747

```
    M-INSTRUCTION (Processor-1)
```

The following instruction times cexecute plus fetch of next M-Instruction) are given for the case where the next $M$-Instruction is contained in M-Memory. In generale five clocks are added to the basic time if the M-instruction is fetched from S-Memory (main,memory).

M-Instruction clocks

(MSM, SUM, DIFF as source) 2*
(DATA as source)
(U as source)
(M as destination with A out-of-bounds
*Add one additional ctock if MSM. TOPM. A is destination of if MBR is destination with A out-of-bounds. Add two if DATA. CMND is destination.
SCRATCHPAD MOVE 1*
(MSM : SUM, DIFF as source) 2
(Data as source) 3
(U as source) u
(MSM, TOPM A as destination) 2*
(DATA, CMND as destination) 3*
(MBR as destination with A out-of-bounds) 2*
(M as destination with A out-of-bounds) 1*
*Add one additional clock if previous op was
hRITE INTO SCRATCHPAD
SWAP F WITH DOUBLEPAD WORD 1
STORE F INTO DOUBLE WORD 1
LOAD F FROM DOUBLEPAD WORD 1
MOVE 8-BIT LITERAL 1
(A, MSM as destination) 2
MOVE 24-BIT LITERAL 3
(TAS as destination with A out-of-bounds) 8
(Others as destination with A out-of-bounds) 7
(TAPE mode) u+1
SWAP MEMORY
(Followed by Non-concurrent M-op) 10
(Followed by Memory Cycte) 9
(Followed by 7 concurrent M-op's) 3

```
BURROUGHS CORPORATION
COMPANY CONFIDENTIAL
COMPUTER SYSTEMS GROUP
M-MEMORY PROCESSDR
SANTA BARBARA PLANT
P.S. #1913 1747
M-Instruction
```

Clocks
MRITE--------
WRITE MEMORY
(Followed by non-concurrent $M-O D$ ) 4
(Followed by Memory Cycle) 5
(Followed by 1 concurrent $M-o p$ ) 3
(If outside base-iinit \& inhibited) 1
READ MEMORY
(Followed by non-concurrent $M \rightarrow o p$ ) 6
(Fotlowed by Memory cycle) 5
(Followed by 3 concurrent $M$-op"s)
DISPATCH LOCKOUT
(Skjp taken)
DISPATCH HRITE
DISPATCH READ
DISPATCH READ AND CLEAR
DISPATCH PORT ABSENT
Same as READ MEMORY + 1
Same as READ MEMORY + 2
Same as WRITE MEMORY
Same as READ MEMORY + 1
Same as READ MEMORY + 1

```
COUNT FA/FL 1
SCRATCHPAD RELATE FA 2
EXTRACT FROM REGISTER T 1
SHIFT/ROTATE REGISTER T LEFT 1
(A. TOPM. MSM as destinations) 2
(DATA, CMND as destinations) 3
(MBR as destination with A out-of-bounds) 2
SHIFT/ROTATE REGISTER \(X / Y\) L/R 1 plus S/R count
SHIFT/ROTATE REGISTER XY L/R 1 plus \(S / R\) count
NORMALIZE 1 ptus \# of bits shifted
READ/WRITE MSM 6
CALL 2
BRANCH 2
BIAS 1
(Skip taken) ?
SET CYF 1
4-BIT MANIPULATE 1
(Skiptaken) 2
(BICN. FLCN. XYCN. XYST) 2
(BICN, FLCN. XYCN. XYST, and SKIP taken) 3
```

BURROUGHS CORPORATION COMPUTER SYSTEMS GRDUP SANTA barbara plant

COMPANY CONFIDENTIAL
M-MEMORY PROCESSOR
P.S. \#1913 1747


BURROUGHS CORPORATION
COMPUTER SYSTEMS GROUP
SANTA BARBARA PLANT

COMPANY CONFIDENTIAL
M-MEMORY PROCESSOR
P.S. 19131747
3.7 M-INSTRUCTION TIMING (Processor-2)

The following instruction times (execute plus fetch of next $M$-Instruction) are qiven for the case where the next M-Instruction is contained in M-Memory. In general, five or six clocks are added to the basic time if the next M-Instruction is fetched from S-Memory; five clocks for the direct-connect to S-Memory case and six clocks for the port-connect case. When consecutive M-Instructions are fetched from two contiguous s-Memory locations and the second location is located on an odd 16-bit boundary. one ctock is added, for the second fetch. to the five (or six) required for the first fetch.

M-Instruction Clocks
--------------
------
REGISTER MOVE
1*
(MSM. SUM. DIFF as source) 2*
(DATA as source) 3*
(U as source) U*
(M as destination with A out-of-bounds) 1
*Add one additional clock if MSM. TOPM.
A. is destination or if MBR is destination with A out-of-bounds. Add two if DATA.
CMND is destination.
SCRATCHPAD MOVE 1*
(MSM - SIM D DIFF as source) 2
(DATA as source) 3
(U as source) u u
(MSM, TOPM. A as destination) 2*
(DATA = CMND as destination) 3*
(MBR as destination and $A$ out-of-bounds) 2*
(M as destination and $A$ out-of-bounds) 1
*Add one additional clock if previous op was WRITE into SCRATCHPAD
SWAP F WITH DDUBLEPAO WORD 1
STORE F INTO DOUBLEPAD WORD 1
LOAD F FROM DOUBLEPAD WORD 1
MOVE B-BIT LITERAL 1
(A, MSM as destination) 2

```
BURROUGHS CORPORATION
COMPANY CONFIDENTIAL
COMPUTER SYSTEMS GROUP
M-MEMORY PROCESSOR
SANTA barbara plant


BURROUGHS CORPORATION COMPUTER SYSTEMS GROUP SANTA BARBARA PLANT

COMPANY CONFIDENTIAL
M-MEMDRY PROCESSOR
P.S. \(\$ 19131747\)

M-Instruction

BIT TEST BRANCH FALSE
(Branch taken)
BIT TEST BRANCH TRUE
(Branch taken)
SKIP WHEN
(Skip taken)
(BICN, FLCN, XYCN, XYST) 2
(BICN. FLCN, XYCN, XYST and SKIP taken) 3
CLEAR REGISTERS
BIND
OVERLAY M-MEMORY (OIRECT CONNECT)
OVERLAY M-MEMORY (PORT CONNECT)
(FL \(=0\) initially)
*Add 2 if \(\#\) of words is odd
**Add 2.5 if \# of words is odd
CASSETTE CONTROL
HALT
NO OPERATION
-2 1
MONITOR
SKIP WHEN
```

1
Clocks
-------
1
2
1
212213

```
\(4+4\) (\# of words
```moved)*
4+4.5 (# of words
moved)**```

