

Data Sheet

VT6308P/S PCI 1394a-2000 Integrated Host Controller

(Released under Creative Commons License)
Preliminary Revision 1.0
November 28, 2008

VIA TECHNOLOGIES, INC.

Copyright Notice:

Copyright © 2005-2008 VIA Technologies Incorporated.



Creative Commons License: Free to copy and distribute. Not allow to modify. Retain the identity of authorship.

This document is provided under the terms of the Creative Commons Public License. The work is protected by copyright and/or other applicable law. Any use of the work other than as authorized under this license or copyright law is prohibited.

Trademark Notices:

VT6308P/S may only be used to identify products of VIA Technologies, Incorporated. Windows XP™, Windows 2000™, Windows ME™ and Windows 98SE™ are registered trademarks of Microsoft Corporation. PCI™ is a registered trademark of the PCI Special Interest Group. All trademarks are the properties of their respective owners.

Disclaimer Notice:

No license is granted, implied or otherwise, under any patent or patent rights of VIA Technologies. VIA Technologies makes no warranties, implied or otherwise, in regard to this document and to the products described in this document. The information provided by this document is believed to be accurate and reliable as of the publication date of this document. However, VIA Technologies assumes no responsibility for any errors in this document. Furthermore, VIA Technologies assumes no responsibility for the use or misuse of the information in this document and for any patent infringements that may arise from the use of this document. The information and product specifications within this document are subject to change at any time, without notice and without obligation to notify any person of such change.

Offices:

VIA Technologies Incorporated Taiwan Office: 1st Floor, No. 531 Chung-Cheng Road, Hsin-Tien Taipei, Taiwan ROC Tel: (886-2) 2218-5452

Fax: (886-2) 2218-5453 Home page: http://www.via.com.tw VIA Technologies Incorporated USA Office: 940 Mission Court Fremont, CA 94539 USA

Tel: (510) 683-3300

Fax: (510) 683-3301 or (510) 687-4654 Home Page: http://www.viatech.com



TABLE OF CONTENTS

TABLE OF CONTENTS	I
LIST OF FIGURES	III
LIST OF TABLES	IV
PRODUCT FEATURES	1
OVERVIEW	3
PINOUTS	5
PIN DIAGRAMS	5
PIN LISTS	7
PIN DESCRIPTIONS	9
REGISTERS	12
REGISTER OVERVIEW	12
PCI Function 0 Registers – Link Controller	
Memory-Space Registers – Link Controller	
PHY Registers	14
REGISTER DESCRIPTIONS	
Link Controller Configuration Registers (PCI Function 0)	
Link Controller Memory-Space Registers	
PHY Registers	30
FUNCTIONAL DESCRIPTIONS	34
PHY GENERAL DESCRIPTION	34
Cable Interface	
PHY CIRCUIT DESCRIPTION	35
Pinless PLL and Clock Generation	35
Power Down and Auto Power Save	35
Data Transmission	
Data Reception	
TPBIAS	
Bias-Detector / Connect-Detector / Bias-Discharger Twisted-Pair TPA and TPB	
Bandgap Current Generation	
Power Off	
Unimplemented Ports	
CMC, PC0, PC1, PC2 Strapping	
ELECTRICAL SPECIFICATIONS	37
ABSOLUTE MAXIMUM RATINGS	37
DC CHARACTERISTICS	37
RECOMMENDED OPERATING CONDITIONS - PHY	38
Analog Signal Characteristics	39
TPA/TPB Driver Characteristics	39
TPA/TPB Receiver Characteristics	
PHY Characteristics	39



PACKAGE MECHANICAL SPECIFICATIONS	40
I FAD-FREE PACKAGE INFRARED REELOW	42



LIST OF FIGURES

FIGURE 1. CHIP INTERNAL BLOCK DIAGRAM	3
FIGURE 2. INTERNAL PHY BLOCK DIAGRAM	
FIGURE 3. VT6308P 1394A CONTROLLER POFP - 128 PIN DIAGRAM 14X20 (TOP VIEW)	
FIGURE 4. VT6308S 1394A CONTROLLER LQFP - 128 PIN DIAGRAM 14X14 (TOP VIEW)	
FIGURE 5. CABLE INTERFACE	
FIGURE 6. POWER-UP RESET TIMING	
FIGURE 7. VT6308P PQFP-128 PACKAGE (14 × 20 MM)	
FIGURE 8. VT6308S LQFP-128 PACKAGE (14 × 14 MM)	
FIGURE 9 LEAD-FREE PACKAGE INFRARED REFLOW PROFILE	



LIST OF TABLES

TABLE 1. PIN LIST - VT6308P (ALPHABETICAL ORDER)	7
TABLE 2. PIN LIST - VT6308S (ALPHABETICAL ORDER)	8
TABLE 3. PIN DESCRIPTIONS	9
TABLE 4. REGISTERS	12
TABLE 5. PHY REGISTER MAP	
TABLE 6. PACKET EVENT CODES	
TABLE 7. PHY REGISTER PAGE 0 BIT FIELD DESCRIPTIONS	
TABLE 8. PHY REGISTER PAGE 1 BIT FIELD DESCRIPTIONS	



VT6308P/VT6308S

PCI 1394a-2000 Integrated Host Controller

OHCI Link Layer Controller with Integrated 400 Mbit 2-Port PHY for the PCI Bus

PRODUCT FEATURES

- Single Chip PCI Host Controller for IEEE 1394-1995 and IEEE 1394a-2000
- Co-layout with VT6307, 1394a PCI Host Controller
- Embedded 1394 Link Core
 - 32 bit CRC generator and checker for receive and transmit data
 - On-chip isochronous and asynchronous receive and transmit FIFOs for packets (2K for general receive plus 2K for isochronous transmit plus 2K for asynchronous transmit)
 - 8 isochronous transmit contexts
 - 4 isochronous receive contexts
 - 3-deep physical post-write queue
 - 4-deep physical response queue
 - Dual buffer mode enhancements
 - Skip Processing enhancements
 - Block Read Request handling
 - Ack tardy processing

OHCI Compliant Programming Interface

- Compliant with 1394 Open Host Controller Interface Specification 1.1
- Descriptor-based isochronous and asynchronous DMA channels for receive/transmit packets
- 32-Bit Power-Managed PCI Bus Interface
 - Compliant with PCI specification v2.3
 - High-performance bus mastering support
 - Byte alignment to run in little-endian (x86/PCI) environment
 - Compliant with PCI Bus Power Management Specification v1.1
 - Supports power states D0, D1, D2, D3hot, and D3cold
- Supports I2C EEPROM and 4-Wire Serial ROM with GUID PROM Shadow to EEPROM.
- Supports Shadow EEPROM mechanism for EEPROM-less application.
- Supports repeater mode.¹

1

¹ See application note.



• Integrated 400 Mbit 2-Port PHY

- Supports provisions of IEEE 1394-1995 Standard for High Performance Serial Bus 1.0 and 1394a-2000
- Fully interoperable with IEEE Std 1394-1995 devices
- Full 1394a-2000 Support includes:
 - Arbitrated short reset
 - Enhanced priority arbitration
 - Connection debounce
 - Multispeed packet concatenation
 - Ack accelerated arbitration
 - Fly-by concatenation
 - Per port disable, suspend, resume, through register write and remote command packet
 - Remote access packet
 - Boundary node short reset
 - No PHY ID wrap past 63
- Provides two 1394a fully compliant cable ports at 100 / 200 / 400 Mbit per second
- Host notification of PHY LinkOn events
- Logic performs bus initialization and arbitration functions
- Encode and decode functions included for data-strobe bit-level encoding
- Incoming data resynchronized to local clock.
- 24.576 MHz crystal oscillator and PLL provide TX/RX data at 100/200/400 Mbps and Link-Layer Controller clock at 49.152 MHz.
- Cable power presence monitoring.
- Programmable node power class information for system power management
- Fully Compliant 1394a-2000 PHY register map
- Separate TPBIAS for each port
- Cable ports monitor line conditions for active connection to remote node
- Automatic power down inactive circuit and logic for low power application
- Pinless PLL for reducing the number of passive componets in the system
- Automatic configuration to single-port and two-port applications; unused ports power down automatically
- Dedicated power supply pins separate from link core
- 2KV ESD protection

• 3.3V Power Supply with 5V Tolerant Inputs

• Two package types available

- VT6308P 128-Pin PQFP (14x20 mm body with 0.5 mm lead pitch)
- VT6308S 128-Pin LQFP (14x14 mm body with 0.4 mm lead pitch)

• PCB Reference Designs & Schematics Available



OVERVIEW

The VT6308 IEEE 1394 OHCI Host Controller provides high performance serial connectivity. It implements the Link and Phy layers for IEEE 1394-1995 High Performance Serial Bus specification and 1394a-2000. It is compliant with 1394 OHCI 1.1 with DMA engine support for high performance data transfer via a 32-bit bus master PCI host bus interface.

The VT6308 supports 100, 200 and 400 Mbit/sec transmission via an integrated 2-port PHY. The VT6308 services two types of data packets: asynchronous and isochronous (real time). The 1394 link core performs arbitration requesting, packet generation and checking, and bus cycle master operations. It also has root node capability and performs retry operations.

The VT6308 is ready to provide industry-standard IEEE 1394 peripheral connections for desktop and mobile PC platforms. Support for the VT6308 is built into Microsoft Windows 98 Second Edition, Windows ME, Windows 2000, and Windows XP.




Figure 1. Chip Internal Block Diagram






Figure 2. Internal PHY Block Diagram



PINOUTS

Pin Diagrams

			GNDARX0	XCPS	VDDATX0	OX	×	GNDATX0	PHYRESET_	NC	NC	NC	NC	NC	NC	NC	VSSC3	VDDC3	NC	NC	ISCEEN	NC	NC	S N	NC	VSS10	NC	VDD6				
			64	63	62	61	09	29	28	22	26	22	54	53	25	51	20	49	48	47	46	45	4	43	42	41	40	99			1	
			Ψ	Ψ	Ψ	Θ	Ψ	ш	u)	ц	u)	ц,	u)	ų,	ш	ų,	ц	4	4	4	4	4	4	4	4	4	4	(1)				
				-		0	-		-			,		,							-											
VDDARX0	65	_																											_	38	F	NC
XREST	66	_																											Ю	37	\vdash	PME#
NC	67	-																											-	36	-	VSS09
GNDARX1	68	-																											1	35	⊢	PWRDET
GNDATX1	69	_																											-	34	r	RAMVSS
XTPB0M	70	Ю																											=.	33	F	RAMVDD
XTPB0P	71	Ю															7	<u></u>											Ю	32	t	EECK/SCL
XTPA0M	72	Ю															_	므											Ю	31	ľ	EEDI/SDA
XTPA0P	73	Ю															_	=											Ю	30	r	EEDO
XTPBIAS0	74	0																ン											Ю	29	ľ	EECS
VDDARX1	75	-												,	_			_											Ю	28		AD00
VDDATX1	76	-												•	\leq	•	7	=											Ю	27		AD01
XTPB1M	77	Ю												(ユニス-カ4g-アニニン)	7	=											-	26		VSS08
XTPB1P	78	Ю						L		_				()	(ر				•	~	`					÷.	25	L	VSSC2
XTPA1M	79	Ю						7		_				Ì	$\overline{\ \ }$	ĺ)				_ `	۲						-	24		VDDC2
XTPA1P	80	Ю						(人	J				•	٠,		•					(. \	1					Ю	23	L	AD02
XTPBIAS1	81	0							_						ċ	₹	+	_				-	_	-					Ю	22	L	AD03
GNDARX2	82	-						•	_)				_	ij	•	(Ŋ					1						Ю	21	_	AD04
GNDATX2	83	-							Y	•				•	J	•	()				(J. J. T. J. VX						-	20	-	VDD5
NC	84	-								:					J.)	_	=				ì	$\overline{}$	•					Ю	19	-	AD05
NC	85	-)				Ò	Ý)	\perp	ᆫ				L		-					Ю	18	⊢	AD06
NC	86	-						ıÌ						`	•	•		_				(4					Ю	17	-	AD07
REG_FB	87	I						r						7		•	(O				`	\subseteq	/					=	16	-	VSS07
NC	88	-												-				1)				_(1						Ю	15	⊢	CBE0#
VDDARX2	89	-												(•)	+	بــ											10	14	\vdash	AD08
VDDATX2	90	-						-							\sim	•	(σ											10	13	-	AD09
INTA#	91 92	0													1		7	_											10 10	12 11	-	AD10 AD11
PCIRST#	92	10															7	5)												\vdash	
PCICLK VSS01	93	-															Ĉ	1)											IO	10 9	\vdash	AD12 VSS06
GNT#	95	Ю															+												-	8	H	VDD4
REQ#	96	10															(_											IO	7	H	AD13
AD31	97	10															_	=											10	6	H	AD13
AD30	98	10																											10	5	H	AD15
AD29	99	10																											Ю	4	H	CBE1#
AD28	100	Ю																											Ю	3	F	PAR
AD27	101	Ю																											Ю	2	F	PERR#
VDD1	102	_																											-	1	F	VSS05
	1																														F	
			,	0	0	0	0	0	0	0	•	0	•	'	•	0	0	0	0	0	1	0	0	0	1	0	0	0	\cap			
			ဗ	4	2	9	7	00	6	0	-	N	8	4	2	9	7	œ	6	0	_	N	က	4	Ω.	9	7	œ	\cup	,		
			103	104	105	106	107	108	109	110	Ξ	112	113	114	115	116	117	118	119	120	121	122	123	124	125	126	127	128				
			302	56	AD25	AD24	#8∃	Ę,	23	22	VSS03	51	VDD2	5 C	30.1	AD20	AD19	AD18	17	AD16	VSS04	#7=	ME#	IRDY#	VDD3	TRDY#	SEL#	#d(
			VSS02	AD26	₽	P	CBE3#	IDSEL	AD23	AD22	VS	AD21	VD	VDDC1	VSSC1	AD	P	₽	AD17	AD	VS	CBE2#	FRAME#	띮	VD	TRI	DEVSEL#	STOP#				

Figure 3. VT6308P 1394a Controller PQFP - 128 Pin Diagram 14x20 (Top View)






Figure 4. VT6308S 1394a Controller LQFP - 128 Pin Diagram 14x14 (Top View)



Pin Lists

Table 1. Pin List - VT6308P (Alphabetical Order)

Name	No.	Туре	Name	No.	Туре	Name	No.	Туре	Name	No.	Туре
AD00	28	Ю	CBE0#	15	Ю	NC	54	-	VDDATX1	76	-
AD01	27	Ю	CBE1#	4	Ю	NC	55	-	VDDATX2	90	-
AD02	23	IO	CBE2#	122	IO	NC	56	-	VDDC1	114	-
AD03	22	IO	CBE3#	107	IO	NC	57	-	VDDC2	24	-
AD04	21	Ю	DEVSEL#	127	Ю	NC	67	-	VDDC3	49	-
AD05	19	Ю	EECK/SCL	32	Ю	NC	84	-	VSS01	94	-
AD06	18	Ю	EECS	29	Ю	NC	85	-	VSS02	103	-
AD07	17	Ю	EEDI/SDA	31	Ю	NC	86	-	VSS03	111	-
AD08	14	Ю	EEDO	30	Ю	NC	88	-	VSS04	121	-
AD09	13	Ю	FRAME#	123	Ю	PAR	3	Ю	VSS05	1	-
AD10	12	Ю	GNDARX0	64	-	PCICLK	93	10	VSS06	9	-
AD11	11	IO	GNDARX1	68	-	PCIRST#	92	Ю	VSS07	16	-
AD12	10	IO	GNDARX2	82	-	PERR#	2	IO	VSS08	26	-
AD13	7	Ю	GNDATX0	59	-	PHYRESET_	58	- 1	VSS09	36	-
AD14	6	Ю	GNDATX1	69	-	PME#	37	Ю	VSS10	41	-
AD15	5	Ю	GNDATX2	83	-	PWRDET	35		VSSC1	115	-
AD16	120	Ю	GNT#	95	Ю	RAMVDD	33	-	VSSC2	25	-
AD17	119	Ю	I2CEEN	46	I	RAMVSS	34	-	VSSC3	50	
AD18	118	Ю	IDSEL	108	Ю	REG_FB	87	I	XCPS	63	
AD19	117	Ю	INTA#	91	0	REQ#	96	10	XI	60	
AD20	116	Ю	IRDY#	124	Ю	STOP#	128	10	XO	61	0
AD21	112	Ю	NC	38	-	TRDY#	126	10	XREST	66	1
AD22	110	Ю	NC	40	-	VDD1	102	-	XTPA0M	72	10
AD23	109	Ю	NC	42	-	VDD2	113	-	XTPA0P	73	10
AD24	106	Ю	NC	43	-	VDD3	125	-	XTPA1M	79	Ю
AD25	105	Ю	NC	44	-	VDD4	8	-	XTPA1P	80	Ю
AD26	104	Ю	NC	45	-	VDD5	20	-	XTPB0M	70	Ю
AD27	101	Ю	NC	47	-	VDD6	39	-	XTPB0P	71	Ю
AD28	100	Ю	NC	48	-	VDDARX0	65	-	XTPB1M	77	Ю
AD29	99	Ю	NC	51		VDDARX1	75		XTPB1P	78	Ю
AD30	98	Ю	NC	52	-	VDDARX2	89	-	XTPBIAS0	74	0
AD31	97	Ю	NC	53	-	VDDATX0	62	-	XTPBIAS1	81	0



Table 2. Pin List – VT6308S (Alphabetical Order)

			Ī			ī					
Name	No.	Type	Name	No.	Type	Name	No.	Type	Name	No.	Type
AD00	25	Ю	CBE0#	12	Ю	NC	51	-	VDDATX1	73	-
AD01	24	Ю	CBE1#	1	Ю	NC	52	-	VDDATX2	87	-
AD02	20	Ю	CBE2#	119	Ю	NC	53	-	VDDC1	111	-
AD03	19	Ю	CEB3#	104	Ю	NC	54	-	VDDC2	21	-
AD04	18	Ю	DEVSEL#	124	10	NC	64	-	VDDC3	46	-
AD05	16	Ю	EECK/SCL	29	10	NC	81	-	VSS01	91	-
AD06	15	Ю	EECS	26	10	NC	82	-	VSS02	100	-
AD07	14	Ю	EEDI/SDA	28	10	NC	83	-	VSS03	108	-
AD08	11	Ю	EEDO	27	10	NC	85	-	VSS04	118	-
AD09	10	Ю	FRAME#	120	10	PAR	128	Ю	VSS05	126	-
AD10	9	Ю	GNDARX0	61	-	PCICLK	90	Ю	VSS06	6	-
AD11	8	Ю	GNDARX1	65	-	PCIRST#	89	Ю	VSS07	13	-
AD12	7	Ю	GNDARX2	79	-	PERR#	127	Ю	VSS08	23	-
AD13	4	Ю	GNDATX0	56	-	PHYRESET_	55	- 1	VSS09	33	-
AD14	3	Ю	GNDATX1	66	-	PME#	34	Ю	VSS10	38	-
AD15	2	Ю	GNDATX2	80	-	PWRDET	32	I	VSSC1	112	-
AD16	117	Ю	GNT#	92	10	RAMVDD	30	-	VSSC2	22	-
AD17	116	Ю	I2CEEN	43		RAMVSS	31	-	VSSC3	47	-
AD18	115	Ю	IDSEL	105	Ю	REG_FB	84	-	XCPS	60	
AD19	114	Ю	INTA#	88	0	REQ#	93	Ю	XI	57	
AD20	113	Ю	IRDY#	121	Ю	STOP#	125	Ю	XO	58	0
AD21	109	Ю	NC	35	-	TRDY#	123	Ю	XREST	63	-
AD22	107	Ю	NC	37	-	VDD1	99	-	XTPA0M	69	IO
AD23	106	Ю	NC	39	-	VDD2	110	-	XTPA0P	70	Ю
AD24	103	Ю	NC	40	-	VDD3	122	-	XTPA1M	76	Ю
AD25	102	Ю	NC	41	-	VDD4	5	-	XTPA1P	77	Ю
AD26	101	Ю	NC	42	-	VDD5	17	-	XTPB0M	67	Ю
AD27	98	Ю	NC	44	-	VDD6	36	_	XTPB0P	68	Ю
AD28	97	Ю	NC	45	-	VDDARX0	62	_	XTPB1M	74	Ю
AD29	96	IO	NC	48	-	VDDARX1	72	-	XTPB1P	75	Ю
AD30	95	IO	NC	49	-	VDDARX2	86	-	XTPBIAS0	71	0
AD31	94	Ю	NC	50	-	VDDATX0	59	-	XTPBIAS1	78	0



Pin Descriptions

Table 3. Pin Descriptions

				PCI Bus Interface
Signal Name	VT6308P Pin#	VT6308S Pin#	I/O	Signal Description
PAR	3	128	IO	PCI parity. A single parity bit is provided over AD[31:0] and C/BE[3:0]#.
AD[31:0]	See Table 1	See Table 2	Ю	PCI multiplexed address and data. The standard PCI address and data lines. The address is driven with FRAME# assertion and data is driven or received in following cycles.
CBE[3:0]#	107, 122, 4, 15	104, 119, 1, 12	Ю	Command/byte enable. The command is driven with FRAME# assertion. Byte enables corresponding to supplied or requested data are driven on following clocks.
FRAME#	123	120	Ю	Cycle frame. Assertion indicates the address phase of a PCI transfer. Negation indicates that one more data transfer is desired by the cycle initiator.
TRDY#	126	123	IO	Target ready. Asserted when the target is ready for data transfer.
IRDY#	124	121	IO	Initiator ready. Asserted when the initiator is ready for data transfer.
REQ#	96	93	Ю	Bus master request. Asserted by the bus master to indicate to the bus arbiter that it wants to use the bus.
GNT#	95	92	IO	Bus master grant. Asserted to indicate that access to the bus is granted.
IDSEL	108	105	IO	ID select. IDSEL is used as a chip select during configuration read and write cycles.
DEVSEL#	127	124	Ю	Device select. As an output, this signal is asserted to claim PCI transactions through positive or subtractive decoding. As an input, DEVSEL# indicates the response to a VT6306-initiated transaction and is also sampled when decoding whether to subtractively decode the cycle.
STOP#	128	125	IO	PCI stop. Asserted by the target to request the master to stop the current transaction.
PME#	37	34	IO	PME output.
INTA#	91	88	О	Interrupt. An asynchronous signal used to request an interrupt.
PERR#	2	127	IO	Parity error. Parity error is asserted when a data parity error is detected.
PCIRST#	92	89	Ю	PCI reset. When detected low, an internal hardware reset is performed. PCIRST# assertion or deassertion may be asynchronous to PCLK, however, it is recommended that deassertion be synchronous to guarantee a clean and bounce free edge.
PCICLK	93	90	IO	PCI clock—33 MHz. Timing reference for all transactions on the PCI Bus.

	Serial ROM Interface												
Signal Name	VT6308P Pin #	VT6308S Pin#	I/O	Signal Description									
EECS	29	26	IO	EEPROM chip select. Chip select for external serial EEPROM when used to provide configuration data. Pull high to PHY digital power EEPROM auto loading will disable.									
EEDO	30	27	IO	EEPROM data out.									
EEDI/SDA	31	28	IO	EEPROM data input/I2C EEPROM data									
EECK/SCL	32	29	IO	EEPROM clock/I2C EEPROM clock									



	Configuration Straps												
Signal Name	VT6308P Pin #	VT6308S Pin#	I/O	Defaul t	Signal Description								
I2CEN	46	43	I	Low	I2C Enable. The default setting (low) supports a 4-wire EEPROM interface. When pulled high for PHY digital power, a 2-wire I2C EEPROM interface is enabled through the SCL/SDA pins.								

			Cabl	e Interface and PHY Signals
Signal Name	VT6308P Pin #	VT6308S Pin#	I/O	Signal Description
XTPA0P	73	70	IO	Port 0 Twisted Pair A Positive Input/Output
XTPA0M	72	69	IO	Port 0 Twisted Pair A Negative Input/Output
XTPA1P	80	77	IO	Port 1 Twisted Pair A Positive Input/Output
XTPA1M	79	76	IO	Port 1 Twisted Pair A Negative Input/Output
XTPB0P	71	68	IO	Port 0 Twisted Pair B Positive Input/Output
XTPB0M	70	67	IO	Port 0 Twisted Pair B Negative Input/Output
XTPB1P	78	75	IO	Port 1 Twisted Pair B Positive Input/Output
XTPB1M	77	74	IO	Port 1 Twisted Pair B Negative Input/Output
XI	60	57	I	Crystal Input. These pins must be connected to a 24.576 MHz parallel resonant fundamental mode crystal.
XO	61	58	О	Crystal Output.
XCPS	63	60	I	Cable Power Status Input. This pin is normally connected to the cable power through an 11K Ohm / 1K Ohm voltage divider. An internal comparator is used to detect the presence of cable power.
XREST	66	63	-	External Resistor. A 6.20 k Ω ± 1% resistor to ground is required for internal current source operation.
XTPBIAS0 XTPBIAS1	74 81	71 78	O	Port 1-0 Twisted Pair Bias Voltages. Provides 1.85V (typical) nominal bias for proper operation of the twisted-pair cable drivers and receivers, and for signaling to the remote nodes that the cable connections are active. High-impedance during chip reset or power down. Can be disabled via remote packets or via software. Each of these pins must be decoupled with a 0.33-uF capacitor to ground.
PHYRESE T_	58	55	I	PHY Reset Input. Active Low. Resets the PHY logic when pulled low. Note: For proper power-up operation, an external capacitor (typically 1.0 μ F) is required to guarantee that the PHY reset will be delayed until after the supply voltage is completely stabilized. The input can also be driven by an open-drain output buffer.

	Miscellaneous												
Signal	VT6308P	VT6308S	I/O	Signal Description									
Name	Pin#	Pin#											
NC	(See pin	(See pin	-	No connection									
	list)	list)											
PWRDET	35	32	I	PCI power detector. Connect PCI power with 4.7 k Ω resistor.									



Regulator-Related Signals				
Signal Name	VT6308P Pin #	VT6308S Pin#	I/O	Signal Description
REG_FB	87	84	I	Regulator 2.5 V feedback. Must connect to VDDC[3:1] and RAMVDD

	Power and Ground					
Signal Name	VT6308P Pin#	VT6308S Pin#	I/O	Signal Description		
VDD[6:1]	102, 113, 125, 8, 20, 39	99, 110, 122, 5, 17, 36	-	I/O power (3.3V)		
VDDC[3:1]	114, 24, 49	111, 21, 46	-	Core power (2.5V). These pins must be connected to REG_FB.		
RAMVDD	33	30	-	Internal SRAM power (2.5V). This pin must be connected to REG FB		
VSS[10:1]	See Table 1	See Table 2	-	I/O ground.		
VSSC[3:1]	115, 25, 50	112, 22, 47	-	Core ground.		
RAMVSS	34	31	-	Internal SRAM ground.		
VDDATX[2:0]	62, 76, 90	59, 73, 87	-	Analog power (3.3 V)		
VDDARX[2:0]	65, 75, 89	62, 72, 86				
GNDATX[2:0]	59, 69, 83	56, 66, 80	-	Analog ground.		
GNDARX[2:0]	64, 68, 82	61, 65, 79				

Note 1: A combination of high frequency decoupling capacitors is suggested on all analog power/ground pairs.

Note 2: All grounds should be connected to the primary circuit board ground plane (i.e., to the lowest impedance point available).



REGISTERS

Register Overview

The following tables summarize the configuration and I/O registers of the VT6308. These tables also document the power-on default value ("Default") and access type ("Acc") for each register. Access type definitions used are RW (Read/Write), RO (Read/Only), "—" for reserved / used (essentially the same as RO), and RWC (or just WC) (Read / Write 1's to Clear individual bits). Registers indicated as RW may have some read/only bits that always read back a fixed value (usually 0 if unused); registers designated as RWC or WC may have some read-only or read write bits (see individual register descriptions for details).

Detailed register descriptions are provided in the following section of this document. All offset and default values are shown in hexadecimal unless otherwise indicated

Table 4. Registers

PCI Function 0 Registers - Link Controller

Configuration Space Header Registers

Offset	PCI Configuration Space Header	Default	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID	3044	RO
5-4	Command	0000	RW
7-6	Status	0280	WC
8	Revision ID	nn	RO
9	Programming Interface	10	RO
A	Sub Class Code	00	RO
В	Base Class Code	0C	RO
С	-reserved- (cache line size)	00	_
D	Latency Timer	00	RW
Е	Header Type	00	RO
F	-reserved- (Built In Self Test)	00	_
13-10	OHCI CSR MMIO Base Address	0000 0000	RW
17-14	VIO I/O Base Address	0000 0001	RW
1B-18	CIS Base Address (PCI Mode)	0000 0000	RO
	CIS Base Address (Cardbus Mode)	0000 0000	RW
1C-27	-reserved- (base address registers)	00	_
28-2B	CIS Pointer (PCI Mode)	0000 0000	RO
	CIS Pointer (Cardbus Mode)	0000 0083	RO
2F-2C	Subsystem ID Read	Nnnn nnnn	RO
30-33	-reserved- (expan. ROM base addr)	00	_
34	Capabilities Pointer	50	RO
35-3B	-reserved- (unassigned)	00	_
3C	Interrupt Line	00	RW
3D	Interrupt Pin	01	RO
3E	Minimum Grant	00	RO
3F	Maximum Latency	20	RO

Controller-Specific Configuration Registers

Offset	Configuration Registers	Default	Acc
43-40	PCI HCI Control	0000 0000	RO
44-4F	-reserved-	00	_

Power Management Registers

Offset	Power Management Register Block	Default	Acc
50	Power Management Capabilities ID	01	RO
51	Next Pointer	00	RO
53-52	Power Management Capabilities	E002	RO
55-54	Power Management CSR	0000	WC
56	Power Management CSR BSE	00	RO
57	Power Management Data	00	RO
58-FF	-reserved-	00	_



Memory-Space Registers – Link Controller

Offset	Heading	Default	Acc
0	Version (OHCI 1.0 Mode)	0001 0000	RO
	Version (OHCI 1.1 Mode)	0001 0010	RO
4	-reserved- (GUID ROM)	0000 0000	
8	Asynchronous Transmit Retries	0000 0000	RW
С	CSR Data	0000 0000	RW
10	CSR Compare Data	0000 0000	RW
14	CSR Control	8000 0000	RW
18	Configuration ROM Header	0000 0000	RW
1C	1394 Bus ID	3133 3934	RO
20	1394 Bus Options	F000 0002	RW
24	Global Unique ID High	0000 0000	RW
28	Global Unique ID Low	0000 0000	RW
2C-33	-reserved-	00	_
34	Configuration ROM Map	0000 0000	RW
38	Posted Write Address Low	0000 0000	RO
3C	Posted Write Address High	0000 0000	RO
40	Vendor ID	0000 0000	RO
44-4F	-reserved-	00	
50	HC Control Set	0000 0000	RW
54	HC Control Clear	0000 0000	RW
58-5F	-reserved-	00	_
60-63	-reserved-	00	_
64	Self-ID Buffer Pointer	0000 0000	RW
68	Self-ID Count	0000 0000	RO
6C-6F	-reserved-	00	_
70	Isoch Rcv Channel Mask High Set	0000 0000	RW
74	Isoch Rev Channel Mask High Clr	0000 0000	RW
78	Isoch Rcv Channel Mask Low Set	0000 0000	RW
7C	Isoch Rev Channel Mask Low Clr	0000 0000	RW
80	Interrupt Event Set	0000 0000	RW
84	Interrupt Event Clear	0000 0000	RW
88	Interrupt Mask Set	0000 0000	RW
8C	Interrupt Mask Clear	0000 0000	RW
90	Isoch Xmit Interrupt Event Set	0000 0000	RW
94	Isoch Xmit Interrupt Event Clear	0000 0000	RW
98	Isoch Xmit Interrupt Mask Set	0000 0000	RW
9C	Isoch Xmit Interrupt Mask Clear	0000 0000	RW
A0	Isoch Rcv Interrupt Event Set	0000 0000	RW
A4	Isoch Rcv Interrupt Event Clear	0000 0000	RW
A8	Isoch Rcv Interrupt Mask Set	0000 0000	RW
AC	Isoch Rev Interrupt Mask Clear	0000 0000	RW
B3-B0	Initial Bandwidth Available	0000 1333	RW
B7-B4	Initial Channels Available Hi	FFFFFFFF	RW
BB-B8	Initial Channels Available Lo	FFFFFFF	RW
BC-DB	-reserved-	00	— DW
DC	Fairness Control	0000 0000	RW
E0	Link Control Set	0000 0000	RW
E4	Link Control Clear	0000 0000	RW
E8	Node ID	0000 0000	RW
EC F0	PHY Control Isochronous Cycle Timer	0000 0000	RW
F4-FF	-reserved-	0000 0000	RW
-		0000 0000	D 111
100	Async Request Filter High Set	0000 0000	RW
104	Async Request Filter High Clear	0000 0000	RW RW
108	Async Request Filter Low Set	0000 0000	ĸW

Offset	Heading	Default	Acc
10C	Async Request Filter Low Clear	0000 0000	RW
110	Physical Request Filter High Set	0000 0000	RW
114	Physical Request Filter High Clear	0000 0000	RW
118	Physical Request Filter Low Set	0000 0000	RW
11C	Physical Request Filter Low Clear	0000 0000	RW
120-123	Physical Upper Bound	0000 0000	RW
124-17F	-reserved-	00	
180	Async Request Xmit Context Set	0000 0000	RW
184	Async Request Xmit Context Clr	0000 0000	RW
18C	Async Request Xmit Command Ptr	0000 0000	RW
1A0	Async Response Xmit Context Set	0000 0000	RW
1A4	Async Response Xmit Context Clr	0000 0000	RW
1AC	Async Response Xmit Cmd Ptr	0000 0000	RW
1C0	Async Request Rcv Context Set	0000 0000	RW
1C4	Async Request Rev Context Clr	0000 0000	RW
1CC	Async Request Rcv Command Ptr	0000 0000	RW
1E0	Async Response Rev Context Set	0000 0000	RW
1E4	Async Response Rev Context Clr	0000 0000	RW
1EC	Async Response Rev Command Ptr	0000 0000	RW
200	Isoch Xmit Context 0 Set	0000 0000	RW
204	Isoch Xmit Context 0 Clr	0000 0000	RW
20C	Isoch Xmit Context 0 Cmd Ptr	0000 0000	RW
210	Isoch Xmit Context 1 Set	0000 0000	RW
214	Isoch Xmit Context 1 Clr	0000 0000	RW
21C	Isoch Xmit Context 1 Cmd Ptr	0000 0000	RW
220	Isoch Xmit Context 2 Set	0000 0000	RW
224	Isoch Xmit Context 2 Clr	0000 0000	RW
22C	Isoch Xmit Context 2 Cmd Ptr	0000 0000	RW
230	Isoch Xmit Context 3 Set	0000 0000	RW
234	Isoch Xmit Context 3 Clr	0000 0000	RW
23C	Isoch Xmit Context 3 Cmd Ptr	0000 0000	RW
240	Isoch Xmit Context 4 Set	0000 0000	RW
244	Isoch Xmit Context 4 Clr	0000 0000	RW
24C	Isoch Xmit Context 4 Cmd Ptr	0000 0000	RW
250	Isoch Xmit Context 5 Set	0000 0000	RW
254	Isoch Xmit Context 5 Clr	0000 0000	RW
25C	Isoch Xmit Context 5 Cmd Ptr	0000 0000	RW
260	Isoch Xmit Context 6 Set	0000 0000	RW
264	Isoch Xmit Context 6 Clr	0000 0000	RW
26C	Isoch Xmit Context 6 Cmd Ptr	0000 0000	RW
270	Isoch Xmit Context 7 Set	0000 0000	RW
274	Isoch Xmit Context 7 Clr	0000 0000	RW
27C	Isoch Xmit Context 7 Cmd Ptr	0000 0000	RW
280-3FF	-reserved-	00	
400	Isoch Rcv Context 0 Set	0000 0000	RW
404	Isoch Rcv Context 0 Clr	0000 0000	RW
40C	Isoch Rcv Context 0 Command Ptr	0000 0000	RW
410	Isoch Rcv Context 0 Match	0000 0000	RW
420	Isoch Rcv Context 1 Set	0000 0000	RW
424	Isoch Rcv Context 1 Clr	0000 0000	RW
42C	Isoch Rcv Context 1 Command Ptr	0000 0000	RW
430	Isoch Rcv Context 1 Match	0000 0000	RW
440	Isoch Rcv Context 2 Set	0000 0000	RW
444	Isoch Rev Context 2 Clr	0000 0000	RW
44C	Isoch Rcv Context 2 Command Ptr	0000 0000	RW
450	Isoch Rcv Context 2 Match	0000 0000	RW
460	Isoch Rcv Context 3 Set	0000 0000	RW
	•		



Offset	Heading	Default	Acc
464	Isoch Rcv Context 3 Clr	0000 0000	RW
46C	Isoch Rcv Context 3 Command Ptr	0000 0000	RW
470	Isoch Rcv Context 3 Match	0000 0000	RW
480-7FF	-reserved-	00	_

PHY Registers

Table 5. PHY Register Map

Offset	7	6	5	4	3	2	1	0
0000b	PS	R		Physical ID				
0001b			Gap (Count			IBR	RHB
0010b		Total	Ports		1	alv	ways 11	1b
0011b		De	lay		1	M	lax Spee	ed
0100b	Po	wer Cla	ıss		Jitter		Cont	LC
0101b	Multi	Accel	PE	Tout	PF	Loop	ISBR	WT
0110b	-reserved-							
0111b		Port S	Select		-	Page Select		
1000b	Register 0 (Page Select)							
1001b		Register 1 (Page Select)						
1010b		Register 2 (Page Select)						
1011b		Register 3 (Page Select)						
1100b	Register 4 (Page Select)							
1101b		Register 5 (Page Select)						
1110b			Reg	ister 6 (1	Page Se	elect)		
1111b			Reg	ister 7 (1	Page Se	elect)		

Physical ID = Address of This Node

R = Root Node

PS = Cable Power Status

RHB = Root Hold-Off

IBR = Initiate Bus Reset

Gap Count = For Gap Time Optimization

Total Ports = 2

Max Speed = Supports 98.304, 196.608, & 393.216 Mbit/s

Delay = Worst Case Repeater Delay

LC = Link Control

Cont = Contender

Jitter = Repeater Delay Variation

WT = Watchdog Timer Enable

ISBR = Initiate Short (Arbitrated) Bus Reset

Loop = Loop Detect

PF = Cable Power Fail Detect

Tout = Arbitration State Machine Timeout

PE = Port Event Detect

Accel = Arbitration Acceleration Enable

Multi = Multispeed Packet Concatenation Enable



Register Descriptions

<u>Link Controller Configuration Registers (PCI Function 0)</u>

The 1394 host controller interface follows the Open HCI (OHCI) interface specification. There are two sets of software accessible registers: configuration registers and memory registers. The configuration registers are located in the function 0 PCI configuration space. The memory registers are located in system memory space at offsets from the address stored in the Base Address Register.

Configuration Space Header

Offset 1	-0 - Vendor IDRO
0-7	Vendor ID (1106h = VIA Technologies)
Offset 3	-2 - Device IDRO
0-7	Device ID (3044h = VT6308 1394a Controller)
Offset 5	-4 - CommandRW
15-10	Reserved always reads 0
9	Fast Back-to-Back Enable fixed at 0 (disabled)
8	SERR# Enable fixed at 0 (disabled)
7	Wait Cycle Control fixed at 0 (disabled)
6	Parity Error Response fixed at 0 (disabled)
5	VGA Palette Snoop fixed at 0 (disabled)
4	Postable Memory Write Enable fixed at 0 (disabled)
3	Special Cycle Enable fixed at 0 (disabled)
2	Bus Master Enable
	0 Disabledefault
	1 Enable
1	Memory Space Enable
	0 Disabledefault
	1 Enable Access to 1394 Memory Registers
0	I/O Space Enable fixed at 0 (disabled)

Offset /	<u>-6 - StatusRWC</u>
15	Detected Parity Error always reads 0
14	Signaled System Error always reads 0
13	Received Master Abort
13	0 No Master Abort Generateddefault
	1 Master Abort Generated by 1394 Controller. Set
	by the 1394 interface logic if it generates a
	master abort while acting as a master. This bit
	may be cleared by software by writing a one to
	this bit position.
12	Received Target Abort
	0 No Target Abort Receiveddefault
	1 Target Abort Received by 1394 Controller. Set
	by the 1394 interface logic if it receives a target
	abort while acting as a master. This bit may be
	cleared by software by writing a one to this bit
	position.
11	•
	Signaled Target Abort
10-9	DEVSEL# Timing
	00 Fast
	01 Medium fixed
	10 Slow
	11 Reserved
8	Data Parity Error Detected always reads 0
7	Fast Back-to-Back Capable always reads 1
6	User Definable Features always reads 0
5	66 MHz Capable always reads 0
4-0	Reserved always reads 0
Offset 8	- Revision ID (nnh)RO
7-0	Silicon Revision Code (0 indicates first silicon)
Offset 9	- Programming Interface (10h=OHCI)RO
Offset A	- Sub Class Code (00h=1394 Serial Bus)RO
	·
	A - Sub Class Code (00h=1394 Serial Bus)RO B - Base Class Code (0Ch=Serial Bus Controller)RO
Offset B	B - Base Class Code (0Ch=Serial Bus Controller)RO
Offset B	·
Offset B	B - Base Class Code (0Ch=Serial Bus Controller)RO D - Latency Timer (00h)RW
Offset E	B - Base Class Code (0Ch=Serial Bus Controller)RO D - Latency Timer (00h)RW Latency Timer Count
Offset E	B - Base Class Code (0Ch=Serial Bus Controller)RO D - Latency Timer (00h)RW
Offset E	B - Base Class Code (0Ch=Serial Bus Controller)RO D - Latency Timer (00h)RW Latency Timer Count PCI burst cycles generated by the VT6308 can last indefinitely as long as PCI GNT# remains active. If
Offset E	D - Latency Timer (00h)RW Latency Timer Count PCI burst cycles generated by the VT6308 can last indefinitely as long as PCI GNT# remains active. If GNT# is negated after the burst is initiated, the VT6308
Offset E	D - Latency Timer (00h)RW Latency Timer Count PCI burst cycles generated by the VT6308 can last indefinitely as long as PCI GNT# remains active. If GNT# is negated after the burst is initiated, the VT6308 limits the duration of the burst to the number of PCI Bus
Offset E Offset E 7-4	D - Latency Timer (00h)
Offset E	D - Latency Timer (00h)RW Latency Timer Count PCI burst cycles generated by the VT6308 can last indefinitely as long as PCI GNT# remains active. If GNT# is negated after the burst is initiated, the VT6308 limits the duration of the burst to the number of PCI Bus
Offset E Offset E 7-4	D - Latency Timer (00h)
Offset E 7-4 3-0 Offset E	D-Latency Timer (00h)RO Latency Timer Count PCI burst cycles generated by the VT6308 can last indefinitely as long as PCI GNT# remains active. If GNT# is negated after the burst is initiated, the VT6308 limits the duration of the burst to the number of PCI Bus clocks specified in this field. Reserved
Offset E 7-4 3-0 Offset E Offset E	D - Latency Timer (00h)
Offset E 7-4 3-0 Offset E Offset E	D-Latency Timer (00h)RO Latency Timer Count PCI burst cycles generated by the VT6308 can last indefinitely as long as PCI GNT# remains active. If GNT# is negated after the burst is initiated, the VT6308 limits the duration of the burst to the number of PCI Bus clocks specified in this field. Reserved
Offset E 7-4 3-0 Offset E Offset E	D - Latency Timer (00h)
Offset E 7-4 3-0 Offset E Offset 1 31-11	D - Latency Timer (00h)
Offset E 7-4 3-0 Offset E Offset I 31-11 10-4	D - Latency Timer (00h)RW Latency Timer Count PCI burst cycles generated by the VT6308 can last indefinitely as long as PCI GNT# remains active. If GNT# is negated after the burst is initiated, the VT6308 limits the duration of the burst to the number of PCI Bus clocks specified in this field. Reserved
Offset E 7-4 3-0 Offset E Offset I 31-11 10-4	D-Latency Timer (00h)RW Latency Timer Count PCI burst cycles generated by the VT6308 can last indefinitely as long as PCI GNT# remains active. If GNT# is negated after the burst is initiated, the VT6308 limits the duration of the burst to the number of PCI Bus clocks specified in this field. Reserved
Offset E 7-4 3-0 Offset E Offset I 31-11 10-4 3	D-Latency Timer (00h)RW Latency Timer Count PCI burst cycles generated by the VT6308 can last indefinitely as long as PCI GNT# remains active. If GNT# is negated after the burst is initiated, the VT6308 limits the duration of the burst to the number of PCI Bus clocks specified in this field. Reserved
Offset E 7-4 3-0 Offset E Offset I 31-11 10-4	D - Latency Timer (00h)RO D - Latency Timer (00h)RW Latency Timer Count PCI burst cycles generated by the VT6308 can last indefinitely as long as PCI GNT# remains active. If GNT# is negated after the burst is initiated, the VT6308 limits the duration of the burst to the number of PCI Bus clocks specified in this field. Reserved
Offset E 7-4 3-0 Offset E Offset I 31-11 10-4 3	D-Latency Timer (00h)RW Latency Timer Count PCI burst cycles generated by the VT6308 can last indefinitely as long as PCI GNT# remains active. If GNT# is negated after the burst is initiated, the VT6308 limits the duration of the burst to the number of PCI Bus clocks specified in this field. Reserved
Offset E 7-4 3-0 Offset E Offset I 31-11 10-4 3	D-Latency Timer (00h)
Offset E 7-4 3-0 Offset E Offset I 31-11 10-4 3	D-Latency Timer (00h)
Offset E 7-4 3-0 Offset E Offset I 31-11 10-4 3	D-Latency Timer (00h)



31-7	Base Address (128-Byte Space) default = 0
6-4	Reserved always reads 0
3	Prefetechable always reads 0
	Reads 0 to indicate that the register space is not
	prefetchable.
2-1	Typealways reads 0
	Reads 0 to indicate that the register space may be
	located anywhere in the 16-bit I/O address space.
0	Resource Type always reads 1
	Reads 1 to indicate a request for I/O space.
NOO 4 1	D 40 (CIC D (0000 00001) DO (DCLM 1)
	B-18 – CIS Base (0000 0000h) RO (PCI Mode)
	RW (Cardbus Mode)
31-8	Base Address (256-Byte Space) default = 0
7-4	Reserved always reads 0
3	Prefetechable always reads 0
	Reads 0 to indicate that the register space is not
	prefetchable.
2-1	Type always reads 0
	Reads 0 to indicate that the register space may be
	located anywhere in the 32-bit memory address space.
0	Resource Type always reads 0
	Reads 0 to indicate a request for memory space.
ffset 2	B-28 – CIS PointerRO
31-0	CIS Pointer (PCI Mode) reads 0000 0000h
31-0	CIS Pointer (Cardbus Mode) reads 0000 0083h
	CIS I differ (Carabas Mode) reads 0000 00031
ffset 3	4 – Capabilities Pointer (50h)RO
.00	G 7 (001)
iffset 3	C - Interrupt Line (00h)RO
ffcat 3	BD - Interrupt Pin (01h=Drives INTA#)RO
11500	Dives harm parameters
Offset 3	E - Minimum Grant (00h)RO
Offset 3	F - Maximum Latency (20h)RO

Controller-Specific Configuration Registers

Offset 43-40 –PCI HCI Control.....RO insert bit definitions here



0 - Capabilities ID (01h)RO Capabilities IDalways reads 01h			
Always reads 01h to indicate that this list item is the			
Power Management Register Block			
RO			
Next Item Pointer always reads 0 Always reads 0 to indicate that there are no additional			
ditional			
RO			
reads 1			
reads 1			
reads 1			
reads 0			
reads 0			
reads 0			
reads 0			
1- 0			
reads 0			
reads 0			
reads o			
reads 0			
reads 0			
reads 0			
reads 0			
reads 0 n ds 010b			

Offset 5	5-54 - Pwr Mgmt Control / Status (PMCSR) RWC				
15	PME StatusRWC				
	This bit is set when the function would normally assert				
	the PME# signal independent of the state of the				
	PME_Enable bit. Writing a "1" will clear this bit and				
	cause the function to stop asserting PME# (if enabled).				
14-13	Data Scale RO				
	Scaling factor to use when interpreting the value of the				
	Data register always reads 0				
12-9	Data Select RW				
	Used to select which data is to be reported through the				
	Data register and Data_Scale field default = 0				
8	PME Enable RW				
	0 PME# assertion disableddefault				
	1 PME# assertion enabled				
7-2	Reserved always reads 0				
1-0	Power State RW				
	These bits indicate the current power state and are used				
	to change to a new power state. If an attempt is made to				
	write a code corresponding to an unsupported state, the				
	write of these bits is ignored and no state change occurs.				
	00 D0 01 D1				
	10 D2				
	10 D2 11 D3hot				
	11 Dillot				
Offset 5	6 - Pwr Mgmt CSR Bridge Support ExtensionsRO				
7	Bus Power / Clock Control Enable always reads 0				
7 6	Bus Power / Clock Control Enable always reads 0 B2/B3 Support for D3hot always reads 0				
6 5-0	B2/B3 Support for D3hotalways reads 0Reservedalways reads 0				
6 5-0 Offset 5	B2/B3 Support for D3hot always reads 0 Reserved always reads 0 7 - Power Management Data RO				
6 5-0	B2/B3 Support for D3hot always reads 0 Reserved always reads 0 7 - Power Management Data RO Data				
6 5-0 Offset 5	B2/B3 Support for D3hot always reads 0 Reserved always reads 0 7 - Power Management Data RO Data Used to report state-dependent data requested by the				
6 5-0 Offset 5	B2/B3 Support for D3hot always reads 0 Reserved always reads 0 7 - Power Management Data RO Data Used to report state-dependent data requested by the Data Select field of the PMCSR register (scaled per the				
6 5-0 Offset 5	B2/B3 Support for D3hot always reads 0 Reserved always reads 0 7 - Power Management Data RO Data Used to report state-dependent data requested by the				
6 5-0 Offset 5	B2/B3 Support for D3hot always reads 0 Reserved always reads 0 7 - Power Management Data RO Data Used to report state-dependent data requested by the Data Select field of the PMCSR register (scaled per the				
6 5-0 Offset 5	B2/B3 Support for D3hot always reads 0 Reserved always reads 0 7 - Power Management Data RO Data Used to report state-dependent data requested by the Data Select field of the PMCSR register (scaled per the				
6 5-0 Offset 5	B2/B3 Support for D3hot always reads 0 Reserved always reads 0 7 - Power Management Data RO Data Used to report state-dependent data requested by the Data Select field of the PMCSR register (scaled per the				
6 5-0 Offset 5	B2/B3 Support for D3hot always reads 0 Reserved always reads 0 7 - Power Management Data RO Data Used to report state-dependent data requested by the Data Select field of the PMCSR register (scaled per the				
6 5-0 Offset 5	B2/B3 Support for D3hot always reads 0 Reserved always reads 0 7 - Power Management Data RO Data Used to report state-dependent data requested by the Data Select field of the PMCSR register (scaled per the				
6 5-0 Offset 5	B2/B3 Support for D3hot always reads 0 Reserved always reads 0 7 - Power Management Data RO Data Used to report state-dependent data requested by the Data Select field of the PMCSR register (scaled per the				
6 5-0 Offset 5	B2/B3 Support for D3hot always reads 0 Reserved always reads 0 7 - Power Management Data RO Data Used to report state-dependent data requested by the Data Select field of the PMCSR register (scaled per the				
6 5-0 Offset 5	B2/B3 Support for D3hot always reads 0 Reserved always reads 0 7 - Power Management Data RO Data Used to report state-dependent data requested by the Data Select field of the PMCSR register (scaled per the				
6 5-0 Offset 5	B2/B3 Support for D3hot always reads 0 Reserved always reads 0 7 - Power Management Data RO Data Used to report state-dependent data requested by the Data Select field of the PMCSR register (scaled per the				
6 5-0 Offset 5	B2/B3 Support for D3hot always reads 0 Reserved always reads 0 7 - Power Management Data RO Data Used to report state-dependent data requested by the Data Select field of the PMCSR register (scaled per the				
6 5-0 Offset 5	B2/B3 Support for D3hot always reads 0 Reserved always reads 0 7 - Power Management Data RO Data Used to report state-dependent data requested by the Data Select field of the PMCSR register (scaled per the				
6 5-0 Offset 5	B2/B3 Support for D3hot always reads 0 Reserved always reads 0 7 - Power Management Data RO Data Used to report state-dependent data requested by the Data Select field of the PMCSR register (scaled per the				
6 5-0 Offset 5	B2/B3 Support for D3hot always reads 0 Reserved always reads 0 7 - Power Management Data RO Data Used to report state-dependent data requested by the Data Select field of the PMCSR register (scaled per the				
6 5-0 Offset 5	B2/B3 Support for D3hot always reads 0 Reserved always reads 0 7 - Power Management Data RO Data Used to report state-dependent data requested by the Data Select field of the PMCSR register (scaled per the				



Link Controller Memory-Space Registers

These registers occupy a 2048-byte space in system memory (offsets 0-7FFh). This address space begins at the address contained in the 1394 Configuration Space "Base Address Register" (Function 0 Configuration Space Offset 10h).

All registers must be accessed as 32-bit words on 32-bit boundaries. Writes to reserved addresses have undefined results and reads from reserved addresses return indeterminate data. Unless specified otherwise, all register fields default to 0 and are unchanged after a 1394 bus reset.

Some registers are designated as Set and Clear registers. These registers are in pairs, where a read of either address will return the current contents of the register. Data written to the <u>Set</u> register address is assumed to be a bit mask where one bits determine which bits should be <u>set</u>. Data written to the <u>Clear</u> register address is assumed to be a bit mask where one bits determine which bits should be cleared.

000 010 RW RO ycle npts
RW RO ycle pts
RO ycle npts
ycle npts
npts e.
2 .
2 .
RO
the
etry
ol is
ds 0
=0
the
eket
is
nly
,
= 0
nse

subsystem how many times to attempt to retry the transmit operation for the response packet when a "busy" or "ack_type_error" acknowledge is received from the target node. This value is used only for responses sent by software via the Asynchronous

Autonomous CSR Resources The VT6308 implements the

The VT6308 implements the 1394 "Compare-and-Swap" bus management registers, the Configuration ROM Header, and the "Bus Info Block". It also allows access to the first 1K bytes of the configuration ROM.

Atomic compare-and-swap transactions, when accessed from the 1394 bus, are autonomous without software intervention. To access these bus management resource registers via the PCI bus, the software first loads the CSR Data register with a new data value to be loaded, then it loads the CSR Compare register with the expected value. Finally, it writes the CSR Control register with the selected value of the resource. This initiates a compare-and-swap operation. When complete, the CSR Control register "done" bit will be set and the CSR Data register will contain the value of the selected resource prior to the host-initiated compare-and-swap operation.

DMA context.

Transmit Response DMA context.



Bus Management CSR Registers

1394 requires certain 1394 bus management resource registers to be accessible only via 32-bit read and 32-bit lock (compare-and-swap) transactions. These special bus management resource registers are implemented on-chip:

	CSR Hardware or
CSR	Address Select Register Name Bus Reset
	000 021C 00 Bus Manager ID 0000 003F
	7000 0220 01 Bandwidth Available 0000 1333
	7000 0224 10 Channels Available Hi FFFF FFFF
	*** ***
FFFF F	18 Channels Available Lo FFFF FFFF
CSR Ad	ldress FFFF F000 021C – Bus Manager IDRW
31-6	Reserved always reads 0
5-0	Bus Manager ID default = 3Fh
3-0	Dus Manager ID defauit – 31 ii
CSR Ad	ldress FFFF F000 0220 – Bandwidth AvailableRW
31-13	Reserved always reads 0
12-0	Bandwidth Available default = 1333h
12 0	Danawiden rivaliable deladit 13331
CSR Ad	ldress FFFF F000 0224 - Channels Avail HiRW
7-0	Reserved always reads 0
CSR Ac	ldress FFFF F000 0228 – Channels Avail LoRW
7-0	Reserved always reads 0
3.7	Off to COD D
Memor	y Offset C – CSR DataRW
31-0	CSR Datadefault = undefined
	Data to be stored if comparison is successful.
3.6	000 440 000 0 0
Memory	y Offset 10 – CSR Compare DataRW
31-0	CSR Compare Datadefault = undefined
	Data to be compared with existing value of CSR
	resource.
Momon	
	Coffeet 14 CSD Control DW
31	y Offset 14 – CSR ControlRW
31	CSR Done default = 1
31	CSR Done default = 1 Set when a compare-swap operation is completed. Reset
	CSR Done default = 1 Set when a compare-swap operation is completed. Reset whenever this register is written.
30-2	CSR Done default = 1 Set when a compare-swap operation is completed. Reset whenever this register is written. Reserved always reads 0
	CSR Done default = 1 Set when a compare-swap operation is completed. Reset whenever this register is written. Reserved always reads 0 CSR Resource Select default = undefined
30-2	CSR Done default = 1 Set when a compare-swap operation is completed. Reset whenever this register is written. Reserved always reads 0 CSR Resource Select default = undefined 00 Bus Manager ID
30-2	CSR Done default = 1 Set when a compare-swap operation is completed. Reset whenever this register is written. Reserved always reads 0 CSR Resource Select default = undefined 00 Bus Manager ID 01 Bandwidth Available
30-2	CSR Done default = 1 Set when a compare-swap operation is completed. Reset whenever this register is written. Reserved always reads 0 CSR Resource Select default = undefined 00 Bus Manager ID
30-2	CSR Done default = 1 Set when a compare-swap operation is completed. Reset whenever this register is written. Reserved always reads 0 CSR Resource Select default = undefined 00 Bus Manager ID 01 Bandwidth Available
30-2 1-0	CSR Done default = 1 Set when a compare-swap operation is completed. Reset whenever this register is written. Reserved always reads 0 CSR Resource Select default = undefined 00 Bus Manager ID 01 Bandwidth Available 10 Channels Available Hi 11 Channels Available Lo
30-2 1-0	CSR Done default = 1 Set when a compare-swap operation is completed. Reset whenever this register is written. Reserved always reads 0 CSR Resource Select default = undefined 00 Bus Manager ID 01 Bandwidth Available 10 Channels Available Hi 11 Channels Available Lo v Offset 18 – Configuration ROM HeaderRW
30-2 1-0	CSR Done default = 1 Set when a compare-swap operation is completed. Reset whenever this register is written. Reserved always reads 0 CSR Resource Select default = undefined 00 Bus Manager ID 01 Bandwidth Available 10 Channels Available Hi 11 Channels Available Lo y Offset 18 - Configuration ROM HeaderRW Bus Info Block Length default = 0
30-2 1-0 Memory 31-24	CSR Done default = 1 Set when a compare-swap operation is completed. Reset whenever this register is written. Reserved always reads 0 CSR Resource Select default = undefined 00 Bus Manager ID 01 Bandwidth Available 10 Channels Available Hi 11 Channels Available Lo V Offset 18 – Configuration ROM Header RW Bus Info Block Length default = 0 Length of the Bus Information Block in doublewords
30-2 1-0 Memory 31-24	CSR Done default = 1 Set when a compare-swap operation is completed. Reset whenever this register is written. Reserved always reads 0 CSR Resource Select default = undefined 00 Bus Manager ID 01 Bandwidth Available 10 Channels Available Hi 11 Channels Available Lo V Offset 18 – Configuration ROM Header RW Bus Info Block Length default = 0 Length of the Bus Information Block in doublewords CRC Length default = 0
30-2 1-0 Memory 31-24	CSR Done default = 1 Set when a compare-swap operation is completed. Reset whenever this register is written. Reserved always reads 0 CSR Resource Select default = undefined 00 Bus Manager ID 01 Bandwidth Available 10 Channels Available Hi 11 Channels Available Lo VOffset 18 - Configuration ROM HeaderRW Bus Info Block Length default = 0 Length of the Bus Information Block in doublewords CRC Length default = 0 Length of the block protected by the CRC (a value of 4
30-2 1-0 Memory 31-24	CSR Done default = 1 Set when a compare-swap operation is completed. Reset whenever this register is written. Reserved always reads 0 CSR Resource Select default = undefined 00 Bus Manager ID 01 Bandwidth Available 10 Channels Available Hi 11 Channels Available Lo V Offset 18 - Configuration ROM Header RW Bus Info Block Length default = 0 Length of the Bus Information Block in doublewords CRC Length default = 0 Length of the block protected by the CRC (a value of 4 indicates that the CRC only protects the configuration
30-2 1-0 Memory 31-24	CSR Done default = 1 Set when a compare-swap operation is completed. Reset whenever this register is written. Reserved always reads 0 CSR Resource Select default = undefined 00 Bus Manager ID 01 Bandwidth Available 10 Channels Available Hi 11 Channels Available Lo VOffset 18 - Configuration ROM HeaderRW Bus Info Block Length default = 0 Length of the Bus Information Block in doublewords CRC Length default = 0 Length of the block protected by the CRC (a value of 4

Memory Offset 1C - 1394 Bus IDRO This register maps to the 1st 32-bit word of the bus info block. **31-0 Bus ID**.....always reads 31333934h (ASCII "1394") Memory Offset 20 – 1394 Bus OptionsRW This register maps to the 2nd quadword of the bus info block. **Isochronous Resource Manager Capable** 0 Not capable 1 Capabledefault Cycle Master Capable **30** 0 Not capable Capable default 29 **Isochronous Capable** 0 Not capable Capabledefault 1 **Bus Manager Capable** 28 0 Not capable Capabledefault **Power Management Capable** 27 0 Not capabledefault Capable 26-24 Reservedalways reads 0 23-16 Cycle Clock Acc 1394 Bus Management Field. This field must be written with valid data prior to setting the "HC Control" register "link enable" bit. 15-12 Received Block Write Request Packet Max Length 1394 Bus Management Field. This field must be written with valid data prior to setting the "HC Control" register

Memory Offset 24 – Global Unique ID HighRW

This register maps to the 3rd 32-bit word of the bus info block. Contents are cleared by hardware reset but are not affected by software reset. Read/Write if Rx44[0] is cleared, Read/Only if Rx44[0] is set.

7-0 Chip ID High default = 0 1394 Bus Management Field. Must be set prior to setting the "HC Control" register "link enable" bit.

Memory Offset 28 - Global Unique ID LowRW

This register maps to the 4th 32-bit word of the bus info block. Contents are cleared by hardware reset but are not affected by software reset. Read/Write if Rx44[0] is cleared, Read/Only if Rx44[0] is set.

31-0 Chip ID Low default = 0

1394 Bus Management Field. Must be set prior to setting the "HC Control" register "link enable" bit.

Default value loaded from GUID ROM if present

(default is undefined if GUID ROM is not present).

Must be set prior to setting the "HC Control" register

ROM CRC Value

"Link Enable" bit.

15-0



Memory Offset 34 - Configuration ROM MapRW

This register contains the start address within the memory space that maps to the start address of the 1394 configuration ROM. Only 32-bit word reads to the first 1K bytes of the configuration ROM will map to memory space.(all other transactions to this space will be rejected with an "ack_type_error"). The system address of the configuration ROM must start on a 1K-byte boundary. The first five 32-bit words of the configuration ROM space are mapped to the configuration ROM header and Bus Info Block, so the first five registers addressed by this register are not used. This register must be set to a valid address prior to setting the "HC Control" register "link enable" bit.

31-10	Configuration ROM Address default =	0
	Read requests to 1394 offsets FFFF F000 0400 throug	gh
	FFFF F000 03FC have the low-order 10 bits of the	ie
	offset added to this register to determine the ho	st
	memory address of the returned data value.	

9-0 Reserved always reads 0

Memory Offset 38 - Posted Write Address LowRO

Memory Offset 3C - Posted Write Address High.....RO

- If the "Posted Write Error" bit is set in the Interrupt Events register, this and the "Posted Write Address Low" register contain the 48 bits of the 1394 destination offset of the write request that resulted in the PCI error.

Memory Offset 40 – Vendor ID.....RO 31-0 Vendor IDalways reads TBD

HC Control Registers

The following two registers are a "set / clear" register pair. Writing to the "Set" register address sets selected bits in the control register where the written bit value is 1. Writing to the "Clear" register address clears selected bits in the control register where the written bit value is 1. Reading from either address returns the contents of the control register.

	Offset 50 (Set), 54 (Clear) – HC ControlRW
	Reserved always reads 0
19	Link Power Status
	0 Prohibit Link to PHY Communications def
	1 Permit Link to PHY Communications (link can
	use LREQs to perform PHY reads and writes).
	This bit has no effect on "Link On" status for the node
	(see Link Enable status below). Both software and
	hardware resets clear this bit.
18	Posted Write Enabledefault = undefined
	0 All writes return "ack_pending"
	1 Enable 2-deep posted write queue
	Software should only change this bit when "Link
	Enable" is 0.
17	Link Enable
	0 Disable packets from being transmitted, received,
	or processeddefault
	1 Enable packets to be transmitted, received, and
	processed
	Both software and hardware resets clear this bit.
	Software should not set this bit until the Configuration
	ROM mapping register is valid.
16	Soft Reset

When set, all on-chip 1394 states are reset, all FIFOs are flushed, and all registers are set to their hardware reset (default) values unless otherwise specified. PCI configuration registers are not affected. Hardware clears this bit automatically when the reset is complete (it reads 1 while the reset is in progress).

15-0 Reserved always reads 0



Self-ID Control Registers

Memory	Offset 64 – Self ID Buffer PointerRW			
31-11	Self-ID Buffer Pointer default = undefined			
	Contains the base address of a 2K-byte buffer in host			
	memory where received Self-ID packets are stored.			
10-0	Reserved always reads 0			
	•			
Memory	Offset 68 – Self ID CountRO			
31	Self-ID Error default = undefined			
	0 Self-ID packet received with no errors (this bit is			
	automatically cleared after error-free reception of			
	a Self-ID packet)			
	1 Error detected during most recent Self-ID packet			
	reception (the contents of the Self-ID Buffer are			
	undefined in this case)			
30-24	Reserved always reads 0			
23-16	Self-ID Generation default = undefined			
	The value in this field is incremented automatically each			
	time the Self-ID reception process begins. The value			
	rolls over after reaching 255.			
15-13	Reserved always reads 0			
12-2	Self-ID Size default = undefined			
	Contains the length in 32-bit words of Self-ID data that			
	has been received. This field is cleared by 1394 bus			
	reset.			
1-0	Reserved always reads 0			

Channel Mask Registers

Offset 7	0 (Set), 74 (Clear) – Iso Rcv Channel Mask HiRW					
31-0	Iso Channel Mask N+32 default = 0000					
	Bits 31-0 correspond to channel numbers 63-32.					
	Writing 1 bits to offset 70 enables corresponding					
	channels for receiving isochronous data. Writing 1 bits					
	to offset 74 disables corresponding channels from					
	receiving isochronous data.					
Offset 7	8 (Set), 7C (Clear) – Iso Rcv Channel Mask LoRW					
31-0	Iso Channel Mask N+32 default = 0000					
	Bits 31-0 correspond to channel numbers 31-0.					
	Writing 1 bits to offset 78 enables corresponding					

receiving isochronous data.

channels for receiving isochronous data. Writing 1 bits to offset 7C disables corresponding channels from



Interrupt Registers

Memory Offset 80 (Set), 84 (Clear) – Interrupt EventsRW

31-27 Reserved always reads 0

26 PHY Register Data Received

PHY register data byte received (data byte not sent when register 0 received)

25 Cycle Too Long

More than 115 usec (but not more than 120 usec) elapsed between the start of sending a cycle start packet and the end of a subaction gap.

24 Unrecoverable Error

Error encountered that has forced the chip to stop operations of any or all subunits (e.g., when a DMA context sets its "ContextControl.Dead" bit)

23 Cycle Inconsistent

Cycle start received with a cycle count different from the value in the "Cycle Timer" register

22 Cycle Lost

Expected cycle start not received (cycle start not received immediately after the first subaction gap after the "Cycle Sync" event or arbitration reset gap detected after a "Cycle Sync" event without an intervening cycle start).

21 Cycle 64 Seconds Interrupt

Bit 7 of the "Cycle Seconds Counter" has changed.

20 Cycle Synch Interrupt

New isochronous cycle started (least significant bit of the cycle count toggled).

19 PHY Requested Interrupt

The PHY has requested an interrupt using a status transfer.

- **18 Reserved** always reads 0
- 17 Bus Reset Entered

The Phy has entered bus reset mode.

16 Self-ID Complete

Self-ID packet stream received.

15-10 Reserved always reads 0

9 Lock Response Error

Lock response sent to a serial bus register in response to a lock request but no "ack complete" received.

8 Posted Write Error

A host bus error occurred while the chip was trying to write a 1394 write request (which had already been given an "ack complete") into system memory.

7 Isochronous ReceiveDMA Complete

One or more Isochronous <u>receive</u> contexts have generated an interrupt (one or more bits have been set in the "Isochronous Receive Interrupt Event" register masked by the "Isochronous Receive Interrupt Mask" register).

6 Isochronous Transmit DMA Complete

One or more Isochronous <u>transmit</u> contexts have generated an interrupt (one or more bits have been set in the "Isochronous Transmit Interrupt Event" register masked by the "Isochronous Transmit Interrupt Mask" register).

5 Response Packet Sent

A packet was sent to an asynchronous receive <u>response</u> context buffer.

4 Receive Packet Sent

A packet was sent to an asynchronous receive <u>request</u> context buffer.

3 Async Receive Response DMA Complete

Conditionally set upon completion of an <u>ARDMA</u> Response context command descriptor.

2 Async Receive Request DMA Complete

Conditionally set upon completion of an <u>ARDMA</u> Request context command descriptor.

1 Async Response Transmit DMA Complete

Conditionally set upon completion of an <u>ATDMA</u> Response command.

0 Async Request Transmit DMA Complete

Conditionally set upon completion of an <u>ATDMA</u> Request command.

Memory Offset 88 (Set), 8C (Clear) – Interrupt MaskRW

The bits in this register (except for the Master Interrupt Enable bit in bit-31) correspond to the bits in the Interrupt Event register above. Zeros in these bits prevent the corresponding interrupt condition from generating an interrupt. Bits are set in the mask register by writing one bits to the "Set" address and cleared by writing one bits to the "Clear" address. The current value of the mask bits may be read from either address.

31 Master Interrupt Enable

30-27	Reserved		always reads 0	
	1 Generate interrupts per mask bits 0-26			
	0 Disable	e All Interrupt Events	default	

26-0 Interrupt Maskdefault = undefined (see Interrupt Event register)

Offset 90 (Set), 94 (Clear) – Iso Xmit Interrupt EventsRW

31-8 Reserved always reads 0

7-0 Isochronous Transmit Contextdefault = undefined An interrupt is generated by an isochronous transmit context if an "Output Last DMA" command completes and its "i" bits are set to "interrupt always". Software clears the bits in this register by writing one bits to the "Clear" address. Bits in this register will only get set to one if the corresponding bits in the mask register are set to one.

Offset 98 (Set), 9C (Clear) - Iso Xmit Interrupt MaskRW

31-8 Reserved always reads 0

7-0 Iso Transmit Context Mask...........default = undefined Setting bits in this register enables interrupts to be generated by the corresponding isochronous transmit context

0 All PHY packets received outside of the self-ID

Receive Self-ID.....default = 0

pointer register contains a valid address.

The receiver will accept incoming PHY packets into the AR request context if the AR request context is enabled. This bit does not control

The receiver will accept incoming selfidentification packets. Before setting this bit, software must ensure that the self-ID buffer

always reads 0

phase are ignored

Reserved

receipt of self-ID packets.

0 All self-ID packets are ignored



Offset A0 (Set), A4 (Clear) – Iso Rcv Interrupt Events.....RW **Link Control Registers**always reads 0 Reserved **Isochronous Receive Context**default = undefined 3-0 Memory Offset DC - Fairness Control.....RO An interrupt is generated by an isochronous receive context if an "Input Last DMA" command completesalways reads 0 and its "i" bits are set to "interrupt always". Software **Requests Per Fairness Interval**.....default = 0 clears the bits in this register by writing one bits to the The number of request packets allowed to be transmitted "Clear" address. Bits in this register will only get set to per fairness interval one if the corresponding bits in the mask register are set Memory Offset E0 (Set), E4 (Clear) – Link ControlRW to one. This register contains the control flags that enable and configure Offset A8 (Set), AC (Clear) – Iso Rcv Interrupt Mask......RW the link core protocol portions of the chip. It contains controls for always reads 0 the receiver and cycle timer. 31-4 Reserved Iso Receive Context Mask.....default = undefined 31-22 Reserved always reads 0 Setting bits in this register enables interrupts to be Cycle Masterdefault = undefined generated by the corresponding isochronous receive 0 Received cycle start packets will be accepted to context maintain synchronization with the node that is sending them. Offset B3-B0 - Initial Bandwidth Available.....RW If the PHY has sent notification that it is root, a 31-13 Reservedalways reads 0 cycle start packet will be generated every time **12-0 Initial Bandwidth Available** default = 1333h the cycle timer rolls over, based on the setting of the "Cycle Source" bit. Offset B7-B4 - Initial Channels Available HighRW This bit is cleared automatically if the "Cycle Too 31-0 Initial Channels Availabledefault = FFFF FFFFh Long" interrupt event occurs and cannot be set until the "Cycle Too Long" interrupt event bit is cleared. Offset BB-B8 - Initial Channels Available LowRW Cycle Timer Enable.....default = undefined 31-0 Initial Channels Availabledefault = FFFF FFFFh 0 Cycle timer offset will not count Cycle Timer offset will count cycles of the 24.576 MHz clock and roll over at the appropriate time based on the settings of the above bits 19-11 Reservedalways reads 0 **Receive PHY Packet** default = 0



Memory Offset E8 - Node IDRW

This register contains the CSR address for the node on which this chip resides. The 16-bit combination of the Bus Number and Node Number fields is referred to as the "Node ID". The Node Number field is updated when register 0 is sent from the PHY. This can happen either because software requested a read from the PHY through the PHY Control register or because the PHY is sending the register (most likely due to a bus reset).

1

ID Valid

No valid node number (cleared by bus reset)

Valid node number received from PHY

30 Root

This bit is set to 0 or 1 during bus reset

- Attached PHY is not root def
- Attached PHY is root

29-28 Reservedalways reads 0

- **Cable Power Status** 27
 - 0 PHY reports cable power status is not OK...... def
 - PHY reports cable power status is OK.
- 26-16 Reservedalways reads 0 **15-6 Bus Number** default = all ones

Used to identify the specific 1394 bus to which this node belongs when multiple 1394-compatible buses are connected via a bridge (set to 3FFh by bus reset)

Node Number...... default = 0The physical node number established by the PHY during self-identification and automatically set to the value received from the PHY after the self-identification phase. If the PHY sets this field to 63 (all ones), all linklevel transmits are disabled.

PHY Control Registers

Memory Offset EC - PHY Control.....RW

This register is used to read or write a PHY register. To read or write, the address of the register is written into the Register Address field. For reads the "Read Register" bit is set (when the request has been sent to the PHY, the "Read Register" bit is cleared automatically by the chip). When transmitting the request, the first clock for LREQ for the register read/write portion will be bit-11 of this register followed by bit-10, etc, finishing with bit-8 for register reads and bit-0 for register writes. When the PHY returns the register through a status transfer, the "Read Done" bit is set. The address of the register received is placed in the "Read Address" field and the contents in the "Read Data" field. The first bits of data received on the status transfer for the register are placed in bits 27 (D[0]) and 26 (D[1]) of this register. For writes, the value to write is written to the "Write Data" field and the "Write Register" bit is set. The "Write Register" bit is cleared automatically by the chip when the write request has been sent to the PHY.

31 **Read Done**

Indicates that a read request has been completed and valid information is contained in the Read Data and Read Address fields. Cleared when the "Read Register" bit is set. It is set by the chip when a register transfer is received from the PHY.

30-28 Reserved always reads 0

27-24 Read Address

The address of the register most recently received from the PHY.

23-16 Read Data

The contents of the register most recently received from the PHY

Read Register

Used to initiate a read request from a PHY register (must not be set at the same time as the "Write Register" bit). Cleared by the chip when the request has been sent.

Write Register 14

Used to initiate a write request to a PHY register (must not be set at the same time as the "Read Register" bit). Cleared by the chip when the request has been sent.

13-12 Reserved always reads 0

11-8 Register Address

The address of the PHY register to be read or written

7-0 Write Data

The data to be written to the PHY (ignored for reads)



Cycle Timer Registers

Memory Offset F0 - Isochronous Cycle Timer.....RW

This register shows the current cycle number and offset. When the chip is cycle master, this register is transmitted with the cycle start message. When it is not cycle master, this register is loaded with the data field in an incoming cycle start. In the event that the cycle start message is not received, the fields continue incrementing on their own (when the "Cycle Timer Enable" field is set in the "Link Control" register) to maintain a local time reference.

- **24-12 Cycle Count** default = 0

 This field counts cycles ("Cycle Offset" rollovers) modulo 8000.

Filter Registers

Offset 100 (Set), 104 (Clear) - Async Req Filter HighRW

- 31 Async Request Resources All Buses
 - O Asynchronous requests received from non-local bus nodes will be accepted only if the bit which is set corresponds to the node number (see the remaining bits of this register and the "Async Request Filter Low" register).....................default
 - All asynchronous requests received from nonlocal bus nodes will be accepted.

Bus reset does not affect the value of this bit.

Offset 108 (Set), 10C (Clear) - Async Req Filter LowRW

Offset 110 (Set), 114 (Clear) - Physical Req Filter High.....RW

- 31 Physical Request Resources All Buses
 - O Asynchronous physical requests received from non-local bus nodes will be accepted only if the bit which is set corresponds to the node number (see the remaining bits of this register and the "Physical Request Filter Low" register).....default
 - 1 All asynchronous physical requests received from non-local bus nodes will be accepted.

Bus reset does not affect the value of this bit.

Offset 118 (Set), 11C (Clear) - Physical Reg Filter Low.....RW

Offset 120 - Physical Upper BoundRW

31-0 Physical Upper Bound.....default = 0



Asynchronous Transmit & Receive Context Registers

Offset 180 (Set), 184 (Clr) - Async Reg Xmit Context.....RW

Offset 1A0 (Set), 1A4 (Clr) – Async Rsp Xmit ContextRW

Offset 1C0 (Set), 1C4 (Clr) - Async Req Rcv ContextRW

Offset 1E0 (Set), 1E4 (Clr) – Async Rsp Rcv Context.....RW

These registers are the Context Control registers for Asynchronous Transmit Requests and Responses and Asynchronous Receive Requests and Responses, respectively. They contain bits for control of options, operational state, and status for a DMA context. The bit layout for both registers is given below:

31-16 Reservedalways reads 0

15 Run

This bit is set and cleared by software to enable descriptor processing for a context. The chip will clear this bit automatically on a hardware or software reset. Before software sets this bit, the active bit must be clear and the Command Pointer register for the context must contain a valid descriptor block address and a Z value that is appropriate for the descriptor block address.

Software may stop the chip from further processing of a context by clearing this bit. When cleared, the chip will stop processing of the context in a manner that will not impact the operation of any other context or DMA controller. This may require a significant amount of time. If software clears a run bit for an isochronous context while the chip is processing a packet for the context, it will continue to receive or transmit the packet and update the descriptor status. It will then stop at the conclusion of that packet. If the run bit is cleared for a non-isochronous context, the chip will stop processing at a convenient point and put the descriptors in a consistent state (e.g., status updated if a packet was sent and acknowledged).

Clearing the bit may have other side effects that are DMA controller dependent. This is described in the sections that cover each of the DMA controllers.

14-13 Reserved always reads 0

12 Wakedefault = 0

When software adds to a list of descriptors for a context, the chip may have already read the descriptor that was at the end of the list before it was updated. This bit provides a semaphore to indicate that the list may have changed.

If the chip had fetched a descriptor and the indicated branch address had a Z value of zero, it will reread the pointer value when the wake bit is set. If, on the reread, the Z value is still zero, then the end of the list has been reached and the chip will clear the active bit. If, however, the Z value is now non-zero, the chip will continue processing. If the wake bit is set while the chip is active and has a Z value of non-zero, it takes no special action.

The chip will clear this bit before it reads or rereads a descriptor. The wake bit should not be set while the run bit is zero.

Dead default = 0

This bit is set by the chip to indicate a fatal error in processing a descriptor. When set, the active bit is cleared. This bit is cleared when software clears the run bit or on a hardware or software reset.

10 Active default = 0

11

This bit is set by the chip when software sets the run bit or sets the wake bit while the run bit is set. The chip will clear this bit:

- 1) when a branch is indicated by a descriptor but the Z value of the branch address is 0
- 2) when software clears the run bit and the chip has reached a safe stopping point
- 3) while the dead bit is set
- 4) after a hardware or software reset
- 5) for asynchronous transmit contexts (request and response), when a bus reset occurs

When this bit is 0 and the run bit is 0, the chip will set the Interrupt Event bit for the context.

9-8 Reserved always reads 0

7-5 Speed (Async Receive Contexts Only)

This field indicates the speed at which the packet was received or transmitted:

000 100 Mbits/sec

001 200 Mbits/sec

010 400 Mbits/sec

011 -reserved-

1xx -reserved-

Following an "Output Last" command, the received "Ack Code" or "Event Error Code" is indicated in this field. Possible values are: "Ack Complete", "Ack Pending", Ack Busy X", "Ack Data Error", "Ack Type Error", "Event Tcode Error", "Event Missing Ack", "Event Underrun", "Event Descriptor Read", "Event Data Read", "Event Timeout", "Event Flushed", and "Event Unknown" (see "Table 6" on the following page for descriptions and values for these codes).

Offset 18C - Async Req Xmit Context Command Ptr.....RW

Offset 1AC - Async Rsp Xmit Context Command PtrRW



Offset 1CC - Async Req Rcv Context Command PtrRW

Offset 1EC - Async Rsp Rcv Context Command Ptr.....RW

Table 6. Packet Event Codes

Code	<u>Name</u>	DMA	Meaning	
00/10	Event Tcode Error	AT, AR,	A bad Tcode is associated with this packet. The packet was flushed.	
		IT, IR, IT		
01/11	Event Short Packet		The received data length was less than the packet's data length (IR packet-per-buffer mode	
			only).	
02/12	Event Long Packet	IR	The received data length was greater than the packet's data length (IR packet-per-buffer	
02/12			mode only).	
03/13	Event Missing Ack	AT	A subaction gap was detected before an ack arrived	
04/14	Event Underrun	AT, IT	An underrun occurred on the corresponding FIFO and the packet was truncated.	
05/15	Event Overrun	IR	A receive FIFO overflowed during the reception of an isochronous packet.	
06/16	Event Descriptor	AT, AR,	An unrecoverable error occurred while the Host Controller was reading a descriptor block.	
07/17	Read	IT, IR	An amon accounted while the Heat Controller was attempting to good from heat manager in	
07/17	Event Data Read	AT, IT	An error occurred while the Host Controller was attempting to read from host memory in	
08/18	Event Data Write	AR, IR, IT	the data stage of descriptor processing. An error occurred while the Host Controller was attempting to write to host memory in the	
06/16	Event Data Write	AK, IK, 11	data stage of descriptor processing.	
09/19	Event Bus Reset	AR	Identifies a PHY packet in the receive buffer as being the synthesized bus reset packet	
09/19 0A/1A	Event Timeout	AT	Indicates that the asynchronous transmit response packet expired and was not transmitted	
0B	Event Tcode Error	AT	A bad Tcode is associated with this packet. The packet was flushed.	
OC-	Reserved	711	11 out 1 code is associated with this packet. The packet was musiled.	
0D/1B-	Acsel veu			
1D				
0E/1E	Event Unknown	AT, AR,	An error condition has occurred that cannot be represented by any other defined event codes	
		IT, IR	, , , , , , , , , , , , , , , , , , ,	
0F/1F	Event Flushed	ΑT	Sent by the link side of the output FIFO when asynchronous packets are being flushed due	
			to a bus reset	
11	Ack Complete	AT, AR,	The destination node has successfully accepted the packet. If the packet was a request	
	_	IT, IR	subaction, the destination node has successfully completed the transaction and no response	
			subaction shall follow.	
			The ack / err code for transmitted PHY, isochronous and broadcast packets, none of which	
			yield an ack code, will be set by hardware to "Ack Complete" unless an "Event Underrun"	
- 10			or "Event Data Read" occurs.	
12	Ack Pending	AT, AR	The destination node has successfully accepted the packet. If the packet was a request	
			subaction, a response subaction will follow at a later time. This code is not returned for a	
13	Reserved		response subaction.	
13	Ack Busy X	AT	The packet could not be accepted after max "ATretries" attempts and the last Ack received	
14	ACK DUSY A	AI	was "Ack Busy X."	
15	Ack Busy A	AT	The packet could not be accepted after max "ATretries" attempts and the last Ack received	
1.5	non Dusy n	111	was "Ack Busy A." OHCI does not support the dual phase retry protocol for transmitted	
			packets, so this Ack should not be received.	
16	Ack Busy B	AT	The packet could not be accepted after max "ATretries" attempts and the last Ack received	
	- J —		was "Ack Busy B" (see note for "Ack Busy A").	
17-1C	Reserved			
1D	Ack Data Error	AT, IR	The destination node could not accept the block packet because the data field failed the	
			CRC check or because the length of the data block payload did not match the length	
			contained in the "Data Length" field. This code is not returned for any packet that does not	
			have a data block payload.	
1E	Ack Type Error	AT, AR	Returned when a received block write request or received block read request is greater than	
			"max_rec"	
1F	Reserved			



Isochronous Transmit Context Registers

Offset 200 (Set), 204 (Clr) – Isoch Xmit Context 0	RW
Offset 210 (Set), 214 (Clr) - Isoch Xmit Context 1	RW
Offset 220 (Set), 224 (Clr) - Isoch Xmit Context 2	RW
Offset 230 (Set), 234 (Clr) - Isoch Xmit Context 3	RW
Offset 240 (Set), 244 (Clr) - Isoch Xmit Context 4	RW
Offset 250 (Set), 254 (Clr) – Isoch Xmit Context 5	RW
Offset 260 (Set), 264 (Clr) - Isoch Xmit Context 6	RW
Offset 270 (Set), 274 (Clr) – Isoch Xmit Context 7	RW
There we is to me and the Combant Combant manifesture for in-	

These registers are the Context Control registers for isochronous Transmit Contexts 0-7. Each context consists of two registers: a Command Pointer and a Context Control register. The Command Pointer is used by software to tell the controller where the context program begins. The Context Control register controls the context's behavior and indicates current status. The bit layout for the Context Control registers is given below:

31-30 Reserved always reads 0

29 Cycle Match Enable

In general, when set to one the context will begin running only when the 13-bit "Cycle Match" field matches the 13-bit "Cycle Count" in the Cycle Start packet. The effects of this bit however are impacted by the values of other bits in this register. Once the context becomes active, this bit is cleared automatically by the chip.

28-16 Cycle Match

Contains a 13-bit value corresponding to the 13-bit "Cycle Count" field. If the "Cycle Match Enable" bit is set, this ITDMA context will become enabled for transmits when the bus cycle time "Cycle Count" value equals the value in this field.

15 Run

This bit is set and cleared by software to enable descriptor processing for a context. The chip will clear this bit automatically on a hardware or software reset. Before software sets this bit, the active bit must be clear and the Command Pointer register for the context must contain a valid descriptor block address and a Z value that is appropriate for the descriptor block address.

Software may stop the chip from further processing of a context by clearing this bit. When cleared, the chip will stop processing of the context in a manner that will not impact the operation of any other context or DMA controller. This may require a significant amount of time. If software clears a run bit while the chip is processing a packet for the context, it will continue to receive or transmit the packet and update the descriptor status. It will then stop at the conclusion of that packet.

Clearing the bit may have other side effects that are DMA controller dependent. This is described in the sections that cover each of the DMA controllers.

14-13 Reserved always reads 0

When software adds to a list of descriptors for a context, the chip may have already read the descriptor that was at the end of the list before it was updated. This bit provides a semaphore to indicate that the list may have changed.

If the chip had fetched a descriptor and the indicated branch address had a Z value of zero, it will reread the pointer value when the wake bit is set. If, on the reread, the Z value is still zero, then the end of the list has been reached and the chip will clear the active bit. If, however, the Z value is now non-zero, the chip will continue processing. If the wake bit is set while the chip is active and has a Z value of non-zero, it takes no special action.

The chip will clear this bit before it reads or rereads a descriptor. The wake bit should not be set while the run bit is zero.

Dead default = 0

This bit is set by the chip to indicate a fatal error in processing a descriptor. When set, the active bit is cleared. This bit is cleared when software clears the run bit or on a hardware or software reset.

10 Active default = 0

11

This bit is set by the chip when software sets the run bit or sets the wake bit while the run bit is set. The chip will clear this bit:

- 1) when a branch is indicated by a descriptor but the Z value of the branch address is 0
- when software clears the run bit and the chip has reached a safe stopping point
- 3) while the dead bit is set
- 4) after a hardware or software reset

When this bit is cleared and the run bit is clear, the chip will set the Interrupt Event bit for the context.

9-5 Reserved always reads 0

Offset 20C - Isoch Xmit Context 0 Command Ptr	RW
Offset 21C - Isoch Xmit Context 1 Command Ptr	RW
Offset 22C - Isoch Xmit Context 2 Command Ptr	RW
Offset 23C - Isoch Xmit Context 3 Command Ptr	RW
Offset 24C - Isoch Xmit Context 4 Command Ptr	RW
Offset 25C - Isoch Xmit Context 5 Command Ptr	RW
Offset 26C - Isoch Xmit Context 6 Command Ptr	RW
Offset 27C - Isoch Xmit Context 7 Command Ptr	RW



Isochronous Receive Context Registers

Offset 400 (Set), 404 (Clr) – Isoch Rcv Context 0	RW
Offset 420 (Set), 424 (Clr) – Isoch Rcv Context 1	RW
Offset 440 (Set), 444 (Clr) – Isoch Rcv Context 2	RW
Offset 460 (Set), 464 (Clr) – Isoch Rcv Context 3	RW

These registers are the Context Control registers for isochronous Receive Contexts 0-3. Each context consists of three registers: a Command Pointer, a Context Control register, and a Context Match register. The Command Pointer is used by software to tell the controller where the context program begins. The Context Control register controls the context's behavior and indicates current status. The Context Match Register is used to start transmitting from a context program on a specified cycle number. The bit layout for the Context Control registers is given below:

31 Buffer Fill

- 0 Each received packet is placed in a single buffer
- 1 Received packets are placed back-to-back to completely fill each receive buffer

If the "Multi-Channel Mode" bit is set, this bit must also be set. This bit must not be changed while the "Active" bit is set.

30 Isoch Header

- O The packet header is stripped from received isochronous packets
- 1 Received packets will include the isochronous packet header (the header will be stored first in memory followed by the payload). The end of the packet will be marked with a "Transfer Status" (bits 15-0 of this register) in the first word followed by a 16-bit time stamp indicating the time of the most recently received "Cycle Start" packet.

29 Cycle Match Enable

- 0 Context will begin running immediately
- Context will begin running only when the 13-bit "Cycle Match" field in the "Context Match" register matches the 13-bit "Cycle Count" in the Cycle Start packet.

The effects of this bit are impacted by the values of other bits in this register. Once the context becomes active, this bit is cleared automatically by the chip.

28 Multi-Channel Mode

- 0 The context will receive packets for a single channel.
- 1 The context will receive packets for all isochronous channels enabled in the "IR Channel Mask High" and "IR Channel Mask Low" registers (the channel number in the "Context Match" register is ignored). If more than one Context Control register has the Multi-Channel Mode bit set, unspecified behavior will result.

27-16 Reserved always reads 0

15 Run

This bit is set and cleared by software to enable descriptor processing for a context. The chip will clear this bit automatically on a hardware or software reset. Before software sets this bit, the active bit must be clear and the Command Pointer register for the context must contain a valid descriptor block address and a Z value that is appropriate for the descriptor block address.

Software may stop the chip from further processing of a context by clearing this bit. When cleared, the chip will stop processing of the context in a manner that will not impact the operation of any other context or DMA controller. This may require a significant amount of time. If software clears the run bit while the chip is processing a packet for the context, it will continue to receive or transmit the packet and update descriptor status. It will then stop at the conclusion of that packet.

Clearing the bit may have other side effects that are DMA controller dependent. This is described in the sections that cover each of the DMA controllers.

14-13 Reserved always reads 0

When software adds to a list of descriptors for a context, the chip may have already read the descriptor that was at the end of the list before it was updated. This bit provides a semaphore to indicate that the list may have changed.

If the chip had fetched a descriptor and the indicated branch address had a Z value of zero, it will reread the pointer value when the wake bit is set. If, on the reread, the Z value is still zero, then the end of the list has been reached and the chip will clear the active bit. If, however, the Z value is now non-zero, the chip will continue processing. If the wake bit is set while the chip is active and has a Z value of non-zero, it takes no special action.

The chip will clear this bit before it reads or rereads a descriptor. The wake bit should not be set while the run bit is zero.

$\mathbf{11} \quad \mathbf{Dead} \qquad \qquad \mathbf{default} = \mathbf{0}$

This bit is set by the chip to indicate a fatal error in processing a descriptor. When set, the active bit is cleared. This bit is cleared when software clears the run bit or on a hardware or software reset.

10 Active default = 0

This bit is set by the chip when software sets the run bit or sets the wake bit while the run bit is set. The chip will clear this bit:

- 1) When a branch is indicated by a descriptor but the Z value of the branch address is 0
- 2) When software clears the run bit and the chip has reached a safe stopping point
- 3) While the dead bit is set
- 4) After a hardware or software reset

When this bit is cleared and the run bit is clear, the chip will set the Interrupt Event bit for the context.

9-7 Reserved always reads 0



6-5 Speed

This field indicates the speed at which the packet was received or transmitted:

- 00 100 Mbits/sec
- 01 200 Mbits/sec
- 10 400 Mbits/sec
- 11 -reserved-

For <u>"Buffer Fill"</u> mode, possible values are: "Ack Complete", "Ack Data Error", "Event Overrun", "Event Descriptor Read", "Event Data Write", and "Event Unknown" (see "Table 6" for descriptions and values for these codes).

For <u>"Packet-Per-Buffer"</u> mode, possible values are: "Ack Complete", "Ack Data Error", "Event Short Packet", "Event Long Packet", "Event Overrun", "Event Descriptor Read", "Event Data Write", and "Event Unknown" (see "Table 6" for descriptions and values for these codes).

for these codes).	
Offset 40C - Isoch Receive Context 0 Command Ptr	RW
Offset 42C - Isoch Receive Context 1 Command Ptr	RW
Offset 44C - Isoch Receive Context 2 Command Ptr	RW
Offset 46C - Isoch Receive Context 3 Command Ptr	RW
Offset 410 – Isoch Receive Context 0 Match	RW
Offset 430 – Isoch Receive Context 1 Match	RW
Offset 450 – Isoch Receive Context 2 Match	RW
Offset 470 – Isoch Receive Context 3 Match	RW

PHY Registers

The PHY registers are accessed through the PHY Control register at Memory Offset 0ECh.

PHY Register Overview

Offset	7	<u>6</u>	<u>5</u>	4	3	2	1	0	
0000b	PS	R	Physical ID						
0001b	Gap Count				Gap Count IBR RHB				
0010b		Total	Ports		-	Extended			
0011b		De	lay -			M	Max Speed		
0100b	Po	wer Cla	ass	Jitter		Cont	LC		
0101b	Multi	Accel	PE	Tout	PF	Loop	ISBR	WT	
0110b	-reserved-								
0111b	Port Select -			-	Page Select				
1000b	Register 0 (Page Select)								
1001b	Register 1 (Page Select)								
1010b	Register 2 (Page Select)								
1011b	Register 3 (Page Select)								
1100b	Register 4 (Page Select)								
1101b	Register 5 (Page Select)								
1110b	Register 6 (Page Select)								
1111b	Register 7 (Page Select)								



PHY Register Bit Field Descriptions

Field	Bits	Type	<u>Def</u>	<u>Description</u>
Physical ID	6	R	-	The address of this node determined
-				during self-identification. A value of
				63 indicates a malconfigured bus
				where the link must not transmit any
				packets.
R	1	R	-	A setting of one indicates that this
				node is the root.
PS	1	R	-	Cable Power status.
RHB	1	RW	0	Root hold-off bit. A setting of one
				instructs the chip to attempt to become
				the root during the next tree
				identification process.
IBR	1	RW	0	Initiate bus reset. A setting of one
				instructs the chip to initiate a bus reset
				immediately (without arbitration).
				This causes assertion of the reset state
				for 166 us and is self-clearing.
Gap Count	6	RW	3Fh	Used to configure the arbitration timer
				setting in order to optimize gap times
				according to the topology of the bus.
Extended	3	R	111	Constant value of seven
Total Ports	5	R	011	Two ports
Max Speed	3	R	010	Supports 98.304, 196.608, and
				393.216 Mbit/s
Delay	4	R	0	Worse case repeater delay = 144 ns
Link Control	1	RW	1	Link Control. Cleared or set by
				software to control the value of the L
				bit transmitted in the node's Self-ID
				packet 0.
Contender	1	RW	Pin	Contender. Cleared or set by software
			CMC	
- ~				transmitted in the first self-ID packet.
Power Class	3	RW		Power class. This information will be
			PC	copied to bits 21-23 of the first self-ID
**			[0:2]	packet.
Jitter	3	R	0	Repeater delay; 20ns variation max
WT	1	RW	0	Watchdog enable. Controls whether
				loop, power fail, and timeout
				interrupts are indicated to the link
				when the link is in sleep. Also
				determines whether interrupts are
				indicated to the internal link when
ICDD	1	DIII	0	resume operations start from any port.
ISBR	1	RW	0	Initiate short (arbitrated) bus reset. A
				write of one to this bit instructs the
				chip to arbitrate and issue a short bus
Loom	1	RW	0	reset. This bit is self-clearing.
Loop	1	KW	0	Loop detect. A write of one to this bit
Power Fail	1	RW	1	clears it to zero. Cable power failure detect. Set to one
rower ran	1	ΚW	1	when the PS bit changes from one to
				zero. A write of one to this bit clears it
				to zero.
Timeout	1	RW	0	Arbitration state machine timeout. A
imcout	1	17.44	J .	write of one to this bit clears it to zero.
	<u> </u>	L	<u> </u>	write of one to this oft clears it to zero.

Field	Bits	Type	Def	Description
Port Event	1	RW	0	Port event detect. The chip sets this bit
				to one if any of connected, Bias,
				Disabled or Fault change for a port
				whose Int_enable bit is one. The chip
				also sets this bit to one if resume
				operations commence for any port and
				Resume_int is one. A write of one to
				this bit clears it to zero.
Enable	1	RW	0	Enable arbitration acceleration. When
Acceleration				set to one, the chip must use the
				enhancements specification in IEEE
				P1394a 4.0.
Enable Multi	1	RW	0	Enable multi-speed packet
				concatenation.
Page Select	3	RW	000	Selects which of eight possible PHY
				register pages are accessible through
				the window at PHY register address
				1000b through 1111b, inclusive.
Port Select	4	RW	0000	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
				presents per port information, this
				field selects which port's registers are
				accessible through the window at
				PHY register addresses 1000b through
				1111b, inclusive.



PHY Register Page 0 - Port Status

The Port Status page is used to access configuration and status information for each of the PHY's port. The port is selected by writing zero to Page_select and the desired port number to Port_select in the PHY register at address 0111.

Offset	7	<u>6</u>	<u>5</u>	4	<u>3</u>	2	1	<u>0</u>	
1000b	Disa	Bias	Conn	Child	Bs	tat	tat Astat		
1001b	-1	reserved	1-	Fault	IntEn	Nego	tiated S	Speed	
1010b				-rese	rved-				
1011b				-rese	rved-				
1100b				-rese	rved-				
1101b				-rese	rved-				
1110b		-reserved-							
1111b				-rese	rved-				

Table 7. PHY Register Page 0 Bit Field Descriptions

<u>Field</u>	Bits	Type	Def	Description
Astat	2	R	-	TPA line state for the port
				00 = invalid
				01 =1
				10 =0
				11 =z
Bstat	2	R	-	Same encoding as Astat
Child	1	R	1	1 indicates the port is a child, 0 a parent. The meaning of this bit is undefined from the time a bus reset is detected until the chip transitions to state T1:Child Handshake during the tree identify process (see 4.4.2.2 in IEEE 1394-1995)
Conncted	1	R	0	One indicates the port is connected, zero indicates it is disconnected. The value reported by this bit is filtered by hysteresis logic to reduce multiple status changes caused by contact scrape when a connector is inserted or removed.
Bias	1	R	-	One indicates that bias voltage is detected (possible connection). The value reported by this bit is filtered by hysteresis logic to reduce multiple status changes caused by contact scrape when a connector is inserted or removed.
Disabled	1	RW	0	When set to one, the port is disabled. The value of this bit subsequent to a power reset is implementation-dependent, but should be a strappable option.
Negotiated Speed	3	R	-	Indicates the maximum speed negotiated between this port and its immediately connected port. 000 – 98.304 Mbit/s 001 - and 196.608 Mbit/s 010 - and 393.216 Mbit/s
Interrupt Enable	1	RW	0	Enable port event interrupts. When set to one, the chip sets Port_event to one if any of Connected, Bias, Disabled or Fault (for this port) change state.
Fault	1	rw	0	Set to one if an error is detected during a suspend or resume operation. A write of one to this bit clears it to zero.

PHY Register Page 1 - Vendor Identification

The Vendor Identification page is used to identify the VT6308's vendor and compliance level. The page is selected by writing one to Page_select in the PHY register at address 0111.

Offset	7	6	<u>5</u>	4	3	2	1	0		
1000b		Compliance Level								
1001b		-reserved-								
1010b										
1011b				Vend	or ID					
1100b										
1101b										
1110b				Produ	ict ID					
1111b										

Table 8. PHY Register Page 1 Bit Field Descriptions

Field	Bits	Type	Default	Description
Compliance Level	8	R	1	"1" indicates IEEE P1394a
Vendor ID	24	R	00 40 63	The company ID or Organizationally Unique Identifier (OUI) of the manufacturer of the PHY. The most significant byte of Vendor_ID appears at PHY register location 1010 and the least significant at 1100.
Product ID	24	R	30 60 00	The meaning of this number is determined by the company or organization that has been granted Vendor_ID. The most significant byte of Product_ID appears at PHY register location 1101 and the least significant at 1111.



PHY Register Page 7 - Vendor-Dependent

The vendor-dependent page provides registers set aside for use by the PHY's vendor. The page is selected by writing seven to Page_select in the PHY register at address 0111.

Offset	7	6	<u>5</u>	4	3	<u>2</u>	1	<u>0</u>		
1000b		Reserved for Test (Do Not Access)								
1001b		Reserved for Test (Do Not Access)								
1010b		Re	served	for Test	(Do N	ot Acce	ess)			
1011b		Re	served	for Test	(Do N	ot Acce	ess)			
1100b		Re	served	for Test	(Do N	ot Acce	ess)			
1101b		Re	served	for Test	(Do N	ot Acce	ess)			
1110b		Reserved for Test (Do Not Access)								
1111b		Re	served	for Test	(Do N	ot Acce	ess)	·		



FUNCTIONAL DESCRIPTIONS

PHY General Description

Cable Interface

The VT6308 provides a two-port physical layer function in a cable IEEE 1394-1995 or 1394a-2000 network. Each cable port incorporates two differential line transceivers. The transceivers include circuitry to monitor the line conditions as needed for determining connection status, for initialization and arbitration, and for half duplex packet reception and transmission.

Data bits to be transmitted through the cable ports are latched internally in the VT6308 in synchronization with the 49.152-MHz system clock. During transmission the encoded data is transmitted differentially on the TPB cable pair(s) and the encoded strobe information is transmitted differentially on the TPA cable pair(s).

During packet reception, the TPA and TPB transmitters of the receiving cable port are disabled, and the receivers for that port are enabled. The encoded data information is received on the TPA cable pair, and the encoded Strobe information is received on the TPB cable pair. The received data-strobe information is resynchronized to local PLL clocks and the retiming buffer can tolerate clock variation up to +/-100ppm with 4K bytes at 393.216 Mbps, 2K bytes at 196.608 Mbps, and 1K bytes at 98.304 Mbps.

Both the TPA and TPB cable interfaces (see figure below) incorporate differential comparators to monitor the line states during initialization and arbitration. The outputs of these comparators are used by internal logic to determine the arbitration status. The TPA channel generates the cable common-mode voltage. The value of this common mode voltage is used during arbitration to detect the speed of the next packet transmission by the peer PHY. In addition, VT6308 adds a current source and a connection detect circuit at TPA channel. When TPBIAS is driven low, the connection detect circuit is used to detect the presence or absence of a peer PHY at the other end of a cable connection. The TPB channel monitors the incoming cable common-mode voltage for the presence of the remotely supplied twisted-pair bias voltage. The presence or absence of this common-mode voltage is used as an indication of cable suspend, resume and active status.




Figure 5. Cable Interface



PHY Circuit Description

Pinless PLL and Clock Generation

The VT6308 PHY requires an external 24.576 MHz crystal as a reference. An external clock can also be provided instead of a crystal. An internal oscillator drives an internal phase-locked loop (PLL), which generates the required 393.216 MHz reference clock. This reference signal is internally divided to provide the clock signals used to control transmission of the outbound encoded Strobe and Data information. A 49.152 MHz clock signal is used for resynchronization of the received data. The PLL requires no external filter components, referred to as "pinless PLL", saving board implementation cost.

Power Down and Auto Power Save

The power down function stops operation of the PLL and disables all circuits except the connection detection circuits and bias detection circuits at the XTPBIAS pins. Port transmitter and receiver circuitry are also disabled automatically when the port is disabled, suspended, or disconnected.

Data Transmission

Data bits to be transmitted through the cable ports are latched internally in synchronization with the 49.152 MHz system clock. These bits are combined serially, encoded, and transmitted at 98.304/196.608/392.216 Mbps (referred to as S100, S200, and S400 speed, respectively) as the outbound data-strobe information stream. During transmission, the encoded data information is transmitted differentially on the TPB cable pair(s), and the encoded strobe information is transmitted differentially on the TPA cable pair(s).

Data Reception

During packet reception the TPA and TPB transmitters of the receiving cable port are disabled, and the receivers for that port are enabled. The encoded data information is received on the TPA cable pair, and the encoded strobe information is received on the TPB cable pair. The received data-strobe information is decoded to recover the receive clock signal and the serial data bits. The serial data bits are collected into two-bit, four-bit or eight-bit parallel streams (depending upon the indicated receive speed), resynchronized to the local 49.152 MHz system clock and sent to the LLC. The retiming buffer can tolerate clock variation up to +/-100 ppm (compared to peer PHY) with 4K bytes at 393.216 Mbps, 2K bytes at 196.608 Mbps, and 1K bets at 98.304 Mbps. The received data is also transmitted (repeated) to the other active (connected) cable ports.

TPBIAS

Both the TPA and TPB cable interfaces incorporate differential comparators to monitor the line states during initialization and arbitration. The outputs of these comparators are used by the internal logic to determine the arbitration status. The TPA channel monitors the incoming cable common-mode voltage to determine the speed of the next packet transmission (speed signaling) during arbitration. In addition, the TPB channel monitors the incoming cable common-mode voltage on the TPB pair for the presence of the peer PHY bias voltage. The VT6308 provides three independent 1.84V nominal bias voltages at the XTPBIAS pins. The bias voltage, when seen through a cable by a remote receiver, indicates the presence of an active connection. The bias voltage source must be stabilized by an external filter capacitor of $0.33~\mu F$.

Bias-Detector / Connect-Detector / Bias-Discharger

The VT6308 supports suspend / resume / disable functions as defined in the IEEE P1394a V4.0 specification. The suspend mechanism allows pairs of directly connected ports to be placed into a low power state while maintaining a port-to-port connection between 1394 bus segments. While in a low power state, a port is unable to transmit or receive data transaction packets. However, a port in a low power state is capable of detecting connection status changes and detecting incoming TPBIAS. When all three ports are suspended, all circuits except the connect-detect circuits and bias-detect circuits are powered down, resulting in significant power savings. The connect-detect circuit monitors the value of incoming TPA pair common-mode voltage when local TPBIAS is inactive. A very small current source charges the XTPBIAS pin to almost VCC when the cable is not connected. Before the connect-detect circuit is enabled, the VT6308 enables a bias-discharger to improve the later-on connect-detect quality. Both the cable bias-detect monitor and connect-detect monitor are used in connect / suspend / resume / disable signaling. For additional details of suspend / resume / disable operation, refer to the IEEE P1394a V4.0 specification.

Twisted-Pair TPA and TPB

The line drivers operate in a high-impedance current mode, and are designed to work with external 110 Ohm line-termination resistor networks in order to match the 110 Ohm cable impedance. One network is provided at each end of all twisted-pair cable. Each network is composed of a pair of series-connected 55 Ohm resistors. The midpoint of the pair of resistors that is directly connected to the twisted-pair TPA pins is connected to its corresponding XTPBIAS pin. The midpoint of the pair of resistors that is directly connected to the



twisted-pair B pins is coupled to ground through a parallel RC network with recommended values of 5K Ohm and 270 pF. The values of the external line termination resistors are designed to meet the standard specifications when connected in parallel with the internal receiver circuits.

Bandgap Current Generation

An external resistor connected between the XRES pin and ground sets the driver output current, as well as internal operating currents. This current-setting resistor has a value of $6.20 \text{ k}\Omega \pm 1\%$.

Power Off

When the power supply of the VT6308 is removed while the twisted-pair cables are connected, the VT6308 transmitter / receiver circuitry and the XTPBIAS pin presents a high impedance state. As the consequence, peer PHYs see the VT6308 as unconnected.

Unimplemented Ports

When the VT6308 is used with one or more of the ports not brought out to a connector, some of the twisted-pair pins of the unused ports can be left unconnected to reduce implementation cost. For each unused port, the XTPBIAS pins can be tied to analog power (VCCA) for more reliable operation. The XTPAP, XTPAM, XTPBP and XTPBM pins of an unused port can be left unconnected.

CMC, PC0, PC1, PC2 Strapping

CMC and PC[0:2] are used as strapping pins to set the default value for four configuration status bits in the self-ID packet and should be hard-wired high or low as a function of the equipment design. The PC0, PC1, and PC2 pins are used to indicate the default power-class status for the node (the need for power from the cable or the ability to supply power to the cable). The CMC pin is used as an input to indicate that the node is a contender for bus manager.



ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings

Symbol	Parameter	Min	Max	Unit	Comment
T_{STG}	Storage temperature	-55	125	oС	
$T_{\rm C}$	Case operating temperature	0	85	оС	
V_{CC}	Power supply voltage	-0.5	4.0	Volts	
V_{I}	Input voltage	-0.5	5.5	Volts	
Vo	Output voltage at any output	-0.5	$V_{CC} + 0.5$	Volts	$V_{CC} = 3.1 - 3.6V$
$V_{\rm ESD}$	Electrostatic discharge		2	KV	Human Body Model

Note: Stress above the conditions listed may cause permanent damage to the device. Functional operation of this device should be restricted to the conditions described under operating conditions.

DC Characteristics

Symbol	Parameter	Min	Max	Unit	Condition
V_{IL}	Input Low Voltage	-0.50	0.8	V	
V _{IH}	Input High Voltage	2.0	$V_{CC} + 0.5$	V	
V_{OL}	Output Low Voltage	-	0.45	V	$I_{OL} = +4.0 \text{mA}$
V _{OH}	Output High Voltage	2.4	-	V	$I_{OH} = -1.0 \text{mA}$
I_{IL}	Input Leakage Current	-	±10	uA	$0 < V_{IN} < V_{CC}$
I _{OZ}	Tristate Leakage Current	-	±20	uA	$0.45 < V_{OUT} < V_{CC}$



Recommended Operating Conditions - PHY

Symbol	Parameter	Condition	Min	Typ	Max	<u>Unit</u>
V_{CC}	Supply voltage		3	3.3	3.6	V
V_{IL1}	Input Low Voltage	PHYCMC, PHYPC[0:2]	-0.5		1.1	V
V _{IH1}	Input High Voltage	PHYCMC, PHYPC[0:2]	2.2		$V_{CC} + 0.5$	V
V_{IL2}	Input Low Voltage	PHYRST#	-0.5		0.9	V
V _{IH2}	Input High Voltage	PHYRST#	2.1		$V_{CC} + 0.5$	V
I_{O}	TPBIAS output current		-1.2		1.2	mA
$I_{\mathrm{OL}}, I_{\mathrm{OH}}$	Output High/Low current		-16		16	mA
T_{PU}	Power-up reset time	PHYRST# input	35			ms
V_{ID}	Differential input voltage	TPA/TPB cable input during data reception	118		260	mV
V _{IDA}	Differential input voltage	TPA/TPB cable input during arbitration	168		265	mV
V _{IC}	Common mode input voltage		1.165		2.515	V
	Receive input jitter	S400			±0.5	ns
	Receive input skew	S400			±0.5	ns
F _{XSTAL}	Crystal or external clock frequency	XI	24.5735	24.576	24.5785	MHz




Figure 6. Power-Up Reset Timing



Analog Signal Characteristics

TPA/TPB Driver Characteristics

Symbol	Parameter	Condition	Min	Max	<u>Unit</u>
V_{OD}	Output signal amplitude	Differential, 54.9 Ohm	172	265	mV
	Transmitter skew	S400		0.1	ns
	Transmitter jitter	S400		0.15	ns
	Data output rise/fall time	S100(10%-90%)	0.5	3.2	ns
		S200(10%-90%)	0.5	2.2	ns
		S400(10%-90%)	0.5	1.2	ns
V _{OFF}	OFF state differential voltage	Peak-to-peak, differential, 54.9 Ohm		20	mV
I_{OD}	Driver difference current	Speed signaling OFF, XTPAP, XTPAM, XTPBP, XTPBM	-1.05	1.05	mA
	Common mode speed signaling	S100, XTPBP, XTPBM	-0.81	-0.44	mA
	current	S200, XTPBP, XTPBM	-4.84	-2.53	mA
		S400, XTPBP, XTPBM	-12.4	-8.10	mA

TPA/TPB Receiver Characteristics


Symbol	<u>Parameter</u>	Condition	Min	Typ	Max	<u>Unit</u>
Z_{ID}	Differential input impedance	Driver disabled			4	pF
				14		Kohm
Z_{IC}	Common mode impedance	Driver disabled			24	pF
			20			Kohm
$V_{\text{TH-R}}$	Receiver input threshold voltage	Driver disabled	-30		30	mV
V _{TH-CB}	Cable bias detect threshold, XTPBx cable inputs	Driver disabled	0.6		1.0	V
V_{TH+}	Positive arbitration comparator threshold voltage	Driver disabled	89		168	mV
V _{TH} -	Negative arbitration comparator threshold voltage	Driver disabled	-168		-89	mV
$V_{\text{TH-S200}}$	S200 speed signal threshold	Driver disabled	49		131	mV
$V_{\text{TH-S400}}$	S400 speed signal threshold	Driver disabled	314		396	mV
I_{CD}	Connect Detect output at TPBIAS pins				76	uA


PHY Characteristics

Symbol	Parameter	Condition	<u>Min</u>	Max	<u>Unit</u>
	Power status threshold	CPS input with 1K/11K voltage divider	7.8	40	V
	TPBIAS output voltage	At I _O current	1.665	2.015	V



PACKAGE MECHANICAL SPECIFICATIONS





NOTES:


- DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 mm PER SIDE. D1 AND E1 ARE MAXIMUM PLASTIC BODY SIZE DIMENSIONS INCLUDING MOLD MISMATCH.
- 2. DIMENSION 6 DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE MAXIMUM 6 DIMENSION BY MORE THAN 0.08mm. DAMBAR CAN NOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND AN ADJACENT LEAD IS 0.07mm.


CONTROL DIMENSIONS ARE IN MILLIMETERS.

SYMBOL	MILLIMETER			INCH			
STIVIBUL	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
Α	_	_	3.40	_	_	0.134	
A1	0.25	_	_	0.010	_		
A2	2.50	2.72	2.90	0.098	0.107	0.114	
D	23.20 BASIC 0.913 BAS			SIC			
Е	17.20 BASIC 0.677 BASIC			SIC			
D1	20.00 BASIC			0.787 BASIC			
E1	14.00 BASIC		0.551 BASIC				
D2	18.50 BASIC			0.728 BASIC			
E2		.50 BAS		0.492 BASIC			
R1	0.13		0.30	0.005	_	0.012	
R2	0.13		_	0.005	_	_	
θ	0	_	7	0		7	
θ1	0		_	0	_	_	
0 2	15 REF			15 REF			
Ө з	15 REF		15 REF				
c L	0.11	0.15	0.23	0.004	0.006		
	0.73	0.88	1.03	0.029	0.035	0.041	
L1		.60 REI	F	0.063 REF		F	
S	0.20		_	0.008	_	_	
b	0.17	0.20	0.27	0.007	800.0	0.011	
е		50 BASIC 0.020 BASIC					
TOLERANCES OF FORM AND POSITION						1	
aaa	0.20			0.008			
bbb	0.20			0.008			
CCC	0.08			0.003			
ddd	0.08			0.003			

Figure 7. VT6308P PQFP-128 Package $(14 \times 20 \text{ mm})$







NOTES:

- DIMENSIONS D1 AND E1 DO NOT INCLUDE
 MOLD PROTRUSION. ALLOWABLE
 PROTRUSION IS 0.25 mm PER SIDE. D1
 AND E1 ARE MAXIMUM PLASTIC BODY SIZE
 DIMENSIONS INCLUDING MOLD MISMATCH.
- 2. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE MAXIMUM b DIMENSION BY MORE THAN 0.08mm. DAMBAR CAN NOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT.

CONTROL DIMENSIONS ARE IN MILLIMETERS.

SYMBOL	MILLIMETER			INCH			
STIVIBUL	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
Α	1	-	1.60	_	_	0.063	
A1	0.05	_	0.15	0.002	_	0.006	
A2	1.35	1.40	1.45	0.053	0.065	0.057	
D	16.00 BASIC			0.630 BASIC			
E	16.00 BASIC			0.630 BASIC			
D1	1 14.00 BASIC			0.551 BASIC			
E1	14.00 BASIC			0.551 BASIC			
D2	12.40 BASIC			0.488 BASIC			
E2	12.40 BASIC			0.488 BASIC			
R1	0.08			0.003		_	
R2	0.08	_	0.20	0.003		0.008	
θ	0	3.5	7	0	3.5	7	
θ1	0		_	0		_	
0 2	11	12	13	11	12	13	
0 3	11	12	13	11	12	13	
С	0.09		0.20	0.004		0.008	
L	0.45	0.60	0.75	0.018	0.024	0.030	
L1	1.00 REF			0.039 REF			
S	0.20			0.008			
b	0.13	0.16	0.23	0.005	0.006		
e 0.40 BASIC 0.016 BASIC							
TOLERANCES OF FORM AND POSITION							
aaa	0.20			0.008			
bbb 0.20			0.008				
ccc 0.0				0.003			
ddd	0.07 0.003						

Figure 8. VT6308S LQFP-128 Package (14 × 14 mm)



LEAD-FREE PACKAGE INFRARED REFLOW

Figure 9 illustrates the recommended values for the infrared reflow process in the production of lead-free packages.




Figure 9. Lead-Free Package Infrared Reflow Profile