

Introduction to ispGDS™

Lattice Semiconductor Corporation (LSC), the pioneer of non-volatile in-system programmable (ISP™) logic has now expanded the application of ISP to include programmable system interconnect. The new ispGDS (Generic Digital Switch) family combines the in-system programmability, high performance and low power of LSC's GAL programmable logic technology with a switch matrix architecture, resulting in an innovative programmable signal router. The ispGDS is a configurable switch matrix which provides the ability to quickly implement and change p.c. board connections without changing mechanical switches or other system hardware. ISP allows the connections to be reprogrammed without removal from the p. c. board via a simple 5V, 4 wire serial interface. This capability allows the system designer to define hardware which can be reconfigured in-system to meet a variety of applications. The ispGDS also conserves board real estate, providing up to 22 I/Os in about a quarter square inch of board space.

With today's demand for user-friendly systems, there is an increasing need for hardware which is easily reconfigured under software control without manual intervention. The ispGDS family is an ideal solution for end-system feature reconfiguration and signal routing applications. The fast 7.5ns propagation delay through the devices supports high-performance signal routing applications. Easier system upgrades, user feature selection and system manufacturing are the results.

The ispGDS also provides higher quality and reliability than other switch solutions due to the nature of E²CMOS technology. E²CMOS technology supports 100% testability which guarantees you 100% in-system programmability and functionality.

There are three members of the ispGDS family: the ispGDS22, ispGDS18, and ispGDS14. Each of the devices operate identically with the only difference being the number of I/O cells available.




Figure 1. ispGDS22 Functional Block Diagram


Each I/O macrocell can be configured as an input, an inverting or non-inverting output, or a fixed TTL high or low output. Any I/O pin can be driven by any other I/O pin in the opposite bank. A single input can also drive one or more outputs in the opposite bank, allowing a signal (such as a clock) to be distributed to multiple destinations on the board under software control.

Introduction to ispGDS

ispGDS Applications

With the ispGDS, designs can be reconfigured without mechanical devices or user intervention. Provision for easier system upgrades and feature selection can now


be included in the system's original design. A few examples of actual ispGDS applications demonstrate the possibilities.



The diagram shows a system architecture for a PC add-on card. On the left, two 'COM Port' blocks are connected to a 'Port Interface and I/O Bus Arbitration' block. This block is connected to an 'ispGDS Device'. The 'ispGDS Device' is also connected to a 'PC Bus Interface' block. Below the 'PC Bus Interface' is a box for 'ISP Programming Interface Software' with an arrow pointing up to the 'PC Bus Interface'.

PC add-on cards can be configured for plug-and-play applications with an ispGDS device.


The ispGDS supports reconfiguration of COM port characteristics and interrupt levels via software updates through the PC bus interface. The ispGDS provides the flexibility so one generic PC card can be reconfigured by software for multiple applications.



The diagram illustrates a microprocessor system. A 'System Logic' block is connected to an 'ispGDS Device'. The 'ispGDS Device' is connected to a 'System μP Executes ispGDS S/W' block. A 'Clock Generator' block is connected to the 'ispGDS Device' and the 'System μP'.

One board design can support two different microprocessor speeds with the ispGDS.

Based on the motherboard processor configuration, the software directs the ispGDS to set the clock speed and the hardware for the correct configuration. The ispGDS eliminates the need to manually reconfigure the hardware to support manufacturing motherboards with different processors.




The diagram shows a crosspoint switch configuration. A 'Memory' block is connected to a '2:1 MUX' block. The '2:1 MUX' is connected to an 'ispGDS Device'. The 'ispGDS Device' is connected to two 'μP' blocks.

Create a cross point switch with the ispGDS

A crosspoint switch enables the MSB and LSB bytes on a bus to be swapped. The ispGDS acts as a crosspoint switch and swaps MSB and LSB bytes of the data for the different microprocessors.


2 DIP Switches + 14 Resistors

14 pins which can be pulled high or low manually



ispGDS14


14 pins which can be set high or low by SOFTWARE



Replace DIP switches with a software controlled switch alternative

The ispGDS can be configured as a programmable replacement for standard DIP switches, providing space savings, in-system reconfigurability, higher reliability as well as ease of use. The programmable nature of the ispGDS eliminates the need to manually select DIP switch settings.

SCSI port interface configurations can be set using the ispGDS



Software can reconfigure the ispGDS via the PC bus which in turn controls the SCSI port and interrupt level selection. Hardware changes become transparent to the user as the ispGDS is reconfigured by software while in-system, eliminating the need for manual intervention.

Introduction to ispGDS

In-System Programming

The ispGDS devices can be programmed in-system using 5 volt only signals through a simple 4-wire programming interface using TTL level signals. Programming and erasure of the entire device can be done in less than one second.

In addition to third party programmers, the ispGDS can be programmed from your automatic test equipment (ATE) or even from a PC on your manufacturing line. For more flexibility, you can have your product's embedded microprocessor configure the ispGDS devices through one of its I/O ports, making a field upgrade a snap.

Lattice Semiconductor provides free compiler support and "ISP Download Software" to support the software side of these programming options. The ispGDS Download routines are written in ANSI-standard C language which can be integrated directly into your system.

Designing with the ispGDS will provide you with the flexibility to reconfigure your design while in-system. It will revolutionize the way systems are designed and maintained. Call 1-800-327-8425 for a data sheet and begin designing today!




Figure 2. In-System Programming Using ispGDS Download Routines




Figure 3. Configuring an ispGDS Device from a Remote System



Copyright © 1996 Lattice Semiconductor Corporation.

E²CMOS, GAL, ispGAL, ispLSI, pLSI, pDS, Silicon Forest, UltraMOS, Lattice Logo, L with Lattice Semiconductor Corp. and L (Stylized) are registered trademarks of Lattice Semiconductor Corporation (LSC). The LSC Logo, Generic Array Logic, In-System Programmability, In-System Programmable, ISP, ispATE, ispCODE, ispDOWNLOAD, ispGDS, ispStarter, ispSTREAM, ispTEST, ispTURBO, Latch-Lock, pDS+, RFT, Total ISP and Twin GLB are trademarks of Lattice Semiconductor Corporation. ISP is a service mark of Lattice Semiconductor Corporation. All brand names or product names mentioned are trademarks or registered trademarks of their respective holders.

Lattice Semiconductor Corporation (LSC) products are made under one or more of the following U.S. and international patents: 4,761,768 US, 4,766,569 US, 4,833,646 US, 4,852,044 US, 4,855,954 US, 4,879,688 US, 4,887,239 US, 4,896,296 US, 5,130,574 US, 5,138,198 US, 5,162,679 US, 5,191,243 US, 5,204,556 US, 5,231,315 US, 5,231,316 US, 5,237,218 US, 5,245,226 US, 5,251,169 US, 5,272,666 US, 5,281,906 US, 5,295,095 US, 5,329,179 US, 5,331,590 US, 5,336,951 US, 5,353,246 US, 5,357,156 US, 5,359,573 US, 5,394,033 US, 5,394,037 US, 5,404,055 US, 5,418,390 US, 5,493,205 US, 0194091 EP, 0196771B1 EP, 0267271 EP, 0196771 UK, 0194091 GB, 0196771 WG, P3686070.0-08 WG. LSC does not represent that products described herein are free from patent infringement or from any third-party right.

The specifications and information herein are subject to change without notice. Lattice Semiconductor Corporation (LSC) reserves the right to discontinue any product or service without notice and assumes no obligation to correct any errors contained herein or to advise any user of this document of any correction if such be made. LSC recommends its customers obtain the latest version of the relevant information to establish, before ordering, that the information being relied upon is current.

LSC warrants performance of its products to current and applicable specifications in accordance with LSC's standard warranty. Testing and other quality control procedures are performed to the extent LSC deems necessary. Specific testing of all parameters of each product is not necessarily performed, unless mandated by government requirements.

LSC assumes no liability for applications assistance, customer's product design, software performance, or infringements of patents or services arising from the use of the products and services described herein.

LSC products are not authorized for use in life-support applications, devices or systems. Inclusion of LSC products in such applications is prohibited.

LATTICE SEMICONDUCTOR CORPORATION

5555 Northeast Moore Court
Hillsboro, Oregon 97124 U.S.A.
Tel.: (503) 681-0118
FAX: (503) 681-3037
<http://www.latticesemi.com>

November 1996
