## Signals \& Variables (1A)

## Concurrent \& Sequential Signal Assignments

Copyright (c) 2012 Young W. Lim.
Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

Please send corrections (or suggestions) to youngwlim@hotmail.com.
This document was produced by using OpenOffice and Octave.

## Sequential Statement

- Wait Statement
- Assertion Statement
- Report Statement
- Generate Statement
- Signal Assignment
- Variable Assignment
- Procedure Call
- If
- Case
- Loop
- Next
- Exit
- Return
- Null
- Case Statement
- If Statement
- Loop Statement
- Process Statement
- Subprogram Body
- Sequential Signal Assignment
- Conditional Signal Assignment
- Selected Signal Assignment


## Concurrent Statement

- Block Statement
- Process Statement
- Component Statement
- Architecture Body
- Block Statement
- Generate Statement
- Generate Statement
- Concurrent Signal Assignment
- Concurrent Assertion
- Concurrent Procedure Call


## Conditional Signal Assignment <br> Selected Signal Assignemnt

## Concurrent Signal Assignment

- Conditional Signal Assignment

```
Z <= A or B [ after 1 ns ] when SEL = "00" else
    A or C [ after 2 ns ] when SEL = "01" else
    A or D [ after 2 ns ] when SEL = "10" else
    A or E [ after 3ns ] when SEL = "11" else condition
    A or F [ after 4ns ] ;
```

- Selected Signal Assignment


## with SEL select

$Z<=A$ or $B$ [after $1 n s$ ] when " 00 ", A or C [after $2 n s$ ] when "01", A or D [ after $3 n s$ ] when " 10 ", A or E [ after 4 ns ] when "11",
selection A or $F$ [ after 5 ns ] when others;

## Conditional Signal Assignment (1)

```
Z<= A or B [ after 1 ns ] ; ■ simple concurrent statement
Z<= A or B [ after 1 ns ] when S0= '1';
Z<= A or B [after 1 ns ] when SO='1' else - One condition with 'else'
    CorD [ after 2ns]
Z <= A or B [after 1 ns ] when S0='1' else
    C orD [ after 2 ns ] when S1 = '1' else
    E or F [ after 3ns ]
```


## Concurrent Signal Assignment

- Conditional Signal Assignment
- Selected Signal Assignment


## Conditional Signal Assignment (2)

```
Z <= A or B [ after 1 ns ] ;
    simple concurrent statement
Z <= A or B [ after 1 ns ] when SO='1';
One condition
Z<= A or B [ after 1 ns ] when SO= '1' else ■ One condition with 'else'
    CorD [ after 2ns] ;
    no
    SO = '1'
        yes
    Z<=A or B [ after 1 ns ] Z <= A or C [ after 1 ns ]
```


## Conditional Signal Assignment (3)

```
Z<= A or B [after 1 ns ] ;
Z<= A or B [after 1 ns ] when SO= '1'; One condition
Z <= A or B [after 1 ns ] when SO='1' else Two conditions with 'else'
    C orD [after 2ns] when S1='1' else
        E or F [ after 3ns]
```



```
Z <=A or B [ after 1 ns ] Z <=C or D[after 1 ns ] Z <=E or F [ after 1 ns ]
```


## Selected Signal Assignment

```
with SEL select
Z <= A or B [after 1 ns ] when "00",
C orD [after 2 ns ] when "01",
E or F [ after 3 ns ] when "10",
G orH [ after 4 ns ] when "11",
lorJ [after 5 ns ] when others;
selection
```



Concurrent Signal Assignment

- Conditional Signal Assignment
- Selected Signal Assignment


## Simulation Time (1)

Simulation Time
Evaluation

| Unit: ms, ns, ps, ... | Unitless Delta D <br> used for a simulator to mimic parallel activities simulator | Assumed to take no time <br> Not related to any time |
| :---: | :---: | :---: |
| $\begin{aligned} & 1 \mathrm{~ms}=1000 \mathrm{~ns} \\ & 1 \mathrm{~ns}=1000 \mathrm{ps} \end{aligned}$ | $1 p s \neq n \cdot \Delta$ <br> no integer n that make $n$ delta's equal to 1 ps. | Zero Delay Assignment $\text { X1 <= } A \text { or } B \text {; }$ |
| Real Delay | Zero Delay | X1 <= A or B after 0 ns; |

## Simulation Time (2)

Simulation Time
Evaluation

| Unit: ms, ns, ps, ... | Unitless <br> Delta | Zero Delay Assignment |
| :---: | :---: | :---: |
| $X 1$ | $<=$ | A or B |
| X1 is updated after at least one $\Delta$ |  | Non-zero Delay Assignment |
| $X 1$ | $<=$ | A or B after 2 ns. |
| X1 is updated after 2 ns |  |  |

## Concurrent vs Sequential (1)

```
architecture arch of entity ent is
begin
    concurrent signal statement,
    concurrent signal statement,
    concurrent signal statement s statement
    process (A, B, C)
    begin
        Sequential signal statement,
        Sequential signal statement
    Sequential signal statement
    end process
end
```

inside
process statement
process (A, B, C)
begin
\(\left.\begin{array}{l}Sequential signal statement 1_{1} <br>
Sequential signal statement_{2} <br>

Sequential signal statement\end{array}\right\} \quad\)| inside |
| :--- |
| process |
| statement |

end process
end

$$
\begin{aligned}
& \frac{\text { outside }}{\text { process }} \\
& \text { statement }
\end{aligned}
$$

## Concurrent vs Sequential (2)

```
selected signal assignment
with SEL select
Z <= A or B [ after 1 ns ] when "00",
conditional signal assignment
    Z <= A or B [ after 1 ns ] when SEL="00" else
        conditional signal assignment with no condition
            Z<= A or B [ after 1 ns ]
            simple concurrent signal statement
    process (A,B,C)
    begin
        sequential signal statement
        Z <= A or B [ after 1 ns ];
    end process
```

outside
process
statement
inside
process
statement

- Architecture Body
- Block Statement
- Generate Statement


## Concurrent vs Sequential (3)



```
X1 <= A or B after 1 ns;
Y1 <= C orD after 1 ns ;
Z1 <= E or F after 1 ns;
process (A, B, C, D, E, F)
begin
    X2<= A or B after 1 ns;
    Y2 <= C orD after 1 ns;
    Z2 <= E or F after 1 ns;
end process;
```


## Concurrent vs Sequential (4)

Simulation of parallel activities

process (A, B, C, D, E, F)
 begin


Sequential assignments

The order of statements is important

Non-deterministic Execution Order Don't know which process executes first among P1~P4.


```
P1: process (A,B)
begin
    X1 <= A or B ;
end process;
P2 : process (C, D)
begin
    Y1 <= C orD;
end process;
P3 : process (E, F)
begin
    Z1<= E or F;
end process;
P4: process (A, B, C, D, E, F)
begin
    X2<= A or B;
    Y2<= C orD;
    Z2 <= E or F
end process;
```


## Evaluate - Update (1)

When $X$ or $Y$ is changed, the assignments are evaluated using the current values, not the new values of $X$ or $Y$

## Non-Blocking Assignments



```
process (X, Y)
```



Only when X or Y is changed (updated), two assignments are evaluated and updated.


## Evaluate - Update (2)

process (X, Y)
Event on $X-\boldsymbol{X}$ changed into new value '1'
$X=1$


Evaluate Phase
Update Phase

18

## Evaluate - Update (3)

process (X, Y)
Event on $Y-\boldsymbol{Y}$ changed into new value '1'


Evaluate Phase

Induces a new event on $Z$


Update Phase
19

## Zero vs Non-zero Delay Assignments (1)

When $A, B, C, D, E$, or $F$ is changed, the assignments are evaluated
using the current values, not the new values of $A, B, C, D, E, F$

## zero delay assignments



Updated values are observable after at least one delta time

## Zero vs Non-zero Delay Assignments (2)

When $A, B, C, D, E$, or $F$ is changed, the assignments are evaluated
using the current values, not the new values of $A, B, C, D, E, F$


Concurrent assignments


Sequential assignments
$\cdots \cdots$ (4)
lumped
view
(4)


## Zero vs Non-zero Delay Assignments (3)



## Zero Delay Assignment

```
architecture arch of entity ent is
begin
    X1 
    process (A, B, C, D, E, F)
    begin
        X2 |<= A A or B 
    end process;
end
```



Not yet updated

## Non-Zero Delay Assignment

| architecture arch of entity ent is begin |  | Evaluation |
| :---: | :---: | :---: |
|  | $t=1$ | - + H |
| $\langle X 1\|<=\mid A$ or $B \mid$ after 1 ns ; | $t=3 \mathrm{~ns}$ |  |
| $\langle Y 1\|<=\mid C$ or $D \mid$ after 3 ns ; | $t=2 n s$ |  |
| $\langle\mathrm{Z1}\|<=\mid$ or $\mathrm{F} \mid$ after 2 ns ; |  | $0 \boldsymbol{n s} \quad \Delta^{\prime} ' s$ |
| process (A, B, C, D, E, F) begin | The exact no of delta is determined by the simulator and the context |  |
| $\text { X2 }\|<=\| A \text { or } B \mid \quad \text { after } 1 \text { ns; }$ | $t=1 \mathrm{~ns}$ |  |
|  | $t=3 n s$ | 且 |
| end |  | 0 nss d's |
|  |  | Not yet updated |

## Non-blocking Assignment (1)

architecture arch of entity ent is
begin

| X1 | <= | \| $A$ or $B$; |  |
| :---: | :---: | :---: | :---: |
| Y1 |  | CorD; | Concurrent |
| Y1 |  | Cor D, | assignment |
| Z1 | <= | \| E or Fl; |  |


process (A, B, C, D, E, F) begin


[^0]
## Non-blocking Assignment (2)

```
process (A, IO, I1)
begin
    SEL <= 0;
    if (A='1') then SEL <= SEL + 1; end if;
    case SEL is
        when 0
            Q <= 10;
        when 1
            Q <= 11;
    end case;
end process;
```

Scheduled on the next delta time

- SEL value will not be updated until the next delta time


Non-blocking Assignment
Without waiting the next delta time,
it can continue to process the next sequential statement
(processed with the wrong value of SEL)

## Non-blocking Assignment (3)

```
process
begin
\begin{tabular}{ll} 
SEL \(<=A\) or \(B ;\) & Wait for one delta time \\
wait for \(0 \mathrm{~ns} ;\) & Non-blocking
\end{tabular}
    if (A='1') then SEL <= SEL + f; end if;
    wait for 0 ns;
    case SEL is
            when 0
            Q <= 10;
            when 1
            Q <= 11;
    end case;
    wait on A, I0, I1;
end process;
: next statement before update
```


wait for 0 ns ;


Blocking
: next statement after update

## Non-blocking Assignment (4)

```
process (A, IO, I1)
    variable SEL : integer range 0 to 1;
begin
    SEL := A or B;
    if (A='1') then SEL := SEL + 1; end if;
    case SEL is
        when 0
            Q <= 10;
        when 1
            Q <= 11;
    end case;
end process;
```

Variable SEL changes its value immediately.


## General MUX model

```
process (A, IO, I1)
begin
    case A is
        when '0'
            Q <= 10;
        when '1'
            Q<= 11;
    end case;
end process;
```


## Variable \& Signal Assignments

When $A, B, C, D, E$, or $F$ is changed, the assignments are evaluated using the current values, not the new values of $A, B, C, D, E, F$

```
Variable assignments
process (A, B, C, D, E, F)
    variable X2, Y2, Z2 : bit;
begin
    X2 := A or B ;
    Y2 := CorD ;
    Z2 := EorF ;
end process;
```

Updated values of X2, Y2, Z2 are observable immediately

## Variable Assignment (1)

```
architecture arch of entity ent is
begin
    X1 <= A or B after 1 ns;
    Y1 <= CorD after 3ns;
    Z1 := EorF;
    process (A, B, C, D, E, F)
        variable Y2, Z2 : bit;
    begin}X2<=\quadA\mathrm{ or }B\mathrm{ after 1 ns;
    Y2 := CorD after 3ns;
    Z2 := EorF
    end process;
end
```


## Variable Assignment (2)

```
process (A, B, C, D, E, F)
    variable Z2 : bit;
begin
    X2 <= A or B after 1 ns;
Y2 <= CorD after 3ns;
    Z2 := EorF ;
end process;
```

process (A, B, C, D, E, F)
variable Y 2 : bit;
begin

| X2 <= | A or B after 1 ns; |
| :---: | :---: |
| Y2 := | $C$ or D ; |
| Z2 <= | $E$ or $F$ after $2 n s$; |

end process;

## Variable Assignment (3)


process (A, B, C, D, E, F)
variable Y 2 : bit;
begin

end process;


The variable assignment has nothing to do with time. It executes immediately.


## Mixed Assignments Example (1)



Y1 <= A or B or C

## Mixed Assignments Example (2)




Evaluation

Y1 <= A or B or C ;

## Mixed Assignments Example (3)



$$
\text { Y1 }<=\left\lvert\, \begin{array}{ll}
\text { V2; } & \\
V 1:= & \text { A or } B ; \Delta \\
V 2:= & \text { V1 or } C ; 4 \\
&
\end{array}\right.
$$


Y1 <= A or B or C ;

## Mixed Assignments Example (4)


process (A, B, C) variable V1, V2 : bit;
begin

| $\mid$ V1 := | $A$ or $B$ |
| :---: | :---: |
| Y1 <= | V2; |
| $\begin{aligned} & \boxed{V 2}:= \\ & \text { end process; } \end{aligned}$ | V1 or C ; |



Same Synthesis Result


## References

[1] http://en.wikipedia.org/
[2] J. V. Spiegel, VHDL Tutorial, http://www.seas.upenn.edu/~ese171/vhdl/vhdl_primer.html
[3] J. R. Armstrong, F. G. Gray, Structured Logic Design with VHDL
[4] Z. Navabi, VHDL Analysis and Modeling of Digital Systems
[5] D. Smith, HDL Chip Design
[6] http://www.csee.umbc.edu/portal/help/VHDL/stdpkg.html
[7] VHDL Tutorial - VHDL onlinewww.vhdl-online.de/tutorial/


[^0]:    When $A, B, C, D, E$, or $F$ is changed, the assignments are evaluated using the current values, not the new values of $A, B, C, D, E, F$

