Structure (2A)


Configuration

| Copyright (c) 2012 Young W. Lim. |
|---|
| Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License". |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| Please send corrections (or suggestions) to youngwlim@hotmail.com. |
| This document was produced by using OpenOffice and Octave. |
| |
| |
| |
| |

Sequential Assignment (2)

```
ee
```

Component Declaration



architecture aa of ee is

```
begin

Component Instantiation

U1: comp1 port map ( );
U2: comp2 port map ( );
U3: comp3 port map ( );
U4: comp4 port map ( );
```

end aa;

Default Binding

```
architecture aa of ee is
                          architecture bhv of comp1 is
entity comp1 is
    port (
end comp1;
                           end comp1;
entity comp2 is
                         architecture bhy of comp2 is
                                                         begin
    port (
end comp2;
                           end comp2;
                                                              U1: comp1 port map (
entity comp3 is
                         architecture bhy of comp3 is
                                                              U2: comp2 port map (
                                                                                      );
    port (
                                                              U3: comp3 port map (
end comp3;
                           end comp3;
                                                              U4: comp4 port map (
entity comp4 is
                           architecture bhy of comp4 is
    port (
                                                                        Component Name
end comp4;
                           end comp4;
                                                         end aa:
                                                                   Component Name
                                                                   = Entity Name
          Working Library
                                     bhv
                         comp1 ___
                         comp2 ---
                                     bhv
                         comp3 --
                                     bhv
                                                       Last compiled Architecture
           Entity Name
                         comp4
                                    bhv
```

Configuration Specification

```
Component Declaration
                                                   architecture aa of ee is
          component comp1 is
               port (
          end comp1;
          component comp2 is
               port (
          end comp2;
                                                   begin
          component comp3 is
                                                          Component Instantiation
               port (
          end comp3;
                                                       U1: comp1 port map (
                                                       U2: comp2 port map (
          component comp4 is
                                                       U3: comp3 port map (
               port (
                                                       U4: comp4 port map (
          end comp4;
                                                   end aa;
    U1: comp1 use entity work.comp1(bhv);
for
    U2: comp2 use entity work.comp2(bhv);
for
for U3: comp3 use entity work.comp3(bhv);
    U4: comp4 use entity work.comp4(bhv);
for
```

Configuration Declaration

Component Declaration architecture aa of ee is component comp1 is port (): end comp1; begin component comp2 is port (Component Instantiation end comp2; U1: comp1 port map (component comp3 is U2: comp2 port map (port (U3: comp3 port map (end comp3; U4: comp4 port map (component comp4 is port (end comp4; end aa:

```
configuration conf1 of ee is
  for aa
    for U1: comp1 use entity work.comp1(bhv);
    for U2: comp2 use entity work.comp2(bhv);
    for U3: comp3 use entity work.comp3(bhv);
    for U4: comp4 use entity work.comp4(bhv);
    end for;
  end for;
end conf1;
```

Sequential Assignment (1)

Sequential Assignment (1)

Default Binding

Sequential Assignment (1)

Sequential Assignment (2)

Sequential Assignment (2)

References

- [1] http://en.wikipedia.org/
- [2] J. V. Spiegel, VHDL Tutorial, http://www.seas.upenn.edu/~ese171/vhdl/vhdl_primer.html
- [3] J. R. Armstrong, F. G. Gray, Structured Logic Design with VHDL
- [4] Z. Navabi, VHDL Analysis and Modeling of Digital Systems
- [5] D. Smith, HDL Chip Design
- [6] http://www.csee.umbc.edu/portal/help/VHDL/stdpkg.html
- [7] VHDL Tutorial VHDL onlinewww.vhdl-online.de/tutorial/