



Performance Brief

New xSeries 360 delivers powerful performance for e-business applications

June 2003

The IBM® @server™ xSeries® 360 servers are high-throughput, four-way SMP-capable servers that incorporate the powerful 2.0, 2.5 or 2.8GHz¹ Intel® Xeon™ MP processor with quad-pumped 400MHz front-side bus (FSB) and full-speed 1MB or 2MB ECC L3 caches standard. All models share Enterprise X-Architecture® function packaged in a compact 3U, rack-optimized footprint that provides an attractive, cost-saving solution where large numbers of rack-installed servers are required to handle complex, compute-intensive solutions, such as business intelligence, transaction processing, Internet or intranet front-end serving and Web content serving.

The SPECweb99_SSL² benchmark was used to measure the x360 server's performance using four 2.8GHz Xeon MP processors.

IBM @server xSeries 360
SPECweb99_SSL - Conforming Simultaneous Connections
2,174
System Hardware
4 x 2.8GHz Xeon MP Processors with 2MB L3 Cache
16GB Memory
14 x 18.2GB 15K Ultra160 Disk Drives
IBM ServeRAID-6M Ultra320 SCSI Adapter
Operating System and HTTPS Software
Red Hat Linux 7.3
Zeus V4.2r2
Network Hardware
One Intel PRO 1000-T Ethernet Controller
Nortel Networks 8010 Switch

These results are current as of June 30, 2003, and will be posted upon completion of SPEC review at www.spec.org, which contains a complete list of published SPECweb99_SSL results.

THE INFORMATION CONTAINED IN THIS DOCUMENT IS DISTRIBUTED ON AN AS IS BASIS WITHOUT ANY WARRANTY EITHER EXPRESS OR IMPLIED. The use of this information or the implementation of any of these techniques is the customer's responsibility and depends on the customer's ability to evaluate and integrate them into the customer's operational environment. While each item has been reviewed by IBM for accuracy in a specific situation, there is no guarantee that the same or similar results will be obtained elsewhere. Customers attempting to adapt these techniques to their own environment do so at their own risk.

This publication was produced in the United States. IBM may not offer the products, services, or features discussed in this document in other countries, and the information is subject to change without notice. Consult your local IBM representative for information on products and services available in your area.

Published by the IBM xSeries Server Performance Laboratory, IBM Corp.

© Copyright International Business Machines Corporation 2003. All rights reserved.

Permission is granted to reproduce this document in whole or in part, provided the copyright notice as printed above is set forth in full text at the beginning or end of each reproduced document or portion thereof.

Note to U.S. Government Users — Documentation related to restricted rights — Use, duplication or disclosure is subject to restrictions set forth in GSA ADP Schedule Contract with IBM Corp.

Trademarks

IBM, the IBM logo, the e-business logo, xSeries, and X-Architecture are trademarks or registered trademarks of International Business Machines Corporation.

Intel and Xeon are trademarks or registered trademarks of Intel Corporation.

SPECweb99 is a trademark of Standard Performance Evaluation Corporation (SPEC).

Other company, product and service names may be the trademarks or service marks of others.

Notes

(1) GHz only measures microprocessor internal clock speed, not application performance. Many factors affect application performance.

(2) SPECweb99_SSL, a new benchmark released in April 2002, adds Secure Sockets Layer (SSL) Protocol support to SPECweb99, the acknowledged worldwide standard for web server performance evaluation. It tests secure Web server performance using HTTP 1.0/1.1 over the SSL Protocol. It is an extension of, rather than a replacement for, SPECweb99. SPECweb99_SSL adopts an industry-accepted workload to measure the performance capabilities of a web server with added SSL encryption/decryption. The benchmark's metric represents the number of simultaneous connections that a secure Web server can support while meeting specific throughput and error-rate requirements.