Keystroke Functional Test (Part A)

**CONNECTION TABLE**

<table>
<thead>
<tr>
<th>STIMULUS</th>
<th>MEASUREMENT</th>
</tr>
</thead>
<tbody>
<tr>
<td>I/O MOD</td>
<td>I/O MOD</td>
</tr>
<tr>
<td>U4-4</td>
<td>U1-4</td>
</tr>
<tr>
<td>U4-5</td>
<td>U4-6</td>
</tr>
</tbody>
</table>

**RESPONSE TABLE**

<table>
<thead>
<tr>
<th>SIGNAL</th>
<th>PART PIN</th>
<th>I/O MOD PIN</th>
<th>SIGNATURE</th>
</tr>
</thead>
<tbody>
<tr>
<td>READY</td>
<td>U1-4</td>
<td>4</td>
<td>0015</td>
</tr>
<tr>
<td>SRDY</td>
<td>U4-6</td>
<td>26</td>
<td>0015</td>
</tr>
</tbody>
</table>
Figure 4-125: Ready Circuit Functional Test (Part A)
Keystroke Functional Test (Part B)

**CONNECTION TABLE**

<table>
<thead>
<tr>
<th>STIMULUS</th>
<th>MEASUREMENT</th>
</tr>
</thead>
<tbody>
<tr>
<td>POD</td>
<td>I/O MOD</td>
</tr>
<tr>
<td>TEST ACCESS SOCKET</td>
<td>U4-6</td>
</tr>
<tr>
<td>I/O MOD</td>
<td></td>
</tr>
<tr>
<td>U4-11</td>
<td></td>
</tr>
</tbody>
</table>

**RESPONSE TABLE #1**

<table>
<thead>
<tr>
<th>SIGNAL</th>
<th>PART PIN</th>
<th>I/O MOD PIN</th>
<th>SIGNATURE</th>
<th>ASYNC LEVEL</th>
</tr>
</thead>
<tbody>
<tr>
<td>SRDY</td>
<td>U4-6</td>
<td>26</td>
<td>0 0 0 0</td>
<td>10</td>
</tr>
</tbody>
</table>

**RESPONSE TABLE #2**

<table>
<thead>
<tr>
<th>SIGNAL</th>
<th>PART PIN</th>
<th>I/O MOD PIN</th>
<th>ASYNC LEVEL</th>
<th>TRANS COUNT</th>
</tr>
</thead>
<tbody>
<tr>
<td>SRDY</td>
<td>U4-6</td>
<td>26</td>
<td>0.1</td>
<td>3</td>
</tr>
</tbody>
</table>
Figure 4-126: Ready Circuit Functional Test (Part B)
Keystroke Functional Test (Part C)

**CONNECTION TABLE**

<table>
<thead>
<tr>
<th>STIMULUS</th>
<th>MEASUREMENT</th>
</tr>
</thead>
<tbody>
<tr>
<td>I/O MOD</td>
<td>I/O MOD</td>
</tr>
<tr>
<td>U5-1</td>
<td>U5-3</td>
</tr>
<tr>
<td>U17-9</td>
<td></td>
</tr>
</tbody>
</table>

**RESPONSE TABLE**

<table>
<thead>
<tr>
<th>SIGNAL</th>
<th>PART PIN</th>
<th>I/O MOD PIN</th>
<th>SIGNATURE</th>
</tr>
</thead>
<tbody>
<tr>
<td>---</td>
<td>U5-3</td>
<td>3</td>
<td>0 0 0 A</td>
</tr>
</tbody>
</table>
Figure 4-127: Ready Circuit Functional Test (Part C)
### Keystroke Functional Test (Part D)

#### CONNECTION TABLE

<table>
<thead>
<tr>
<th>STIMULUS</th>
<th>MEASUREMENT CONTROL</th>
<th>MEASUREMENT</th>
</tr>
</thead>
<tbody>
<tr>
<td>I/O MOD</td>
<td>I/O MOD</td>
<td>I/O MOD</td>
</tr>
<tr>
<td>U17-9</td>
<td>CLOCK START</td>
<td>U17-11</td>
</tr>
<tr>
<td></td>
<td>U1-10</td>
<td>U4-11</td>
</tr>
</tbody>
</table>

#### RESPONSE TABLE #1

<table>
<thead>
<tr>
<th>SIGNAL</th>
<th>PART PIN</th>
<th>I/O MOD PIN</th>
<th>ASYNC LEVEL</th>
<th>TRANS COUNT</th>
</tr>
</thead>
<tbody>
<tr>
<td>3WAITS</td>
<td>U17-11</td>
<td>17</td>
<td>01</td>
<td>1</td>
</tr>
</tbody>
</table>

#### RESPONSE TABLE #2

<table>
<thead>
<tr>
<th>SIGNAL</th>
<th>PART PIN</th>
<th>I/O MOD PIN</th>
<th>TRANS COUNT</th>
</tr>
</thead>
<tbody>
<tr>
<td>3WAITS</td>
<td>U17-11</td>
<td>17</td>
<td>0</td>
</tr>
</tbody>
</table>
Figure 4-128: Ready Circuit Functional Test (Part D)
Programmed Functional Test

The *tst ready* program is the programmed functional test for the Ready Circuit functional block. This program checks the Ready circuit using the *gfi test* command. If the *gfi test* command fails, the *abort test* program is executed and GFI troubleshooting begins. (See the Bus Buffer functional block for a discussion of the *abort test* program).

The *gfi test* command executes a number of stimulus programs. The *ready_1, ready_2, ready_3*, and *ready_4* stimulus programs overdrive nodes in order to break the feedback loop in the Ready circuit. These programs will ask the operator to use a second clip on a second component so that the circuit can be overdriven.

```program
tst ready

!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
! FUNCTIONAL TEST of the READY functional block.               
!                                                                      
! This program tests the READY functional block of the Demo/Trainer.   
! The gfi test command and I/O module are used to perform the test. The  
! ready test involves overdriving components to break the feedback loop  
! in the ready partition. Two I/O module clips are required; one for    
! measurement and one for stimulus (overdriving).                    
!                                                                      
! TEST PROGRAMS CALLED:                                              
! abort_test (ref-pin)                                               
! If gfi has an accusation                                           
! display the accusation else                                       
! create a gfi hint for the                                         
! ref-pin and terminate the test program (GFI begins trouble-         
! shooting).                                                        
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!

if (gfi status "Ul-4") = "untested" then
  print "\n\n\nTESTING READY CIRCUIT"
  podsetup 'enable ~ready' "off"
  podsetup 'report forcing' "off"
  if (gfi status "Ul-4") = "untested" then gfi test "Ul-4"
  if (gfi status "Ul-4") = "bad" or (gfi status "Ul-2") = "bad" or
    (gfi status "Ul-3") = "bad" then
    abort_test("Ul-4")
  else
    print "READY CIRCUIT PASSES"
  end if
end if
end program
```
Figure 4-129 is the stimulus program planning diagram for the Ready Circuit functional block. The \textit{ready}_1, \textit{ready}_2, \textit{ready}_3, and \textit{ready}_4 stimulus programs use one clip for measurement and a second clip to overdrive the Ready circuit in order to break the feedback loop in this circuit. \textit{ready}_5 and \textit{ready}_6 provide stimulus to measure the operation of the I/O ready generator, U17. These two stimulus programs count how many 8 Mhz clocks occur during the wait state generated by U17.

The steps to break the Ready feedback loop to diagnose a fault are shown below:

1. Overdrive inputs U4-4 and U4-5. Then measure outputs U4-6 and U1-4. The 82284 chip (U1) synchronizes the Ready output (U4-6) to the microprocessor read/write cycles. This requires the \textit{ready}_1 stimulus program to output the level, allow enough time for the signal to get synchronized, then check the level at the output U1-4.

2. Finish breaking the Ready signal feedback loop by overdriving inputs U4-12 and U4-13, then measure the outputs U4-11, U5-3, and U4-6. In order to measure U5-3 and U4-6, the other inputs U5-1 and U4-5 must be held high so the signals will flow through the AND gates. The \textit{ready}_4 stimulus program performs this step.

3. Hold the node with output source U4-11 high. This allows signals from U6 to flow through U5-3 to U4-6. At the same time, holding U4-11 high causes output U17-11 to stabilize at a high state, allowing signals from U56 to ripple through U5-6 to U4-6. Now use the pod to exercise the Ready Circuit inputs that are driven by the Address Decode functional block. The \textit{ready}_2 stimulus program performs this sequence for all components that can be forced to use zero wait states. It does this by disabling U17 (all
components except RAM and Video RAM). Since the pod has turned \textasciitilde{}READY ENABLE OFF, the pod generates a sync pulse with zero wait states. Because the RAM and Video RAM return wait states, taking signature measurements on RAM and Video RAM will turn out to be unstable. To solve this problem, \textit{ready} 2 accesses all components except RAM and Video RAM. Then the \textit{ready} 3 stimulus program performs a similar operation, but exercises only RAM and Video RAM. \textit{ready} 3 responses are characterized by asynchronous level history and transition counts to allow the RAM and Video RAM wait state signals to be measured.

4. Measure the I/O component wait state generator, U17. The Clear input at U17-9 is toggled low. At the same time a measurement using external Clock (and Start) is made. The External Clock line is connected to the 8 MHz clock CLK and the Start line is connected to the node which includes U17-9. A Stop Count is set and transition counts and level history are measured. The \textit{ready} 6 stimulus program uses a Stop Count of four clocks and the response is expected to be low level history and zero transitions, indicating that the wait state output was low for at least four clocks. The \textit{ready} 5 stimulus program uses a Stop Count of six clocks. In this case, a response of high and low level history is expected, and a transition count of 1 is expected. These results indicate that the wait state finished within six clock cycles.

\textbf{Advice for Making GFI Work in the Presence of Ready Faults}

When a Ready fault exists, a forcing-line fault condition will be generated. However, the pod must ignore the Ready forcing-line fault condition so that the stimulus program will execute completely. Otherwise, a fault condition would be generated and GFI would terminate. To turn this report off, a SETUP REPORT FORCING \textasciitilde{}READY OFF command can be
performed. When this is done, the pod will continue to respond to the Ready signal, but will not generate a fault message. If the Ready signal is stuck high, the pod will cause the 9100A/9105A to generate a pod timeout fault condition. To cure this, a SETUP ENABLE~READY OFF command is performed. At this point, GFI will work properly and Ready problems can be isolated to the failing component or node.

More generally, GFI works best if every stimulus program turns all reporting conditions off. In addition, those stimulus programs that create activity in the kernel area, may need to turn off Enable Ready. All Demo/Trainer UUT stimulus programs related to the address bus, data bus, control signals, address decoding, interrupts, and ready circuitry turn the Ready Enable off at the beginning of the stimulus program and the turn Ready Enable back on at the end of the program.

One more note: the 80286 microprocessor uses a separate bus controller that has no feedback lines to the microprocessor. When the pod disables the Ready input and performs zero wait state operations regardless of the Ready input, the bus controller can get out of synchronization from the pod and may get confused. When this happens, an enabled line timeout fault condition is generated. The solution is to provide a handler for that fault condition in each stimulus program that enables and disables Ready. The handler for the fault condition should call a program which performs a recovery procedure. The recovery procedure depends on the UUT. Usually, forcing the Ready line active or performing a Reset will recover synchronization. Or, by disabling Ready and then performing a read or write in memory space followed by enabling Ready may recover synchronization of the 80286 pod and the bus controller. Most other microprocessors do not have this problem.
### Stimulus Program Planning

<table>
<thead>
<tr>
<th>Program: Ready_1</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Overdrives U4-8 to check the synchronized ready output</strong></td>
</tr>
<tr>
<td><strong>Measurement at:</strong></td>
</tr>
<tr>
<td>U1-4</td>
</tr>
<tr>
<td>U4-6</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Program: Ready_2</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Overdrives the node at U4-11 and also exercises the ready return lines (except VRAM and VRAMRDY)</strong></td>
</tr>
<tr>
<td><strong>Measurement at:</strong></td>
</tr>
<tr>
<td>U4-6,8</td>
</tr>
<tr>
<td>U5-3,6</td>
</tr>
<tr>
<td>U6-8</td>
</tr>
<tr>
<td>U56-8</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Program: Ready_3</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Overdrives the node at U4-11 and exercises the ready return lines VRAM and VRAMRDY</strong></td>
</tr>
<tr>
<td><strong>Measurement at:</strong></td>
</tr>
<tr>
<td>U4-6</td>
</tr>
<tr>
<td>U5-3</td>
</tr>
<tr>
<td>U6-8</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Program: Ready_4</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Breaks the ready feedback loop by overdriving the node at U4-11</strong></td>
</tr>
<tr>
<td><strong>Measurement at:</strong></td>
</tr>
<tr>
<td>U4-11</td>
</tr>
<tr>
<td>U5-3</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Program: Ready_5</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Overdrives the input to the I/O wait state generator and checks that the output U17-11 transitions from low to high within 7 clocks of the input U17-9</strong></td>
</tr>
<tr>
<td><strong>Measurement at:</strong></td>
</tr>
<tr>
<td>U17-11</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Program: Ready_6</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Overdrives the input to the I/O wait state generator and checks that the output U17-11 transitions from high to low within 4 clocks after U17-9 goes high</strong></td>
</tr>
<tr>
<td><strong>Measurement at:</strong></td>
</tr>
<tr>
<td>U17-11</td>
</tr>
</tbody>
</table>
Figure 4-129: Ready Circuit Stimulus Program Planning
program ready_1

!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!

| STIMULUS PROGRAM overdrives U4 in ready circuit. |
| Characterizes U4-6 and U1-4. |
| |
| Stimulus programs and response files are used by GFI to backtrack |
| from a falling node. The stimulus program must create repeatable UUT |
| activity and the response file contains the known-good responses for |
| the outputs in the UUT that are stimulated by the stimulus program. |
| |
| This stimulus program is one of the programs which creates activity |
| in the kernel area of the UUT. These programs create activity with |
| or without the ready circuit working properly. Because of this, all |
| the stimulus programs in the kernel area must disable the READY input |
| to the pod, then perform the stimulus, then re-enable the READY input |
| to the pod. The 80286 microprocessor has a separate bus controller; |
| for this reason, disabling ready and performing stimulus can get the |
| bus controller out of synchronization with the pod. Two fault |
| handlers trap pod timeout conditions that indicate the bus controller |
| is out of synchronization. The recover() program is executed to |
| resynchronize the bus controller and the pod. |
| |
| TEST PROGRAMS CALLED: |
| recover () |
| The 80286 microprocessor has a |
| bus controller that is totally |
| separate from the pod. In |
| some cases the pod can get out |
| of sync with the bus control- |
| ler. The recover program |
| resynchronizes the pod and the |
| bus controller. |
| |
| GRAPHICS PROGRAMS CALLED: |
| (none) |
| |
| Global Variables Modified: |
| recover_times |
| Reset to Zero |
| |
| Local Variables Modified: |
| measure_dev |
| Measurement device |
| stimulus_dev |
| Stimulus device (overdrives) |
| |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
!! FAULT HANDLERS:
!!
!
handle pod_timeout_enabled_line
  recover()
end handle
handle pod_timeout_recovered
  recover()
end handle
handle pod_timeout_no_clk
  end handle

!!!!!!!!!!!!!!!
! Main part of STIMULUS PROGRAM
!!!!!!!!!!!!!!!

recover_times = 0
!
! Let GFI determine measurement device
  if (gfi control) = "yes" then
    measure_dev = gfi device
    measure_ref = gfi ref
  else
    print "Enter reference name of part to measure:"
    print " (Choose U1, U4, U14 or U15)"
    measure_ref = "" \ input measure_ref
    if measure_ref <> "U14" then
      measure_dev = clip ref measure_ref
    else
      probe ref "U14-63" \ measure Dev = "/probe"
  end if
end if
!
! Determine stimulus device
  if measure_ref = "U4" then
    stimulus_dev = measure_dev
  else
    print "\071B[2\1B[20\1B[3;1f USING \1B[7mSECOND\1B[0m CLIP."
    stimulus_dev = clip ref "U4"
    print "\1B[20h"
  end if
  print "Stimulus Program READY_1"

(continued on the next page)

Figure 4-130: Stimulus Program (ready_1) - continued
! Setup measurement device.
podsetup 'enable -ready' "off"
podsetup 'standby function off'
podsetup 'report power' "off"
podsetup 'report forcing' "off"
podsetup 'report intr' "off"
podsetup 'report address' "off"
podsetup 'report data' "off"
podsetup 'report control' "off"
reset device measure_dev
reset device stimulus_dev
sync device measure_dev, mode "int"

! Perform Stimulus

arm device measure_dev
writepin device "U4", pin 4, level "1", mode "latch"
writepin device "U4", pin 5, level "1", mode "latch"
strobeclock device measure_dev
writepin device "U4", pin 4, level "0", mode "latch"
writepin device "U4", pin 5, level "1", mode "latch"
strobeclock device measure_dev
writepin device "U4", pin 4, level "1", mode "latch"
writepin device "U4", pin 5, level "1", mode "latch"
strobeclock device measure_dev
writepin device "U4", pin 4, level "1", mode "latch"
writepin device "U4", pin 5, level "0", mode "latch"
strobeclock device measure_dev
writepin device "U4", pin 4, level "1", mode "latch"
writepin device "U4", pin 5, level "1", mode "latch"
strobeclock device measure_dev
readout device measure_dev

clearoutputs device stimulus_dev
podsetup 'standby function on'
podsetup 'enable -ready' "on"

end program

Figure 4-130: Stimulus Program (ready_1) - continued
STIMULUS PROGRAM NAME: READY_1
DESCRIPTION: SIZE: 94 BYTES

<table>
<thead>
<tr>
<th>Node</th>
<th>Learned</th>
<th>Signal Src</th>
<th>SIG</th>
<th>Async Clk Counter</th>
<th>Counter Range</th>
<th>Priority</th>
<th>Pin</th>
</tr>
</thead>
<tbody>
<tr>
<td>U4-6</td>
<td>I/O MODULE</td>
<td>0015</td>
<td>1 0</td>
<td>TRANS</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>U1-4</td>
<td>PROBE</td>
<td>0015</td>
<td>1 0</td>
<td>TRANS</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>U1-4</td>
<td>I/O MODULE</td>
<td>0015</td>
<td>1 0</td>
<td>TRANS</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Figure 4-131: Response File (ready_1)
program ready_2

program ready_2

!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
| STIMULUS PROGRAM overdrives U4 in ready circuit.
| Characterizes U4-6 and UI-4.
| Stimulus programs and response files are used by GFI to backtrace
| from a falling node. The stimulus program must create repeatable UUT
| activity and the response file contains the known-good responses for
| the outputs in the UUT that are stimulated by the stimulus program.
| This stimulus program is one of the programs which creates activity
| in the kernel area of the UUT. These programs create activity with
| or without the ready circuit working properly. Because of this, all
| the stimulus programs in the kernel area must disable the READY input
| to the pod, then perform the stimulus, then re-enable the READY input
| to the pod. The 80286 microprocessor has a separate bus controller;
| for this reason, disabling ready and performing stimulus can get the
| bus controller out of synchronization with the pod. Two fault
| handlers trap pod timeout conditions that indicate the bus controller
| is out of synchronization. The recover() program is executed to
| resynchronize the bus controller and the pod.
| TEST PROGRAMS CALLED:
| recover () The 80286 microprocessor has a
| bus controller that is totally!
| separate from the pod. In
| some cases the pod can get out
| of sync with the bus control-
| ler. The recover program
| resynchronizes the pod and the
| bus controller.
| GRAPHICS PROGRAMS CALLED:
| (none)
| Global Variables Modified:
| recover_times Reset to Zero
| Local Variables Modified:
| measure_dev Measurement device
| stimulus_dev Stimulus device (overdrives)
| !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
| ! Main Declarations
| !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
| declare global numeric recover_times

(continued on the next page)

Figure 4-132: Stimulus Program (ready_2)
handle pod_timeout_enabled_line
  recover()
end handle
handle pod_timeoutRecovered
  recover()
end handle
handle pod_timeout_no_clk
end handle

!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
! Main part of STIMULUS PROGRAM
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!

recover_times = 0

! Let GFI determine measurement device

if (gfi control) = "yes" then
  measure_dev = gfi device
  measure_ref = gfi ref
else
  print "Enter reference name of part to measure:
  print " (Chose U1, U4, U5, U6, U56 or U17)"
  measure_ref = "" \ input measure_ref
  measure_dev = clip ref measure_ref
end if

! Determine stimulus device

if measure_ref = "U1" then
  print "\07\1B[23\1B[0\1B[3;1f USING \1B[7mSECOND\1B[0m CLIP."
  stimulus_dev = clip ref "U4"
  print "\1B[0h"
else
  stimulus_dev = measure_dev
end if
print "Stimulus Program READY_2"

! Setup measurement device.

podsetup 'enable 'ready' "off"
podsetup 'report power' "off"
podsetup 'report forcing' "off"
podsetup 'report intr' "off"
podsetup 'report address' "off"
podsetup 'report data' "off"
podsetup 'report control' "off"
lo_byte = getspace space "i/o", size "byte"
mem_word = getspace space "memory", size "word"

(continued on the next page)

Figure 4-132: Stimulus Program (ready_2) - continued
reset device measure_dev
reset device stimulus_dev
sync device measure_dev, mode "pod"
sync device "/pod", mode "data"
old_cal = getoffset device measure_dev
setoffset device measure_dev, offset (1000000 - 56)

if measure_ref = "U5" then
  writepin device "U5", pin 2, level "1", mode "latch"
else if measure_ref = "U4" or measure_ref = "U1" then
  writepin device "U4", pin 11, level "1", mode "latch"
end if

! Stimulate ICs and capture response.

arm device measure_dev
setspace (mem word)
read addr $30000
read addr $40000
read addr $50000
read addr $60000
read addr $70000
setspace (io byte)
read addr 0
read addr $2000
read addr $4000
readout device measure_dev

if stimulus_dev <> "/probe" then clearoutputs device stimulus_dev
setoffset device measure_dev, offset old_cal
podsetup 'enable -ready""on"

end program

Figure 4-132: Stimulus Program (ready_2) - continued
**STIMULUS PROGRAM NAME:** READY_2  
**DESCRIPTION:**  
**SIZE:** 143 BYTES

<table>
<thead>
<tr>
<th>Node</th>
<th>Signal Src</th>
<th>Learned With</th>
<th>SIG</th>
<th>Async Clk</th>
<th>Counter</th>
<th>Counter Range</th>
<th>Pin</th>
<th>Priority</th>
</tr>
</thead>
<tbody>
<tr>
<td>U4-6</td>
<td>I/O MODULE</td>
<td>0000</td>
<td>1</td>
<td>0</td>
<td>TRANS</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>U4-8</td>
<td>PROBE</td>
<td>007E</td>
<td>1</td>
<td>0</td>
<td>TRANS</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>U5-8</td>
<td>I/O MODULE</td>
<td>007E</td>
<td>1</td>
<td>0</td>
<td>TRANS</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>U5-6</td>
<td>I/O MODULE</td>
<td>0086</td>
<td>1</td>
<td>0</td>
<td>TRANS</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>U56-8</td>
<td>PROBE</td>
<td>0086</td>
<td>1</td>
<td>0</td>
<td>TRANS</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>U6-8</td>
<td>I/O MODULE</td>
<td>0078</td>
<td>1</td>
<td>0</td>
<td>TRANS</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Figure 4-133: Response File (ready_2)
program ready_3

!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
| STIMULUS PROGRAM toggles ready circuit inputs which generate         |
| wait states.                                                          |
|                                                                   |
| Stimulus programs and response files are used by GPI to backtrace     |
| from a failing node. The stimulus program must create repeatable UUT |
| activity and the response file contains the known-good responses for |
| the outputs in the UUT that are stimulated by the stimulus program. |
|                                                                   |
| This stimulus program is one of the programs which creates activity |
| in the kernel area of the UUT. These programs create activity with  |
| or without the ready circuit working properly. Because of this, all |
| the stimulus programs in the kernel area must disable the READY input|
| to the pod, then perform the stimulus, then re-enable the READY input|
| to the pod. The 80286 microprocessor has a separate bus controller;   |
| for this reason, disabling ready and performing stimulus can get the |
| bus controller out of synchronization with the pod. Two fault        |
| handlers trap pod timeout conditions that indicate the bus controller|
| is out of synchronization. The recover() program is executed to     |
| resynchronize the bus controller and the pod.                       |
|                                                                   |
| TEST PROGRAMS CALLED:                                                |
| | recover ()                                                          |
| |                                                                   |
| | The 80286 microprocessor has a bus controller that is totally      |
| | separate from the pod. In some cases the pod can get out of sync   |
| | with the bus controller. The recover program resynchronizes the pod |
| | and the bus controller.                                           |
| |                                                                   |
| GRAPHICS PROGRAMS CALLED:                                           |
| | (none)                                                             |
| |                                                                   |
| Global Variables Modified:                                          |
| | recover_times                                                       |
| | Reset to Zero                                                       |
| |                                                                   |
| Local Variables Modified:                                           |
| | measure_dev                                                         |
| | Measurement device                                                  |
| | stimulus_dev                                                        |
| | Stimulus device (overdrives)                                       |
| !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!

!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
| Main Declarations                                                    |
| !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!|

| declare global numeric recover_times                                  |

(continued on the next page)
!! FAULT HANDLERS: !!

handle pod_timeout_enabled_line
  recover()
end handle
handle pod_timeout_recovered
  recover()
end handle
handle pod_timeout_no_clk
end handle

!! Main part of STIMULUS PROGRAM !!

recover_times = 0

! Let GFI determine measurement device

if (gfi control) = "yes" then
  measure_dev = gfi device
  measure_ref = gfi ref
else
  print "Enter reference name of part to measure:";
  print "Choose U1, U4, U5 or U6";
  measure_ref = "" \ input measure_ref
  measure_dev = clip ref measure_ref
end if

! Determine stimulus device

if measure_ref = "U1" then
  print "\07\1B[2J\1B[201\1B[3;1I USING \1B[?mSECOND\1B[0m CLIP."
  stimulus_dev = clip ref "U4"
  print "\1B[20h"
else
  stimulus_dev = measure_dev
end if
print "Stimulus Program READY_3"

(continued on the next page)

Figure 4-134: Stimulus Program (ready_3) - continued
! Setup measurement device.

podsetup 'enable -ready' "off"
podsetup 'standby function off'
podsetup 'report power' "off"
podsetup 'report forcing' "off"
podsetup 'report intr' "off"
podsetup 'report address' "off"
podsetup 'report data' "off"
podsetup 'report control' "off"
io_byte = getspace space "i/o", size "byte"
mem_word = getspace space "memory", size "word"
reset device measure_dev
reset device stimulus_dev
sync device measure_dev, mode "pod"
sync device "/pod", mode "data"
old_cal = getoffset device measure_dev
setoffset device measure_dev, offset (1000000 - 56)

if measure_ref = "U5" then
   writepin device "U5", pin 2, level "1", mode "latch"
   writepin device "U5", pin 4, level "1", mode "latch"
else if measure_ref = "U4" or measure_ref = "U1" then
   writepin device "U4", pin 11, level "1", mode "latch"
end if

! Stimulate ICs and capture response.

arm device measure_dev  ! Start response capture.
   setspace (mem_word)
   read addr 0  ! RAM0
   read addr $10000  ! RAM1
   write addr $20000, data 0  ! VRAM (write only)
   readout device measure_dev  ! End response capture.

clearoutputs device stimulus_dev
setoffset device measure_dev, offset old_cal
podsetup 'standby function on'
podsetup 'enable -ready' "on"

end program

Figure 4-134: Stimulus Program (ready_3) - continued
### Response Data

<table>
<thead>
<tr>
<th>Node</th>
<th>Signal Src</th>
<th>Learned With</th>
<th>SIG</th>
<th>Async Clk Counter LVL</th>
<th>LVL Mode</th>
<th>Counter Range</th>
<th>Pin</th>
</tr>
</thead>
<tbody>
<tr>
<td>U4-6</td>
<td>I/O MODULE</td>
<td>10</td>
<td></td>
<td>TRANS</td>
<td>3</td>
<td></td>
<td></td>
</tr>
<tr>
<td>U5-3</td>
<td>I/O MODULE</td>
<td>10</td>
<td></td>
<td>TRANS</td>
<td>3</td>
<td></td>
<td></td>
</tr>
<tr>
<td>U6-8</td>
<td>I/O MODULE</td>
<td>10</td>
<td></td>
<td>TRANS</td>
<td>3</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

*Figure 4-135: Response File (ready_3)*
program ready_4

!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
| STIMULUS PROGRAM overdrives U4 in ready circuit. |
| Characterizes U4-6 and U1-4. |
| |
| Stimulus programs and response files are used by GFI to backtrace |
| from a falling node. The stimulus program must create repeatable UUT |
| activity and the response file contains the known-good responses for |
| the outputs in the UUT that are stimulated by the stimulus program. |
| |
| This stimulus program is one of the programs which creates activity |
| in the kernel area of the UUT. These programs create activity with |
| or without the ready circuit working properly. Because of this, all |
| the stimulus programs in the kernel area must disable the READY input |
| to the pod, then perform the stimulus, then re-enable the READY input |
| to the pod. The 80286 microprocessor has a separate bus controller; |
| for this reason, disabling ready and performing stimulus can get the |
| bus controller out of synchronization with the pod. Two fault |
| handlers trap pod timeout conditions that indicate the bus controller |
| is out of synchronization. The recover() program is executed to |
| resynchronize the bus controller and the pod. |
| |
| TEST PROGRAMS CALLED: |
| recover () |
| |
| The 80286 microprocessor has a |
| bus controller that is totally |
| separate from the pod. In |
| some cases the pod can get out |
| of sync with the bus control- |
| ler. The recover program |
| resynchronizes the pod and the |
| bus controller. |
| |
| GRAPHICS PROGRAMS CALLED: |
| (none) |
| |
| Global Variables Modified: |
| recover_times |
| Reset to Zero |
| |
| Local Variables Modified: |
| measure_dev |
| Measurement device |
| stimulus_dev |
| Stimulus device (overdrives) |

!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
| Main Declarations |
|!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!|

declare global numeric recover_times

(continued on the next page)

Figure 4-136: Stimulus Program (ready_4)
handle pod_timeout_enabled_line
   recover()
end handle
handle pod_timeout_recovered
   recover()
end handle
handle pod_timeout_no_clk
end handle

Main part of STIMULUS PROGRAM

recover_times = 0

Let GFI determine measurement device

if (gfi control) = "yes" then
   measure_dev = gfi device
   measure_ref = gfi ref
else
   print "Enter reference name of part to measure:"
   print " (Choose U4, U5 or U17)"
   measure_ref = "" \ input measure_ref
   measure_dev = clip ref measure_ref
end if

Determine stimulus device

if measure_ref = "U4" then
   print \071B[2J\1B[20\1B[3;1f
   stimulus_dev = clip ref "U45"
else if measure_ref = "U5" then
   print \071B[2J\1B[20\1B[3;1f
   stimulus_dev = clip ref "U45"
else if measure_ref = "U17" then
   print \071B[2J\1B[20\1B[3;1f
   stimulus_dev = clip ref "U4"
end if
print "\1B[20h"
print "Stimulus Program READY_4"

(continued on the next page)
! Setup measurement device.

    podsetup 'enable -ready' "off"
    podsetup 'report power' "off"
    podsetup 'report forcing' "off"
    podsetup 'report intr' "off"
    podsetup 'report address' "off"
    podsetup 'report data' "off"
    podsetup 'report control' "off"
    reset device measure_dev
    sync device measure_dev, mode "int"
    sync device stimulus_dev, mode "int"

    if measure_ref = "U4" then
        storepatt device "U4", pin 12, patt "10111"
        storepatt device "U4", pin 13, patt "11101"
        storepatt device "U45", pin 6, patt "00000"
        storepatt device "U45", pin 3, patt "00000"
    else if measure_ref = "U5" then
        storepatt device "U5", pin 1, patt "11111"
        storepatt device "U17", pin 9, patt "10101"
    else if measure_ref = "U17" then
        storepatt device "U4", pin 12, patt "10111"
        storepatt device "U4", pin 13, patt "11101"
    end if

! Provide stimulus to UUT using I/O module to overdrive.

    arm device measure_dev
    if measure_ref = "U4" then
        writepatt device "U45,U4", mode "pulse"
    else if measure_ref = "U5" then
        writepatt device "U17,U5", mode "pulse"
    else if measure_ref = "U17" then
        writepatt device "U4", mode "pulse"
    end if
    readout device measure_dev

    podsetup 'enable -ready' "on"
end program

Figure 4-136: Stimulus Program (ready_4) - continued
<table>
<thead>
<tr>
<th>Node</th>
<th>Signal Src</th>
<th>Learned</th>
<th>SIG</th>
<th>Async Clk</th>
<th>Counter</th>
<th>Priority</th>
<th>Pin</th>
</tr>
</thead>
<tbody>
<tr>
<td>U4-11</td>
<td>I/O MODULE</td>
<td>0015</td>
<td>1</td>
<td>0</td>
<td>TRANS</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>U5-3</td>
<td>I/O MODULE</td>
<td>000A</td>
<td>1</td>
<td>0</td>
<td>TRANS</td>
<td>1</td>
<td></td>
</tr>
</tbody>
</table>

Figure 4-137: Response File (ready_4)
program ready_5

!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
! STIMULUS PROGRAM characterizes the ready circuit.
!
! Stimulus programs and response files are used by GFI to backtrace
! from a failing node. The stimulus program must create repeatable UUT
! activity and the response file contains the known-good responses for
! the outputs in the UUT that are stimulated by the stimulus program.
!
! This stimulus program is one of the programs which creates activity
! in the kernel area of the UUT. These programs create activity with
! or without the ready circuit working properly. Because of this, all
! the stimulus programs in the kernel area must disable the READY input
! to the pod, then perform the stimulus, then re-enable the READY input
! to the pod. The 80286 microprocessor has a separate bus controller;
! for this reason, disabling ready and performing stimulus can get the
! bus controller out of synchronization with the pod. Two fault
! handlers trap pod timeout conditions that indicate the bus controller
! is out of synchronization. The recover() program is executed to
! resynchronize the bus controller and the pod.
!
! TEST PROGRAMS CALLED:
! recover ()
! The 80286 microprocessor has a
! bus controller that is totally
! separate from the pod. In
! some cases the pod can get out
! of sync with the bus control-
! ler. The recover program
! resynchronizes the pod and the
! bus controller.
!
! check_meas (device, start, stop, clock, enable)
! Checks to see if the measure-
! ment is complete using the
! TL/I checkstatus command. If
! the measurement times out then
! redisplay connect locations.
!
! GRAPHICS PROGRAMS CALLED:
! (none)
!
! Local Variables Modified:
! done returned from check_meas()
!
! Global Variables Modified:
! recover_times Reset to Zero
!
! Local Variables Modified:
! measure_dev Measurement device
! stimulus_dev Stimulus device (overdrives)

!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!

(continued on the next page)
Main Declarations

declare global numeric recover_times
declare numeric done = 0

FAULT HANDLERS:

handle pod_timeout_enabled_line
  recover()
end handle
handle pod_timeoutRecovered
  recover()
end handle

Main part of STIMULUS PROGRAM

recover_times = 0

Let GFI determine the measurement device.

if (gfi control) = "yes" then
  measure_dev = gfi device
  measure_ref = gfi ref
else
  print "Enter reference name of part to measure:
  print " (Choose U5 or U17)"
  measure_ref = "\" input measure_ref
  measure_dev = clip ref measure_ref
end if
print "Stimulus Program READY_5"

Set addressing mode and setup measurement device.

podsetup 'enable ~ready' "off"
podsetup 'standby function off'
podsetup 'report power' "off"
podsetup 'report forcing' "off"
podsetup 'report intr' "off"
podsetup 'report address' "off"
podsetup 'report data' "off"
podsetup 'report control' "off"
sitespace{ getspace( "i/o", "byte" )}
reset device measure_dev
sync device measure_dev, mode "ext"
enable device measure_dev, mode "high"
edge device measure_dev, start "^s", stop "count", clock "^-"
stopcount device measure_dev, count 7

(continued on the next page)
! Prompt user to connect external lines.

if measure_ref = "U17" then
  connect device measure_dev, start "U4-11", clock "U1-10", common "gnd"
else
  connect device measure_dev, start "U17-9", clock "U1-10", common "gnd"
end if

! External lines determine measurement.

loop until done = 1
  arm device measure_dev
  read addr 0
  done = check_meas(measure_dev,"U4-11", "**", "U1-10", "**")
  readout device measure_dev
end loop

clearoutputs device measure_dev
podsetup 'standby function on'
podsetup 'enable ~ready' "on"

end program
### Response Data Table

<table>
<thead>
<tr>
<th>Node</th>
<th>Signal Src</th>
<th>Learned With SIG</th>
<th>Async Clk LVL</th>
<th>LVL Mode</th>
<th>Counter Range</th>
<th>Priority Pin</th>
</tr>
</thead>
<tbody>
<tr>
<td>U17-11</td>
<td>I/O MODULE</td>
<td>1 0</td>
<td>TRANS</td>
<td>1</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Figure 4-139: Response File (ready_5)**
program ready_6

!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
! STIMULUS PROGRAM to wiggle all address lines from the uP.
!
! Stimulus programs and response files are used by GFI to backtrace
! from a failing node. The stimulus program must create repeatable UUT
! activity and the response file contains the known-good responses for
! the outputs in the UUT that are stimulated by the stimulus program.
!
! This stimulus program is one of the programs which creates activity
! in the kernel area of the UUT. These programs create activity with
! or without the ready circuit working properly. Because of this, all
! the stimulus programs in the kernel area must disable the READY input
! to the pod, then perform the stimulus, then re-enable the READY input
! to the pod. The 80286 microprocessor has a separate bus controller;
! for this reason, disabling ready and performing stimulus can get the
! bus controller out of synchronization with the pod. Two fault
! handlers trap pod timeout conditions that indicate the bus controller
! is out of synchronization. The recover() program is executed to
! resynchronize the bus controller and the pod.
!
! TEST PROGRAMS CALLED:
! recover ()
! The 80286 microprocessor has a
! bus controller that is totally
! separate from the pod. In some
cases the pod can get out of sync
with the bus controller. The recover
program resynchronizes the pod and the
bus controller.
!
! GRAPHICS PROGRAMS CALLED:
! (none)
!
! Global Variables Modified:
! recover_times Reset to Zero
!
! Local Variables Modified:
! measure_dev Measurement device
! stimulus_dev Stimulus device (overdrives)

!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
declare global numeric recover_times
declare numeric done = 0

handle pod_timeout_enabled_line
  recover()
end handle
handle pod_timeout_recovered
  recover()
end handle

recover_times = 0

! Let GFI determine the measurement device.

  if (gfi control) = "yes" then
    measure_dev = gfi device
    measure_ref = gfi ref
  else
    print "Enter reference name of part to measure:" 
    print " (Choose U5 or U17)" 
    measure_ref = "" \ input measure_ref
    measure_dev = clip ref measure_ref
  end if
  print "Stimulus Program READY_6"

! Set addressing mode and setup measurement device.

  podsetup 'enable ~ready' "off"
  podsetup 'standby function off'
  podsetup 'report power' "off"
  podsetup 'report forcing' "off"
  podsetup 'report intr' "off"
  podsetup 'report address' "off"
  podsetup 'report data' "off"
  podsetup 'report control' "off"
  setspace( getspace( "i/o", "byte" ))
  reset device measure_dev
  sync device measure_dev, mode "ext"
  enable device measure_dev, mode "high"
  edge device measure_dev, start "+", stop "count", clock "+" 
  stopcount device measure_dev, count 4

(continued on the next page)
! Prompt user to connect external lines.

    if measure_ref = "U17" then
      connect device measure_dev, start "U4-11", clock "U1-10", common "gnd"
    else
      connect device measure_dev, start "U17-9", clock "U1-10", common "gnd"
    end if

! External lines determine measurement.

    loop until done - 1
      arm device measure_dev
      read addr 0
      done = check_meas(measure_dev,"U4-11", "+", "U1-10", "+")
    readout device measure_dev
    end loop

clearoutputs device measure_dev
podsetup 'standby function on'
podsetup 'enable -ready' "on"

end program

Figure 4-140: Stimulus Program (ready_6) - continued
**STIMULUS PROGRAM NAME: READY_6**

**DESCRIPTION:**

<table>
<thead>
<tr>
<th>Node Signal Src</th>
<th>Learned With</th>
<th>SIG</th>
<th>Async Ck Counter DVL</th>
<th>DVL Mode</th>
<th>Counter Range Pin</th>
</tr>
</thead>
<tbody>
<tr>
<td>U17-11</td>
<td>I/O MODULE</td>
<td>1</td>
<td>0</td>
<td>TRANS</td>
<td>0</td>
</tr>
</tbody>
</table>

**SIZE:** 70 BYTES

---

**Figure 4-141: Response File (ready_6)**
Summary of Complete Solution for Ready Circuit

The entire set of programs and files needed to test and GFI troubleshoot the Ready Circuit functional block is shown below. The format below is similar to a 9100A/9105A UUT directory (you could consider the functional block to be a small UUT), but in addition shows the use of each program and the location in this manual for each file.

UUT DIRECTORY
(Complete File Set for Ready Circuit)

Programs (PROGRAM):

<table>
<thead>
<tr>
<th>Program</th>
<th>Description</th>
<th>Location</th>
</tr>
</thead>
<tbody>
<tr>
<td>TST_READY</td>
<td>Functional Test</td>
<td>Section 4.14.5</td>
</tr>
<tr>
<td>READY_1</td>
<td>Stimulus Program</td>
<td>Figure 4-130</td>
</tr>
<tr>
<td>READY_2</td>
<td>Stimulus Program</td>
<td>Figure 4-132</td>
</tr>
<tr>
<td>READY_3</td>
<td>Stimulus Program</td>
<td>Figure 4-134</td>
</tr>
<tr>
<td>READY_4</td>
<td>Stimulus Program</td>
<td>Figure 4-136</td>
</tr>
<tr>
<td>READY_5</td>
<td>Stimulus Program</td>
<td>Figure 4-138</td>
</tr>
<tr>
<td>READY_6</td>
<td>Stimulus Program</td>
<td>Figure 4-140</td>
</tr>
</tbody>
</table>

Stimulus Program Responses (RESPONSE):

<table>
<thead>
<tr>
<th>Program</th>
<th>Location</th>
</tr>
</thead>
<tbody>
<tr>
<td>READY_1</td>
<td>Figure 4-131</td>
</tr>
<tr>
<td>READY_2</td>
<td>Figure 4-133</td>
</tr>
<tr>
<td>READY_3</td>
<td>Figure 4-135</td>
</tr>
<tr>
<td>READY_4</td>
<td>Figure 4-137</td>
</tr>
<tr>
<td>READY_5</td>
<td>Figure 4-139</td>
</tr>
<tr>
<td>READY_6</td>
<td>Figure 4-141</td>
</tr>
</tbody>
</table>

Node List (NODE):

NODELIST

Appendix B

Text Files (TEXT):

Reference Designator List (REF):

REFLIST

Appendix A

Compiled Database (DATABASE):

GFIDATA

Compiled by the 9100A
OTHER FUNCTIONAL BLOCKS AND CIRCUITS 4.15.

The 9100A/9105A provides the capability to handle a number of special circuits or situations. Among these are watchdog timers forcing lines, feedback loops, and in-circuit component testing.

Watchdog Timers 4.15.1.

Watchdog timers usually interfere with testing and troubleshooting. If your UUT has a watchdog timer, your test procedure or program must disable it before performing tests.

Many watchdog timers initiate a master reset when they detect incorrect activity. Others may use a high-priority interrupt line to reset the system.

Whenever possible, physically disable the watchdog timer with a jumper or switch provided for that purpose. If the watchdog timer cannot be disabled at the UUT, the 9100A/9105A may be able to ignore it with the SETUP POD REPORT FORCING SIGNAL ACTIVE OFF keypad command, or disable it with a command like SETUP POD ENABLE READY ON/OFF. Be very careful, however, when doing this. Read the precautions about these commands in Section 4.15.2, "Forcing Lines."

Forcing Lines 4.15.2.

In some situations, forcing lines must be disabled (disconnected from the pod microprocessor) during a test. You can do this with the SETUP POD ENABLE READY ON/OFF keypad command ("READY" is a pod-dependent choice; some pods may call this line by a different name).

Exercise care whenever you disable a forcing line. Write or read commands to circuits that generate wait states through a Ready line may become unpredictable after the Ready line is disabled at the pod.
In addition to disabling forcing lines, you can also ignore them. The SETUP POD REPORT FORCING SIGNAL ACTIVE OFF keypad command will prevent the reporting of forcing lines. In this mode, the pod behaves normally but forcing conditions are not reported by the pod to the 9100A/9105A.

Exercise care with this mode also. The pod’s hardware performance is not affected and the pod will continue reacting to the forcing line. If the UUT generates a permanent wait state using a forcing line, the pod will halt and the system will display a timeout message. Other fault-indicating signals on your UUT will also be ignored if the forcing line is disabled. Be sure that your UUT hardware is not affected by the same forcing line.

**Breaking Feedback Loops**

4.15.3.

Microprocessor-based systems often have several feedback loops. The microprocessor and the components tied to the data and address buses form a large feedback loop. Most of the loops in the system will be broken when the microprocessor is replaced by the pod, because the pod can selectively ignore or report conditions of status and forcing lines. However, there may be additional loops which are not broken by the pod.

Figure 4-125 shows a feedback loop in the Ready functional block of the Demo/Trainer UUT. The READY output (U1-4) is fed back as an input at U4-12.

To test a functional block that contains a feedback loop, drive all of its inputs, including the inputs connected to outputs that form the feedback loop, and measure the outputs. Use the I/O module to overdrive inputs while measuring signature, level, and count at the outputs.

**Visual and Acoustic Interfaces**

4.15.4.

Some circuits, such as LEDs and beepers, have both electrical characteristics and visual or acoustic characteristics. In general, stimulus programs should ignore the visual or acoustic
characteristics and measure only the electrical characteristics. The functional tests should prompt the test operator to verify the visual or acoustical characteristics.

If the functional test fails, use the gfi test command. If gfi test fails, start GFI troubleshooting. If the functional test fails and gfi test passes, the part is bad, since the part operates incorrectly but the electrical signals at the part are good.

In the case of the Parallel I/O functional block on the Demo/Trainer UUT, the functional test includes a prompt to the operator to verify the correct display on the LEDs. If the LEDs fail, the Parallel I/O functional test should perform a gfi test, which will run the stimulus programs and check the electrical properties. If gfi test passes (when the Parallel I/O functional test failed), it means that the electrical characteristics are good but the display is bad. The LEDs are bad and the operator should be prompted to replace them. If the gfi test fails, GFI troubleshooting can begin at the pin where the gfi test failed.

**In-Circuit Component Tests**

If you wish, you can write TL/1 programs to test individual components rather than using the GFI to do so. These in-circuit component tests use a sequence of ones and zeroes defined with the TL/1 storepatt command and executed by the TL/1 writepatt command to overdrive the inputs of the component to be tested while measuring the signatures or level histories of its outputs. A test operator runs these tests by using the EXEC key to run the required program.
(This page is intentionally blank.)
THE UUT GO/N O-GO TEST IS THE THIRD OF FOUR MODULAR LEVELS IN PROGRAMMING THE 9100A, AS SHOWN IN FIGURE 5-1. IN THIS THIRD LEVEL, THE GO/N O-GO TEST DETERMINES WHETHER THE UUT IS GOOD (PASSES) OR BAD (FAILS). THE GO/N O-GO TEST COMBINES BUILT-IN FUNCTIONAL TEST COMMANDS WITH FUNCTIONAL TESTS DESIGNED BY THE PROGRAMMER.

THE GO/N O-GO TEST IS SIMPLE BECAUSE IT BUILDS ON THE TESTS OF FUNCTIONAL BLOCKS. IT DETERMINES ONLY WHETHER THE ENTIRE UUT IS GOOD OR BAD. IT DOES NOT DETERMINE WHICH FUNCTIONAL BLOCK IS CAUSING A FAILURE.

SUPPOSE A UUT HAS 14 FUNCTIONAL BLOCKS AND A FUNCTIONAL TEST IS DEFINED FOR EACH OF THEM. ONE WAY TO CREATE A GO/N O-GO TEST IS TO PERFORM ALL 14 FUNCTIONAL TESTS. SOME BLOCKS, HOWEVER, CAN BE TESTED INDIRECTLY BY TESTING OTHER BLOCKS. FOR EXAMPLE, THE BUS BUFFER IS ASSUMED TO BE GOOD IF THE ROM, RAM, AND OTHER BLOCKS PASS THEIR TESTS. THEREFORE, A SECOND WAY TO CREATE THE GO/N O-GO TEST IS TO PERFORM FUNCTIONAL TESTS ONLY ON FUNCTIONAL BLOCKS WHICH CANNOT BE TESTED INDIRECTLY BY TESTING OTHER BLOCKS.
Level 1

- Stimulus Programs for Nodes
- Learned Node Responses from Known-Good UUT
- Node List and Reference Designator List (Both Optional)

Level 2

Functional Tests of Entire Functional Blocks

Level 3

Go/No-Go Test for the Entire UUT

Level 4

Go/No-Go Test for the Entire UUT, with Fault Isolation to the Block Level

Figure 5-1: UUT Go/No-Go Functional Testing (Level 3)
Figure 5-2 shows the steps used to reach a go/no-go status decision. Care must be taken to ensure that your go/no-go test really does test the UUT for all possible faults.

Figure 5-3 shows the structure of a go/no-go functional test for the Demo/Trainer UUT. For this UUT, only six functional blocks need to be tested for the go/no-go functional test of the UUT: Microprocessor Bus, RAM, ROM, Parallel I/O, Serial I/O, and Video. The microprocessor bus test is run first because it is built-in, fast, and provides excellent diagnostic information. A failure on the microprocessor bus will cause most other circuits to fail, so it is most efficient to check this functional block first.

In the Demo/Trainer UUT, the following functional blocks are tested indirectly by the go/no-go test:

- Clock and Reset
- Ready Circuit
- Interrupt Circuit
- Bus Buffer
- Dynamic RAM Timing
- Address Decode
- Video Control
- Video RAM

Figure 5-4 is a listing of the go/no-go functional test program for the Demo/Trainer UUT. It calls the functional test for each of the functional blocks which must be tested directly for the UUT go/no-go functional test to be complete. The remaining functional blocks are tested indirectly; if they fail, one of the six blocks that is tested by the go/no-go test will fail also.

EVALUATING TEST EFFECTIVENESS

5.3.

The purpose of the go/no-go test is to determine whether the UUT is good or bad. Two measures are frequently used to evaluate how well a go/no-go functional test performs: node activity and fault coverage. Node activity is important because
Figure 5-2: Go/No-Go Test Sequence
Test Microprocessor Bus

Test RAM

Test ROM

Test Parallel I/O

Test Serial I/O

Test Video

Figure 5-3: Demo/Trainer UUT Go/No-Go Test
program go_nogo

The Go/No-Go program is the highest level of the functional testing and fault handlers. The purpose of the Go/No-Go test is to determine whether the UUT is good or bad. This program executes six programs which test the six major functional blocks (Microprocessor Bus, ROM, RAM, Parallel I/O, Serial I/O, and Video functional blocks). By testing the six major functional blocks, the remaining functional blocks are indirectly tested.

TEST PROGRAMS CALLED:

test_bus ()

Test the microprocessor bus, buffered bus, and address select logic.

test_rom ()

Test the ROM functional block of the Demo/Trainer UUT.

test_ram ()

Test the RAM functional block of the Demo/Trainer UUT.

test_pia ()

Test the PARALLEL I/O functional block of the Demo/Trainer UUT.

test_rs232 ()

Test the SERIAL I/O functional block and the Interrupt Circuit functional block of the Demo/Trainer UUT.

test_video ()

Test the VIDEO circuit of the Demo/Trainer UUT.

SETUP AND SYSTEM INITIALIZATION

podsetup 'report power' "on" ! Turn on reporting functions except
podsetup 'report intr' "off" ! interrupt which is tested in the
podsetup 'report address' "on" ! SERIAL I/O test (test_rs232).
podsetup 'report control' "on"
podsetup 'report data' "on"
podsetup 'report forcing' "on"

This is the go/no-go test which runs the major functional tests. !

CLEAR ALL GIF RECOMMENDATIONS

execute test_bus()
execute test_rom()
execute test_ram()
execute test_pia()
execute test_rs232()
execute test_video()
end program

Figure 5-4: Go/No-Go Test for Demo/Trainer UUT
each node on the UUT must be exercised for a thorough functional test.

However, activity on each node is not a sufficient evaluation of test effectiveness. In addition, you need to evaluate how well your test detects faults in the UUT. This is done by injecting faults (such as stuck lows, stuck highs, intermittent highs, or intermittent lows) at each node in the UUT while running your functional test to see if the test fails. The 9100A/9105A probe (used as a source) provides a convenient tool for this purpose.

Fault coverage is the percentage of faults that will be detected by the functional test software. It is often measured as the ratio of the number of nodes where injected faults can be detected by a test to the total number of nodes in the UUT. This ratio is usually expressed in percent. If the fault coverage is not high, you can analyze the pattern of faults that are not detected to determine additions to your test program to increase the fault coverage.

EXECUTING UUT SELF-TESTS

Self-test routines contained in UUT memory can be executed from the 9100A/9105A by pressing the RUN UUT key at the operator's keypad and entering the UUT's starting address of the routine. These self-test routines can also be run from TL/I programs by using the runuut command. Self-test routines typically save their test results in UUT RAM. The 9100A/9105A can later read the appropriate RAM addresses to get these results.

An I/O module can generate one hardware breakpoint (system interrupt) upon detection of any user-defined combination of logic-highs and logic-lows on selected I/O module lines. This feature may be invoked at the operator's keypad (SET I/O MOD COMPARE WORD command), or through program execution. Once set up for a breakpoint, the I/O module continuously monitors the specified lines while other functions (such as RUN UUT) are performed. When the breakpoint event occurs, RUN UUT execution halts. A breakpoint message will interrupt any
current system activity. If a program is being executed, it may redirect the breakpoint message through a fault condition handler, as described in Section 6 of this manual.

A complete functional test for a UUT might begin with the BUS, RAM, and ROM tests, followed by execution of UUT self-test routines. By using RUN UUT breakpoints to detect addresses, data, and other UUT logic levels, the program can integrate the UUT's self-tests with 9100A/9105A functional tests.

Some pods can also generate UUT breakpoints without using the I/O module. For these pods, breakpoint-related softkeys appear when the RUN UUT key is pressed. Consult your pod manual for these pod-specific breakpoint capabilities, if any.

EXECUTING DOWNLOADED MACHINE CODE 5.5.

After part of the UUT RAM has been tested and found to be good, machine code can be downloaded to the tested RAM and executed. The machine code may be downloaded using a series of WRITE commands or the WRITE BLOCK command, which downloads an entire Motorola-format user file.

After the code is downloaded, you can execute it with the RUN UUT command, specifying the code's starting address. Although most testing can be done efficiently through the TL/1 test language, downloading machine code is useful when the code for a test already exists, when the testing must be done at machine-code speeds, or when a feature not supported by the pod must be used as part of the test.

The pod's microprocessor bus cycles are actually done at full UUT speed. The 9100A/9105A, however, is often slower than the UUT. For example, when the system performs a looping READ, each bus cycle is at full UUT speed but individual read operations are not done one immediately after the other.
Section 6

Identifying a Faulty Functional Block

After the go/no-go test determines that a UUT is faulty, the next step is to identify the failing functional block. Doing so before starting to troubleshoot will greatly improve troubleshooting efficiency because troubleshooting can begin closer to the failure and will take less time to reach the failing node. In addition, fault detection will be more accurate because the diagnostic test can check for special types of faults, such as bus contention, before troubleshooting begins.

Programs that identify faulty functional blocks are called diagnostic programs. Diagnostic programs, which are a subset of troubleshooting procedures, build on the UUT go/no-go test, functional tests of blocks, and stimulus programs. They are the last of the four modular levels in programming the 9100A, as shown in Figure 6-1. In this fourth programming level, fault condition handlers and gfi hint commands are added to the UUT go/no-go test to create a diagnostic program that traps faults and initiates tests of functional blocks that may be responsible for the fault, thereby isolating the block that is causing the UUT to fail. In addition, a failing output of the faulty block is identified as a starting point for backtracing toward the fault that causes the block to fail. At that point, GFI troubleshooting (the GFI key on the operator's keypad) can be used to backtrace to the bad node or component.
Level 1
- Stimulus Programs for Nodes
- Learned Node Responses from Known-Good UUT
- Node List and Reference Designator List (Both Optional)

Level 2

Functional Tests of Entire Functional Blocks

Level 3

Go/No-Go Test for the Entire UUT

Level 4

Go/No-Go Test for the Entire UUT, with Fault Isolation to the Block Level

Figure 6-1: Diagnostic Programs (Level 4)
The first step in developing a diagnostic strategy is to draw a diagram showing the major functional blocks used in the go/no-go functional test. Next, show all other functional blocks that provide input to these major functional blocks. Figure 6-2 shows such a diagram for the Demo/Trainer UUT. The figure shows six sets of functional blocks, one for each major functional block tested by the go/no-go functional test. The blocks on the left provide input to the blocks on the right, and the blocks tested by the go/no-go functional test are on the right side of each set.

The task of the diagnostic program is to select a failing functional block for troubleshooting and to generate an appropriate starting point (or points) where GFI can begin automated troubleshooting. When a major functional block fails, you know that one or more outputs of the block are bad. But it doesn't necessarily mean that the block itself is bad; bad inputs to the major functional block may be causing the block to fail. How do you continue from there to isolate the failing block and select an efficient starting point for GFI?

One diagnostic strategy is to test blocks that provide input to the failing major block. Isolating the block causing a failure involves tracing from the right-hand side toward the left, testing each block in the path until one is found with good inputs and bad outputs. This strategy works best when the string of blocks leading up to a major block is short. Such is the case for most of the sets of blocks in Figure 6-2.

A second diagnostic strategy, helpful when you have a longer string of blocks leading up to a failing major block, is to divide the blocks in half and begin testing a block halfway between the first block in the string and the major block at the end. If the middle block passes, keep dividing the failing string of blocks in half and testing a middle block. If the middle block fails, test the blocks to the left starting at the middle block. This second strategy would be appropriate for the Video set of blocks in Figure 6-2.
(continued on the next page)

Figure 6-2: Inputs to Functional Blocks
Figure 6-2: Inputs to Functional Blocks - continued
Another strategy, used when a fault is likely to be near a failing output pin of the failing major block, is to begin GFI backtracing directly from the failing output pin, without checking the inputs to the major functional block.

Diagnostic programs can speed up troubleshooting by starting GFI closer to the actual problem. On the other hand, isolating the failure to a very small area may require more time than is saved in reduced troubleshooting time. There is a balance between isolating the failure to a very small area and doing no isolation of the failing circuit. Decisions on when to start GFI and when to isolate the failure to a smaller area depend on your UUT and the relative cost of additional programming effort compared to the resulting savings in troubleshooting time.

IMPLEMENTING THE STRATEGY FOR DIAGNOSTIC PROGRAMS

Figure 6-3 shows a typical process to implement a diagnostic program strategy. The diagnostic program executes a functional test for each major functional block. If a fault condition is generated during the test, the major functional block is possibly faulty. To verify this suspicion, the inputs to the functional block are checked. If the inputs are all good, then the major functional block is indeed faulty. However, if one of the inputs to a major functional block is not good, the fault probably lies in the functional blocks which provide input to the major functional block. In this case, the input functional blocks become the suspect blocks and their inputs are checked. This process continues until a block is found with all good inputs but a bad output.

When this faulty functional block is identified, appropriate GFI hints are generated to indicate the node (or nodes) where GFI should start troubleshooting.
Figure 6-3: Identifying a Faulty Functional Block
Fault condition handlers provide the means for communicating 9100A/9105A functional test failure information to the operator for keystroke troubleshooting or to GFI for automated troubleshooting.

**What are Fault Condition Handlers?**

A fault condition is generated or "raised" in one of two ways:

- A built-in TL/1 function is run, and the UUT does not respond correctly. For example, a microprocessor address line cannot be driven to logic-high during a read or write operation.
- A `fault` command is executed in a TL/1 program.

A fault condition handler is a TL/1 procedure, called by a fault condition of the same name, that responds in some way to the fault condition. For example, the handler might try to determine the cause of the fault.

Each fault condition has a name. Fault conditions created by built-in functions have defined names and parameters, listed in *TL/1 Reference Manual* appendices. Fault conditions created by your `fault` commands may have any name, including the same name used by the built-in functions.

When a fault condition is raised, the system halts execution of the current program. If your program contains a fault condition handler with the same name as the fault condition, the program statements inside the handler are executed. After the handler is finished, execution of your program resumes where it left off.

If your program does not contain an appropriate fault condition handler, execution of the program terminates and its calling program (if any) is searched for a fault condition handler with
the specified fault condition name. This process continues until an appropriate handler is found. If no handler is found, a fault message will appear on the operator's display.

For more information on fault condition handlers, see Section 3.7 of the Programmer's Manual.

Using Fault Condition Handlers

The UUT go/no-go test should test only those functional blocks that cannot be tested indirectly by other blocks. When the go/no-go test detects a failure, the diagnostic program is used to identify the failing block and to identify a failing node as a starting point for troubleshooting.

To use fault condition handlers in a diagnostic program, you need to do two programming tasks for each handler:

1. Use the `fault` command (with an appropriate fault condition that you create) to generate the fault condition if a test (or part of a test) of a functional block fails. For example, if the diagnostic program finds that the functional test of the video output circuitry fails, you might choose to generate a fault condition named `video_output`.

2. Create a handler for this fault condition. The handler should check other input blocks to isolate the failing functional block. It might also do further testing to narrow down the zone of failure within a failing functional block. And the handler will generate the appropriate starting point for GFI by using the `gfi hint` command.

A Diagnostic Test Example

Suppose the video circuitry is failing. Testing begins with execution of the `go/no-go2` program, listed in Section 6.4 of this manual. This program has many fault condition handlers at the
beginning, and it has six *execute* statements at the end that actually execute the go/no-go test. Each of these *execute* statements executes a different functional test program for a major functional block. And each of these functional test programs include the necessary fault condition handlers to generate GFI hints appropriate for the fault condition encountered (a listing for each of these programs is contained in Section 6.5 of this manual). The GFI hints are very important to the troubleshooting process; they are the means by which the 9100A/9105A communicates the results of its functional testing to provide efficient starting points for GFI troubleshooting.

Suppose that the failing video circuitry does not affect any of the six major functional blocks except *test video2*. In this case, *test_bus2*, *test_rom2*, *test_ram2*, *test_pia2*, and *test_rs232b* all pass, but *test_video2* fails. The *test_video2* test is really the test of the Video Output functional block. If this test fails, a video fault condition is generated (suppose the *video_scan* fault condition is generated). Since the *test_video2* program has a handler for *video_scan*, the program statements inside this handler are executed.

Once the hints to GFI are passed, execution of the video fault condition handler (*video_scan*) ends, the test program (*test_video2*) ends, and the diagnostic program (*go_nogo2*) ends. A message appears on the operator's display saying that GFI hints have been generated, and that GFI should be run.

The diagnostic program is structured so that only one failure is isolated at a time. The problem should be isolated with GFI and fixed when it is detected. It is appropriate to repair an isolated fault before testing any further, since apparent multiple failures often result from one physical problem on a board. For example, a short between two nodes can appear as two failures. After a fault has been repaired, the diagnostic program should be run again to find other faults or to verify that no more faults can be found.
DIAGNOSTIC PROGRAM FOR THE
DEMO/TRAINER UUT

program go_nogo2

The Go/No-go program is the highest level of the functional testing
and fault condition handlers. The purpose of the Go/No-go test is to
determine whether the UUT is good or bad. This program executes six
programs which test the six major functional blocks (Microprocessor,
Bus, ROM, RAM, Parallel I/O, Serial I/O, and Video). By testing the
six major functional blocks, the remaining functional blocks are
indirectly tested.

If the Go/No-go test detects a faulty UUT, further fault isolation is
performed to isolate which circuit is causing the failure. The fault
condition handlers in the Go/No-go program and the other functional
test programs perform the fault isolation. The fault condition
handlers included in this program are handlers for those fault
conditions which may occur during any of the six major functional
tests.

The major functional test programs include fault condition handlers
for fault conditions which are only generated within that program.
The first three programs (TEST_BUS, TEST_ROM, and TEST_RAM) use
built-in TL/1 tests and the built-in fault condition handlers that
are documented in the 9100/9105A TL/1 Reference Manual.

TEST PROGRAMS CALLED:
test_bus2 Test the microprocessor bus,
buffered bus, and address
select logic.
test_rom2 Test the ROM functional block
of the Demo/Trainer UUT.
test_ram2 Test the RAM functional block
of the Demo/Trainer UUT.
test_pia2 Test the PARALLEL I/O
functional block of the
Demo/Trainer UUT.
test_rs232b Test the SERIAL I/O functional
block and the Interrupt
Circuit functional block of
the Demo/Trainer UUT.
test_video2 Test the VIDEO circuit of the
Demo/Trainer UUT.
recover The 80286 microprocessor has a
bus controller that is totally
separate from the pod. In
some cases, the pod can get
out of sync with the bus
controller. The recover
program resynchronizes the pod
and the bus controller.
FUNCTIONS CALLED:
retry_access (access, addr, control) This function is executed when
a pod_timeout_recovered fault condition occurs. This function repeats the attempted
access that failed and determines if the access can be successfully repeated.

Global Variables Modified:
recover_times Reset to Zero

Main Declarations

declare
global numeric recover_times ! Count of executing recover().
end declare

GENERAL PURPOSE FAULT CONDITION HANDLERS

The built-in fault conditions "pod_addr_tied", "pod_ctl_tied",
"pod_data_incorrect" and pod_data_tied are generated when the pod
detects a stuck or tied line at the pod socket. These fault conditions are not handled because the diagnostic message for these faults cannot be made better by additional testing. If one of these fault conditions occurs, the built-in fault message will be displayed!
and the UUT needs to be repaired.

handle pod_forcing_active (mask)
declare string mask
declare global numeric tlo
declare string clear_screen = "\1B[2J"
print on tlo, clear_screen, "POD Forcing Lines Active fault"
fault_forcing_lines mask mask ! Redirect fault
end handle

handle pod_interrupt_active (mask)
declare string mask
declare global numeric tlo
declare string clear_screen = "\1B[2J"
print on tlo, clear_screen, "POD Interrupt Line Active fault"

! Get the last two characters of the 64 bit string mask and decode to INTR/NMI
lines = val(mid(mask, len(mask)-3, 2),16)
if (lines and $10) <> 0 then
  execute tst_intrpt()
else if (lines and 1) <> 0 then
  fault NMI_active
end if
end handle

handle pod_misc_fault
  fault bad_power ! Redirect fault
end handle
handle pod_special
end handle

handle pod_timeout_bad_pwr
  declare global numeric tlo
  declare string clear_screen = "\1B[2J"
  print on tlo, clear_screen, "Pod timeout bad power fault"
  fault bad_power ! Redirect fault
end handle

handle pod_timeout_enabled_line (mask)
  declare string mask
  declare global numeric tlo
  declare string clear_screen = "\1B[2J"
  print on tlo, clear_screen, "Pod Timeout Enabled line fault"
  fault forcing_lines mask mask ! Redirect fault
end handle

handle pod_timeout_no_clk
  declare global numeric tlo
  declare string clear_screen = "\1B[2J"
  print on tlo, clear_screen, "Pod Timeout No Clock at POD Pin 31"
  execute tst_clock() ! Test Clock and Reset
end handle

handle pod_timeout_recovered (access_attempted, ctl, addr)
  declare string access_attempted
  declare numeric ctl = $E0000000
  declare numeric addr = $E0000000
  declare global numeric tlo
  declare string clear_screen = "\1B[2J"
  declare global numeric repeated_timeouts

  print on tlo, clear_screen, "Pod timeout recovered: "
  podsetup 'enable -ready' "off"
  podsetup 'enable hold' "off"
  podsetup 'report forcing' "off"
  repeated_timeouts = repeated_timeouts + 1

  ! DISABLE all lines that can be enabled, retry access, then turn enable
  ! lines on until the access cannot be repeated. The lines that can be
  ! enabled on the 80286 are Hold and Ready.

  if repeated_timeouts > 10 then
    fault dead_kernel
  else if retry_access(access_attempted, ctl, addr) fails then
    fault dead_kernel
  else
    podsetup 'enable hold' "on"
    if retry_access(access_attempted, ctl, addr) fails then
      fault hold_circuit
    else
      podsetup 'enable -ready' "on"
      if retry_access(access_attempted, ctl, addr) fails then
        execute tst_decode()
        execute tst_ready()
      else
        print on tlo, clear_screen
      end if
    end if
  end if
end handle
handle pod_timeout_setup
end handle

handle pod_uut_power
  fault bad_power
  ! Redirect fault
end handle

handle lomod_dce
end handle

!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
! Redirected Fault Handlers!
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!

handle forcing_lines (mask)
declare string mask
  declare global numeric recover_times

! attempt to recover synchronization between pod and bus controller before
! testing the decode, ready or clock circuits. If the recover procedure
! has been executed at least twice, then go ahead and test decode, ready or
! the clock circuit.

  if recover_times < 2 then
    execute recover()
  else
    lines = val(mid(mask, len(mask)-7, 8),16)
    if (lines and 1) <> 0 then
      execute tst_decode()
      execute tst_ready()
    else if (lines and $10) <> 0 then
      execute tst_clock()
    end if
  end if

! The status lines HOLD, PEREQ, BUSY and ERROR are not used in the
! Demo/Trainer UUT. Display a message if one of these lines is active
! and wait for the condition to be fixed.

loop while (lines and $E2) <> 0
  print on tlo , clear_screen
  if (lines and 2) <> 0 then
    print on tlo , "HOLD is active; Press RESET to continue"
  else if (lines and $20) <> 0 then
    print on tlo , "PEREQ is active; Press RESET to continue"
  else if (lines and $40) <> 0 then
    print on tlo , "BUSY is active; Press RESET to continue"
  else if (lines and $80) <> 0 then
    print on tlo , "ERROR is active; Press RESET to continue"
  end if
  wait time 2000
end loop
end handle
handle bad_power
  declare global numeric t2o
  declare string clear_screen = "\1B[2J"
  declare global string msgg
  print on t2o ,msgg+"FAULT DETECTED"
loop until (readstatus() and $3000) = 0
  fail($14)
    if (readstatus() and $3C00) = $3C00 then
      print on tlo ,clear_screen, "POD UUT Power"
      print on tlo ,"POWER_UP and press RESET on Trainer UUT"
      wait time 2000
      print on tlo ,clear_screen, "CONTINUING..."
    else
      if (readstatus() and $1000) <> 0 then fault 'CAP failure at POD Pin 52'
      if (readstatus() and $400) <> 0 then fault 'POWER failure at POD Pin 30'
      if (readstatus() and $800) <> 0 then fault 'POWER failure at POD Pin 62'
      if (readstatus() and $1000) <> 0 then fault 'GROUND failure at POD Pin 35'
      if (readstatus() and $2000) <> 0 then fault 'GROUND failure at POD Pin 9'
      end if
    end if
end loop
untested($14)
end handle

! Functions
!
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!

function retry_access(ACCESS, ADDR, CTL)
!
Retry last access performed using parameters from fault handlers.

  handle pod_timeout_bad_pwr
    fault
  end handle

  handle pod_timeout_enabled_line
    fault
  end handle

  handle pod_timeout_no_clk
    fault
  end handle

  handle pod_timeoutRecovered
    fault
  end handle

  handle pod_timeout_setup
    fault
  end handle
declare string ACCESS
declare numeric CTL
declare numeric ADDR

if ADDR <> $E0000000 then
  address = ADDR
else if CTL <> $E0000000 then
  address = CTL
else
  address = 0
end if
if ACCESS = "READ" then
  if read addr address fails then fault
else if ACCESS = "WRITE" then
  if write addr address, data $A5C3 fails then fault
end if

end function

!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
! SETUP AND SYSTEM INITIALIZATION !
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!

recover_times = 0
execute recover()
  ! Recover synchronization between PC board and the 80288 bus controller.
  podsetup 'report power' "on"
  podsetup 'report intr' "off"
  podsetup 'report address' "on"
  podsetup 'report control' "on"
  podsetup 'report data' "on"
  podsetup 'report forcing' "on"

!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
! This is the go/no-go test which runs the major functional tests. !
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!

gfi clear
connect clear "yes"
  ! CLEAR ALL GFI RECOMENDATIONS
  execute test_bus2 ()
  execute test_rom2 ()
  execute test_ram2 ()
  execute test_pia2 ()
  execute test_rs232b ()
execute test_video2 ()

end program
FUNCTIONAL BLOCK TESTS FOR THE DEMO/TRAINER UUT DIAGNOSTIC PROGRAM

This section contains the following functional test programs, which are necessary to support the diagnostic program for the Demo/Trainer UUT:

- **test_bus2**: Tests the Microprocessor Bus functional block.
- **test_pia2**: Tests the Parallel I/O function block.
- **test_ram2**: Test the RAM functional block.
- **test_rom2**: Tests the ROM function block.
- **test_rs232b**: Tests the Serial I/O function block.
- **test_video2**: Tests the video circuitry (the Video Control, Video RAM, and Video Output functional blocks).

These programs are much like the programs by the same name found in Section 4 and used in Section 5 of this manual. However, these programs also contain the necessary fault condition handlers and gfi hint commands to tell GFI where to start backtracing if the functional block fails.
program test_bus2

!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
! FUNCTIONAL TEST of the Microprocessor Bus. !
!
! This program tests the unbuffered microprocessor bus, performs an !
! access at each decoded address of the buffered bus, and checks the !
! data bus for bus contention (where a component outputs onto the data !
! bus at incorrect times). If bus contention is detected then the !
! program TST_CONTEST is executed. TST_CONTEST checks for incorrect !
! enable line conditions on all the components on the buffered data bus. !
!
! TEST PROGRAMS CALLED: !
! tst_conten (addr, data_bits) Test for bus contention on !
! the data bus by checking the !
! enable lines of all devices !
! on the data bus.
!
! Local Constants: !
! ZERO_AT_ROM0 Address of zero data in ROM0 !
! ZERO_AT_ROM1 Address of zero data in ROM1 !
! IO_BYTE 1/O BYTE address specifier !
! MEM_WORD MEMORY WORD address specifier
!
! Local Variables Modified: !
! X value returned from a read !

!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
! Main Declarations !
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!

declare numeric ZERO_AT_ROM0 = $5002A ! Location in ROM0 where 0 exists
declare numeric ZERO_AT_ROM1 = $F0022 ! Location in ROM1 where 0 exists

! Setup Statements

podsetup 'enable -ready' "on"
podsetup 'report forcing' "on"
IO_BYTE = getspace space "i/o", size "byte"
MEM_WORD = getspace space "memory", size "word"

! Test the Unbuffered Microprocessor Bus.

testbus addr 0

! Test the Extended Microprocessor Bus and Address Decoding.

setspace (MEM_WORD)
read addr 0 ! RAM BANK 0
read addr $10000 ! RAM BANK 1
write addr $20000, data 0 ! VIDEO RAM (write only)
read addr $30000 ! INTERRUPT POLL
read addr $50000 ! ROM BANK 0
read addr $F0000 ! ROM BANK 1
setspace (IO_BYTE)
read addr 0 ! VIDEO SELECT
read addr $2000 ! RS232 SELECT
read addr $4000 ! PIA SELECT

6-18
! Test for Bus Contention driving lines low by accessing unused address space

setspace (MEM_WORD)
x = read addr $50000           ! SPARE-2 ADDRESS SPACE
if x <> $FFFF then
    execute tst_conten( $50000, cpl(x) and $FFFF)
    return
end if

! Test for Bus Contention driving lines high by reading and writing RAM
! If failure then check for bad RAM by reading zeros from 2 other devices.

write addr 0, data 0           ! WRITE and READ RAM addr 0
x = read addr 0              ! If fails then check for bad RAM
if x <> 0 then
    if (read addr ZERO_AT_ROM0) <> 0 then
        if (read addr ZERO_AT_ROM1) <> 0 then
            execute tst_conten( 0, x)
            return
        end if
    end if
end if

end program
program test_pia2

!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
! FUNCTIONAL TEST of the PARALLEL I/O functional block.  
! 
! This program tests the PARALLEL I/O functional block of the 
! Demo/Trainer. The two LEDs and the four pushbutton switches are 
! tested. The test operator is prompted to visually inspect the LEDs 
! as the LEDs count a series of numbers.  
! 
! TEST PROGRAMS CALLED: 
! abort_test (ref-pin)  If gfi has an accusation, 
!                     display the accusation;  
!                     otherwise create a gfi hint 
!                     for the ref-pin and terminate 
!                     the test program (GFI begins 
!                     troubleshooting).  
! 
! TEST FUNCTIONS CALLED: 
! keys    (key_number)  Test Demo/Trainer pushbutton 
!                     key key_number. Prompt test 
!                     operator to push the key.  
! 
! leds    (led_addr, led_name)  Test Demo/Trainer LED led_name 
!                     which is driven by the PIA and 
!                     has the address led_addr.  
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!

!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
! Main Declarations 
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!

declare global numeric tib  ! Terml buffered output & input 
declare global numeric tii  ! Terml unbuffered input 

!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
! FAULT CONDITION HANDLERS: 
! These fault conditions are generated by this program. These 
! handlers perform isolation of the faulty circuit. The handlers 
! which isolate the LED problems perform a GFI test on the LED. 
! If all signals are good and the test operator has failed the LED, 
! then the LED is accused as a bad component.  
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!

handle 'PIA LED A failed'
    declare global string rev
    declare string newline = "\n"

    if gfi test "U32-1" fails then  
        abort_test("U32-1")
    else
        if gfi test "U33-1" fails then  
            abort_test("U33-1")
        else if gfi test "U33-13" fails then 
            abort_test("U33-13")
        else if gfi test "U33-10" fails then 
            abort_test("U33-10")
        else if gfi test "U33-8" fails then 
            abort_test("U33-8")
        else if gfi test "U33-7" fails then 
            abort_test("U33-7")
        else if gfi test "U33-2" fails then 
            abort_test("U33-2")

6-20
else if gfi test "U33-11" fails then
abort_test("U33-11")
else if gfi test "U33-6" fails then
abort_test("U33-6")
else
print rev, newline,"LED A IS BAD", newline, "REPLACE LED A"
end if
end if
end handle

handle 'PIA LED B failed'
declare global string rev
declare string newline = "\nl"

if gfi test "U46-1" fails then
abort_test("U46-1")
else
if gfi test "U47-1" fails then
abort_test("U47-1")
else if gfi test "U47-13" fails then
abort_test("U47-13")
else if gfi test "U47-10" fails then
abort_test("U47-10")
else if gfi test "U47-8" fails then
abort_test("U47-8")
else if gfi test "U47-7" fails then
abort_test("U47-7")
else if gfi test "U47-2" fails then
abort_test("U47-2")
else if gfi test "U47-11" fails then
abort_test("U47-11")
else if gfi test "U47-6" fails then
abort_test("U47-6")
else
print rev, newline, "LED B IS BAD", newline, "REPLACE LED B"
end if
end if
end handle

handle 'PIA KEY 1 failed'
abort_test("U31-14")
end handle

handle 'PIA KEY 2 failed'
abort_test("U31-15")
end handle

handle 'PIA KEY 3 failed'
abort_test("U31-16")
end handle

handle 'PIA KEY 4 failed'
abort_test("U31-17")
end handle
Function keys(keynum)

declare numeric keynum

declare string norm = "\1B[0m"

! Number of key to test.

! Normal video escape string

declare string rev = "\1B[0;7m"

! Reverse video escape string

declare string entry

declare string fail = ""

declare global numeric tfl

mask = setbit(keynum - 1)

loop until fail = chr($D)

! loop until YES key


print on tlb,"Press any 9100 key if test is stuck"

loop until (poll channel tfl, event "input") = 1

if ((read addr $4004) and mask) = 0 then return

end loop

loop until (poll channel tfl, event "input") = 0

! Flush input buffer

input on tfl ,entry

end loop


print on tlb,"Press \"+rev\" NO ",norm," to continue key test,"

input on tfl ,fail

end loop

print on tlb,"\n\n!

fault ! Fail Key test (set termination

end function

! status of function to fail.

Function leds(led_addr, led_name)

declare numeric led_addr

declare string led_name

declare string key

declare string norm = "\1B[0m"

! Normal video escape string

declare string bold = "\1B[1m"

! Bold video escape string

declare string rev = "\1B[7m"

! Reverse video escape string

declare string clear_screen = "\1B[2J"

! Clear screen video escape string

declare string no_auto_linefeed = "\1B[20h"

! Disable automatic linefeed

declare global numeric tfl

! Declare global numeric tfl

declare numeric array [0:10] numbers

numbers [0] = $C0 \ numbers [5] = $92


numbers [3] = $B0 \ numbers [8] = $80


NO = chr($7F) \ YES = chr($D)

print norm, clear_screen, "Watch LED ", led_name, ", count"

print "Press ", rev, ", ENTER ", norm, ", key to start LED counting."

input key

print clear_screen

for i = 0 to 9

write addr led_addr, data numbers [i]

wait time 500

next
write addr led addr, data $7F
print clear_screen, "\1B[201"
print "\1B[1;1fD1d LED ", led_name, " display ALL segments off, then"
print "\1B[2;1fddigits 0 to 9, then only the Decimal Point ?"?
print "\1B[3;fpress: "+rev+" YES "+norm+" or "+rev+" NO "+norm
loop until key = YES or key = NO
    input on t11, key
    if key = NO then fault
end loop
write addr led addr, data $FF \ print no_auto_linefeed, clear_screen
end function

! PARALLEL I/O Test.
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!

tlb = open device "/term1", as "update", mode "buffered"
nlb = open device "/term1", as "input", mode "unbuffered"
execute pia_init()

if leds(84000, "A") fails then fault 'PIA LED A failed' \ return
if leds(84002, "B") fails then fault 'PIA LED B failed' \ return

if keys(1) fails then fault 'PIA KEY 1 failed' \ return
if keys(2) fails then fault 'PIA KEY 2 failed' \ return
if keys(3) fails then fault 'PIA KEY 3 failed' \ return
if keys(4) fails then fault 'PIA KEY 4 failed' \ return

end program
program test_ram2

!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
! FUNCTIONAL TEST of the RAM functional block. 
!
! This program tests the RAM functional block of the Demo/Trainer. The 
! TL/I testramfast command is used to test the RAMs. If the RAMs are 
! found to be faulty, then one of twelve built-in fault conditions is 
! generated. 
!
! TEST PROGRAMS CALLED: 
! abort_test (ref-pin) If qfi has an accusation, 
! display the accusation; 
! otherwise create a qfi hint 
! for the ref-pin and terminate 
! the test program (QFI begins 
! troubleshooting). 
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!

!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
! FAULT CONDITION HANDLERS: 
! Built-in testramfast fault condition handlers 
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!

handle ram_addr_fault (data_mask)
  declare numeric data_mask
  declare string clear_screen = "$\{2J"
  print clear_screen
  print "$\nRAM addr line fault detected, CONTINUING"
  fault ram_component data_bits data_mask
end handle

handle ram_addr_addr_tied (data_mask)
  declare numeric data_mask
  declare string clear_screen = "$\{2J"
  print clear_screen
  print "$\nRAM addr lines tied detected, CONTINUING"
  fault ram_component data_bits data_mask
end handle

handle ram_addr_data_tied (data_expected, data)
  declare numeric data_expected
  declare numeric data
  declare string clear_screen = "$\{2J"
  print clear_screen
  print "$\nRAM addr-data tied detected, CONTINUING"
  fault ram_component data_bits (data xor data_expected)
end handle

handle ram_addr_data_tied_unconfirmed (data_expected, data)
  declare numeric data_expected
  declare numeric data
  declare string clear_screen = "$\{2J"
  print clear_screen
  print "$\nRAM addr-data tied detected, CONTINUING"
  fault ram_component data_bits (data xor data_expected)
end handle

6-24
handle ram_data_data_tied (data_expected, data)
    declare numeric data_expected
    declare numeric data
    declare string clear_screen = "\1B[2J"
    print clear_screen
    print "\nIRAM data lines tied detected, CONTINUING"
    fault ram_component_data_bits (data xor data_expected)
end handle

handle ram_data_fault (data)
    declare numeric data
    declare string clear_screen = "\1B[2J"
    print clear_screen
    print "\nIRAM data line fault detected, CONTINUING"
    fault ram_component_data_bits data
end handle

handle ram_data_incorrect (data_expected, data)
    declare numeric data_expected
    declare numeric data
    declare string clear_screen = "\1B[2J"
    print clear_screen
    print "\nIRAM data detected, CONTINUING"
    fault ram_component_data_bits (data xor data_expected)
end handle

handle ram_data_high_tied (data_expected, data)
    declare numeric data_expected
    declare numeric data
    declare string clear_screen = "\1B[2J"
    print clear_screen
    print "\nIRAM data tied high detected, CONTINUING"
    fault ram_component_data_bits (data xor data_expected)
end handle

handle ram_data_low_tied (data_expected, data)
    declare numeric data_expected
    declare numeric data
    declare string clear_screen = "\1B[2J"
    print clear_screen
    print "\nIRAM data tied low detected, CONTINUING"
    fault ram_component_data_bits (data xor data_expected)
end handle

handle ram_cell_cell_tied (data_expected, data)
    declare numeric data_expected
    declare numeric data
    declare string clear_screen = "\1B[2J"
    print clear_screen
    print "\nIRAM cells tied detected, CONTINUING"
    fault ram_component_data_bits (data xor data_expected)
end handle

handle ram_cell_low_tied (data_expected, data)
    declare numeric data_expected
    declare numeric data
    declare string clear_screen = "\1B[2J"
    print clear_screen
    print "\nIRAM cell tied low detected, CONTINUING"
    fault ram_component_data_bits (data xor data_expected)
end handle
redirected fault handler

The RAM block can fail if a problem exists with the ready circuit.
So test the ready circuit, then if the ready circuit is good, use
the data bits parameter passed from the testramfast built-in fault
handlers to test the failing RAM IC. If the RAM IC is good then
test the data bus at the bus buffers. (Testing the data bus buffer
will detect any problem in the data bus).

handle ram_component (data_bits)
  declare numeric data_bits
  declare string array [0:15] ram_ic

  ram_ic[0] = "U55" \ ram_ic[1] = "U54"
  \ RAMs U55, U54
  \ RAMs U53, U52
  \ RAMs U51, U50
  \ RAMs U49, U48
  ram_ic[8] = "U41" \ ram_ic[9] = "U40"
  \ RAMs U41, U40
  \ RAMs U39, U38
  \ RAMs U37, U36
  \ RAMs U35, U34

  if (gfi status "U1-4") = "untested" then
    if gfi test "U1-4" fails then abort_test("U1-4")
  end if

  Check highest order ram that is failing, using ram_ic array to get refname.

  if data_bits <> 0 then
    bad_ram_ref = ram_ic[msb(data_bits)] + "-1"
    if gfi test bad_ram_ref fails then abort_test (bad_ram_ref)
  end if

  Check Data Bus buffers.

  if gfi test "U3-2" fails then abort_test("U3-2")
  if gfi test "U23-2" fails then abort_test("U23-2")
end handle

FUNCTIONAL TEST PROGRAM to test RAM CIRCUIT FUNCTIONAL BLOCKS.

Setup

podsetup 'enable -ready' "on"
podsetup 'report forcing' "on"
setspace space (getspace space "memory", size "word")

Main part of test

testramfast addr 0, upto $1FFFE, delay 250, seed 1

end program
program test_rom2

*******************************************************************************
\ FUNCTIONAL TEST of the ROM functional block.
*******************************************************************************
\ This program tests the ROM functional block of the Demo/Trainer. The TL/1 testromfull command is used to test the ROMs. If the ROMs are found to be faulty, then one of seven built-in fault conditions is generated.
*******************************************************************************
\ TEST PROGRAMS CALLED: If gfl has an accusation, display the accusation;
\ abort_test (ref-pin) otherwise create a gfl hint for the ref-pin and terminate
\ the test program (GFI begins troubleshooting).
*******************************************************************************

*******************************************************************************
\ FAULT CONDITION HANDLERS: Built-in testromfull fault condition handlers
*******************************************************************************

\ handle rom_sig_incorrect (addr)
declare numeric addr
declare string clear_screen = "\1B[2J"
print clear_screen
print "\nBAD signature detected, CONTINUING"
fault rom_component addr_bits addr
end handle

\ handle rom_addr_fault (addr)
declare numeric addr
declare string clear_screen = "\1B[2J"
print clear_screen
print "\nBad address line fault detected, CONTINUING"
fault rom_component addr_bits addr
end handle

\ handle rom_addr_addr_tied (addr)
declare numeric addr
declare string clear_screen = "\1B[2J"
print clear_screen
print "\nAddress line tied detected, CONTINUING"
fault rom_component addr_bits addr
end handle

\ handle rom_data_high_tied_all (addr)
declare numeric addr
declare string clear_screen = "\1B[2J"
print clear_screen
print "\nBad address line high detected, CONTINUING"
fault rom_component addr_bits addr
end handle

\ handle rom_data_low_tied_all (addr)
declare numeric addr
declare string clear_screen = "\1B[2J"
print clear_screen
print "\nBad address line low detected, CONTINUING"
fault rom_component addr_bits addr
end handle

6-27
handle rom_data_fault (addr)
  declare numeric addr
  declare string clear_screen = \"\b[2J\";
  print clear_screen
  print \"Rom data line fault detected, CONTINUING\"
  fault rom_component addr_bits addr
end handle

handle rom_data_data_tied (addr)
  declare numeric addr
declare string clear_screen = \"\b[2J\"
prompt clear_screen
  print \"Rom data lines tied detected, CONTINUING\"
  fault rom_component addr_bits addr
end handle

! Redirected fault condition handler:
!
! Use failing address bits parameter passed from testromfull fault
! condition handlers to gfi test the ROM bank that failed.
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!

handle rom_component (addr_bits)
  declare numeric addr_bits
  if addr_bits >= $F0000 then
    if gfi test "U27-1" fails then abort_test("U27-1") \ return
    if gfi test "U28-1" fails then abort_test("U28-1") \ return
  else
    if gfi test "U29-1" fails then abort_test("U29-1") \ return
    if gfi test "U30-1" fails then abort_test("U30-1") \ return
  end if
end handle

!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
! FUNCTIONAL TEST PROGRAM to test ROM CIRCUIT FUNCTIONAL BLOCK
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!

! Setup.
podsetup 'enable -ready' "on"
podsetup 'report forcing' "on"
setspace space (getspace space "memory", size "word")

! Main part of Test.
testromfull addr $F0000, upto $FFFF, addrstep 2, sig $156F
testromfull addr $E0000, upto $FFFF, addrstep 2, sig $861E
end program
program test_rs232b

FUNCTIONAL TEST of the SERIAL I/O functional block.

This program tests the SERIAL I/O functional block of the Demo/ Trainer. The two RS-232 ports are tested by setting three Dip Switches to loop back the two ports (SW4-4, SW4-5 and SW6-4 loop back ports A and B). The SERIAL I/O functional block also outputs two interrupt request signals. This program also checks the interrupt circuitry.

TEST PROGRAMS CALLED:
abort_test (ref-pin)

call fail for reference name
then if gfi has an accusation
display the accusation else
create a gfi hint for the
ref-pin and terminate the test
program (GFI begins trouble-
shooting).

frc_int ()

POD PROGRAM forces repetitive
interrupt acknowledge cycles
and returns first interrupt
vector found on data bus.

rd_csed ()

POD PROGRAM returns the 24 bit
interrupt cascade address that
was found on the address bus
during the last interrupt
acknowledge cycle.

rd_rearm ()

POD PROGRAM returns the most
recent interrupt vector and
rearms the pod to respond to
the next interrupt.

FUNCTIONS CALLED:
sync_buffer (address, data)

Synchronize FIFO buffer in
DUART to be last byte received
Receive buffer is located at
the value of address. The
data in data is written to the
DUART and then read until it
appears in the FIFO or count
expires.

! Main Declarations

declare
string q
string rev = "\1B[0;7m"
string norm = "\1B[0m"
end declare
FAULT HANDLERS:
These fault conditions are generated by the this program. These
handlers verify the failure using the Probe or I/O Module and
then pass control to GFI.

handle 'RS232 Port A failed'
  if gfi test "U11-35" fails then abort_test("U11-35")
end handle

handle 'RS232 Port B failed'
  if gfi test "U11-5" fails then abort_test("U11-5")
    if gfi test "U11-11" fails then abort_test("U11-11")
end handle

handle 'Interrupt failed'
  if gfi test "U10-2" fails then abort_test("U10-2")
    if gfi test "U20-9" fails then abort_test("U20-9")
end handle

FUNCTIONS

function sync_buffer( address, data )
  declare numeric address
  declare numeric data
  
  ! Synchronize FIFO buffer in DUART. Write and then read until correct data
  ! is returned or count has expired.

  write addr address, data data       ! Transmit Data 31 on port A
  wait time 8200
  cnt = 0   \ x = 0
  loop until x = data or cnt > 3
    x = read addr address
    cnt = cnt + 1
  end loop

end function

FUNCTIONAL TEST of the SERIAL I/O Functional Block.

! Set interrupt acknowledge cycles on and use the 80286
! pod specific programs rd_rearm(), fnc_int() & rd_csdc().

podsetup 'report intr' "off"
podsetup 'intr_ack on'       ! Enable Interrupt Ack. cycles
option = getspace space "i/o", size "byte"
setspace (option)
execute check_loop()
execute rd_rearm()           ! Clear interrupts
! Main part of Test. Verify DUART port A.

```
sync_buffer( $2006, $61 )  ! Synchronize FIFO in DUART for port A
write addr $2006, data $55  ! Transmit Data 31 on port A
wait time $200
if ((read addr $2002) and $F) <> $D then fault 'RS232 Port A failed' \ return
if (read addr $2006) <> $55 then fault 'RS232 Port A failed' \ return
write addr $2006, data $55  ! Transmit Data 31 on port A
wait time $200
if ((read addr $2002) and $F) <> $D then fault 'RS232 Port A failed' \ return
if (read addr $2006) <> $55 then fault 'RS232 Port A failed' \ return
```

! Verify DUART port B and interrupts.

```
sync_buffer( $2016, $61 )  ! Synchronize FIFO in DUART for port B
write addr $2016, data $FF  ! set output port low
write addr $2016, data $31  ! Transmit Data 31 on port B
if frc_int() <> $22 then fault 'Interrupt failed' \ return
if rd_csod() <> $2016 then fault 'Interrupt failed' \ return
if (readstatus() and 8) <> 8 then fault 'Interrupt failed' \ return
if (read addr $2016) <> $31 then fault 'RS232 Port B failed' \ return
if frc_int() <> $27 then fault 'Interrupt failed' \ return
write addr $201c, data $FF
if ((read addr $201a) and 2) <> 0 then fault 'RS232 Port B failed' \ return
```

end program
program test_video2

!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
! FUNCTIONAL TEST of the VIDEO functional block
!
! This program tests the VIDEO functional block of the Demo/Trainer.
The video test uses the gif test command to run stimulus programs and
to check the outputs of the Video circuit against the stimulus program
response files. The gif test command returns a passes status if all
the measured results from running the stimulus programs match the
response files. Otherwise the gif test command returns a fails
status.
!
! TEST PROGRAMS CALLED:
! abort_test (ref-pin) If gif has an accusation,
! display the accusation;
! otherwise create a gif hint
! for the ref-pin and terminate
! the test program (GFI begins
! troubleshooting).
!
! tst_vidctl () Test program to test the video
! control functional block
! outputs. Returns passes
! termination status if
! functional block is good else
! return fails termination
! status.
!
! tst_vidram () Test program to test the video
! RAM functional block outputs.
! Returns passes termination
! status if functional block is
! good else return fails
! termination status.

!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!

!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
! FAULT CONDITION HANDLERS:
! These fault conditions are generated by the this program. These
! handlers isolate the failure in the video circuit to the Video
! control section, Video RAM section or the Video output section.
! Once the failing Video subsection has been identified, then GFI
! is started.
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!

handle video_output

! IF Video Control section is bad, tst_vidctl will start GFI.

if tst_vidctl() fails then return

! IF Video RAM section is bad, tst_vidram will start GFI.

if tst_vidram() fails then return

! Video Control and Video RAM have passed. Video Out is bad. Start GFI.

abort_test("J3-9")
end handle

6-32
handle video_scan
  gfi hint "J3-8"
  gfi hint "J3-9"
    fault 'gfi hints generated' ' please run gfi'
end handle

FUNCTIONAL TEST of the VIDEO Functional Block.

Setup and initialization.
  connect clear "yes"
  podsetup 'enable -ready' "on"
  print "\n\n"

Main part of Test.
  if gfi test "J3-8" fails then fault video_scan \ return
  if gfi test "J3-9" fails then fault video_scan \ return

  if gfi test "U78-11" fails then fault video_scan \ return
  if gfi test "U78-28" fails then fault video_output \ return
  if gfi test "U78-29" fails then fault video_output \ return
  if gfi test "J3-7" fails then fault video_output \ return
end program
After a failing functional block is isolated with a diagnostic program, Unguided Fault Isolation (UFI) or Guided Fault Isolation (GFI) troubleshooting can be used to backtrace to the bad node or component.

UNGUIDED FAULT ISOLATION (UFI)

UFI troubleshooting is valuable when you need experience with stimulus programs before expanding to the GFI environment. It lets you use stimulus programs to determine whether a node is good or bad, without having to enter a node list for the UUT.

UFI is used in a manner similar to GFI: the GFI key on the operator's keypad begins the process. Unlike GFI, UFI is designed to test only output pins. When testing with the probe, the output source for a node can be characterized and the other points on the node (such as inputs) can be probed looking for the same response. However, when testing with the I/O module, only the output pins can be measured because the other pins on the node are connected to I/O module pins different from the pins UFI thinks it should be measuring.

When an operator needs to troubleshoot boards before the GFI database is developed, he can use stimulus programs in UFI mode while waiting for GFI to be completed. However, he
needs to understand the UUT since UFI does not recommend the next location to test.

GUIDED FAULT ISOLATION (GFI) 7.2.

The 9100A/9105A's built-in GFI algorithm guides an operator in diagnosing a faulty circuit to the component or node level without assistance from a skilled technician.

Once a functional test or larger diagnostic program has generated a list of suspect nodes, GFI troubleshooting can begin. The GFI key on the operator's keypad starts the process. GFI begins with a bad output and tests the suspect node. Nodes are exercised with a stimulus program and determined to be good or bad by comparing their measured response to responses learned from a known-good UUT.

When a node is bad, GFI tests the inputs which affect that node and recommends which node to test next. If the output of a component is bad and all inputs to the component are good, GFI accuses the component of being bad or the output node of being loaded. The node may be shorted to another node or a defective component may be loading the node. If an input is bad and the output source for that node is good, GFI accuses the node of having an open circuit.

The GFI capability is general enough to troubleshoot most digital circuits. To apply GFI to a particular UUT, however, you will need to supply UUT-specific information to the GFI database for that UUT. The files used for this database are summarized in Section 7.5 of this manual and described fully in the Guided Fault Isolation section of the Programmer's Manual.

STIMULUS PROGRAMS 7.3.

Stimulus programs are TL/1 programs used by GFI or UFI to exercise UUT nodes in such a way that responses at the nodes can be analyzed and compared to responses of nodes on a
known-good UUT. A typical stimulus program consists of up to 6 main parts:

1. (As required) - Initialize the UUT and define the measurement device.

2. (As required) - Setup of the pod, probe, or I/O module.

3. Use the arm command to start the measurement of the node response.

4. Use any commands necessary to apply the stimulus.

5. Use the readout command to end the measurement of the node response.

6. (As required) - Restore any conditions altered by the setup step above (step 2).

Stimulus programs should satisfy three very important criteria:

- The program must be independent, initializing the UUT as required. This is because GFI can begin backtracing at any node, and the state of the UUT, prior to running the stimulus, is unknown. The program must also restore any adjustments it makes to the calibration offset.

- During stimulus execution, only one pin should drive a node: that is, during the period between the arm and readout commands, one and only one pin should be a node signal source (data should flow in only one direction).

- There should be at least one stimulus program for each output to the node.

See the "Stimulus Programs" section in the *Programmer's Manual* for more detailed information on stimulus programs.
STIMULUS PROGRAM RESPONSES

Both UFI and GFI select the appropriate stimulus programs to exercise a node to be measured and compare the actual response at the node with a stored response from a known-good UUT. These responses may be any of the following (or combinations of them):

- CRC Signature.
- Transition Count.
- Frequency.
- Asynchronous Level History.
- Synchronous Level History.

The information below summarizes each of these response measurements. See the Guided Fault Isolation section of the Programmer's Manual for more complete information.

Learning Responses From a Known-Good UUT

The 9100A editor's LEARN function is used to learn a set of responses measured on known-good UUT nodes. Once a stimulus program is written to exercise a node, a response file can be generated. To do this, the 9100A is commanded to learn responses at a node or set of nodes and the system prompts the operator to connect the measurement device (probe or I/O module) to the component providing the node signal source. The 9100A makes a series of measurements and determines the characteristics. It learns the response with three measurements (early, normal, and late clock or sync events) to make sure the response is stable and that the measurement can be used as a reliable characterization of that node.

Node characterization may use one or more of five characteristics to determine whether the node is good or bad. You can select which of the five should be saved in a response
file. GFI and UFI use these saved characteristics to determine whether a node is good or bad.

CRC Signatures

It is very important to ensure that a CRC signature used in node characterization will properly identify all good UUTs, at all measurement temperatures and power supply levels. A marginal signature occurs when the measured node changes state near the clock transition or when the Start, Stop, or Clock signals are not stable. A marginal signature may appear stable on one UUT and thereby lead to a false sense of security. Other UUTs may yield different signatures because of temperature or power supply variations.

When the 9100A editor learns a signature, it attempts to identify marginal CRCs by collecting signatures with advanced clock edges, normal clock edges, and delayed clock edges. If a signature has the same value for advanced and normal clock edges, it will be suffixed by a "-" sign. If a signature has the same value for normal and delayed clock edges, it will be suffixed by a "+" sign. If all three values agree, the signature is displayed with no qualification.

A variable signature results if the Start, Stop, or Enable signals are irregular, compared to the Clock signal. In addition, since the Start, Stop, and Clock signals are edge-triggered, unstable signatures will result if the Start or Stop signal edge occurs at the same time as the Clock signal edge.

Figure 7-1 shows how to test whether the start/stop interval is stable. Connect the Clock to the clock signal you want to use. Connect the probe or I/O module to a logic-high level and connect the Start and Stop lines to the locations where you would connect these lines when making the signature measurement. If the start/stop interval is stable, a constant number of clocks will occur between the start and stop condition, and the signature will be constant. If the CRC signature is not constant, the start/stop interval is unstable.
Figure 7-1: Testing for Start and Stop Stability
Unstable signatures may also be caused by Start or Stop signal edges which occur at the same time as the Clock signal edge or by Start or Stop signals which are asynchronous to the selected clock signal. Use an oscilloscope to determine whether a line is irregular or whether a timing problem exists between the Clock signal and the Start or Stop signal.

If unstable signatures are caused by Start or Stop signal edges which occur at the same time as the Clock signal edge, select the other Clock edge (+ or -) and use the `getoffset` and `setoffset` TL/1 commands to adjust the measurement timing.

**Other Characterizations**

Some circuits are difficult to characterize by a CRC signature. The node may have regular activity but there might be no signal which can be used as a clock to gather a consistent signature. In many such cases, nodes can be characterized by using transition counts.

The transition count works on asynchronous signals. The transition count can monitor information that the CRC will not detect, such as extra transitions between CRC clocks. The transition count will typically be a range of counts, defined by a minimum and maximum, that represents the extremes of the three measurements taken by the LEARN function. Only low-to-high transitions are counted (not high-to-low). When the measurement is synchronized to the external lines, the data input is gated with the enable line, if used. A count of zero will result if the enable-true window does not overlap the low-to-high transition of the data.

The frequency of a signal may be more important than its CRC or transition count. This is especially true for system clocks. If a system clock is run at 4 MHz rather than 8 MHz, everything on the board could appear to be good. However, when the board is plugged into a system, the board running at 4 MHz may cause a system failure. Frequency is also important for video signals such as horizontal and vertical sync.
Level history is an important characterization parameter when combined with signatures or transition counts. If a faulty node has the correct timing but swings between ground and an invalid level for part of the time, measuring asynchronous level history would detect this fault, which will be missed if only a CRC is measured.

Consider the case where a node that should go high and low is stuck on a faulty UUT. Using both CRC and asynchronous level history to characterize the node will provide more complete information to the technician who repairs the board. The operator can see that the line is stuck when it should be changing.

Level history can be used to detect glitches. If the measurement period is set so that a signal is either high or low during measurement, with no glitches, the level history will show only high or low. If the level history shows both high and low, a glitch has occurred.

**Calibration of the I/O Module and Probe**

Whenever the pod performs a microprocessor operation, it generates a synchronization pulse which the 9100A/9105A uses to measure signatures and clocked levels. The synchronization pulse can be generated by several devices, including the pod or an external clock.

In order for the system to measure critical signals reliably, each measurement device (I/O modules and probe) must be calibrated to this synchronization pulse on the system where it will be used, since each measurement device contains its own electronics that affect timing. If your tests must be accurate to within a few tens of nanoseconds on signal edges, calibration should be done.

The procedures for calibration are given in the *Technical User's Manual*. Calibration should be performed for each measurement device and for each synchronization mode of that device on the particular 9100A/9105A system where it will be used. For
example, the probe for an 80286-based UUT should be calibrated to EXT, POD ADDR and POD DATA on the 9100A/9105A where the probe will be used.

Calibration is UUT-dependent. For this reason, calibration settings should be saved under the specific directory for that UUT. If calibration is not performed, default calibration values will be used. These default calibration values will only work properly in some UUTs (those which have ample timing margin or which operate at slow speeds).

**Adjusting Sync Timing**

The sync pulse that the measurement devices (I/O modules and probe) receive from the 9100A/9105A comes either from the pod or an external clock signal. The pod may provide sync pulses with different timings relative to microprocessor read/write operations, depending on the synchronization mode of the pod. For example, the 80286 pod has POD ADDR and POD DATA sync modes. The sync pulse in POD ADDR mode is earlier than in the POD DATA mode. See the timing diagram in the pod manual for the pod you are using.

Most signals on a UUT can be characterized using the external or pod sync mode. However, in some cases, the sync pulse occurs at a different time than when the signal should be measured.

The `getoffset` and `setoffset` TL/1 commands can be used to adjust the time when a signature or clocked level measurement is made, relative to the sync pulse. Figure 7-2 shows how this offset is implemented in the probe or the I/O module. The data to be measured passes through one delay line and the sync pulse passes through a different delay line. One of the delay lines is variable. By adjusting the variable delay line, the data is measured at a different time relative to the sync pulse.

Section 3 of the TL/1 Reference Manual contains details about the `getoffset` and `setoffset` commands, including the approximate timing resolutions of the probe and the I/O module.
Figure 7-2: Synchronization-Pulse Delay Mechanism
Appendices C and E of the *Technical User's Manual* contain additional timing specifications for the pod, probe, and I/O modules. The *Supplemental Pod Information for 9100A/9105A Users* manual and the pod manuals have more detailed information about pods.

When a program adjusts the sync timing, the original timing should be restored at the end of the program. This can be done by storing the result of a `getoffset` command, adjusting the timing with `setoffset`, and readjusting the timing with `setoffset` at the end of the program with the stored `getoffset` value.

Dynamic RAM circuits usually require sync timing adjustment in order to measure the RAS and CAS signals, which do not necessarily coincide with the POD ADDR or POD DATA sync pulses. The Demo/Trainer UUT stimulus programs for the Dynamic RAM Timing functional block show one way to adjust the sync timing.

**THE UUT DESCRIPTION**

The UUT description, which provides the 9100A/9105A with information used for GFI and UFI, consists of:

- Reference designator list (reflist).
- Part Library (part descriptions). A basic part library is provided with the system.
- Node list (net list or wire list).

The *Programmer's Manual* provides detailed information about this database and how GFI and UFI use it. The following sections are simply a brief overview.

**Reference Designator List (REFLIST)**

The reference designator list establishes the relationship between reference designators (such as "U80") and a part or component
type (such as 7410). It also specifies the testing device (probe or I/O module) to be used on the component.

A sample Demo/Trainer UUT reference designator list is shown in Appendix A. GFI and UFI both require the reference designator list to determine the device needed to test a component.

No distinction is made between families of components, such as 74LS00 or 74HCT00. The Fluke-supplied part library uses generic names like 7400 and 7432, so when you make entries in a reference designator list you will need to use generic names.

**Part Library (Part Descriptions)**

The part library is a group of files (part descriptions) that describe UUT components. A part description specifies each pin to be an input, output, bidirectional, ground, power, or unused. Each output has a list of related inputs which affect that output. The library can be accessed through any UUT directory. A basic part library is supplied by Fluke. You can add part descriptions, including custom designs.

See the Guided Fault Isolation section of the *Programmer's Manual* for examples of part descriptions.

**Node List (Net List or Wire List)**

The node list specifies interconnections between reference designators. The list is only necessary for GFI, which uses it to backtrace between components.

A complete node list contains one line for each node in a UUT. The pins on one line are all connected to form a node. Lines may be continued on the next line with the backslash (\) character.
Appendix B contains a node list for the Demo/Trainer UUT. Reviewing this example will be helpful to you when developing your own node lists.

**Bus-Master Pins in a Node List**

The 9100A normally determines the flow of data from the node list; it assumes that data can be sent from any pin to any other pin on a given node. However, sometimes two pins are connected together by a node but do not actually communicate with each other; this situation commonly arises in bus-oriented systems with many components connected to a common microprocessor data bus.

In such cases, you need to let GFI know that only some pins (called bus-master pins) can communicate with all the other pins on the same node. This is done by entries in the optional *masters* section of the node list.

The *masters* section is optional, and for most UUT node lists it can be omitted. Where it is needed, it usually contains just a short list of pins, because most nodes have only a single source. It is only for nets such as the one in the following example that the *masters* section becomes important.

Consider the node shown below: It consists of bit 0 of a bidirectional data bus connecting several components to a microprocessor.
Only pin U25-15 can talk to all other input pins on the node and only U25-15 can receive from all other output pins on the node. Either condition would be sufficient to make U25-15 a bus-master pin.

For this reason, pin U25-15 is shown as a bus-master pin in the partial node list below. It is listed in the regular section of the node list and is also included in the optional *masters section of the node list.

```
U8-12 U3-9 U42-21
U25-15 U19-8 U22-2 U9-10 U31-11
U17-4 U28-5 U27-6
*masters
U25-15
```

See the Node List section in the Programmer's Manual for more information about bus-master pins.

**Choice of Backtracing Path**

If there are two or more stimulus programs available for a node, GFI will attempt to use the program that stimulates all of the node's outputs (and related inputs) before using programs that stimulate only some of the node's pins.

Here are three cases that relate to the AND gate in Figure 7-3. Each case shows the test results from two stimulus programs, A and B, and the conclusion that GFI comes to:
Figure 7-3: Direction-Control Example
Case 1:

<table>
<thead>
<tr>
<th>Input 1</th>
<th>Input 2</th>
<th>Output 3</th>
</tr>
</thead>
<tbody>
<tr>
<td>Stimulus Program A</td>
<td>good</td>
<td>good</td>
</tr>
<tr>
<td>Stimulus Program B</td>
<td>—</td>
<td>bad</td>
</tr>
</tbody>
</table>

GFI will accuse the node of being bad because stimulus program A covers all the nodes and is therefore evaluated first. In this case stimulus program B will not be executed.

Case 2:

<table>
<thead>
<tr>
<th>Input 1</th>
<th>Input 2</th>
<th>Output 3</th>
</tr>
</thead>
<tbody>
<tr>
<td>Stimulus Program A</td>
<td>bad</td>
<td>good</td>
</tr>
<tr>
<td>Stimulus Program B</td>
<td>—</td>
<td>bad</td>
</tr>
</tbody>
</table>

GFI will test the component connected to input 1, again because stimulus program A covers all the nodes and is therefore evaluated first. Therefore, GFI will backtrace to the Bus Buffer.

Case 3:

<table>
<thead>
<tr>
<th>Input 1</th>
<th>Input 2</th>
<th>Output 3</th>
</tr>
</thead>
<tbody>
<tr>
<td>Stimulus Program A</td>
<td>good</td>
<td>good</td>
</tr>
<tr>
<td>Stimulus Program B</td>
<td>—</td>
<td>bad</td>
</tr>
</tbody>
</table>

GFI will test the component connected to input 2, because stimulus program A finds no problem and the system goes on to evaluate stimulus program B. Therefore, GFI will backtrace to the DMA circuit.

Consider these two problems in Figure 7-3, in which both the microprocessor and the DMA controller are both *master components:

- If the problem is in the microprocessor, evaluation is the same as for Case 2, above, and GFI troubleshooting traces back to the microprocessor from input 1 of the AND gate.
- If the problem is in the DMA controller, evaluation is the same as for Case 3, above, and GFI troubleshooting traces back to the DMA circuit from input 2 of the AND gate.
While you can effectively steer GFI by designing stimulus programs to cover all or only some inputs and outputs, you do not usually need to worry about control of the backtracing path; it is only needed in special circumstances.

Normally, you should design stimulus programs that test all inputs and outputs of a node or component. If there is no single stimulus program that covers all inputs and outputs, the 9100A/9105A uses these criteria to determine status:

- If ANY stimulus program gives a BAD response on a pin, the pin is considered BAD.
- If ALL stimulus programs give GOOD responses on the pin, the pin is considered GOOD.
- Otherwise, the pin is considered UNKNOWN.

**SUMMARY OF GFI COVERAGE**

7.6.

The 9100A provides a convenient means to check the completeness of the information you have entered into the GFI database for a particular UUT. When viewing the UUT directory display, you can press the SUMMARY softkey to request generation of a summary of GFI coverage for that particular UUT. The compiled database (GFIDATA or UFIDATA) will be examined and a summary will be generated, displayed on the monitor, and stored in a UUT text file that you specify. If you press the Shift key on the programmer's keyboard and the SUMMARY softkey, the summary will appear on the monitor without sending a copy to a text file.

**Creating a Summary of GFI Coverage**

The following procedure is used to generate a Summary of GFI Coverage for a UUT:

1. Press the EDIT key on the operator's keypad to enter the Editor (unless you are already in the Editor).
2. Use the EDIT key on the Programmer's Keyboard to enter the name of the UUT so that the UUT directory for this UUT is displayed on the monitor. The UUT directory you have selected must contain a compiled database (either GFIDATA or UFIDATA).

3. Press the SUMMARY Softkey (F8) and the 9100A will issue the prompt shown below to ask for a text file name:

   Generate GFI Summary to TEXT file ________

   The Summary of GFI Coverage to be generated will be stored in this text file.

4. Type in the text file name you wish and press the Return key. The 9100A will then begin generating the Summary of GFI Coverage for the UUT and will display the results on the monitor.

When the generation is complete, the following message will appear on the monitor:

   Press Msgs key to continue

When you press the(Msgs key on the programmer's keyboard, the UUT directory display will reappear on the monitor. You can use the Edit key on the programmer's keyboard to access the text file you generated.
Statistical Summary

The first part of the Summary of GFI Coverage is a statistical summary of the UUT, based on the GFI database you have provided. Figure 7-4 shows a typical example of such a summary. Each entry in the summary is described below:

- **Summary for /<disk drive>/<UUT>:** In Figure 7-4, HDR is the disk drive and the UUT directory name is EXAMPLE.

- **Parts:** The number of unique part types in the UUT, based on the reference designator list.

- **Reference Designators:** The number of reference designators in the UUT, based on the node list.

- **Connected Pins:** The number of UUT pins that are connected to other pins on the UUT, based on the node list.

- **Unconnected Pins:** The number of UUT pins that are not connected to any other UUT pins, based on the node list.

- **Total Pins:** The total number of pins on the UUT.

- **Programs:** The number of TL/1 programs that can be used by GFI as stimulus programs. This number is equal to the number of response files.

- **Testable Connected Pins:** The number of connected pins that can be tested by GFI. Testable pins have either been characterized with LEARN, or are a member of a node that has been characterized with LEARN.

- **Testable Unconnected Pins:** The number of unconnected pins that can be tested by GFI. Testable unconnected pins have been characterized by LEARN and appear in a response file.

- **Total Testable Pins:** The total number of UUT pins that can be tested with GFI, given the database you have entered.
Summary for /HDR/EXAMPLE:

53  Parts
167 Reference Designators
1694 Connected Pins
225 Unconnected Pins
1919 Total Pins
42 Programs

1688 Testable Connected Pins
16 Testable Unconnected Pins
1704 Total Testable Pins

6 Untestable Connected Pins
209 Untestable Unconnected Pins
215 Total Untestable Pins

99% Test Coverage of Connected Pins
88% Test Coverage of Total Pins

Figure 7-4: Statistical Summary Display for a UUT
• **Untestable Connected Pins:** The number of connected pins that cannot be tested with GFI, due to an incomplete database.

• **Untestable Unconnected Pins:** The number of unconnected pins that cannot be tested with GFI, due to an incomplete database.

• **Total Untestable Pins:** The total number of UUT pins that cannot be tested with GFI, given the database you have entered.

• **Test Coverage of Connected Pins:** The percentage of connected pins on the UUT that can be tested with GFI, given the database you have entered. A figure of less than 100% indicates an incomplete database.

• **Test Coverage of Total Pins:** The percentage of UUT pins that can be tested with GFI, given the database you have entered. This figure is typically less than 100% because a UUT often has unused pins.

**Pin Coverage**

The second part of the GFI Summary of Coverage display is a matrix showing how component pins are tested with the database you have provided. Figure 7-5 shows a partial example of a pin coverage matrix. The matrix is organized with the reference designators listed vertically (in the left-most column) and with component pin numbers listed horizontally. The number of pins per line will be the number required by the largest component in the list. If more than 35 pins are required, the display will produce a second list of reference designators following the first list and this second set will have pin numbers starting with 36 and continuing up from there.

Each component pin has a one-character symbol that shows how GFI looks at the pin given the database you have provided. The table at the bottom of Figure 7-5 shows the meaning of each symbol that is possible:
### Pin Coverage:

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>I</td>
<td>The pin is testable as an input only.</td>
</tr>
<tr>
<td>O</td>
<td>The pin is testable as an output only.</td>
</tr>
<tr>
<td>B</td>
<td>The pin is testable as both an input and an output.</td>
</tr>
<tr>
<td>P</td>
<td>The pin is testable as a power pin.</td>
</tr>
<tr>
<td>G</td>
<td>The pin is testable as a ground pin.</td>
</tr>
<tr>
<td>*</td>
<td>The pin is not testable (because it has no associated stimulus program or no known-good response stored for this pin).</td>
</tr>
<tr>
<td>.</td>
<td>There is no such pin in the database.</td>
</tr>
</tbody>
</table>

Figure 7-5: Pin Coverage Display for a UUT
FAULT CONDITION EXERCISERS

When the 9100A/9105A detects a fault, and a fault condition handler is not defined for the fault condition raised, a fault message will appear on the operator's display. At this point, the operator can press the LOOP key on the operator's keypad to repeatedly reproduce the fault so that it can be isolated manually. To do so requires that a fault condition exerciser exist for the fault condition that was raised. If the exerciser exists, it is invoked continually until the operator presses the STOP key on the operator's keypad.

A fault condition exerciser is a software block designed specifically to reproduce a fault condition in a UUT. Two types of exercisers are available: built-in exercisers and user-defined exercisers.

When a fault condition is raised by a built-in stimulus function (such as read, write, ramp, toggle, or rotate) or a built-in test function (such as testbus, testramfast, testramfull, or testromfull), the 9100A/9105A has a pre-defined sequence of commands that exercise the fault when the LOOP key is pressed. These are called built-in fault condition exercisers. In addition, you as a programmer can write your own fault condition exercisers for fault conditions that you define or to replace the built-in fault condition exercisers. When one of these fault conditions is encountered and the LOOP key is pressed, the fault condition exerciser with the matching name is invoked.

If a fault condition exerciser for the displayed fault condition is found when the LOOP key is pressed, the fault condition exerciser is invoked repeatedly to stimulate the UUT. This allows the probe to be used to examine node responses in the circuit and to trace faulty circuit operation to its cause.
REPAIR AFTER TROUBLESHOOTING

When GFI terminates, it will often display one of the following messages:

- Open circuit.
- Bad IC or output loaded.

When GFI reports an open circuit, it has found an input which is bad even though the signal source on that node is good. To repair the node:

1. Retest both ends of the node to make sure the output was properly probed.
2. Confirm the open circuit with an ohmmeter.
3. Trace along the node with the ohmmeter until the open point is found.
4. If the node is connected properly, check for:
   - An error in the node list entry for the failed node.
   - Marginal measurements due to the frequency or timing of signals on the node. Ringing may be occurring on the node, or the time between the sync and the signal transitions may be marginal. Change the stimulus setup or the sync timing to correct the problem (see Section 8.5 on adjusting sync timing).

When GFI reports a bad IC or output loaded, it has found all good inputs and one or more bad outputs. In this case, determine whether the part is bad or the output is loaded. To do this, test the component by overdriving its inputs with the I/O module while measuring level history or CRC signatures.
In doing so, determine whether:

- The level history showed that the line went to a high and low state. If so, the node is only loaded part of the time, or the component is bad.

- The node is loaded. If the component is good but the node is bad, the node must be loaded. The cause of a loaded node can be:
  
  - A short to another node, the power supply, or ground.
  
  - A damaged IC loading the node. Example 1 in Figure 7-6 shows a bad input at U6 causing node A to be loaded.
  
  - Another output source is also driving that node. Check the enable and control lines of any other devices that can drive the node. Example 2 in Figure 7-6 shows node A to be loaded because both U1 and U5 are attempting to drive the node at the same time. U1 is operating as it should but the U5 enable-line state is incorrect and U5 is also driving the same node.

Operators should be provided with a procedure for tracing short circuits. For example, a milliohm meter can be used to determine the point at which a node is shorted. To do this, attach one lead of the milliohm meter to the faulty node. With the other lead, look for low resistance paths.
Example 1: Bad IC

Example 2: Bus Contention

Figure 7-6: Node Loading
If you cannot find a term in the glossary, search the index for a reference to that term.

**Active Edge**
A signal transition used to initiate action.

**Address Space**
A section of memory reserved for a particular use, such as the stack. The term "decoded address space" implies memory residing in physically separate chips (selectively enabled by a "decoder"), such as a frame buffer, character generator, or the control registers inside a peripheral chip.

**Aliasing**
A condition where a component address responds to more than one combination of address bus bits.

**Assert**
To cause a signal to change to its logical "true" state.

**Asynchronous**
Not synchronized to the microprocessor or not synchronous to any clock signal.
Automated Test
An automated activity that verifies the correct operation of a circuit by comparing its output to the expected output.

Automated Troubleshooting
An automated process of locating a fault on a UUT.

Backtracing
A procedure for locating the source of a fault on a UUT by checking logic along a logical path from bad outputs to bad inputs until the point where no bad inputs are found.

Bus
A group of functionally similar signals.

Bus Contention
A situation where two or more bus devices are trying to put different data onto the same bus.

CAD
An acronym for Computer-Aided Design. CAD systems let the user create, manipulate, and store designs on a computer.

Comment
Text in a program that is not executed. A comment in a TL/1 program or a node list must begin with an exclamation point (!).

Component
A passive or active part on a UUT.

Control Line
A signal that comes out of a microprocessor and is used to control the UUT.

CRC Signature
CRC is an acronym for Cyclic Redundancy Check. A CRC signature is a compression of a long data stream into a 16-bit number.

Cursor
A symbol on a display (usually a box or an underscore) that indicates where a typed character will appear.
Data Bus
A set of signal paths on which parallel data is transferred between two or more devices.

Device
1. Refers to the probe, an I/O module, a reference designator, or the pod. 2. Also used with I/O operations to specify a port or a disk drive.

DIP
An acronym for Dual In-line Package. A DIP has an equal number of pins on each of its long sides. See also SIP.

Directory
A collection of related sets of data (files, for example) on a disk.

Drivability
Testing whether lines can be driven to the appropriate active high or active low level.

Dynamic Coupling
Data in one memory location is affected by combinations of data in other memory locations.

Edge
The transition from one voltage level to a different voltage level.

Exerciser
See Fault Condition Exerciser.

External Synchronization
Synchronizing a node response measurement using signals external to the pod.

Fault
A defect in a UUT that causes circuitry to operate in a manner that is inconsistent with its design.

Fault Condition
A recognition by the 9100A/9105A that a fault exists on the UUT.
Fault Condition Exerciser
A group of statements that attempts to repetitively reproduce the conditions that generate a fault condition. (Sometimes called just an "exerciser.")

Fault Condition Handler
A group of statements that is executed when a particular fault condition occurs. (Sometimes called just a "handler.")

Fault Condition Raising
The generation of a fault condition either from detecting a fault on a UUT or from using a TL/1 fault statement.

Feedback Loop
A circuit in which one or more outputs is routed to the circuit's input.

Forcing Line
Input to the microprocessor that forces it to a particular known state.

Functional Test
An activity that verifies the correct operation of a circuit by comparing its output to the expected output.

GFI
See Guided Fault Isolation.

GFI Summary
A record of the components that have been tested by GFI.

Go/No-Go Test
A pass/fail test; either a unit passes or it doesn't.

Guided Fault Isolation
An algorithm that uses backtracing to troubleshoot a UUT.

Handler
See Fault Condition Handler.
Hexadecimal
Pertaining to the base 16 numbering system. (Often abbreviated as "hex.")

I/O
An abbreviation for Input/Output. The transfer of data to and from devices other than the local memory of the microprocessor system.

I/O Module
An option for the 9100A/9105A that allows simultaneous stimulus or response for multiple points on a UUT.

Level History
A character string that represents a record of the logic levels measured at a point over a period of time. "1", "X", and "0" represent high, invalid, and low states, respectively.

Library
A directory that contains a collection of only a particular type of file. The 9100A/9105A uses four libraries: a part library, a program library, a pod library, and a help library.

Mask
A value where each logic "1" represents a bit that is to be acted on.

Monitor
A 24-line, 80-column video display that connects to the rear panel of the 9100A/9105A.

Node
A set of points that are all electrically interconnected.

Node List
A file containing a description of the interconnection of all pins on a UUT.

Operator
1. A symbol that acts on one or more values or expressions to produce another value. 2. A person who uses the 9100A/9105A for testing or troubleshooting.
Operator's Display
Three-line display on the mainframe of the 9100A/9105A.

Operator's Interface
The operator's display and the operator's keypad.

Operator's Keypad
The set of keys on the front panel of the base unit of the 9100A/9105A.

Overdrive
To put a logic state on a signal line by applying more power than the normal driver for that node. This is how the 9100A/9105A injects signals into the UUT.

Part Description
A file that describes a component on a UUT.

Part Library
A library of part descriptions.

Pod Library
A library of pod descriptions, each of which contains a pod database and pod-related TL/1 programs.

Pod Synchronization
Synchronizing a node response measurement using signals generated by the pod to indicate the sampling time.

Priority Pin
A pin that the GFI program will test first if a particular node is bad.

Probe
A hand-held device that can stimulate and measure any single point on the UUT.

Program Library
A library of programs that can be called by any program in the userdisk.
**Programmer's Interface**
The monitor and the programmer's keyboard.

**Programmer's Keyboard**
The keyboard that connects to the side panel of the 9100A.

**Raise**
See Fault Condition Raising.

**Reference Designator**
A one to ten character string naming a component on the UUT.

**Related Input Pin**
An input pin on a component that affects an output pin on that same component.

**Response File**
A file containing data generated by executing a specific stimulus program to a UUT and recording the responses from its execution.

**RUN UUT Test**
A feature that allows the normal operation of a UUT using its own program.

**Signature**
See CRC Signature.

**SIP**
An acronym for Single In-line Package. See also DIP.

**Softkey**
A key that has its function determined by software.

**State Machine**
A circuit which produces output signals in response to input signals and its own internal state. Typically used to generate a sequence of control signals, as in a bus interface.
**Stimulus Program**
A program that exercises a circuit while the activity on circuit nodes are recorded to see if the circuit produces the same response as a known-good circuit.

**String**
A group of characters enclosed in double-quote characters (") and manipulated as a single entity.

**Synchronous**
Coordinated to the transitions of a clock signal.

**Termination Status**
An indication of whether a UUT passed a test.

**Timeout**
A condition in which an expected event has not occurred within the expected time period.

**Toggle**
Change to the complementary logic state.

**Transition Count**
A record of the number of times the logic level at a node changes from low to high within a period of time.

**Troubleshooting**
A process of locating the area of a UUT that is causing a fault.

**Userdisk**
1. A diskette containing test programs and information about a particular UUT. 2. The current disk drive that is used as a source for UUT programs and data.

**UUT**
Unit Under Test. A physical item, i.e., a board or a system to be tested.

**UUT Directory**
A set of files that contain information about a particular UUT.
**Wait State**
A bus cycle which is too short for a slow chip is lengthened by the insertion of one or more clock cycles, called wait states.

**Watchdog Timer**
A circuit which produces a signal, typically a reset or high-priority interrupt, if a timeout condition is met. For example, an excessive number of wait states may trigger a watchdog timer.

**Wildcard**
A symbol that represents any sequence of characters. The 9100A/9105A uses the asterisk character (*) for this purpose.

**Window**
An area of the monitor reserved for certain information to be displayed.
(This page is intentionally blank.)
# Appendix A

## Demo/Trainer UUT Reflist

<table>
<thead>
<tr>
<th>REF</th>
<th>PART</th>
<th>TESTING DEVICE</th>
</tr>
</thead>
<tbody>
<tr>
<td>R72</td>
<td>RESISTOR</td>
<td>PROBE</td>
</tr>
<tr>
<td>R73</td>
<td>RESISTOR</td>
<td>PROBE</td>
</tr>
<tr>
<td>R4</td>
<td>RESISTOR</td>
<td>PROBE</td>
</tr>
<tr>
<td>R79</td>
<td>RESISTOR</td>
<td>PROBE</td>
</tr>
<tr>
<td>R78</td>
<td>RESISTOR</td>
<td>PROBE</td>
</tr>
<tr>
<td>R61</td>
<td>RESISTOR</td>
<td>PROBE</td>
</tr>
<tr>
<td>R62</td>
<td>RESISTOR</td>
<td>PROBE</td>
</tr>
<tr>
<td>R63</td>
<td>RESISTOR</td>
<td>PROBE</td>
</tr>
<tr>
<td>R64</td>
<td>RESISTOR</td>
<td>PROBE</td>
</tr>
<tr>
<td>R65</td>
<td>RESISTOR</td>
<td>PROBE</td>
</tr>
<tr>
<td>R70</td>
<td>RESISTOR</td>
<td>PROBE</td>
</tr>
<tr>
<td>C4</td>
<td>CAPACITOR</td>
<td>PROBE</td>
</tr>
<tr>
<td>C5</td>
<td>CAPACITOR</td>
<td>PROBE</td>
</tr>
<tr>
<td>C8</td>
<td>CAPACITOR</td>
<td>PROBE</td>
</tr>
<tr>
<td>C9</td>
<td>CAPACITOR</td>
<td>PROBE</td>
</tr>
<tr>
<td>C13</td>
<td>CAPACITOR</td>
<td>PROBE</td>
</tr>
<tr>
<td>C15</td>
<td>CAPACITOR</td>
<td>PROBE</td>
</tr>
<tr>
<td>C16</td>
<td>CAPACITOR</td>
<td>PROBE</td>
</tr>
<tr>
<td>C17</td>
<td>CAPACITOR</td>
<td>PROBE</td>
</tr>
<tr>
<td>U74</td>
<td>2016</td>
<td>I/O MODULE</td>
</tr>
<tr>
<td>U85</td>
<td>2016</td>
<td>I/O MODULE</td>
</tr>
<tr>
<td>U72</td>
<td>2674</td>
<td>I/O MODULE</td>
</tr>
<tr>
<td>U78</td>
<td>2675</td>
<td>PROBE</td>
</tr>
<tr>
<td>U11</td>
<td>2681</td>
<td>PROBE</td>
</tr>
<tr>
<td>U77</td>
<td>27128</td>
<td>I/O MODULE</td>
</tr>
<tr>
<td>U30</td>
<td>27256</td>
<td>I/O MODULE</td>
</tr>
<tr>
<td>Component</td>
<td>Value</td>
<td>Type</td>
</tr>
<tr>
<td>-----------</td>
<td>-----------</td>
<td>------------</td>
</tr>
<tr>
<td>U29</td>
<td>27256</td>
<td>I/O MODULE</td>
</tr>
<tr>
<td>U28</td>
<td>27256</td>
<td>I/O MODULE</td>
</tr>
<tr>
<td>U27</td>
<td>27256</td>
<td>I/O MODULE</td>
</tr>
<tr>
<td>Q1</td>
<td>TRANSISTOR</td>
<td>PROBE</td>
</tr>
<tr>
<td>Q2</td>
<td>TRANSISTOR</td>
<td>PROBE</td>
</tr>
<tr>
<td>C1</td>
<td>CAPACITOR</td>
<td>PROBE</td>
</tr>
<tr>
<td>R35</td>
<td>RESISTOR</td>
<td>PROBE</td>
</tr>
<tr>
<td>R1</td>
<td>RESISTOR</td>
<td>PROBE</td>
</tr>
<tr>
<td>R77</td>
<td>RESISTOR</td>
<td>PROBE</td>
</tr>
<tr>
<td>R80</td>
<td>RESISTOR</td>
<td>PROBE</td>
</tr>
<tr>
<td>R15</td>
<td>RESISTOR</td>
<td>PROBE</td>
</tr>
<tr>
<td>R14</td>
<td>RESISTOR</td>
<td>PROBE</td>
</tr>
<tr>
<td>R16</td>
<td>RESISTOR</td>
<td>PROBE</td>
</tr>
<tr>
<td>R13</td>
<td>RESISTOR</td>
<td>PROBE</td>
</tr>
<tr>
<td>R17</td>
<td>RESISTOR</td>
<td>PROBE</td>
</tr>
<tr>
<td>R12</td>
<td>RESISTOR</td>
<td>PROBE</td>
</tr>
<tr>
<td>R18</td>
<td>RESISTOR</td>
<td>PROBE</td>
</tr>
<tr>
<td>R11</td>
<td>RESISTOR</td>
<td>PROBE</td>
</tr>
<tr>
<td>R27</td>
<td>RESISTOR</td>
<td>PROBE</td>
</tr>
<tr>
<td>R25</td>
<td>RESISTOR</td>
<td>PROBE</td>
</tr>
<tr>
<td>R24</td>
<td>RESISTOR</td>
<td>PROBE</td>
</tr>
<tr>
<td>R28</td>
<td>RESISTOR</td>
<td>PROBE</td>
</tr>
<tr>
<td>R29</td>
<td>RESISTOR</td>
<td>PROBE</td>
</tr>
<tr>
<td>R23</td>
<td>RESISTOR</td>
<td>PROBE</td>
</tr>
<tr>
<td>R30</td>
<td>RESISTOR</td>
<td>PROBE</td>
</tr>
<tr>
<td>R19</td>
<td>RESISTOR</td>
<td>PROBE</td>
</tr>
<tr>
<td>R68</td>
<td>RESISTOR</td>
<td>PROBE</td>
</tr>
<tr>
<td>R69</td>
<td>RESISTOR</td>
<td>PROBE</td>
</tr>
<tr>
<td>R20</td>
<td>RESISTOR</td>
<td>PROBE</td>
</tr>
<tr>
<td>R21</td>
<td>RESISTOR</td>
<td>PROBE</td>
</tr>
<tr>
<td>R22</td>
<td>RESISTOR</td>
<td>PROBE</td>
</tr>
<tr>
<td>R34</td>
<td>RESISTOR</td>
<td>PROBE</td>
</tr>
<tr>
<td>R33</td>
<td>RESISTOR</td>
<td>PROBE</td>
</tr>
<tr>
<td>R3</td>
<td>RESISTOR</td>
<td>PROBE</td>
</tr>
<tr>
<td>R5</td>
<td>RESISTOR</td>
<td>PROBE</td>
</tr>
<tr>
<td>R6</td>
<td>RESISTOR</td>
<td>PROBE</td>
</tr>
<tr>
<td>R7</td>
<td>RESISTOR</td>
<td>PROBE</td>
</tr>
<tr>
<td>R8</td>
<td>RESISTOR</td>
<td>PROBE</td>
</tr>
<tr>
<td>R32</td>
<td>RESISTOR</td>
<td>PROBE</td>
</tr>
<tr>
<td>R31</td>
<td>RESISTOR</td>
<td>PROBE</td>
</tr>
<tr>
<td>R26</td>
<td>RESISTOR</td>
<td>PROBE</td>
</tr>
<tr>
<td>R9</td>
<td>RESISTOR</td>
<td>PROBE</td>
</tr>
<tr>
<td>R2</td>
<td>RESISTOR</td>
<td>PROBE</td>
</tr>
<tr>
<td>U34</td>
<td>4164</td>
<td>I/O MODULE</td>
</tr>
<tr>
<td>U35</td>
<td>4164</td>
<td>I/O MODULE</td>
</tr>
<tr>
<td>U36</td>
<td>4164</td>
<td>I/O MODULE</td>
</tr>
<tr>
<td>U37</td>
<td>4164</td>
<td>I/O MODULE</td>
</tr>
<tr>
<td>U38</td>
<td>4164</td>
<td>I/O MODULE</td>
</tr>
<tr>
<td>U39</td>
<td>4164</td>
<td>I/O MODULE</td>
</tr>
<tr>
<td>U40</td>
<td>4164</td>
<td>I/O MODULE</td>
</tr>
</tbody>
</table>
U41 4164 I/O MODULE
U48 4164 I/O MODULE
U49 4164 I/O MODULE
U50 4164 I/O MODULE
U51 4164 I/O MODULE
U52 4164 I/O MODULE
U53 4164 I/O MODULE
U54 4164 I/O MODULE
U55 4164 I/O MODULE
R67 RESISTOR PROBE
C6  CAPACITOR PROBE
C7  CAPACITOR PROBE
R71 RESISTOR PROBE
R10 RESISTOR PROBE
R66 RESISTOR PROBE
U14 80286 PROBE
J5  CONN68 PROBE
U1  82284 I/O MODULE
U15 82288 I/O MODULE
U31 8255 I/O MODULE
U58 7400 I/O MODULE
U24 7400 I/O MODULE
U5  7400 I/O MODULE
U64 7402 I/O MODULE
U57 7404 I/O MODULE
U19 7404 I/O MODULE
U4  7408 I/O MODULE
U63 7408 I/O MODULE
U56 7410 I/O MODULE
U21 74138 I/O MODULE
U8  74138 I/O MODULE
U9  74138 I/O MODULE
U3  74245 I/O MODULE
U23 74245 I/O MODULE
U44 7474 I/O MODULE
CR1 DIODE PROBE
J2  CONN_RS232 PROBE
J3  CONN_VIDEO PROBE
J6  CONN_KEYBD PROBE
U73 74157 I/O MODULE
U83 74157 I/O MODULE
U84 74157 I/O MODULE
U65 74257 I/O MODULE
U66 74257 I/O MODULE
U33 7SEGLED PROBE
U47 7SEGLED PROBE
U61 7400 I/O MODULE
U70 7400 I/O MODULE
U71 7400 I/O MODULE
U62 7404 I/O MODULE
U59  74109  I/O MODULE
U80  74110  PROBE
U81  74110  PROBE
U7   74112  I/O MODULE
U25  74112  PROBE
U26  74125  I/O MODULE
U20  74148  I/O MODULE
U13  7414   I/O MODULE
U43  74164  I/O MODULE
U17  74164  I/O MODULE
U75  74175  I/O MODULE
U68  74244  I/O MODULE
U69  74244  I/O MODULE
U32  74244  I/O MODULE
U46  74244  I/O MODULE
U6   7430   I/O MODULE
U79  7430   I/O MODULE
U60  7431   I/O MODULE
U45  7432   I/O MODULE
U86  74373  I/O MODULE
U87  74373  I/O MODULE
U10  74373  I/O MODULE
U2   74374  I/O MODULE
U16  74374  I/O MODULE
U22  74374  I/O MODULE
U76  74374  I/O MODULE
U42  74390  I/O MODULE
U67  74590  I/O MODULE
U12  MAX232  PROBE
J4   PWRCONN  PROBE
U18  OSCILLATOR  PROBE
U82  74175  PROBE
U88  7486   PROBE
Y1   XTAL   PROBE
S4   KEYSWITCH  PROBE
S3   KEYSWITCH  PROBE
S2   KEYSWITCH  PROBE
S1   KEYSWITCH  PROBE
S6   KEYSWITCH  PROBE
DS1  LED     PROBE
Z1   NETWORK10 I/O MODULE
NAME: NODELIST
DESCRIPTION: SIZE: 16,492 BYTES

<table>
<thead>
<tr>
<th>U23-11</th>
<th>U41-2</th>
<th>U69-17</th>
<th>U30-11</th>
<th>U28-11</th>
<th>U41-14</th>
<th>Z1-10</th>
</tr>
</thead>
<tbody>
<tr>
<td>U23-12</td>
<td>U40-2</td>
<td>U40-14</td>
<td>U69-15</td>
<td>U30-12</td>
<td>U28-12</td>
<td>Z1-9</td>
</tr>
<tr>
<td>U23-16</td>
<td>U36-2</td>
<td>U36-14</td>
<td>U69-6</td>
<td>U30-17</td>
<td>U28-17</td>
<td>Z1-5</td>
</tr>
<tr>
<td>U23-17</td>
<td>U35-2</td>
<td>U35-14</td>
<td>U69-4</td>
<td>U30-18</td>
<td>U28-18</td>
<td>Z1-4</td>
</tr>
<tr>
<td>U23-18</td>
<td>U34-2</td>
<td>U34-14</td>
<td>U69-2</td>
<td>U30-19</td>
<td>U28-19</td>
<td>Z1-3</td>
</tr>
<tr>
<td>R69-1</td>
<td>R72-1</td>
<td>U88-8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>U84-6</td>
<td>U72-32</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>R14-1</td>
<td>U46-12</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>R13-1</td>
<td>U46-14</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>R12-1</td>
<td>U46-16</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>R11-1</td>
<td>U46-18</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>R18-1</td>
<td>U46-3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>R17-1</td>
<td>U46-5</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>R16-1</td>
<td>U46-7</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>R15-1</td>
<td>U46-9</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>U32-11</td>
<td>U31-40</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>R27-1</td>
<td>U32-9</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>R25-1</td>
<td>U32-12</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>R24-1</td>
<td>U32-14</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>R23-1</td>
<td>U32-16</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>R19-1</td>
<td>U32-18</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>R30-1</td>
<td>U32-3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>U32-13</td>
<td>U31-39</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>R28-1</td>
<td>U32-7</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>U32-15</td>
<td>U31-38</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
U22-14 J5-13 U14-13
U22-18 J5-15 U14-15
U2-4 J5-17 U14-17
U22-13 J5-12 U14-12
U22-17 J5-14 U14-14
U14-52 C4-1
J5-52 C13-1
U16-8 J5-27 U14-27
U16-7 J5-26 U14-26
U16-13 J5-28 U14-28
U1-10 U17-8 U44-3 U44-11 U59-4 J5-31 \U7-1 U13-1 U14-31 U15-2
U16-14 J5-32 U14-32
U16-18 J5-34 U14-34
R1-2 U1-4 U19-1 J5-63 U4-12 U14-63 U15-1
U23-2 J5-51 U14-51
U23-3 J5-49 U14-49
U3-2 J5-50 U14-50
U3-6 J5-42 U14-42
U23-4 J5-47 U14-47
U23-5 J5-45 U14-45
U23-6 J5-43 U14-43
U23-8 J5-39 U14-39
U2-11 U16-11 U22-11 U7-2 U15-5
U56-5 U11-10 U72-1 U31-5 U15-12
U16-16 U65-2 U84-14 U11-2 U72-37 U31-9 U30-10 U29-10 \U28-10 U27-10
U23-9 J5-37 U14-37
U26-1 U13-4 U13-13 U14-64
U3-5 J5-44 U14-44
U22-8 J5-1 U14-1
U23-7 J5-41 U14-41
U3-9 J5-36 U14-36
J5-64 U13-12
U3-8 J5-38 U14-38
U3-7 J5-40 U14-40
U2-8 J5-19 U14-19
U3-3 J5-48 U14-48
U2-18 J5-23 U14-23
U3-4 J5-46 U14-46
U84-12 U74-8 U85-8
U84-9 U74-7 U85-7
U1-16 J5-4 U14-4 U15-3
R26-1 U13-3
U16-12 U65-11 U84-5 U11-6 U72-39 U30-8 U29-8 U28-8 \U27-8
U6-4 U45-6 U30-22 U29-22
U21-13 U4-10 U31-6
U3-12 U54-2 U54-14 U68-15 U10-5 U11-18 U72-9 U31-33 \
U29-12 U27-12
R5-1 S1-1 U31-14
R6-1 S2-1 U31-15
R7-1 S3-1 U31-16
R8-1 S4-1 U31-17
U56-8 U5-5
U60-7 U74-11 U77-4
U71-3 U82-4
U16-9 U65-14 U84-2 U11-7 U30-7 U29-7 U28-7 U27-7
U61-13 U58-6 U59-2 U59-3 U60-1 U63-9
U58-12 U62-8
U56-13 U59-12 U13-2
U65-15 U66-15 U44-5 U44-12
U2-7 J5-18 U14-18
U1-12 U19-3 J5-29 U11-38 U13-11 U31-35 U14-29
U1-15 J5-5 U14-5 U15-19
U84-4 U74-5 U85-5
U84-13 U72-34
U88-13 U72-18
U88-1 U72-19
U73-13 U72-26
U73-10 U72-25
U72-7 U78-8
U83-7 U74-2 U85-2
U83-4 U74-1 U85-1
U6-8 U5-1
U13-5 U13-8
R33-1 U20-4
U76-9 U78-37
R20-1 R21-1 R22-1 U12-2
U19-2 U7-3
U43-8 U42-3
U86-9 U78-14
U17-9 U4-11 U5-2
U7-5 U8-4
U19-4 U7-15
U45-9 U56-6
U84-7 U74-6 U85-6
U20-6 U10-7
U76-19 U63-4 U63-13
U20-2 U11-24 R3-1
U76-16 U63-5 U78-2
U69-7 U86-14 U85-11
U8-13 U62-1
U45-10 U5-8
U75-9 U62-4
U63-6 U78-39
U76-2 U63-12 U78-5
U80-9 U80-13 U70-1 U70-4 U70-10 U82-2
U81-12 U82-12

B-6

! POWER NODES


! UNUSED OUTPUTS

U26-3
U73-4
U75-3
U75-6
U75-11
U75-14
U86-2
U86-5
U15-4
U59-7
U42-5
U42-6
U42-13

B-10
*masters

! PROCESSOR ADDRESS LINES
U14-34
U14-33
U14-32
U14-28
U14-27
U14-26
U14-25
U14-24
U14-23
U14-22
U14-21
U14-20
U14-19
U14-18
U14-17
U14-16
U14-15
U14-14
U14-13
U14-12

! BUFFERED ADDRESS LINES
U16-19
U16-16
U16-15
U16-12
U16-9
U16-6
U16-5
U16-2
U2-19
U2-16
U2-15
U2-12
U2-9
U2-6
U2-5
U2-2
U22-19
U22-16
U22-15
U22-12
U22-9
U22-6
U22-5

! PROCESSOR DATA LINES

U14-51
U14-49
U14-47
U14-45
U14-43
U14-41
U14-39
U14-37

U14-50
U14-48
U14-46
U14-44
U14-42
U14-40
U14-38
U14-36

! BUFFERED DATA LINES

U23-18
U23-17
U23-16
U23-15
U23-14
U23-13
U23-12
U23-11

U3-18
U3-17
U3-16
U3-15
U3-14
U3-13
U3-12
U3-11
(This page is intentionally blank.)
Appendix C
Subprograms for Functional Test and Stimulus Programs

The following programs are included in this appendix:
abort_test
check_loop
check_meas
recover
tst_conten
program abort_test(ref)

!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
! FUNCTIONAL TEST of the Microprocessor Bus.
!
! This program is called by many of the test programs after the test
! program has found a failing circuit. This program highlights the part
! with the FAILED test attribute, changes all parts with a TESTING test
! attribute to UNTESTED, and then checks to see if gfi has enough test
! results to make an accusation. If an accusation exists then the
! accusation is displayed. Otherwise a gfi hint is generated for the
! part and the test programs are terminated so that GFI can begin
! troubleshooting.
!
! TEST PROGRAMS CALLED:
! none
!
! GRAPHICS PROGRAMS CALLED:
! fail (part_number) Highlight part to be failed
!
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!

Main Declarations
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
declare
    string ref ! The ref-pin of the failed part
    global numeric t2o ! Buffered I/O on /term2.
    global string array [1:107] part ! Part shape and positions
    global numeric array [1:107] partattrb ! Attribute number of part

! Next three items relate to Test window displayed by dispypcb().

    global string testwind1 = "\1B[12;65f\1B[0m\1B[1m" ! Place text in line 2
    global string testwind2 = "\1B[13;65f\1B[0m\1B[1m" ! Place text in line 3
    global string undrtest = "\1B[15;66f\1B[0m" ! Place text in line 5
end declare
! Highlight Failed Part.

n = instr(ref, ":")
if n = 0 then n = len(ref) + 1
ic_num = (val(mid(ref, 2, n-2),16))

! convert decimal ic_num to hex

dec100 = ic_num / $100
dec10 = (ic_num - dec100 * $100) / $10
dec1 = (ic_num - dec100 * $100 - dec10 * $10)
hex_ic_num = dec100 * 100 + dec10 * 10 + dec1	null(hex_ic_num)

! Change all parts with a TESTING attribute to an UNTESTED attribute and
! display GFI TROUBLESHOOTING in the test window.

for i = 1 to 107
  if partattrb[i] = 2 then untested(i)
next
print on t2o ,testwind1," GFI",testwind2,"TROUBLESHOOTING"
print on t2o ,undrtest," "

! If GFI has an accusation then display the accusation otherwise generate
! GFI Hints.

accusation = gfi accuse
if accusation = "" then
  gfi hint ref
  fault 'gfi hints generated' ' please run gfi'
else
  fault " " accusation
end if

end program
program check_loop

! This program checks the DEMO/TRAINER UUT Loopback switches. If the loopback switches are not closed then a prompt is generated to close the loopback switches. Otherwise no prompt is generated.

function pmpt_lpbbk
    declare
        string q
    end declare

    print "Close SW4-4, SW4-5 and SW6-4 for loopback"
    print "Press \1B[7m ENTER \1B[0m key to continue "
    input q \ print
end function

execute rs232_init()

write addr $2006, data SAA
wait time $200

if ((read addr $2002) and $F) <> 5D then
    execute pmpt_lpbbk()
    return
end if

write addr $201E, data $FF
write addr $2016, data $BB
wait time $200

if (read addr $2016) <> $BB then
    execute pmpt_lpbbk()
    return
end if

write addr $201C, data $FF

if ((read addr $201A) and 2) <> 0 then
    execute pmpt_lpbbk()
    return
end if

end program
program check_meas(dev, start, stop, clock, enable)

! Check status of External START, STOP, CLOCK, ENABLE lines,
! Return 1 if measurement is complete, display prompt to fix
! the external lines, wait for ENTER key, and return 0 if the
! measurement times out.
!
! Main Declarations

declare string dev
declare string start
declare string stop
declare string clock
declare string enable

! Main part of program

times = 0
loop while checkstatus(dev) <> $F and times < 100
    times = times + 1
end loop

! If START fails then STOP, ENABLE and CLOCK will also fail.
! If ENABLE fails then CLOCK will also fail.
! Diagnose cause of failure and only display START if START fails.
! Do not display CLOCK when ENABLE line fails.

if times < 100 then
    return (1)
else
    tl = open device "/term1", mode "unbuffered"

    ! turn autolinefeed off and clear screen

    print "\lB[2J\lB[201"
    n = checkstatus(dev) \ str = "" \ line = ""
    if (n and 4) = 0 then
        line = line + "START 
        str = str + " START to " + start + ","
    else if (n and 8) = 0 and stop <> "" then
        line = line + "STOP, 
        str = str + " STOP to " + stop + ","
    end if
    if (n and 2) = 0 and enable <> "" then
        line = line + "ENABLE 
        str = str + " ENABLE to " + enable + ","
    else if (n and 1) = 0 then
        line = line + "CLOCK 
        str = str + " CLOCK to " + clock + ","
    end if
end if

    print "\lB[1;1f", "External line(s) ", line, "failed."
    print "\lB[2;1f", "Connect", str, "\lB[3;1f"
    print "Press \lB[7mENTER \lB[0m to REPEAT, \lB[7mNO \lB[0m to CONTINUE"

! Wait for ENTER key to be pressed.
input on t1,str
print "\1B[20h\1B[2J"
close channel t1
if str = "\7F" then
   return(1)
else
   return (0)
end if
end if
end program
program recover

!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
| This program recovers sync between the 82288 Bus Controller and the |
| 80286 pod. |
| |
| Some of the stimulus programs disable ready before performing stimulus |
| which can cause the 80286 bus controller to get out of sync with the |
| pod. The recover() program is executed to re-synchronize the bus |
| controller and the pod. |
| |
| TEST PROGRAMS CALLED: |
| (none) |
| |
| GRAPHICS PROGRAMS CALLED: |
| (none) |
| |
| Global Variables Modified: |
| recover_times  Reset to Zero |
| !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!

!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
| Main Declarations |
| !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!

declare global numeric recover_times  ! Count of executing recover().

!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
| Main part of STIMULUS PROGRAM |
| !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!

recover_times = recover_times + 1
if recover_times <= 1 then
  podsetup 'enable -ready' "off"  ! POD is out of sync with
  setspace(getspace("memory","word"))  ! the 82288 bus controller
  read addr 0  ! Read in memory space then
  write addr 0, data 0  ! Write in memory space to
  podsetup 'enable -ready' "on"  ! synchronize 82288 and POD.
else
  podsetup 'enable -ready' "off"
  print "Please press the \\Lb[7mOUT RESET KEY \\Lb[On"

  loop until (readstatus() and $10) <> 0  ! wait for RESET active.
end loop
  podsetup 'enable -ready' "on"

  loop until (readstatus() and $10) = 0  ! wait for RESET inactive.
end loop
  print \\Lb[2J"
end if
end program

C-7
program test_content (addr, data_bits)

!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
! TEST to isolate DATA BUS CONTENTION to the failing part.
!
! This program attempts to determine the cause of Data Bus contention by
! testing the enable lines of all the devices on the Data Bus. This
! program performs several steps. First each device on the data bus is
! accessed and determined to be accessible or inaccessible. The
! variable bad_dev is a mask that records which devices failed.
!
! Many times when Data Bus contention exists, the device that has the
! bad enable lines can be accessed and the rest of the devices cannot be
! accessed. This program checks the mask to see if all except one
! device is bad and then tests the enable lines on the device that
! appeared good.
!
! If all devices are bad or more than one device is good then this test
! checks the enable lines of all the devices on the Data Bus by brute
! force.
!
! TEST PROGRAMS CALLED:
! abort_test (ref-pin)
! If gfi has an accusation
! display the accusation else
! create a gfi hint for the
! ref-pin and terminate the test
! program (GFI begins trouble-
! shooting).
!
! FUNCTIONS CALLED:
! testic (refname, pin1, pin2) This function performs a gfi
! test on refname. Then the pins
! pin1 and pin2 (which are the
! enable lines) are checked to
! see if they are bad. If so
! abort_test is called and GFI is
! started on the failing enable
! line. Otherwise all test info
! about the part is discarded
! using the gfi clear command.
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!

........................................................................
! Main Declarations
........................................................................
declare
numeric addr
numeric data_bits
numeric bad_dev = 0
numeric array [0:15] ram_ic
global string contention_checked
end declare
........................................................................
! Functions
........................................................................

function testic (ref, pin_a, pin_b)
declare numeric ref
declare numeric pin_a
declare numeric pin_b

C-8
! convert decimal ref to hex

dec100 = ref / 100

dec10 = (ref - dec100 * 100) / 10

dec1 = (ref - dec100 * 100 - dec10 * 10)

hreff = dec100 * $100 + dec10 * $10 + dec1

ref_a = "U" + str(hexref[16]) + "-" + str(p1n_a,16)

ref_b = "U" + str(hexref[16]) + "-" + str(p1n_b,16)

if gfi test ref_a fails then
    if (gfi status ref_a) = "bad" then
        abort_test(ref_a)
    else
        if (gfi status ref_b) = "untested" then gfi test ref_b
        if (gfi status ref_b) = "bad" then
            abort_test(ref_b)
    end if
end if

if gfi clear then
    ! Only looking at Enable Lines, Clear Other Info.
end if

end function

ram ic[0] = 55 \ ram ic[1] = 54 ! RAMs US5, US4


ram ic[8] = 41 \ ram ic[9] = 40 ! RAMs U41, U40


if contention_checked <> "yes" then
    contention_checked = "yes"
    podsetup 'report intr' "off"
    podsetup 'enable -ready' "on"
    print "\n\nTESTING BUS CONTENTION!"

! Read from each device on the bus and record if each device reads correctly.
!
! Then check and see if all components are bad except one. If so then check
! that component's enable lines.
!
! Otherwise brute force check all enable lines on all components connected to
! the bus.
!
! ROM0 and ROM1

setspace( getspace("memory", "word"))

if (read addr $E002A) <> 0 then bad_dev = bad_dev or 1
if (read addr $F0022) <> 0 then bad_dev = bad_dev or 2

! Dynamic RAM

write addr $1000, data $FFFF
if (read addr $1000) <> $FFFF then bad_dev = bad_dev or 4
write addr $1000, data 0
if (read addr $1000) <> 0 then bad_dev = bad_dev or 4

! PIA registers
execute pia_init()
if (read addr $4002) <> $FF then bad_dev = bad_dev or 8
write addr $4002, data 0
if (read addr $4002) <> 0 then bad_dev = bad_dev or 8

! DUART registers

execute rs232_init()
if (read addr $200A) <> $11 then bad_dev = bad_dev or $10
if (read addr $201A) <> $FF then bad_dev = bad_dev or $10
if (read addr $2012) <> $C then bad_dev = bad_dev or $10

! Video Controller registers

execute rs232_init()
if (read addr 8) <> $FF then bad_dev = bad_dev or $20
if (read addr $A) <> 0 then bad_dev = bad_dev or $20

! If only one device is good, CLIP and check enable lines on that device.

if bad_dev <> 0 and bad_dev <> $3F then
! CLIP and Check Enable lines on ROMs
if bad_dev = $7E then
  if (data_bits and $FF) <> 0 then ! Low data bits are bad
testic(29, $20, $22)
  ! Check low byte ROMO.
  end if
if (data_bits and $FF00) <> 0 then ! High data bits are bad
testic(30, $20, $22)
  ! Check high byte ROMO.
  end if
else if bad_dev = $7D then
  if (data_bits and $FF) <> 0 then ! Low data bits are bad
testic(27, $20, $22)
  ! Check low byte ROMO.
  end if
if (data_bits and $FF00) <> 0 then ! High data bits are bad
testic(28, $20, $22)
  ! Check high byte ROMO.
  end if
else if bad_dev = $7B then
testic (ram_ic[msb(data_bits)], $15, 4) ! Check RAM.
else if bad_dev = $77 then
testic (31, 6, 6) ! Check PIA.
else if bad_dev = $2F then
testic (11, $39, 9) ! Check DUART.
else if bad_dev = $1F then
testic (72, 2, 3) ! Check Video Controller
  end if
end if

! BRUTE FORCE check enable lines of all devices on bus.

if (data_bits and $FF) <> 0 then ! Low data bits are bad
testic(27, $20, $22)
  ! Check low byte ROMO.
testic(29, $20, $22)
end if
if (data_bits and $FF00) <> 0 then ! High data bits are bad
testic(28, $20, $22)
  ! Check high byte ROMO.
testic(30, $20, $22)
end if
testic (ram_ic[msb(data_bits)], $15, 4) ! Check RAM.
testic (31, 6, 6) ! Check PIA.
testic (11, $39, 9) ! Check DUART.
testic (72, 2, 3) ! Check Video Controller
testic (10, $11, 1)  ! Check Interrupt Buffer
if bad_dev = $3F then
  if (data_bits and $FF) <> 0 then
    if gfi test "U3-1" fails then abort_test("U3-1")
    end if
  if (data_bits and $FF00) <> 0 then
    if gfi test "U23-1" fails then abort_test("U23-1")
    end if
  end if

  print "BUS CONTENTION TEST PASSES"
end if
end program
(This page is intentionally blank.)
*masters, 4-5, 7-13

ABORT_TEST program, 4-262
Acoustic and visual characteristics, 4-380
Active edge, 8-1
Active interrupt lines, 4-8 See also interrupts
ADDR_OUT stimulus program, 3-12, 4-20
    used in other chapters, 4-263, 4-283
ADDR_OUT response file, 4-22
Address buffers, 4-246
Address Decode functional block, 4-273
    example, 4-276
    keystroke functional test, 4-277
    programmed functional test, 4-282
    stimulus programs and response files, 4-283
    summary page, 4-289
    testing and troubleshooting, 4-273
Address decoder, 4-273
Address latch, 4-273
Address space, 4-14, 8-1
Aliasing, 8-1
arm command, 3-21
Assert, 8-1
assoc command, 3-19
Asynchronous, 8-1
Asynchronous level history, 2-7, 4-245, 7-8
Asynchronous signals, 7-7
Automated test, 8-2
Automated troubleshooting, 8-2

Backtracing, 2-12, 6-1, 8-2
path, 7-14
Baud-rate timing, 4-153
Bidirectional lines, 3-10, 7-13
Blinking cursors, 4-180
Breakpoints, 4-8, 5-7
Built-in fault condition exerciser, 7-23
Built-in tests, 3-24, 4-3
  Microprocessor Bus, 4-7, 4-10
  RAM, 4-7, 4-59
  ROM, 4-7, 4-33
Bus, 8-2
  arbitration, 4-248
  contention, 4-14, 4-33, 8-2
  controller, 4-351
  cycles, 2-1, 4-7, 4-331
  emulation, 4-3
  exchange, 4-9, 4-248
  masters, 4-5, 7-13
Bus Buffer functional block, 4-243
  example, 4-250
  keystroke functional test, 4-251
  programmed functional test, 4-262
  stimulus programs and response files, 4-263
  summary page, 4-272
  testing and troubleshooting, 4-243

CAD, 8-2
Calibration, 7-8
CAS, See Column Address Strobe
CAS_STIM stimulus program, 4-88, 4-92
CAS_STIM response file, 4-94
Character generator, 4-233
Clearance, 4-3
clip command, 3-19
Clip module, 2-10, 3-19
Clip module name, 3-19
Clock and Reset functional block, 4-291
  example, 4-293
  keystroke functional test, 4-294
  programmed functional test, 4-300
  stimulus programs and response files, 4-301
Clock and Reset functional block, (continued)
summary page, 4-312
testing and troubleshooting, 4-291
Clock signal, 7-5, 7-7
Clocked level history, 2-7, 2-9, 2-10, 4-246
Color look-up table, 4-177
Column Address Strobe (CAS), 4-75
Comment, 8-2
Component, 8-2
Component extraction tool, 4-3
Connectors, 4-250
Control lines, 4-247, 8-2
Coprocessor cycles, 4-9
Coupling fault, 4-61
CRC signature, 2-10, 3-19, 4-245, 7-5, 8-2
Crystal oscillator, 4-154, 4-291
CTRL_OUT1 stimulus program, 3-16, 4-28
    used in other chapters, 4-263
CTRL_OUT1 response file, 4-30
CTRL_OUT2 stimulus program, 3-16, 4-266
CTRL_OUT2 response file, 4-268
CTRL_OUT3 stimulus program, 3-16, 4-269
    used in other chapters, 4-329
CTRL_OUT3 response file, 4-271
Cursor, 8-2
Cursor timing output, 4-203
Cycles
    bus, 2-1, 4-7, 4-331
    coprocessor, 4-8
    refresh, 4-9, 4-75, 4-79, 4-81
Cyclic Redundancy Check (CRC), 2-6
    See also CRC signature

Data bus, 8-3
Data Compare Equal (DCE) condition, 2-10
Data exchange protocol, 4-116
Data tied to address, 4-38
DATA_OUT stimulus program, 3-16, 4-17, 4-24
    used in other chapters, 4-263
DATA_OUT response file, 4-26
DECODE stimulus program, 4-283, 4-286
    used in other chapters, 4-46, 4-322
DECODE response file, 4-288
Delay line, 7-9
Delay parameter, 4-61
Demo/Trainer UUT, 3-2, 4-1, 4-10, 4-63, 6-3
Device, 8-3
Device name, 3-20
Diagnostic messages
  bus test, 4-6
  RAM test, 4-62
  ROM test, 4-36
Diagnostic program, 3-8, 6-1
Diagnostic strategy, 6-3
DIP, 8-3
Direction control signals, 4-248
Directory, 8-3
Discrete I/O, 4-117
DMA controllers, 4-9
Downloading programs to the UUT, 5-8
Drivability, 3-4, 8-3
Drive capability, 2-9
DTACK, 4-248, 4-331
Dual UART (DUART), 4-155
Dynamic coupling, 8-3
Dynamic RAM, 4-59, 4-75
  adjusting sync timing for, 7-11
  multiplexed address, 4-75
  refresh, 4-9, 4-75, 4-79, 4-81
Dynamic RAM Timing functional block, 4-75
  example, 4-79
  keystroke functional test, 4-83
  programmed functional test, 4-88
  stimulus programs and response files, 4-89
  summary page, 4-113
  testing and troubleshooting, 4-75

Edge, 8-3
Edge-sensitive inputs, 4-116
Edit key, 7-18
Editor, 7-17
Electromechanical devices, 4-117
Emulative testing, 2-2
  speed of emulation, 5-8
enabled_line_timeout fault condition, 4-351
Examples
  Address Decode, 4-276
  Bus Buffer, 4-250
  Clock and Reset, 4-293
  Interrupt Circuit, 4-316
Examples, (continued)
Microprocessor Bus, 4-10
Parallel I/O, 4-118
Dynamic RAM Timing, 4-79
RAM, 4-63
Ready Circuit, 4-334
ROM, 4-39
Serial I/O, 4-155
Video Control, 4-206
Video Output, 4-180
Video RAM, 4-233
EXEC key, 4-381
Exerciser, See fault condition exerciser
External clock signal (sync), 2-10, 7-9
External control lines, 2-10
External I/O lines, 4-151
External synchronization, 8-3

Fault, 8-3
fault command, 6-8, 6-9
Fault condition, 6-8, 7-23, 8-3
  enabled_line_timeout, 4-351
e xerciser, 7-23, 8-4
forcing-line, 4-350
handler, 3-8, 5-8, 6-1, 6-8, 8-4
raising, 8-4
  ram_component, 4-66
  rom_address, 4-44
  rom_comp, 4-44
Fault coverage, 3-11, 5-3, 4-244
Fault isolation, 2-11
Feedback loop, 8-4
  breaking, 4-380
Interrupt Circuit, 4-313
  Ready Circuit, 4-331, 4-335
Forcing lines, 4-379, 8-4
Forcing signal conditions, 4-9
Forcing-line fault condition, 4-350
FRC_INT program, 4-160
Freerun clock, 2-9
Frequency, 2-7, 2-9, 4-246, 7-7
Frequency min-max, 4-79, 4-292
FREQUENCY stimulus program, 4-301, 4-310
  used in other chapters, 4-89, 4-176
FREQUENCY response file, 4-311

Index-5
Functional block, 3-1, 3-11, 3-16, 4-1
Functional test, 1-5, 2-13, 3-8, 5-8, 8-4

TEST_BUS, 4-14
TEST_BUS2, 6-18, 6-17
TEST_PIA, 4-124
TEST_PIA2, 6-20, 6-17
TEST_RAM, 4-66
TEST_RAM2, 6-24, 6-17
TEST_ROM, 4-44
TEST_ROM2, 6-27, 6-17
TEST_RS232, 4-160
TEST_RS232B, 6-29, 6-17
TEST_VIDEO, 4-186
TEST_VIDEO2, 6-31, 6-17
TST_BUFFER, 4-282
TST_CLOCK, 4-300
TST_CONTEN, 4-15
TST_DECODE, 4-282
TST_INTRPT, 4-322
used in other chapters, 4-160
TST_READY, 4-348
TST_REFRESH, 4-88
TST_VIDCTRL, 4-216
TST_VIDRAM, 4-238

getoffset command, 4-77, 7-9
GFI, See Guided Fault Isolation
GFI hints, 2-13
GFI key, 7-2
GFI procedures, 1-5
GFI summary, 8-4
GFI troubleshooting, 2-12, 7-2
gfi control command, 3-19
gfi device command, 3-19
gfi hint command, 3-8, 6-1, 6-9
gfi test command, 3-8, 3-24
Glitches, 7-8
Go/no-go test, 4-2, 5-1, 5-3, 6-1, 6-3, 8-4
GO_NOGO2 diagnostic program, 6-11
Ground, 4-4
Guided Fault Isolation (GFI), 1-5, 2-12, 3-12, 8-4

Handler, See fault condition handler
Hexadecimal, 8-5
HOLD line, 4-10
HOLDA line, 4-10

In-circuit component tests, 4-381
In-circuit emulation, 2-2
Initialization, 3-10, 3-17, 4-116
  Parallel I/O, 4-126
  RAM, 4-67
  Serial I/O, 4-162
  Video RAM, 4-238
Interface pod, See pod
Internal address bus, 4-246
Internal operating modes, 4-116
Internal sync, 2-10
Interrupt acknowledge cycle, 3-16, 4-315
Interrupt Circuit functional block, 4-313
  example, 4-316
  keystroke functional test, 4-316
  programmed functional test, 4-322
  stimulus programs and response files, 4-322
  summary page, 4-329
  testing and troubleshooting, 4-313
INTERRUPT stimulus program, 4-322, 4-326
INTERRUPT response file, 4-328
Interrupt response file, 4-328
Interrupts, 4-8
Interrupt vector, 4-313
I/O, 8-5
I/O module, 2-4, 2-10, 3-17, 7-1, 7-11, 8-5
  adjusting sync, 7-9
  breakpoints, 5-7
  calibration, 7-8
I/O module adapter, 2-10
I/O module name, 3-20

Kernel, 4-5
KEY_1 stimulus program, 4-126, 4-130
KEY_1 response file, 4-132
KEY_2 stimulus program, 4-126, 4-133
KEY_2 response file, 4-135
KEY_3 stimulus program, 4-126, 4-136
KEY_3 response file, 4-138
KEY_4 stimulus program, 4-126, 4-139
KEY_4 response file, 4-141
Keys, 4-117
Keystroke functional test
Address Decode, 4-277
Bus Buffer, 4-251
Clock and Reset, 4-294
Interrupt Circuit, 4-316
Microprocessor Bus, 4-10
Parallel I/O, 4-118
Dynamic RAM Timing, 4-83
RAM, 4-63
Ready Circuit, 4-335
ROM, 4-39
Serial I/O, 4-156
Video Control, 4-208
Video Output, 4-181
Video RAM, 4-233

Keystroke mode, 1-5
Known-good UUT, 3-10, 3-12, 7-4

LEARN function, 7-4, 7-7
Level 1 programming, 1-3
Level 2 programming, 1-3
Level 3 programming, 1-5
Level 4 programming, 1-5
Level history, 2-7, 2-9, 7-8, 8-5
LEVELS stimulus program, 4-217, 4-226
used in other chapters, 4-238
LEVELS response file, 4-227
Library, 8-5
Line numbers, 3-20
Local address bus, 4-246
LOOP key, 7-23
Loopback, 4-151

Machine code, 5-8
Mapped address bus, 4-246
Marginal signals, 4-292
Marginal signature, 7-5
Mask, 8-5
Masters, 4-5, 7-13
Measurement device, 3-17
calibration, 7-8
Memory arbitration circuit, 4-205
Microprocessor Bus functional block, 4-3
example, 4-10
keystroke functional test, 4-10
Microprocessor Bus functional block, (continued)
programmed functional test, 4-14
stimulus programs and response files, 4-17
summary page, 4-31
testing and troubleshooting, 4-5
Microprocessor kernel, 4-5
Milliohmmeter, 7-25
Min-max, 4-79, 4-292
Monitor, 8-5
Msgs key, 7-18
Multiple failures, 6-10
Multiplexed address, 4-75
Net list, 7-11
Node, 8-5
Node activity, 5-3
Node characterization, 2-6
Node list, 2-12, 7-11, 8-5
Noise, 4-292
Normal mode, 2-9
Open circuit, 7-24
Operator, 8-5
Operator's display, 8-6
Operator's interface, 8-6
Operator's keypad, 8-6
Output loaded, 7-24
Overdrive, 2-9, 2-10, 4-4, 4-206, 4-331, 4-381, 8-6
Overlapped ramping operations, 4-244
Parallel I/O functional block, 4-115
example, 4-118
keystroke functional test, 4-118
programmed functional test, 4-124
stimulus programs and response files, 4-126
summary page, 4-149
testing and troubleshooting, 4-115
Part description, 7-12, 8-6
Part library, 2-12, 7-11, 7-12, 8-6
Partitioning the UUT, 3-1
Pattern sensitive fault, 4-61
Patterns, 2-1, 3-19
Peripheral devices, 4-313
PIA_DATA stimulus program, 4-142
PIA_DATA response file, 4-144
PIA_INIT initialization program, 4-126, 4-148
PIA_LEDS stimulus program, 4-126, 4-145
PIA_LEDS response file, 4-146
Pin coverage matrix, 7-21
Pin numbers, 3-20
Pin number parameters, 3-21
Pod Address Sync, 2-9, 3-16, 4-77
Pod Data Sync, 2-9, 3-16, 4-77
Pod, 2-4, 2-9, 4-3, 5-8
library, 8-6
pod breakpoints, 4-8, 5-7
synchronization, 8-6
podsetup command, 4-5
Power supply, 4-3
Priority pin, 8-6
Probe, 2-9, 3-17, 4-292, 7-1, 7-11, 8-6
adjusting sync, 7-9
calibration, 7-8
injecting faults with, 5-3
Program library, 8-6
Programmable Interface Adapter (PIA), 4-115
Programmable Interval Timer (PIT), 4-115
Programmed functional test
Address Decode, 4-282
Bus Buffer, 4-262
Clock and Reset, 4-300
Interrupt Circuit, 4-322
Microprocessor Bus, 4-14
Parallel I/O, 4-124
Dynamic RAM Timing, 4-88
RAM, 4-66
Ready Circuit, 4-348
ROM, 4-44
Serial I/O, 4-160
Video Control, 4-216
Video Output, 4-186
Video RAM, 4-238
Programmer's interface, 1-5, 8-7
Programmer's keyboard, 8-7
Pull-up resistors, 4-4

Quality characterization, 2-6

Raise, See fault condition, raising
RAM FAST test, 4-59
RAM FULL test, 4-59
RAM QUICK test, 4-59
RAM TEST key, 4-63
RAM
dynamic, 4-75
  sync timing, 7-11
testing, 4-59
ram component fault condition, 4-66
RAM_DATA stimulus program, 4-67, 4-70
  used in other chapters, 4-126
RAM_DATA response file, 4-72
RAM_FILL initialization program, 4-67, 4-73
RAM functional block, 4-59
  example, 4-63
  keystroke functional test, 4-63
  programmed functional test, 4-66
  stimulus programs and response files, 4-67
  summary page, 4-74
testing and troubleshooting, 4-59
Ramp function, 4-244
rampaddr command, 4-246
rampdata command, 4-247
RAMSELECT1 stimulus program, 4-89, 4-98
RAMSELECT1 response file, 4-100
RAMSELECT2 stimulus program, 4-89, 4-101
RAMSELECT2 response file, 4-103
RAM Timing, See Dynamic RAM Timing
RAS, See Row Address Strobe
RAS_STIM stimulus program, 4-88, 4-95
RAS_STIM response file, 4-97
RD_CSCD program, 4-160
Read/Write strobe, 4-33
readout command, 3-21
Ready button, 3-17
Ready Circuit functional block, 4-331
  example, 4-334
  keystroke functional test, 4-335
  programmed functional test, 4-348
  stimulus programs and response files, 4-349
  summary page, 4-378
testing and troubleshooting, 4-331
Ready signal, 4-248
READY_1 stimulus program, 4-349, 4-354
READY_1 response file, 4-357
READY_2 stimulus program, 4-349, 4-358
READY_2 response file, 4-361
READY_3 stimulus program, 4-349, 4-362
READY_3 response file, 4-365
READY_4 stimulus program, 4-349, 4-366
READY_4 response file, 4-369
READY_5 stimulus program, 4-349, 4-370
READY_5 response file, 4-373
READY_6 stimulus program, 4-349, 4-374
READY_6 response file, 4-377
Reference designator, 3-20, 7-11, 8-7
Reference designator list, 7-11
Refresh, 4-9, 4-75, 4-79, 4-81, 4-75, 4-79, 4-81
Refresh cycle, 4-9, 4-75, 4-79, 4-81
REFSH_ADDR stimulus program, 4-89, 4-104
REFSH_ADDR response file, 4-106
REFSH_TIME stimulus program, 4-89, 4-107
REFSH_TIME response file, 4-109
REFSH_U56 stimulus program, 4-89, 4-110
REFSH_U56 response file, 4-112
Related input pin, 8-7
Repair, 7-24
Reset functional block, See Clock and Reset
RESET_HIGH stimulus program, 4-301, 4-304
RESET_HIGH response file, 4-306
RESET_LOW stimulus program, 4-301, 4-307
used in other chapters, 4-217, 4-283
RESET_LOW response file, 4-309
Response file, 3-12, 4-17, 7-4, 8-7
rom_address fault condition, 4-44
rom_comp fault condition, 4-44
ROM TEST key, 4-39
ROM0_DATA stimulus program, 4-46, 4-50
ROM0_DATA response file, 4-52
ROM1_DATA stimulus program, 3-16, 4-46, 4-53
used in other chapters, 4-263
ROM1_DATA response file, 4-55
ROM functional block, 4-33
example, 4-39
keystroke functional test, 4-39
programmed functional test, 4-44
stimulus programs and response files, 4-46
summary page, 4-57
testing and troubleshooting, 4-33
Row Address Strobe (RAS), 4-75, 4-78
RS-232 port, 4-154
RS232_DATA stimulus program, 4-163, 4-166
RS232_DATA response file, 4-168
RS232_INIT initialization program, 4-163, 4-175
RS232_LVL stimulus program, 4-163, 4-169
RS232_LVL response file, 4-171
Rules for stimulus programs and response files, 4-17
runut command, 5-7
RUN UUT mode, 2-9
RUN UUT test, 8-7

Serial interface adaptor, 4-151
Serial I/O functional block, 4-151
  example, 4-155
  keystroke functional test, 4-156
  programmed functional test, 4-160
  stimulus programs and response files, 4-163
  summary page, 4-176
  testing and troubleshooting, 4-151
setoffset command, 4-77, 7-9
SETUP POD command, 4-5
SIA, See serial interface adaptor
Side (of I/O module), 2-10, 3-17
Signature, See CRC signature
SIP, 8-7
Softkey, 8-7
Start signal, 4-180
State machine, 4-205, 4-331, 8-7
Static electricity, 4-117
Static logic levels, 4-4
Static RAM, 4-59, 4-61, 4-75
Status lines, 4-9
Stimulus and measurement capabilities, 2-7
Stimulus function, 7-23
Stimulus program, 3-6, 3-16, 4-17, 7-2, 8-8
Stimulus programs and response files
  Address Decode, 4-283
  Bus Buffer, 4-263
  Clock and Reset, 4-301
  Interrupt Circuit, 4-322
  Microprocessor Bus, 4-17
  Parallel I/O, 4-126
  Dynamic RAM Timing, 4-89
  RAM, 4-67
  Ready Circuit, 4-349
  ROM, 4-46

Index-13
Stimulus programs and response files, *(continued)*
Serial I/O, 4-163
Video Control, 4-216
Video Output, 4-187
Video RAM, 4-238
Stop signal, 4-180
storepatt command, 3-19, 4-383
String, 8-8
Stuck bus lines, 4-5
Stuck cells, 4-59
SUMMARY softkey, 7-17
Summary of GFI coverage, 7-17
Summary page
Address Decode, 4-289
Bus Buffer, 4-272
Clock and Reset, 4-312
Interrupt Circuit, 4-329
Microprocessor Bus, 4-31
Parallel I/O, 4-149
Dynamic RAM Timing, 4-113
RAM, 4-74
Ready Circuit, 4-378
ROM, 4-57
Serial I/O, 4-176
Video Control, 4-229
Video Output, 4-202
Video RAM, 4-242
Switches, 4-117
SYNC key, 4-8
sync command, 4-8
Sync timing, 7-9
Synchronization mode, 2-9, 4-8, 7-8
with ROM, 4-39
Synchronous, 8-8
Synchronous level history, 2-7, 2-9, 2-10, 4-246
System address bus, 4-246
System clock, 4-249
Termination status, 8-8
Test access, 4-3
Test access socket, 4-10
Test access switch, 4-10
Test function, 7-23
TEST_BUS functional test, 4-14
TEST_BUS2 functional test, 6-17, 6-18
<table>
<thead>
<tr>
<th>Title</th>
<th>Pages</th>
</tr>
</thead>
<tbody>
<tr>
<td>TEST_PIA functional test</td>
<td>4-124</td>
</tr>
<tr>
<td>TEST_PIA2 functional test</td>
<td>6-17, 6-20</td>
</tr>
<tr>
<td>TEST_RAM functional test</td>
<td>4-66</td>
</tr>
<tr>
<td>TEST_RAM2 functional test</td>
<td>6-17, 6-24</td>
</tr>
<tr>
<td>TEST_ROM functional test</td>
<td>4-44</td>
</tr>
<tr>
<td>TEST_ROM2 functional test</td>
<td>6-17, 6-27</td>
</tr>
<tr>
<td>TEST_RS232 functional test</td>
<td>4-160</td>
</tr>
<tr>
<td>TEST_RS232B functional test</td>
<td>6-17, 6-29</td>
</tr>
<tr>
<td>TEST_VIDEO functional test</td>
<td>4-186</td>
</tr>
<tr>
<td>TEST_VIDEO2 functional test</td>
<td>6-17, 6-32</td>
</tr>
<tr>
<td>Testing and troubleshooting</td>
<td>2-1, 3-1</td>
</tr>
<tr>
<td>Address Decode</td>
<td>4-273</td>
</tr>
<tr>
<td>Bus Buffer</td>
<td>4-243</td>
</tr>
<tr>
<td>Clock and Reset</td>
<td>4-291</td>
</tr>
<tr>
<td>Interrupt Circuit</td>
<td>4-313</td>
</tr>
<tr>
<td>Microprocessor Bus</td>
<td>4-5</td>
</tr>
<tr>
<td>Parallel I/O</td>
<td>4-115</td>
</tr>
<tr>
<td>Dynamic RAM Timing</td>
<td>4-75</td>
</tr>
<tr>
<td>RAM</td>
<td>4-59</td>
</tr>
<tr>
<td>Ready Circuit</td>
<td>4-331</td>
</tr>
<tr>
<td>ROM</td>
<td>4-33</td>
</tr>
<tr>
<td>Serial I/O</td>
<td>4-151</td>
</tr>
<tr>
<td>Video Control</td>
<td>4-205</td>
</tr>
<tr>
<td>Video Output</td>
<td>4-177</td>
</tr>
<tr>
<td>Video RAM</td>
<td>4-231</td>
</tr>
<tr>
<td>Timeout</td>
<td>8-8</td>
</tr>
<tr>
<td>TL/1 programming language</td>
<td>1-2, 1-6</td>
</tr>
<tr>
<td>Toggle</td>
<td>8-8</td>
</tr>
<tr>
<td>togglecontrol command</td>
<td>4-248</td>
</tr>
<tr>
<td>Transition count</td>
<td>2-7, 2-9, 2-107, 4-246, 7-4, 8-8</td>
</tr>
<tr>
<td>Transition fault</td>
<td>4-61</td>
</tr>
<tr>
<td>Troubleshooting</td>
<td>2-1, 3-1, 6-1, 7-1, 8-8</td>
</tr>
<tr>
<td>TST_BUFFER functional test</td>
<td>4-262</td>
</tr>
<tr>
<td>TST_CLOCK functional test</td>
<td>4-300</td>
</tr>
<tr>
<td>TST_CONTEN functional test</td>
<td>4-15</td>
</tr>
<tr>
<td>TST_DECODE functional test</td>
<td>4-282</td>
</tr>
<tr>
<td>TST_INTRPT functional test</td>
<td>4-322</td>
</tr>
<tr>
<td>used in other chapters</td>
<td>4-160</td>
</tr>
<tr>
<td>TST_READY functional test</td>
<td>4-348</td>
</tr>
<tr>
<td>TST_REFRESH functional test</td>
<td>4-88</td>
</tr>
<tr>
<td>TST_VIDCTL functional test</td>
<td>4-216</td>
</tr>
<tr>
<td>TST_VIDRAM functional test</td>
<td>4-238</td>
</tr>
<tr>
<td>TTL_LVL stimulus program</td>
<td>4-163, 4-172</td>
</tr>
<tr>
<td>used in other chapters</td>
<td>4-322</td>
</tr>
<tr>
<td>TTL_LVL response file</td>
<td>4-174</td>
</tr>
</tbody>
</table>

Index-15
UART, See Universal Asynchronous Receiver-Transmitter
Unguided Fault Isolation (UFI), 7-1
Unit Under Test (UUT), 1-1, 3-1, 4-3, 8-8
Universal Asynchronous Receiver-Transmitter, 4-151
Unprogrammed ROM, 4-38
Unstable signature, 7-5
Unused inputs, 4-4
Use of pod, 2-9
Userdisk, 8-8
UUT, See Unit Under Test
UUT clock, 4-4
UUT directory, See summary page
UUT go/no-go test, 3-8, 4-2, 5-1, 5-3, 6-1, 6-3, 6-9
UUT partitioning, 3-1
UUT voltage, 4-5

Variable signature, 7-5
Vertical scan rate, 4-203
Vertical sync, 4-180
Video cards, 4-180
Video control, 4-203
Video Control functional block, 4-203
  example, 4-206
  keystroke functional test, 4-208
  programmed functional test, 4-216
  stimulus programs and response files, 4-216
  summary page, 4-229
  testing and troubleshooting, 4-205
Video display controller, 4-177
VIDEO_DATA stimulus program, 4-216, 4-220
VIDEO_DATA response file, 4-222
VIDEO_FIL1 initialization program, 4-187, 4-200
  used in other chapters, 4-216, 4-238
VIDEO_FIL2 initialization program, 4-187, 4-201
VIDEO_FREQ stimulus program, 4-187, 4-190
  used in other chapters, 4-216
VIDEO_FREQ response file, 4-190
VIDEO_INIT initialization program, 4-187, 4-199
  used in other chapters, 4-217, 4-239
Video Output functional block, 4-177
  example, 4-180
  keystroke functional test, 4-181
  programmed functional test, 4-186
  stimulus programs and response files, 4-187
Video Output functional block, (continued)
  summary page, 4-202
  testing and troubleshooting, 4-177
VIDEO_OUT stimulus program, 4-187, 4-192
VIDEO_OUT response file, 4-193
Video RAM functional block, 4-231
  example, 4-233
  keystroke functional test, 4-233
  programmed functional test, 4-238
  stimulus programs and response files, 4-238
  summary page, 4-242
  testing and troubleshooting, 4-231
VIDEO_RDY stimulus program, 4-217, 4-223
  used in other chapters, 4-238
VIDEO_RDY response file, 4-224
VIDEO_SCAN stimulus program, 4-187, 4-195
  used in other chapters, 4-216, 4-238
VIDEO_SCAN response file, 4-196
Visual or acoustic characteristics, 4-380

Wait state, 4-331, 8-9
Watchdog timer, 4-8, 4-379, 8-9
Wildcard, 8-9
Window, 8-9
Wire list, 7-11
WRITE BLOCK command, 5-8
WRITE command, 5-8
Write control signals, 4-248
writepatt command, 3-20, 3-21, 4-381