


June 1988

Z8[®] Family Design Handbook







June 1988

Z8[®] Family Design Handbook

INTRODUCTION

Zilog was founded in 1974, and within its first year brought to market the most popular and best selling microprocessor in the world, the Z80 8-bit microprocessor.

With the unparalleled success of the Z80 CPU, the name Zilog became synonomous with quality, design integrity, and complete company support elements that remain integral to Zilog today.

Headquartered in Campbell, California, Zilog draws upon the services and skills of the most talented high technology minds in the industry. Zilog's Nampa, Idaho manufacturing facility, and assembly plant in the Philippines are the best of their size today. They provide Zilog customers with a total solution, from engineering, to production, to worldwide on-time delivery of the growing family of Zilog microprocessor and peripheral products.

Z8 Family Design Handbook

Table of Contents

Z8 1	MOS MCU Microcor	nputers	Page
	Z8600 MC	CU 2K 28-pin	1
	Z8601/11 MC	CU 2K/4K	
	Z8603/13	MCU Protopak 2K/4K	13
	Z8671 MC	CU with Basic/Debug Interpreter	30
	Z8681/82 M0	CU ROMIess	50
	Z8691 M0	CU ROMIess	71
Z8 (CMOS MCU Microcor	nputers	
	Z86C08	MCU 2K 18-pin	89
	Z86C00/C10/C20	MCU 4K8K 28-pin	105
	Z86C11/E11	MCU 4K	117
	Z86C21/Z86E21/C12	MCU 8K/OTP (One Time Programmable MCU)	134
	Z86C91	MCU ROMIess	153
'8 A	pplication Notes and	d Technical Articles	
		gister Organization App Note	171
	A Programmer's Guide	to the Z8 MCU	173
	Z8 Subroutine Library		198
	A Comparison of MCU	Units	248
	Z86xx Interrupt Requ		261
	Z8 Family Framing		262
28 N	ACU Technical Manu	al	264
Sup	er8 MCU Microcomp	uter	
	Z8800/01 M0	CU ROMIess	403
	Z8820 MC	CU 8K	403
	Z8822 M0	CU 8K Protopak	403
Sup	er8 Application Note	es and Technical Articles	
	Getting Started with the	e Zilog Super8	434
		Serial Operation with the Super8	438
		rupt Driven Communications	443
		al Port with DMA	448
		s with Super8	453
	Generating Sine Wave Generating DTMF Tone		453 458

Super8 Technica	al Manual				- 	470
Military Electrica	I Specifications					
Z8611 Z8681	MCU 4K MCU ROMless			× .		609 632
Packaging Inform	nation		·	:		645
Ordering Inform	ation					651



Z8600 Z8[®] Microcomputer

Product Specification

June 1987

FEATURES

- Complete microcomputer, 2K bytes of ROM, 128 bytes of RAM, and 22 I/O lines.
- □ 144-byte register file, including 124 general-purpose registers, four I/O port registers, and 14 status and control registers.
- Vectored, priority interrupts for I/O and counter/timers.
- □ Two programmable 8-bit counter/timers, each with a 6-bit programmable prescaler.

GENERAL DESCRIPTION

The Z8600 microcomputer introduces a new level of sophistication to single-chip architecture. Compared to earlier single-chip microcomputers, the Z8600 offers:

- faster execution
- more efficient use of memory
- more sophisticated interrupt, input/output, and bit manipulation capabilities

- □ Register Pointer so that short, fast instructions can access any one of the nine working register groups.
- On-chip oscillator that accepts crystal or external clock drive.
- 🛛 8 MHz
- Single + 5 power supply—all pins TTL-compatible.
- Average instruction execution time of 2.2 μs, minimum 1.5 μs.

easier system expansion

Under program control, the MCU can be tailored to the needs of its user. It can be configured as a stand-alone microcomputer with 2K bytes of internal ROM. In all configurations, a large number of pins remain available for I/O.

The MCU is offered in a 28 pin Dual-In-Line-Package (DIP) (Figures 1 and 2).




Figure 1. Pin Functions




Figure 2. Pin Assignments

PIN DESCRIPTIONS

DS. Data Strobe (output, active Low). Data Strobe is activated once for each memory transfer.

P00-P05, P10-P17, P21-P25, P31, P35, P36. I/O Port lines (bidirectional, TTL-compatible). These 22 I/O lines are grouped in four ports that can be configured under program control for I/O.

ARCHITECTURE

The MCU's architecture is characterized by a flexible I/O scheme, an efficient register and address space structure, and a number of ancillary features that are helpful in many applications. (Figure 3).

Microcomputer applications demand powerful I/O capabilities. The MCU fulfills this with 22 pins dedicated to input and output. These lines are grouped in four ports and are configurable under software control to provide timing, status signals, and parallel I/O.

RESET. *Reset* (input, active Low). RESET initializes the MCU. When RESET is deactivated, program execution begins from internal program location 000C_H.

XTAL1, XTAL2. *Crystal 1, Crystal 2* (time-base input and output). These pins connect a parallel-resonant 8 MHz crystal to the on-chip clock oscillator and buffer.

Two basic internal address spaces are available to support this wide range of configurations: program memory and the register file. The 144-byte random-access register file is composed of 124 general-purpose registers, four I/O port registers, and 14 control and status registers.

To unburden the program from coping with real-time problems such as counting/timing, two counter/timers with a large number of user-selectable modes are offered on-chip.




Figure 3. Functional Block Diagram

ADDRESS SPACES

Program Memory. The 16-bit program counter addresses 2K bytes of program memory space as shown in Figure 4.

The first 12 bytes of program memory are reserved for the interrupt vectors. These locations contain three 16-bit vectors that correspond to the three available interrupts.

Register File. The 144-byte register file includes four I/O port registers (R_0 - R_3), 124 general-purpose registers (R_4 - R_{127}) and **14** control and status registers (R_{241} - R_{255}). These registers are assigned the address locations shown in Figure 5.

Instructions can access registers directly or indirectly with an 8-bit address field. The MCU also allows short 4-bit register addressing using the Register Pointer (one of the control registers). In the 4-bit mode, the register file is divided into nine working-register groups, each occupying 16 contiguous locations (Figure 6). The Register Pointer addresses the starting location of the active working-register group.

Stacks. An 8-bit Stack Pointer (R_{255}) is used for the internal stack that resides within the 124 general-purpose registers (R_4 - R_{127}).




Figure 4. Program Memory Map




Figure 5. Register File

COUNTER/TIMERS

The MCU contains two 8-bit programmable counter/timers (T_0 and T_1), each driven by its own 6-bit programmable prescaler. The T_1 prescaler can be driven by internal or external clock sources; however, the T_0 prescaler is driven by the internal clock only.

The 6-bit prescalers can divide the input frequency of the clock source by any number from 1 to 64. Each prescaler drives its counter, which decrements the value (1 to 256) that has been loaded into the counter. When the counter reaches the end of count, a timer interrupt request— IRQ_4 (T₀) or IRQ_5 (T₁)—is generated.

The counters can be started, stopped, restarted to continue, or restarted from the initial value. The counters can also be programmed to stop upon reaching zero (single-pass mode) or to automatically reload the initial value and continue counting (modulo-n continuous mode). The counters, but not the prescalers, can be read any time without disturbing their value or count mode.

The clock source for T₁ is user-definable and can be the internal microprocessor clock (4 MHz maximum) divided by four, or an external signal input via Port 3. The Timer Mode register configures the external timer input as an external clock (1 MHz maximum), a trigger input that can be retriggerable or non-retriggerable, or as a gate input for the internal clock. The counter/timers can be programmably cascaded by connecting the T₀ output to the input of T₁. Port 3 line P3₆ also serves as a timer output (T_{OUT}) through which T₀, T₁ or the internal clock can be output.

I/O PORTS

The MCU has 22 lines dedicated to input and output grouped in four ports. Under software control, the ports can be programmed to provide address outputs, timing, status signals, and parallel I/O. All ports have active pull-ups and pull-downs compatible with TTL loads.

Port 0 can be programmed as an I/O port.

Port 1 can be programmed as a byte I/O port.

INTERRUPTS

The MCU allows three different interrupts from three sources, the Port 3 line $P3_1$ and the two counter/timers. These interrupts are both maskable and prioritized. The Interrupt Mask register globally or individually enables or disables the three interrupt requests. When more than one interrupt is pending, priorities are resolved by a programmable priority encoder that is controlled by the Interrupt Priority register.

All interrupts are vectored. When an interrupt request is granted, an interrupt machine cycle is entered. This disables

CLOCK

The on-chip oscillator has a high-gain parallel-resonant amplifier for connection to a crystal or to any suitable external clock source (XTAL1 = Input, XTAL2 = Output).

Crystal source is connected across XTAL1 and XTAL2 using the recommended capacitors (C1 \leq 15 pf) from each pin to ground. The specifications are as follows:

Port 2 can be programmed independently as input or output and is always available for I/O operations. In addition, Port 2 can be configured to provide open-drain outputs.

Port 3 can be configured as I/O or control lines. P3₁ is a general purpose input or can be used for an external interrupt request signal (IRQ₂). P3₅ and P3₆ are general purpose outputs. P3₆ is also used for timer input (T_{IN}) and output (T_{OUT}) signals.

all subsequent interrupts, saves the Program Counter and status flags, and branches to the program memory vector locations reserved for that interrupt. This memory location and the next byte contain the 16-bit address of the interrupt service routine for that particular interrupt request.

Polled interrupt systems are also supported. To accommodate a polled structure, any or all of the interrupt inputs can be masked and the Interrupt Request register polled to determine which of the interrupt requests needs service.

AT cut, parallel resonant

- Fundamental type, 8 MHz maximum
- Series resistance, $Rs \le 100 \Omega$

INSTRUCTION SET NOTATION

pair address

Indexed address

Relative address

Direct address

Immediate

address

IRR

Irr

х

DA

RA

IM

R

r IR

lr.

RR

Addressing Modes. The following notation is used to describe the addressing modes and instruction operations as shown in the instruction summary.

Indirect working-register pair only

Register or working-register address Working-register address only

Indirect working-register address only

Indirect register pair or indirect working-register

Indirect-register or indirect working-register

Register pair or working register pair address

Assignment of a value is indicated by the symbol "←". For example.

dst ← dst + src

indicates that the source data is added to the destination data and the result is stored in the destination location. The notation "addr(n)" is used to refer to bit "n" of a given location. For example,

dst (7)

refers to bit 7 of the destination operand.

Flags. Control Register R252 contains the following six flags:

CCarry flagZZero flagSSign flagVOverflow flagDDecimal-adjust flagHHalf-carry flag

Affected flags are indicated by:

0	Cleared to zero
1	Set to one
\$	Set or cleared according to operation
	Unaffected

X Undefined

Symbols. The following symbols are used in describing the instruction set.

dst	Destination location or contents
src	Source location or contents
CC	Condition code (see list)
@	Indirect address prefix
SP	Stack pointer (control registers 254-255)
PC	Program counter
FLAGS	Flag register (control register 252)
RP	Register pointer (control register 253)
IMR	Interrupt mask register (control register 251)

CONDITION CODES

Value	Mnemonic	Meaning	Flags Set
1000	and the second second	Always true	
0111	С	Carry	C = 1
1111	NC	No carry	C = 0
0110	Z	Zero	Z = 1
1110	NZ	Not zero	Z = 0
1101	PL	Plus	S = 0
0101	MI	Minus	S = 1
0100	OV	Overflow	V = 1
1100	NOV	No overflow	V = 0
0110	EQ	Equal	Z = 1
1110	NE	Not equal	Z = 0
1001	GE	Greater than or equal	(S XOR V) = 0
0001	LT	Less than	(S XOR V) = 1
1010	GT	Greater than	[Z OR (S XOR V)] = 0
0010	LE	Less than or equal	[Z OR (S XOR V)] = 1
1111	UGE	Unsigned greater than or equal	C = 0
0111	ULT	Unsigned less than	C = 1
1011	UGT	Unsigned greater than	(C = 0 AND Z = 0) = 1
0011	ULE	Unsigned less than or equal	(C OR Z) = 1
0000		Never true	

INSTRUCTION FORMATS




Figure 7. Instruction Formats

INSTRUCTION SUMMARY

Instruction	Addr	Mode	Opcode	Flags Affected						
and Operation	dst src		Byte (Hex)	С	z	S	۷	D	Н	
ADC dst,src dst ← dst + src + C	(No	te 1)	10	*	*	*	*	0	*	
ADD dst,src dst ← dst + src	(No	te 1)	0□	*	*	*	*	0	*	
AND dst,src dst ← dst AND src	(No	te 1)	5□		*	*	0			
CALL dst SP ← SP - 2 @SP ← PC; PC ← ds	DA IRR t		D6 D4							
CCF C ← NOT C			EF	*					_	
CLR dst dst ← 0	R IR		B0 B1		_		<u> </u>	-		
COM dst dst ← NOT dst	R - IR		60 61		*	*	0	_		

		2								
	Addr	Mode	•	Flags Affected						
Instruction and Operation	dst src		Byte (Hex)	С	z	s	V	D	н	
CP dst,src dst – src	(No	te 1)	A	*	*	*	*			
DA dst dst ← DA dst	R		40 41	*	*	*	Х			
DEC dst dst ← dst – 1	R IR		00 01		*	*	*			
DECW dst dst ← dst – 1	RR IR		80 81		*	*	*			
DI IMR (7) ← 0			8F		_				_	
DJNZ r,dst r ← r - 1 if r ≠ 0 PC ← PC + dst	RA		rA r = 0 - F							

Range: +127, -128

INSTRUCTION SUMMARY (Continued)

Instruction	Addr	Mode	•	F	lag	s A	ffe	cte	d
Instruction and Operation	dst	src	Byte (Hex)	С	z	s	۷	D	н
EI IMR (7) ← 1			9F		_	-			
INC dst dst ← dst + 1	r R IR	<u> </u>	rE r = 0 - F 20 21		*	#	*		
INCW dst dst ← dst + 1	RR IR		A0 A1		*	#	*		-
IRET FLAGS ← @SP; SP ← PC ← @SP; SP ← SP			BF ←1	*	*	*	*	*	*
JP cc,dst if cc is true PC ← dst	DA IRR		cD c = 0 - F 30			_			
JR cc,dst if cc is true, PC ← PC + dst Range: +127, -128	RA		cB c = 0 - F				_		
LD dst,src dst ← src	r r R r	lm R r X	rC r8 r9 r = 0 - F C7						
	X Ir R R IR	r Ir R IR IM	D7 E3 F3 E4 E5 E6 E7			,	-		
LDC dst,src dst ← src	IR r Irr	R Irr r	F5 C2 D2			_	<u> </u>		
LDCI dst, src dst \leftarrow src r \leftarrow r + 1; rr \leftarrow rr + 1	lr Irr	Irr ' Ir	C3 D3				<u> </u>		
NOP	,		FF						
OR dst,src dst ← dst OR src	(Not	e 1)	4		*	*	0	_	
POP dst dst ← @SP; SP ← SP + 1		R IR	50				_		
PUSH src SP ← SP - 1; @SP ←	- src	R IR	70 71					_	_
RCF C ← 0			CF	0		-			_
RET PC ← @SP; SP ← SP	+ 2	· .	AF			-	_		


· 			
	Addr Mode		Flags Affected
Instruction and Operation	dst src	Byte (Hex)	CZSVDH
RL dst] R IR	90 91	* * * *
RLC dst	R]- IR	10 11	* * * *
RR dst	R R	E0 E1	* * * *
RRC dst	⊒ ^R ₽ IR	C0 C1	* * * *
SBC dst,src dst ← dst ← src ← C	(Note 1)	3□	* * * * 1 *
SCF C ← 1		DF	1
SRA dst	P P−R IR	D0 D1	* * * 0
SRP src RP ← src	lm	31	· · · · · · · · · · · · · · · · · · ·
SUB dst,src dst ← dst ← src	(Note 1)	2□	* * * * 1 *
SWAP dst	⊐ R IR	F0 F1	X * * X
TCM dst,src (NOT dst) AND src	(Note 1)	6□	- * * 0
TM dst,src dst AND src	(Note 1)	7🗆	- * * 0
XOR dst,src dst ← dst XOR src	(Note 1)	B	- * * 0

NOTE 1: These instructions have an identical set of addressing modes, which are encoded for brevity. The first opcode nibble is found in the instruction set table above. The second nibble is expressed symbolically by a
in this table, and its value is found in the following table to the right of the applicable addressing mode pair.

> For example, the opcode of an ADC instruction using the addressing modes r (destination) and Ir (source) is 13.

lode		Lower
src		Opcode Nibble
r		2
lr		3
R		4
IR		5
IM		6
IM		7
	r Ir R IR IM	r Ir R IR IM

REGISTERS (Continued)





R251 IMR INTERRUPT MASK REGISTER (FB_H; Read/Write)





Figure 8. Control Registers (Continued)

OPCODE MAP

								Lower Nib	ble (Hex)							
	0	1	2	3	4	5	6	7	8	9	A	в	с	D	Е	F
0	6.5 DEC R1	6.5 DEC IR ₁	6,5 ADD r ₁ ,r ₂	6,5 ADD r ₁ .lr ₂	10.5 ADD R ₂ .R ₁	10.5 ADD IR ₂ .R ₁	10,5 ADD R ₁ ,IM	10,5 ADD IR ₁ ,IM	6,5 LD r ₁ ,R ₂	6,5 LD r ₂ ,R ₁	12/10,5 DJNZ r ₁ .RA	12/10.0 JR cc,RA	6,5 LD r ₁ ,IM	12/10.0 JP cc.DA	6,5 INC r1	
1	6.5 RLC R1	6.5 RLC IR ₁	6.5 ADC r _{1.r₂}	6,5 ADC r ₁ ,lr ₂	10,5 ADC R ₂ ,R ₁	10,5 ADC IR ₂ ,R ₁	10,5 ADC R ₁ ,IM	10,5 ADC IR ₁ ,IM								
2	6.5 INC R ₁	6,5 INC IR ₁	6,5 SUB r ₁ ,r ₂	6,5 SUB r ₁ ,lr ₂	10,5 SUB R ₂ ,R ₁	10,5 SUB IR ₂ ,R ₁	10,5 SUB R ₁ ,IM	10,5 SUB IR ₁ ,IM								
3	8.0 JP IRR ₁	6,1 SRP IM	6,5 SBC r ₁ ,r ₂	6,5 SBC r ₁ ,lr ₂	10,5 SBC R ₂ ,R ₁	10,5 SBC IR ₂ ,R ₁	10,5 SBC R ₁ ,IM	10,5 SBC IR ₁ ,IM								
4	8,5 DA R ₁	8,5 DA IR ₁	6,5 OR r ₁ ,r ₂	6,5 OR r ₁ ,Ir ₂	10,5 OR R ₂ ,R ₁	10,5 OR IR ₂ ,R ₁	10,5 OR R ₁ ,IM	10,5 OR IR ₁ ,IM								
5	10,5 POP R ₁	10,5 POP IR ₁	6,5 AND r ₁ ,r ₂	6,5 AND r ₁ ,lr ₂	10,5 AND R ₂ ,R ₁	10,5 AND IR ₂ ,R ₁	10,5 AND R ₁ ,IM	10,5 AND IR ₁ ,IM								
6	6,5 COM R ₁	6,5 COM IR ₁	6,5 TCM r _{1.} r ₂	6,5 TCM r ₁ ,lr ₂	10,5 TCM R ₂ ,R ₁	10,5 TCM IR ₂ ,R ₁	10,5 TCM R ₁ ,IM	10,5 TCM IR ₁ ,IM						-		
7	10/12,1 PUSH R ₂	12/14,1 PUSH IR ₂	6,5 TM r _{1,} r ₂	6,5 TM r ₁ ,Ir ₂	10,5 TM R ₂ ,R ₁	10,5 TM IR ₂ ,R ₁	10,5 TM R ₁ ,IM	10,5 TM IR ₁ ,IM								
8	10,5 DECW RR ₁	10,5 DECW IR ₁						-								6.1 DI
9	6,5 RL R ₁	6,5 RL IR ₁									1					6.1 El
A	10,5 INCW RR ₁	10,5 INCW IR ₁	6,5 CP r _{1,r2}	6,5 CP r ₁ .lr ₂	10,5 CP R ₂ ,R ₁	10,5 CP IR ₂ ,R ₁	10,5 CP R ₁ .IM	10,5 CP IR ₁ ,IM								14. RE
в	6,5 CLR R1	6,5 CLR IR ₁	6,5 XOR r ₁ ,r ₂	6,5 XOR r ₁ ,lr ₂	10,5 XOR R ₂ ,R ₁	10,5 XOR IR ₂ ,R ₁	10,5 XOR R ₁ .IM	10,5 XOR IR ₁ ,IM								16. IRE
С	6,5 RRC R ₁	6,5 RRC IR ₁	12,0 LDC r ₁ ,lrr ₂	18,0 LDCI Ir ₁ ,Irr ₂				10,5 LD r ₁ ,x,R ₂							и 1	6.5 RC
D	6,5 SRA R ₁	6,5 SRA IR ₁	12,0 LDC r ₂ ,lrr ₁	18,0 LDCI Ir ₂ ,Irr ₁	20,0 CALL* IRR ₁		20,0 CALL DA	10,5 LD r ₂ .x.R ₁								6.5 SC
E	6,5 RR R ₁	6,5 RR IR ₁		6,5 LD r ₁ ,IR ₂	10,5 LD R ₂ ,R ₁	10,5 LD IR ₂ ,R ₁	10,5 LD R ₁ .IM	10,5 LD IR ₁ ,IM								6.5 CC
F	8,5 SWAP R ₁	8,5 SWAP IR ₁	-	6,5 LD lr ₁ ,r ₂		10,5 LD R ₂ ,IR ₁			V	▼ .		V	V		V	6.0 NO

Bytes per Instruction



Legend: R = 8-bit address


r = 4-bit address $R_1 \text{ or } r_1 = \text{Dst} \text{ address}$ $R_2 \text{ or } r_2 = \text{Src} \text{ address}$

Sequence: Opcode, First Operand, Second Operand

NOTE: The blank areas are not defined.

*2-byte instruction; fetch cycle appears as a 3-byte instruction

REGISTERS






Figure 8. Control Registers




Figure 9. Timing

AC CHARACTERISTICS

Timing Table

	Z8600								
Number	Symbol	Parameter	Min	Max		•	Notes*		
. 1	ТрС	Input Clock Period	125	1000			. 1		
2	TrC,TfC	Clock Input Rise and Fall Times		25			1		
3	TwC	Input Clock Width	37				. 1		
4	TwTinL	Timer Input Low Width	100				2		
5	TwTinH	Timer Input High Width	ЗТрС				2		
6	TpTin	Timer Input Period	8TpC			`	2		
7	TrTin, TfTin	Timer Input Rise and Fall Times		100			2		
8	TwiL	Interrupt Request Input Low Time	100				2,3		
9	TwiH	Interrupt Request Input High Time	3TpC				2.3		

NOTES:

1. Clock timing references use 3.8V for a logic "1" and 0.8V for a logic "0".
2. Timing references use 2.0V for a logic "1" and 0.8V for a logic "0".
3. Interrupt request via Port 3 (P3₁-P3₃).
* Units in nanoseconds (ns).

ABSOLUTE MAXIMUM RATINGS

Voltages on all pins with respect

to GND	0.3V to +7.0V
Operating Ambient	
Temperature	See Ordering Information
Storage Temperature	65°C to +150°C

STANDARD TEST CONDITIONS

The DC characteristics listed below apply for the following standard test conditions, unless otherwise noted. All voltages are referenced to GND. Positive current flows into the referenced pin.

Standard conditions are:

- $+4.75V \le V_{CC} \le +5.25V$
- GND = 0V
- $0^{\circ}C \leq T_A \leq +70^{\circ}C$

DC CHARACTERISTICS

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




Figure 10. Test Load 1

Symbol	Parameter	Min	Max	Unit	Condition
VCH	Clock Input High Voltage	3.8	Vcc	V	Driven by External Clock Generator
VCL	Clock Input Low Voltage	-0.3	0.8	V	Driven by External Clock Generator
√н	Input High Voltage	2.0	Vcc	V	
/IL	Input Low Voltage	-0.3	0.8	V	
/RH	Reset Input High Voltage	3.8	Vcc	V	
RL	Reset Input Low Voltage	-0.3	0.8	\mathbf{V}	
∕он	Output High Voltage	2.4		V	l _{OH} = -250 μA
/OL	Output Low Voltage		0.4	V	$I_{OL} = +2.0 \text{ mA}$
L.	Input Leakage	- 10	10	μA	0V ≤ V _{IN} ≤ +5.25V
ОН	Output Drive Current		1.5 2.50	mΑ μΑ	V _{OH} = +2.4V V _{OH} = +4.0V
OL	Output Leakage	- 10	10	μA	0V ≤ V _{IN} ≤ + 5.25V
IR	Reset Input Current		- 50	μA	$V_{CC} = +5.25V, V_{RL} = 0V$
cc	V _{CC} Supply Current		150	mA	



Product Specification

June 1987

Z8601/Z8603 Z8611/Z8613 Z8®

		Z8601 Single-Chip MCU with 2K ROM Z8603 Prototyping Device with 2K EPROM Interface Z8611 Single-Chip MCU with 4K ROM Z8613 Prototyping Device with 4K EPROM Interface				
Features	 Complete microcomputer, 2K (8601) or 4K (8611) bytes of ROM, 128 bytes of RAM, 32 I/O lines, and up to 62K (8601) or 60K (8611) bytes addressable external space each for program and data memory. 144-byte register file, including 124 general-purpose registers, four I/O port registers, and 16 status and control registers. Average instruction execution time of 1.5 μs, maximum of 1 μs. Vectored, priority interrupts for I/O, counter/timers, and UART. 	 Full-duplex UART and two programmable 8-bit counter/timers, each with a 6-bit programmable prescaler. Register Pointer so that short, fast instruc- tions can access any of nine working register groups in 1 μs. On-chip oscillator which accepts crystal or external clock drive. Single +5 V power supply—all pins TTL compatible. 12.5 MHz. 				
General Description	The Z8 microcomputer introduces a new level of sophistication to single-chip architecture. Compared to earlier single-chip micro- computers, the Z8 offers faster execution; more efficient use of memory; more sophisticated interrupt, input/output and bit-manipulation capabilities; and easier system expansion. Under program control, the Z8 can be tailored to the needs of its user. It can be configured as a	stand-alone microcomputer with 2K or 4K bytes of internal ROM, a traditional microprocessor that manages up to 124K bytes of external memory, or a parallel-processing element in a system with other processors and peripheral controllers linked by the Z-BUS® bus. In all configurations, a large number of pins remain available for I/O.				
	$\begin{array}{c c} \hline \textbf{RESET} & + 5 V \\ \hline \textbf{R/W} & \textbf{GND} \\ \hline \textbf{CONTROL} & \hline \textbf{RESET} & + 5 V \\ \hline \textbf{R/W} & \textbf{GND} \\ \hline \textbf{DS} & \textbf{XTAL1} \\ \hline \textbf{AS} & \textbf{XTAL2} \\ \hline \textbf{PORT 0} \\ \hline \textbf{(NIBBLE} \\ \hline \textbf{POG} & \textbf{P2}_0 \\ \hline \textbf{PO}_2 & \textbf{P2}_2 \\ \hline \textbf{PO}_2 & \textbf{P2}_2 \\ \hline \textbf{POGRAMMABLE} \\ \hline \textbf{POG} & \textbf{P2}_0 \\ \hline \textbf{PO}_2 & \textbf{P2}_2 \\ \hline \textbf{POGRAMMABLE} \\ \hline \textbf{PO}_2 & \textbf{P2}_2 \\ \hline \textbf{PO}_3 & \textbf{P2}_3 \\ \hline \textbf{POGRAMMABLE} \\ \hline \textbf{PO}_5 & \textbf{Z8601/11} & \textbf{P2}_6 \\ \hline \textbf{PO}_7 & \textbf{P2}_7 \\ \hline \textbf{PO}_8 & \textbf{MCU} & \textbf{P2}_6 \\ \hline \textbf{PORT 1} \\ \hline \textbf{(BTE FRO.} \\ \hline \textbf{PORT 2} \\ \hline \textbf{PORT 3} \\ \hline \textbf{SERIAL AND} \\ \hline \textbf{PARALLEL I/O} \\ \hline \textbf{PI}_1 & \textbf{P3}_3 \\ \hline \textbf{PI}_6 & \textbf{P3}_6 \\ \hline \textbf{P1}_7 & \textbf{P3}_7 \\ \hline \textbf{P1}_7 & \textbf{P3}_7 \\ \hline \textbf{P1}_7 & \textbf{P3}_7 \\ \hline \textbf{PORT 3} \\ \hline \textbf{PORT 4} \\ \hline \textbf{PORT 4} \\ \hline \textbf{PORT 5} \\ \hline \textbf{PORT 5} \\ \hline \textbf{PORT 5} \\ \hline \textbf{PORT 6} \\ \hline \textbf{PORT 6} \\ \hline \textbf{PORT 6} \\ \hline \textbf{PORT 7} \\ \hline \textbf{PORT 6} \\ \hline \textbf{PORT 6} \\ \hline \textbf{PORT 7} \\ \hline PO$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$				

Figure 2a. 40-pin Dual-In-Line Package (DIP), Pin Assignments Pin Description **AS.** Address Strobe (output, active Low). Address Strobe is pulsed once at the beginning of each machine cycle. Addresses output via Port 1 for all external program or data memory transfers are valid at the trailing edge of \overline{AS} . Under program control, \overline{AS} can be placed in the high-impedance state along with Ports 0 and 1, Data Strobe and Read/Write.

DS. Data Strobe (output, active Low). Data Strobe is activated once for each external memory transfer.

P0₀-P0₇, P1₀-P1₇, P2₀-P2₇, P3₀-P3₇. *I/O Port Lines* (input/outputs, TTL-compatible). These 32 lines are divided into four 8-bit I/O ports that can be configured under program control for I/O or external memory interface.

RESET. *Reset* (input, active Low). RESET initializes the Z8. When RESET is deactivated,

program execution begins from internal program location 000C_H.

ROMIess. (input, active LOW). This pin is only available on the 44 pin versions of the Z8601 and Z8611. When connected to GND disables the internal ROM and forces the part to function as a Z8681 ROMless Z8. When left unconnected or pulled high to $V_{\rm CC}$ the part will function normally as a Z8601 or Z8611.

R/W. *Read*/*Write* (output). R/W is Low when the Z8 is writing to external program or data memory.

XTAL1. XTAL2. Crystal 1, Crystal 2 (time-base input and output). These pins connect a parallel resonant 12.5 MHz crystal or an external single-phase 12.5 MHz clock to the on-chip clock oscillator and buffer.




Figure 2b. 44-pin Chip Carrier, Pin Assignments

Architecture

Z8 architecture is characterized by a flexible I/O scheme, an efficient register and address space structure and a number of ancillary features that are helpful in many applications.

Microcomputer applications demand powerful I/O capabilities. The Z8 fulfills this with 32 pins dedicated to input and output. These lines are grouped into four ports of eight lines each and are configurable under software control to provide timing, status signals, serial or parallel I/O with or without handshake, and an address/ data bus for interfacing external memory.

Because the multiplexed address/data bus is merged with the I/O-oriented ports, the Z8 can assume many different memory and I/O configurations. These configurations range from a self-contained microcomputer to a microprocessor that can address 124K (Z8601) or 120K (Z8611) bytes of external memory. Three basic address spaces are available to support this wide range of configurations: program memory (internal and external), data memory (external) and the register file (internal). The 144-byte random-access register file is composed of 124 general-purpose registers, four I/O port registers, and 16 control and status registers.

To unburden the program from coping with real-time problems such as serial data communication and counting/timing, an asynchronous receiver/transmitter (UART) and two counter/timers with a large number of userselectable modes are offered on-chip. Hardware support for the UART is minimized because one of the on-chip timers supplies the bit rate.




Figure 3. Functional Block Diagram

Address Spaces

Program Memory. The 16-bit program counter addresses 64K bytes of program memory space. Program memory can be located in two areas: one internal and the other external (Figure 4). The first 2048 (Z8601) or 4096 (Z8611) bytes consist of on-chip mask-programmed ROM. At addresses 2048 (Z8601) or 4096 (Z8611) and greater, the Z8 executes external program memory fetches.

The first 12 bytes of program memory are reserved for the interrupt vectors. These locations contain six 16-bit vectors that correspond to the six available interrupts.

Data Memory. The Z8 can address 62K (Z8601) or 60K (Z8611) bytes of external data memory beginning at location 2048 (Z8601) or 4096 (Z8611) (Figure 5). External data memory may

EXTERNAL ROM OR RAM

ON-CHIP

1005 IRQS IRO4 IRQ4 IRQ3

IRQ3

IRQ2 IBO2

IRQ1

IRQ1

IRQO IRQO

Figure 4. Program Memory Map

096 Z8611

8553

Z8601 2048

Location of first byte of instruction

executed 12

after reset

Interrupt Vector

Interrupi

(Upper Byte)

(Lower Byte)

be included with or separated from the external program memory space. DM, an optional I/O function that can be programmed to appear on pin P34, is used to distinguish between data and program memory space.

Register File. The 144-byte register file includes four I/O port registers (R0-R3), 124 general-purpose registers (R4-R127) and 16 control and status registers (R240-R255). These registers are assigned the address locations shown in Figure 6.

Z8 instructions can access registers directly or indirectly with an 8-bit address field. The Z8 also allows short 4-bit register addressing using the Register Pointer (one of the control registers). In the 4-bit mode, the register file is




Figure 5. Data Memory Map




Figure 6. The Register File

Figure 7. The Register Pointer




Figure 8. Serial Data Formats

Counter/ Timers The Z8 contains two 8-bit programmable counter/timers (T_0 and T_1), each driven by its own 6-bit programmable prescaler. The T_1 prescaler can be driven by internal or external clock sources; however, the T_0 prescaler is driven by the internal clock only.

The 6-bit prescalers can divide the input frequency of the clock source by any number from 1 to 64. Each prescaler drives its counter, which decrements the value (1 to 256) that has been loaded into the counter. When the counter reaches the end of count, a timer interrupt request—IRQ₄ (t₀) or IRQ₅ (T₁)—is generated.

The counters can be started, stopped, restarted to continue, or restarted from the initial value. The counters can also be programmed to stop upon reaching zero (singlepass mode) or to automatically reload the initial value and continue counting (modulo-n continuous mode). The counters, but not the prescalers, can be read any time without disturbing their value or count mode.

The clock source for T_1 is user-definable and can be the internal microprocessor clock divided by four, or an external signal input via Port 3. The Timer Mode register configures the external timer input as an external clock, a trigger input that can be retriggerable or non-retriggerable, or as a gate input for the internal clock. The counter/timers can be programmably cascaded by connecting the T_0 output to the input of T_1 . Port 3 line $P3_6$ also serves as a timer output ($T_{\rm OUT}$) through which T_0, T_1 or the internal clock can be output.

I/O Ports

The Z8 has 32 lines dedicated to input and output. These lines are grouped into four ports of eight lines each and are configurable as input, output or address/data. Under software control, the ports can be programmed to provide address

Port 1 can be programmed as a byte I/O port or as an address/data port for interfacing external memory. When used as an I/O port, Port 1 may be placed under handshake control. In this configuration, Port 3 lines P3₃ and P3₄ are used as the handshake controls RDY₁ and DAV₁ (Ready and Data Available).

Memory locations greater than 2048 (Z8601) or 4096 (Z8611) are referenced through Port 1. To interface external memory, Port 1 must be programmed for the multiplexed Address/Data mode. If more than 256 external locations are required, Port 0 must output the additional lines.

Port 1 can be placed in the high-impedance state along with Port 0, \overline{AS} , \overline{DS} and R/W,

Port 0 can be programmed as a nibble I/O port, or as an address port for interfacing external memory. When used as an I/O port, Port 0 may be placed under handshake control. In this configuration, Port 3 lines $P3_2$ and $P3_5$ are used as the handshake controls DAV_0 and RDY_0 . Handshake signal assignment is dictated by the I/O direction of the upper nibble $P0_4$ - $P0_7$.

For external memory references, Port 0 can provide address bits A_8-A_{11} (lower nibble) or A_8-A_{15} (lower and upper nibble) depending on the required address space. If the address range requires 12 bits or less, the upper nibble of Port 0 can be programmed independently as I/O while

Port 2 bits can be programmed independently as input or output. The port is always available for I/O operations. In addition, Port 2 can be configured to provide open-drain outputs.

Like Ports 0 and 1, Port 2 may also be placed under handshake control. In this configuration, Port 3 lines $P3_1$ and $P3_6$ are used as the handshake controls lines \overline{DAV}_2 and RDY_2 . The handshake signal assignment for Port 3 lines $P3_1$ and $P3_6$ is dictated by the direction (input or output) assigned to bit 7 of Port 2.

Port 3 lines can be configured as I/O or control lines. In either case, the direction of the eight lines is fixed as four input $(P3_0-P3_3)$ and four output $(P3_4-P3_7)$. For serial I/O, lines $P3_0$ and $P3_7$ are programmed as serial in and serial out respectively.

Port 3 can also provide the following control functions: handshake for Ports 0, 1 and 2 (\overline{DAV} and RDY); four external interrupt request signals (IRQ_0 - IRQ_3); timer input and output signals (T_{IN} and T_{OUT}) and Data Memory Select (\overline{DM}). outputs, timing, status signals, serial I/O, and parallel I/O with or without handshake. All ports have active pull-ups and pull-downs compatible with TTL loads.

allowing the Z8 to share common resources in multiprocessor and DMA applications. Data transfers can be controlled by assigning P3₃ as a Bus Acknowledge input and P3₄ as a Bus Request output.





Figure 9a. Port 1

the lower nibble is used for addressing. When Port 0 nibbles are defined as address bits, they can be set to the highimpedance state along with Port 1 and the control signals \overline{AS} , \overline{DS} and R/\overline{W} .








Figure 9c. Port 2




Figure 9d. Port 3

Interrupts

Clock

The Z8 allows six different interrupts from eight sources: the four Port 3 lines P3₀-P3₃, Serial In, Serial Out, and the two counter/timers. These interrupts are both maskable and prioritized. The Interrupt Mask register globally or individually enables or disables the six interrupt requests. When more than one interrupt is pending, priorities are resolved by a programmable priority encoder that is controlled by the Interrupt Priority register.

All Z8 interrupts are vectored. When an interrupt request is granted, an interrupt machine

The on-chip oscillator has a high-gain, parallel-resonant amplifier for connection to a crystal or to any suitable external clock source (XTAL1 = Input, XTAL2 = Output).

The crystal source is connected across XTAL1 and XTAL2, using the recommended capacitors

cycle is entered. This disables all subsequent interrupts, saves the Program Counter and status flags, and branches to the program memory vector location reserved for that interrupt. This memory location and the next byte contain the 16-bit address of the interrupt service routine for that particular interrupt request.

Polled interrupt systems are also supported. To accommodate a polled structure, any or all of the interrupt inputs can be masked and the Interrupt Request register polled to determine which of the interrupt requests needs service.

 $(C_1 \le 15 \text{ pF})$ from each pin to ground. The specifications for the crystal are as follows:

- AT cut, parallel resonant
- Fundamental type, 12.5 MHz maximum
- Series resistance, $R_s \le 100 \Omega$

Z8603/13 Protopack Emulator

The Z8 Protopack is used for prototype development and preproduction of maskprogrammed applications. The Protopack is a ROMless version of the standard Z8601 or Z8611 housed in a pin-compatible 40-pin package (Figure 11).

To provide pin compatibility and interchangeability with the standard maskprogrammed device, the Protopack carries piggy-back a 24pin socket for a direct interface to program memory (Figure 1). The Z8603 24-pin socket is equipped with 11 ROM address lines, 8 ROM data lines and necessary control lines for interface to 2716 EPROM for the first 2K bytes of program memory. The Z8613 24-pin socket is




Figure 11. The Z8 Microcomputer Protopack Emulator

Instruction Addressing Modes. The following notation is used to describe the addressing modes and instruction operations as shown in the instruction summary. Notation IRR Indirect register pair or indirect working-register pair address Irr Indirect working-register pair only x Indexed address DĀ Direct address RĀ Relative address IM Immediate R Register or working register address Working-register address only r IR Indirect-register or indirect working register address Ir Indirect working-register address only RR Register pair or working register pair address Symbols. The following symbols are used in describing the instruction set. dst Destination location or contents STC Source location or contents CC Condition code (see list) @ Indirect address prefix SP Stack pointer (control registers 254-255) PC Program counter FLAGS Flag register (control register 252) RP Register pointer (control register 253) IMR Interrupt mask register (control register 251)

equipped with 12 ROM address lines, 8 ROM data lines and necessary control lines for interface to 2732 EPROM for the first 4K bytes of program memory.

Pin compatibility allows the user to design the pc board for a final 40-pin maskprogrammed Z8, and, at the same time, allows the use of the Protopack to build the prototype and pilot production units. When the final program is established, the user can then switch over to the 40-pin mask-programmed Z8 for large volume production. The Protopack is also useful in small volume applica tions where masked ROM setup time, mask charges, etc., are prohibitive and program flexibility is desired.

Compared to the conventional EPROM versions of the single-chip microcomputers, the Protopack approach offers two main advantages:

- Ease of developing various programs during the prototyping stage. For instance, in applications where the same hardware configuration is used with more than one program, the Protopack allows economical program storage in separate EPROMs (or PROMs), whereas the use of separate EPROM-based single-chip microcomputers is more costly.
- Elimination of long lead time in procuring EPROM-based microcomputers.

Assignment of a value is indicated by the symbol "⊷". For example,

dst ← dst + src

indicates that the source data is added to the destination data and the result is stored in the destination location. The notation "addr(n)" is used to refer to bit "n" of a given location. For example, dst (7)

refers to bit 7 of the destination operand.

Flags. Control Register R252 contains the following six flags:

- С Carry flag
- Z Zero flag
- S Sign flag
- Overflow flag v
- D Decimal-adjust flag
- н Half-carry flag

Affected flags are indicated by:

0	Cleared to zero
1	Set to one


- Set or cleared according to operation *
- Unaffected
- х Undefined

Set


Condition	Value	Mnemonic	Meaning	Flags Set	
Godes —	1000 0111 1111 0110 1100 1100 0100 010	C NC Z NZ PL MI OV NOV EQ NE GT LT LE UGT ULT ULT	Always true Carry No carry Zero Not zero Plus Minus Overflow Equal Not equal Greater than or equal Less than Greater than Less than or equal Unsigned greater than or Unsigned greater than Unsigned less than Unsigned less than or equ	C = 1 (C = 0 AND Z = 0) = 1	
nstruction formats				CF, DI, EI, IRET, NOP, CF, RET, SCF NG r	
			One-Byte Instructions	S	
	OPC	R 1 1 1 0 dst/src D R R R 1 1 1 0 dst	LR. CPL. DA, DEC. ECW, INC, INCW, POP, USH, RL, RLC, RR, RC, SRA, SWAP P, CALL (Indirect) RP	OPC MODE ADC, ADD, AND, src OR 1 1 1 0 src dst OR 1 1 1 0 src OR 1 1 1 0 dst TCM, TM, XOR OPC MODE ADC, ADD, AND, AND, AND, AND, AND, AND, AND	UB, D, CP, UB,
	OPC MODE dst src	c	DC, ADD, AND, P. OR, SBC, SUB, CM, TM, XOR	src OR 1 1 1 0 src dst OR 1 1 1 0 dst	
	MODE OPC dst/src src/dst	Ĺ	D, LDE, LDEI, DC, LDCI	MODE OPC LD dst/src x ADDRESS	
	dst OPC	R [1 1 1 0] src]	, .	CC OPC JP DA _U DA _L	
to and a second se	dst/CC OPC RA	D	/ JNZ, JR	OPC CALL DA _U DA _L	

Instruction Summary

Instruction	Addr	Mode	Opcode Byte	Flag	s P	lifect		uction	Addr	Mode	Opcode Byte	Flag	js A	ffect
and Operation	dst	STC	(Hex)	СZ	S	V D	and C	peration	dst	STC	(Hex)	CZ	S	V D
$\begin{array}{l} \textbf{ADC} \ dst, src \\ dst \leftarrow dst + src + C \end{array}$	(No	te 1)	10	* *	*	* 0	LDE dst dst – sr		r Irr	Irr r	82 92			
ADD dst,src dst - dst + src	(No	te 1)	0□	* *	*	* 0	LDEI ds dst ← sr	5	İr Irr	Irr Ir	83 93			
AND dst,src dst – dst AND src	(Not	e 1)	5	- *	*	0 -	NOP	l; rr ← rr -	+ 1) ·		FF			
CALL dst SP - SP - 2 @SP - PC; PC - d	DA IRR st		D6 D4		-		OR dst,s dst - dst		(Not	e 1)	4□	- *	*	0 -
CCF C - NOT C			EF	*	-		- POP dst dst - @ SP - SF		R IR		50 51	1		-,-
CLR dst dst - 0	R IR		B0 B1		-		PUSH SI SP - SP	c -1;@SP	- src	R IR	70 71			
COM dst dst – NOT dst	R IR		60 61	- *	*	0	RCF C - 0				CF	0 -	•	
CP dst,src dst – src	(Not	e l)	A	* *	*	* -	RET PC ← @	SP; SP - S	SP + 2		AF		·	
DA dst dst ← DA dst	R IR	:	40 41	* *	*	х –	RL dst	C+ 7 - 0			90 91	* *	• *	* -
DEC dst dst ← dst - 1	R IR		00 01	- *	*	* -	RLC dst	[] - []- •	R IR		10 11	* *	, *	* -
DECW dst dst ← dst - 1	RR IR		80 81	- *	*	*	RR dst	- - - - - - - - - - - - - - - - - - -			EO E1	* *	r *	*
DI IMR (7) + 0			8F				RRC dst	+C-+7 .	P R IR		C0 C1	* *	. *.	* -
DJNZ r,dst	RA		 rA		-		SBC dst dst ← dst		(Note	e 1)	3□	* *	*	* 1
$r \leftarrow r - 1$ if $r \neq 0$			r = 0-F				SCF C - 1				DF	1 -		
PC ← PC + dst Range: +127, -128						- n n	SRA dst				D0 D1	* *	*	0 -
EI IMR (7) — 1			9F	<u> </u>	-		SRP src RP - src			Im	31			
INC dst dst ← dst + 1	r R		rE = 0-F 20	- *	*	*	SUB dst, dst ← dst		(Note	∍1)	2□	* *	*	* 1
NCW dst	IR RR		21 A0	- *	*	* -	SWAP d	st 1	IR R		FO F1	X *	* :	X -
dst ← dst + 1 RET	IR		A1 BF	* *	*	* *	TCM dst (NOT dst	,src) AND src	(Note	∍ 1)	6□	- *	*	0 -
FLAGS – @SP; SP PC – @SP; SP – SF							TM dst, s dst AND		(Note	∍1)	7□	- *	r * (0 -
P cc,dst f cc is true PC ← dst	DA IRR	· · ·	cD = 0-F		-	<u> </u>	XOR dst dst – dst		(Note	ə l)	B	- *	* (0 -
R cc,dst	RA		30 cB		-		Note 1				· .			
f cc is true, PC ← PC + dst Range: +127, -128			c=0-F			· .	modes, w nibble is	nstructions h nich are enc ound in the	oded for instructi	brevity on set t	. The first o able above.	pcode The	•	
LD dst,src dst - src	r r R	Im R r	rC r8 r9		- 1 ,		table, and right of th	bble is expr l its value is e applicable mple, to det	found in address	the foll	lowing table de pair.	to the		
	r X r	X r Ir	r = 0-F C7 D7 E3				instructio	n use the ad). The result	dressing				d	
	Ir R	r R	F3 E4			•		Addr	Mode		Lower			
	R R IR	IR Im Im	E5 E6 E7		,		· · · ·	dst	SIC	0	pcode Nil	oble		
	IR	R	F5				. '	r	r Ir		2			
LDC dst,src	r	Irr r	C2 - D2 -		-			R	R		4			
dst ← src	Irr	1	02											
dst ← src LDCI dst,src	Irr	Irr	C3 D3					R	IR		5			



R242 T1 **Counter Timer 1 Register** (F2_H; Read/Write)




D₇ D₈ D₅ D₄ D₃ D₂ D₁ D₀

D7 D6 D5 D4 D3 D2 D1 D0 T1 INITIAL VALUE (WHEN WRITTEN) (RANGE 1-256 DECIMAL 01-00 HEX) T1 CURRENT VALUE (WHEN READ)

P20-P27 I/O DEFINITION 0 DEFINES BIT AS OUTPUT 1 DEFINES BIT AS INPUT

R243 PRE1 R247 P3M Prescaler 1 Register Port 3 Mode Register (F3_H; Write Only) (F7_H; Write Only) D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 COUNT MODE $0 = T_1$ SINGLE-PASS $1 = T_1$ MODULO-N 0 PORT 2 PULL-UPS OPEN DRAIN 1 PORT 2 PULL-UPS ACTIVE RESERVED CLOCK SOURCE $1 = T_1$ INTERNAL $0 = T_1$ EXTERNAL TIMING INPUT (T_{IN}) MODE 0 P32 = INPUT P35 = OUTPUT 1 P32 = DAVO/RDY0 P35 = RDY0/DAVO PRESCALER MODULO (RANGE: 1-64 DECIMAL 01-00 HEX) 0 P30 = INPUT P37 = OUTPUT 1 P30 = SERIAL IN P37 = SERIAL OUT 0 PARITY OFF



Opcode Map						-	Low	er Nibbl	e (Hex)							
Tub	0	1	2	3	4	5	6	7	8	9	A	B	с	D	Е	F
0	6,5 DEC R1	6,5 DEC IR1	6,5 ADD 11,12	6,5 ADD 11,Ir2	10, 5 ADD R ₂ , R ₁	10, 5 ADD IR ₂ , R ₁	10, 5 ADD R1, IM	10, 5 ADD IR ₁ , IM	6,5 LD r1, R2	6,5 LD r2, R1	12/10,5 DJNZ r1, RA	12/10,0 JR cc,RA	6,5 LD 11, IM	12/10,0 JP cc, DA	6,5 INC 11	
1	6,5 RLC R1	6,5 RLC IR1	6,5 ADC 11,12	6,5 ADC r1, Ir2	10,5 ADC R ₂ , R ₁	10,5 ADC IR2, R1	10,5 ADC R ₁ , IM	10,5 ADC IR1, IM								
2	6,5 INC R1	6,5 INC IR1	6,5 SUB 11,12	6,5 SUB r1, Ir2	10, 5 SUB R ₂ , R ₁	10,5 SUB IR ₂ , R ₁	10,5 SUB R ₁ ,IM	10,5 SUB IR1,IM								
3	8,0 JP IRR1	6, 1 SRP IM	6,5 SBC 1,12	6,5 SBC 11,Ir2	10,5 SBC R ₂ , R ₁	10,5 SBC IR ₂ , R ₁	10,5 SBC R ₁ , IM	10,5 SBC IR ₁ , IM								
4	8,5 DA R1	8,5 DA IR1	6,5 OR 11,12	6,5 OR r1, Ir2	10,5 OR R2,R1	10,5 OR IR2, R1	10,5 OR R1,IM	10, 5 OR IR1, IM								
5	10,5 POP R1	10,5 POP IR1	6,5 AND 11,12	6,5 AND 11, Ir2	10, 5 AND R ₂ , R ₁	10,5 AND IR ₂ , R ₁	10, 5 AND R1, IM	10, 5 AND IR 1, IM								
9 (Xe)	6,5 COM R1	6,5 COM IR1	6,5 TCM 11,12	6,5 TCM r1, Ir2	10, 5 TCM R ₂ , R ₁	10,5 TCM IR ₂ , R ₁	10,5 TCM R1,IM	10,5 TCM IR1,IM		-						
Upper Nibble (Hex) & 2 a	10/12, 1 PUSH R2	12/14, 1 PUSH IR2	6,5 TM 11,12	6,5 TM r1, Ir2	10,5 TM R ₂ , R ₁	10,5 TM IR ₂ , R ₁	10,5 TM R ₁ ,IM	10, 5 TM IR 1, IM								
Upper N œ	10,5 DECW RR1	10,5 DECW IR1	12,0 LDE r1, Irr2	18,0 LDEI Ir1, Irr2		· ·						5				6, 1 DI
9	6,5 RL R ₁	6,5 RL IR1	12,0 LDE Irr1	18,0 LDEI Ir2, Irr1												6, 1 EI
A	10,5 INCW RR1	10,5 INCW IR1	6,5 CP 11,12	6,5 CP r1, Ir2	10,5 CP R ₂ , R ₁	10,5 CP IR2,R1	10,5 CP R ₁ ,IM	10, 5 CP IR ₁ , IM	1							14,0 RET
В	6,5 CLR R1	6,5 CLR IR1	6,5 XOR 11,12	6,5 XOR r1, Ir2	10, 5 XOR R ₂ , R ₁	10,5 XOR IR ₂ , R ₁	10, 5 XOR R ₁ , IM	10,5 XOR IR1, IM								16,0 IRET
С	6,5 RRC R1	6,5 RRC IR1	12,0 LDC r1, Irr2	18,0 LDCI Ir1, Irr2				10,5 LD 11, x, R ₂								6, 5 RCF
D	6,5 SRA R1	6,5 SRA IR1	12,0 LDC r2,Irr1	18,0 LDCI Ir2, Irr1	20,0 CALL* IRR1		20,0 CALL DA	10,5 LD 12, x, R1								6,5 SCF
E	6,5 RR R1	6,5 RR IR1		6,5 LD r1, Ir2	10, 5 LD R ₂ , R ₁	10,5 LD IR ₂ , R ₁	10,5 LD R ₁ , IM	10, 5 LD IR1, IM								6,5 CCF
F	8,5 SWAP R1	8,5 SWAP IR1	2	6,5 LD Ir1, r2		10,5 LD R ₂ , IR ₁										6,0 NOP
Bytes per	<u> </u>			-					-	L						~
Instruction		2		Lower Opcod Nibble	0	3					2			3		1 .

Legend:


Sequence:

R = 8-Bit Address r = 4-Bit Address

 R_1 or $r_1 = Dst$ Address R_2 or $r_2 = Src$ Address

Opcode, First Operand, Second Operand

Note: The blank areas are not defined.



*2-byte instruction; fetch cycle appears as a 3-byte instruction

Absolute Maximum Ratings	Voltages on all pins with respect to GND0.3 V to +7.0 V Operating Ambient TemperatureSee Ordering Information Storage Temperature65°C to +150°C
Standard Test Conditions	The DC characteristics listed below apply for the following standard test conditions, unless otherwise noted. All voltages are referenced to GND. Positive current flows into the reference pin. Standard conditions are:
	$\Box +4.75 V \le V_{CC} \le +5.25 V$ $\Box \text{ GND} = 0 V$ $\Box 0^{\circ}C \le T_{A} \le +70^{\circ}C$

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




Figure 14. Test Load 1

Syml	bol Parameter	Min	Μαχ	Unit	Condition
V _{CH}	Clock Input High Voltage	3.8	V _{CC}	V	Driven by External Clock Generator
V _{CL}	Clock Input Low Voltage	-0.3	0.8	v	Driven by External Clock Generator
V _{IH}	Input High Voltage	2.0	V _{CC}	v	
V _{IL}	Input Low Voltage	-0.3	0.8	v	
V _{RH}	Reset Input High Voltage	3.8	V _{CC}	v	
V _{RL}	Reset Input Low Voltage	-0.3	0.8	v	
V _{OH}	Output High Voltage	2.4		v	$I_{OH} = -250 \ \mu A$
VOL	Output Low Voltage	· .	0.4	v	$I_{OL} = +2.0 \text{ mA}$
I _{IL}	Input Leakage	-10	10	μA	$0 \text{ V} \leq \text{V}_{\text{IN}} \leq +5.25 \text{ V}$
I _{OL}	Output Leakage	-10	10	μA	$0 \text{ V} \le \text{ V}_{\text{IN}} \le +5.25 \text{ V}$
I _{IR}	Reset Input Current		-50	μA	$V_{CC} = +5.25 \text{ V}, \text{ V}_{RL} = 0 \text{ V}$
I _{CC}	V _{CC} Supply Current		150	mA	

DC Charact istics

AC Characteristics

External I/O or Memory Read and Write Timing




Figure 15. External I/O or Memory Read/Write

No.	Symbol	Parameter		Min	Max	Notes*†°
1	TdA(AS)	Address Valid to $\overline{AS} \uparrow Delay$		35		2,3
2	TdAS(A)	AS ↑ to Address Float Delay		45		2,3
3	TdAS(DR)	AS ↑ to Read Data Required Valid			220	1,2,3
4	TwAS	AS Low Width		55		1,2,3
5	TdAz(DS)	Address Float to $\overline{\text{DS}}\downarrow$		0		
6 -	- TwDSR			185 —		
7	TwDSW	DS (Write) Low Width		110		.1,2,3
8	TdDSR(DR)	$\overline{\text{DS}}\downarrow$ to Read Data Required Valid			130	1,2,3
9	ThDR(DS)	Read Data to DS ↑ Hold Time		0		
10	TdDS(A)	DS ↑ to Address Active Delay		45		2,3
11	TdDS(AS)	$\overline{\text{DS}} \uparrow \text{to} \overline{\text{AS}} \downarrow \text{Delay}$	<i>**</i>	55		2.3
12 -	- TdR/W(AS)			- 30	• • • • • • • • • • • • • • • • • • • •	2,3
13	TdDS(R/W)	$\overline{\text{DS}} \uparrow \text{to } \mathbb{R}/\overline{\mathbb{W}}$ Not Valid		35		2,3
14	TdDW(DSW)	Write Data Valid to $\overline{\text{DS}}$ (Write) \downarrow Delay		35		2,3
15	TdDS(DW)	DS 1 to Write Data Not Valid Delay		45		2,3
16	TdA(DR)	Address Valid to Read Data Required Valid			255	1,2,3
17	TdAS(DS)	\overline{AS} \uparrow to \overline{DS} \downarrow Delay		55		2,3

NOTES:

When using extended memory timing add 2 TpC.
 Timing numbers given are for minimum TpC.

3. See clock cycle time dependent characteristics table.

† Test Load 1.

° All timing references use 2.0 V for a logic "1" and 0.8 V for a logic "0".

* All units in nanoseconds (ns).

AC Characteristics

Additional Timing Table




Figure 16. Additional Timing


		1 N N N N N N N N N N N N N N N N N N N					
No.	Symbol	Parameter			Min	Max	Notes*
1	TpC	Input Clock Period	· .		80	1000	1
2	TrC,TfC	Clock Input Rise And Fall Times				15	1
З	TwC	Input Clock Width			26		1
4	TwTinL	Time Input Low Width			70		2
5-	– TwTinH –––––	— Timer Input High Width ———			— 3TpC —		2
6	TpTin	Timer Input Period	· · · · · ·		8TpC		2
7	TrTin,TfTin	Timer Input Rise And Fall Times				100	2
8a	TwIL	Interrupt Request Input Low Time	,		70		2,3
8b	TwIL	Interrupt Request Input Low Time		1 C	3TpC		2,4
9	TwIH	Interrupt Request Input High Time			3TpC		2,3

NOTES:

Timing reference uses 2.0 V for a logic "1" and 0.8 V for a logic "0".

3. Interrupt request via Port 3 (P31-P33).
4. Interrupt request via Port 3 (P30).
* Units in nanoseconds (ns).

*Units are nanoseconds unless otherwise specified.



No.	Symbol	Parameter	Min	Μαχ	Notes*
1	TdA(DI)	Address Valid to Data Input Delay		320	1,2
2	ThDI(A)	Data In Hold time	0		1

NOTES:

1. Test Load 2.

2. This is a Clock-Cycle-Dependent parameter. For clock frequencies other than the maximum, use the following formula: 5 TpC – 95

Clock timing references uses 3.8 V for a logic "1" and 0.8 V for a logic "0".

Handshake Timing




Figure 18a. Input Handshake




Figure 18b. Output Handshake

* Units in nanoseconds (ns).

No.	Symbol	Parameter	•	Min	Μαχ	Notes*
1	TsDI(DAV)	Data In Setup Time	. *	0	1997 - 19	
2	ThDI(DAV)	Data In Hold time		160		
3	TwDAV	Data Available Width		120		
4	TdDAVIf(RDY)	$\overline{\text{DAV}} \downarrow \text{Input to RDY} \downarrow \text{Delay}$			120	1,2
5—	-TdDAVOf(RDY)-	$\overline{\text{DAV}} \downarrow \text{Output to RDY} \downarrow \text{Delay}$		<u> </u>	<u> </u>	1,3
6	TdDAVIr(RDY)	DAV ↑ Input to RDY ↑ Delay			120	1,2
7	TdDAV0r(RDY)	DAV ↑ Output to RDY ↑ Delay	**	0		1,3
8	TdDO(DAV)	Data Out to DAV ↓ Delay		30		1
9	TdRDY(DAV)	Rdy↓Input to DAV↑Delay		0	140	1

NOTES: 1. Test load 1 2. Input handshake 3. Output handshake 4 All timing references use 2.0 V for a logic "1" and 0.8 V for a logic "0".

Clock- Cycle-Time-	Number	Symbol	Equation
Dependent Characteristic:	, 1	TdA(AS)	TpC-50
endi deteristite	2	TdAS(A)	TpC-40
	3	TdAS(DR)	4TpC-110*
	4	TwAS	TpC-30
	5	- TwDSR	3TpC-65*
	7	TwDSW	2TpC-55*
	8	TdDSR(DR)	3TpC-120*
	10	Td(DS)A	TpC-40
	11	TdDS(AS)	TpC-30
	12		TpC-55
	13	TdDS(R/W)	TpC-50
	14	TdDW(DSW)	TpC-50
	15	TdDS(DW)	TpC-40
	16	TdA(DR)	5TpC-160*
	17	TdAS(DS)	TpC-30

*Add 2TpC when using extended memory timing.

Zilog

Z8671 Z8[®] MCU with BASIC/Debug Interpreter

June 1987

FEATURES

- The Z8671 MCU is a complete microcomputer preprogrammed with a BASIC/Debug interpreter. Interaction between the interpreter and its user is provided through an on-board UART.
- BASIC/Debug can directly address the Z8671's internal registers and all external memory. It provides quick examination and modification of any external memory location or I/O port.
- The BASIC/Debug interpreter can call machine language subroutines to increase execution speed.
- The Z8671's auto start-up capability allows a program to be executed on power-up or Reset without operator intervention.
- Single + 5V power supply—all I/O pins TTL-compatible.
- 🛚 8 MHz

GENERAL DESCRIPTION

The Z8671 Single-Chip Microcomputer (MCU) is one of a line of preprogrammed chips—in this case with a BASIC/Debug interpreter in ROM—offered by Zilog. As a member of the Z8 Family of microcomputers, it offers the same abundance of resources as the other Z8 microcomputers.

Because the BASIC/Debug interpreter is already part of the chip circuit, programming is made much easier. The Z8671 MCU thus offers a combination of software and hardware that is ideal for many industrial control applications. The Z8671 MCU allows fast hardware tests and bit-by-bit examination and modification of memory location, I/O ports,




Figure 1. Pin Functions




Figure 2a. 40-pin Dual-In-Line Package (DIP), Pin Assignments

or registers. It also allows bit manipulation and logical operations. A self-contained line editor supports interactive debugging, further speeding up program development.

The BASIC/Debug interpreter, a subset of Dartmouth BASIC, operates with three kinds of memory: on-chip registers and external ROM or RAM. The BASIC/Debug interpreter is located in the 2K bytes of on-chip ROM.

Additional features of the Z8671 MCU include the ability to call machine language subroutines to increase execution speed and the ability to have a program execute on power-up or Reset, without operator intervention.

Maximum memory addressing capabilities include 62K bytes of external program memory and 62K bytes of data memory with program storage beginning at location 800_H. This provides up to 124K bytes of useable memory space. Very few 8-bit microcomputers can directly access this amount of memory.

Each Z8671 Microcomputer has 32 I/O lines, a 144-byte register file, an on-board UART, and two counter/timers.




Figure 2b. 44-pin Chip Carrier, Pin Assignments




Figure 3. Functional Block Diagram

ARCHITECTURE

Z8671 architecture is characterized by a flexible I/O scheme, an efficient register and address space structure, and a number of ancillary features that are helpful in many applications.

Microcomputer applications demand powerful I/O capabilities. The Z8671 fulfills this with 32 pins dedicated to input and output. These lines are grouped into four ports of eight lines each and are configurable under software control to provide timing, status signals, serial or parallel I/O with or without handshake, and an address/data bus for interfacing external memory.

Because the multiplexed address/data bus is merged with the I/O-oriented ports, the Z8671 can assume many different memory and I/O configurations. These configurations range from a self-contained microcomputer

PIN DESCRIPTION

AS. Address Strobe (output, active Low). Address Strobe is pulsed once at the beginning of each machine cycle. Addresses output via Port 1 for all external program or data memory transfers are valid at the trailing edge of \overline{AS} . Under program control, \overline{AS} can be placed in the high-impedance state along with Ports 0 and 1, Data Strobe, and Read/Write.

DS. Data Strobe (output, active Low). Data Strobe is activated once for each external memory transfer.

P00-P07, P10-P17, P20-P27, P30-P37. *I/O Port Lines* (input/outputs, TTL-compatible). These 32 lines are divided into four 8-bit I/O ports that can be configured under

ADDRESS SPACES

Program Memory. The Z8671's 16-bit program counter can address 64K bytes of program memory space. Program memory consists of 2K bytes of internal ROM and up to 62K bytes of external ROM, EPROM, or RAM. The first 12 bytes of program memory are reserved for interrupt vectors (Figure 4). These locations contain six 16-bit vectors that correspond to the six available interrupts. The BASIC/Debug interpreter is located in the 2K bytes of internal ROM. The interpreter begins at address 12 and extends to 2047. to a microprocessor that can address 124K bytes of external memory.

Three basic address spaces are available to support this wide range of configurations: program memory (internal and external), data memory (external) and the register file (internal). The 144-byte random-access register file is composed of 124 general-purpose registers, four I/O port registers, and 16 control and status registers.

To unburden the program from coping with real-time problems such as serial data communication and counting/timing, an asynchronous receiver/transmitter (UART) and two counter/timers with a large number of userselectable modes are offered on-chip. Hardware support for the UART is minimized because one of the on-chip timers supplies the bit rate.

program control for I/O or external memory interface.

RESET. Reset (input, active Low). RESET initializes the Z8671. When RESET is deactivated, program execution begins from internal program location 000C_H.

R/W. Read/Write (output). R/W is Low when the Z8671 is writing to external program or data memory.

XTAL1, XTAL2. *Crystal 1, Crystal 2* (time-base input and output). These pins connect a parallel-resonant crystal (8 MHz maximum) or an external single-phase clock (8 MHz maximum) to the on-chip clock oscillator and buffer.




Figure 4. Program Memory Map

Data Memory. The Z8671 can address up to 62K bytes of external data memory beginning at location 2048 (Figure 5). External data memory may be included with, or separated from, the external program memory space. DM, an optional I/O function that can be programmed to appear on pin $P3_4$, is used to distinguish data and program memory space.

Register File. The 144-byte register file may be accessed by BASIC programs as memory locations 0-127 and 240-255. The register file includes four I/O port registers (R0-R3), 124 general-purpose registers (R4-R127), and 16 control and status registers (Figure 6).

The BASIC/Debug Interpreter uses many of the generalpurpose registers as pointers, scratch workspace, and internal variables. Consequently, these registers cannot be used by a machine language subroutine or other user programs. On power-up/Reset, BASIC/Debug searches for external RAM memory and checks for an auto start-up program. In a non-destructive method, memory is tested at relative location xxFD_H. When BASIC/Debug discovers RAM in the system, it initializes the pointer registers to mark the boundaries between areas of memory that are assigned specific uses. The top page of RAM is allocated for the line buffer, variable storage, and the GOSUB stack. Figure 7a illustrates the contents of the general-purpose registers in the Z8671 system with external RAM. When BASIC/Debug tests memory and finds no RAM, it uses an internal stack and shares register space with the input line buffer and variables. Figure 7b illustrates the contents of the general-purpose registers in the Z8671 system without external RAM.

Stacks. Either the internal register file or the external data memory can be used for the stack. A 16-bit Stack Pointer (R254 and R255) is used for the external stack, which can reside anywhere in data memory between location 2048 and 65535. An 8-bit Stack Pointer (R255) is used for the internal stack that resides within the 124 general-purpose registers (R4-R127).

Register Addressing. Z8671 instructions can directly or indirectly access registers with an 8-bit address field. The Z8671 also allows short 4-bit register addressing using the Register Pointer, which is one of the control registers. In the 4-bit mode, the register file is divided into nine working-register groups, each group consisting of 16 contiguous registers (Figure 8). The Register Pointer addresses the starting location of the active working-register group.




Figure 5. Data Memory Map







Figure 7a. General-Purpose Registers with External RAM





PROGRAM EXECUTION

Automatic Start-up. The Z8671 has an automatic start-up capability which allows a program stored in ROM to be executed without operator intervention. Automatic execution occurs on power-on or Reset when the program is stored at address 1020_H.

Execution Modes. The Z8671's BASIC/Debug Interpreter operates in two execution modes: Run and Immediate.

INTERACTIVE DEBUGGING

Interactive debugging is accomplished with the selfcontained line editor which operates in the Immediate mode. In addition to changing program lines, the editor can correct an immediate command before it is executed. It also allows the correction of typing and other errors as a program is entered.

BASIC/Debug allows interruptions and changes during a

COMMANDS

BASIC/Debug recognizes 15 command keywords. For detailed instructions of command usage, refer to the BASIC/Debug Software Reference Manual (#03-3149-02).

FO The GO command unconditionally branches to a machine language subroutine. This statement is similar to the USR function except that no value is returned by the assembly language routine.

- GOSUB GOSUB unconditionally branches to a subroutine at a line number specified by the user.
- GOTO GOTO unconditionally changes the sequence of program execution (branches to a line number).
- IF/THEN This command is used for conditional operations and branches.

INPUT/IN These commands request information from the user with the prompt "?", then read the input values (which must be separated by commas) from the keyboard, and store them in the indicated variables. INPUT discards any values remaining in the buffer from previous IN, INPUT, or RUN statements, and requests new data from the operator. IN uses Programs are edited and interactively debugged in the Immediate mode. Some BASIC/Debug commands are used almost exclusively in this mode. The Run mode is entered from the Immediate mode by entering the command RUN. If there is a program in RAM, it is executed. The system returns to the Immediate mode when program execution is complete or interrupted by an error.

program run to correct errors and add new instructions without disturbing the sequential execution of the program. A program run is interrupted with the use of the escape key. The run is restarted with a GOTO command, followed by the appropriate line number, after the desired changes are entered. The same procedure is used to enter corrections after BASIC/Debug returns an error.

any values left in the buffer first, then requests new data.

- LET LET assigns the value of an expression to a variable or memory location.
- LIST This command is used in the interactive mode to generate a listing of program lines stored in memory on the terminal device.
- NEW The NEW command resets pointer R10-11 to the beginning of user memory, thereby marking the space as empty and ready to store a new program.

PRINT PRINT lists its arguments, which may be text messages or numerical values, on the output terminal.

- REM This command is used to insert explanatory messages into the program.
- RETURN This command returns control to the line following a GOSUB statement.
- RUN RUN initiates sequential execution of all instructions in the current program.
- STOP STOP ends program execution and clears the GOSUB stack.

FUNCTIONS

BASIC/Debug supports two functions: AND and USR.

The AND function performs a logical AND. It can be used to mask, turn off, or isolate bits. This function is used in the following format:

AND (expression, expression)

The two expressions are evaluated, and their bit patterns are ANDed together. If only one value is included in the parentheses, it is ANDed with itself. A logical OR can also be performed by complementing the AND function. This is accomplished by subtracting each expression from -1. For example, the function below is equivalent to the OR of A and B.

-1-AND(-1-A, -1-B)

The USR function calls a machine language subroutine and returns a value. This is useful for applications in which a subroutine can be performed more quickly and efficiently in machine language than in BASIC/Debug.

The address of the first instruction of the subroutine is the first argument of the USR function. The address can be followed by one or two values to be processed by the subroutine. In the following example, BASIC/Debug executes the subroutine located at address 2000 using values literal 256 and variable C.

USR(%2000,256,C)

The resulting value is stored in Registers 18-19.

SERIAL INPUT/OUTPUT

Port 3 lines $P3_0$ and $P3_7$ can be programmed as serial I/O lines for full-duplex serial asynchronous receiver/transmitter operation. The bit rate is controlled by Counter/Timer 0, with a maximum rate of 62.5K bits/second.

The Z8671 automatically adds a start bit and two stop bits to transmitted data (Figure 9). Odd parity is also available as an option. Eight data bits are always transmitted, regardless of

parity selection. If parity is enabled, the eighth data bit is used as the odd parity bit. An interrupt request (IRQ4) is generated on all transmitted characters.

Received data must have a start bit, eight data bits, and at least one stop bit. If parity is on, bit 7 of the received data is replaced by a parity error flag. Received characters generate the IRQ3 interrupt request.




Figure 9. Serial Data Formats

I/O PORTS

The Z8671 has 32 lines dedicated to input and output. These lines are grouped into four ports of eight lines each and are configurable as input, output or address/data. Under software control, the ports can be programmed to provide address outputs, timing, status signals, serial I/O, and parallel I/O with or without handshake. All ports have active pull-ups and pull-downs compatible with TTL loads.

Port 1 can be programmed as a byte I/O port or as an address/data port for interfacing external memory. When used as an I/O port, Port 1 may be placed under handshake control. In this configuration, Port 3 lines $P3_3$ and $P3_4$ are used as the handshake controls RDY1 and DAV1 (Ready and Data Available).

Memory locations greater than 2048 are referenced through Port 1. To interface external memory, Port 1 must be programmed for the multiplexed Address/Data mode. If more than 256 external locations are required, Port 0 must output the additional lines.

Port 1 can be placed in the high-impedance state along with Port 0, \overline{AS} , \overline{DS} and R/\overline{W} , allowing the Z8671 to share common resources in multiprocessor and DMA applications. Data transfers can be controlled by assigning P3₃ as a Bus Acknowledge input and P3₄ as a Bus Request output.

Port 0 can be programmed as a nibble I/O port, or as an address port for interfacing external memory. When used as an I/O port, Port 0 may be placed under handshake control. In this configuration, Port 3 lines $P3_2$ and $P3_5$ are used as the handshake controls DAV0 and RDY0. Handshake signal assignment is dictated by the I/O direction of the upper nibble $P0_4$ - $P0_7$.


For external memory references, Port 0 can provide address bits A_8 - A_{11} (lower nibble) or A_8 - A_{15} (lower and upper nibble) depending on the required address space. If the address range requires 12 bits or less, the upper nibble of Port 0 can be programmed independently as I/O while the lower nibble is used for addressing. When Port 0 nibbles are defined as address bits, they can be set to the high-impedance state along with Port 1 and the control signals \overline{AS} , \overline{DS} and \overline{RW} .

Port 2 bits can be programmed independently as input or output. The port is always available for I/O operations. In addition, Port 2 can be configured to provide open-drain outputs.

Like Ports 0 and 1, Port 2 may also be placed under handshake control. In this configuration, Port 3 lines $P3_1$ and $P3_6$ are used as the handshake controls lines DAV2 and RDY2. The handshake signal assignment for Port 3 lines $P3_1$ and $P3_6$ is dictated by the direction (input or output) assigned to bit 7 of Port 2.

Port 3 lines can be configured as I/O or control lines. In either case, the direction of the eight lines is fixed as four input (P3₀-P3₃) and four output (P3₄-P3₇). For serial I/O, lines P3₀ and P3₇ are programmed as serial in and serial out respectively.

Port 3 can also provide the following control functions: handshake for Ports 0, 1 and 2 (\overline{DAV} and RDY); four external interrupt request signals (IRQ0-IRQ3); timer input and output signals (T_{IN} and T_{OUT}) and Data Memory Select (\overline{DM}).



COUNTER/TIMERS

The Z8671 contains two 8-bit programmable counter/timers (T0 and T1), each driven by its own 6-bit programmable prescaler. The T1 prescaler can be driven by internal or external clock sources; however, the T0 prescaler is driven by the internal clock only.

The 6-bit prescalers can divide the input frequency of the clock source by any number from 1 to 64. Each prescaler drives its counter, which decrements the value (1 to 256) that has been loaded into the counter. When the counter reaches the end of count, a timer interrupt request—IRQ4 (T_0) or IRQ5 (T_1)—is generated.

The counters can be started, stopped, restarted to continue, or restarted from the initial value. The counters can also be programmed to stop upon reaching zero (single-pass mode) or to automatically reload the initial value and continue counting (modulo-n continuous mode). The counters, but not the prescalers, can be read any time without disturbing their value or count mode.

The clock source for T1 is user-definable; it can be either the internal microprocessor clock (4 MHz maximum) divided by four, or an external signal input via Port 3. The Timer Mode register configures the external timer input as an external clock, a trigger input that can be retriggerable or nonretriggerable, or as a gate input for the internal clock. The counter/timers can be programmably cascaded by connecting the T0 output to the input of T1. Port 3 line P3₆ also serves as a timer output (T_{OUT}) through which T0, T1 or the internal clock can be output.

INTERRUPTS

The Z8671 allows six different interrupts from eight sources: the four Port 3 lines P3₀-P3₃, Serial In, Serial Out, and the two counter/timers. These interrupts are both maskable and prioritized. The Interrupt Mask register globally or individually enables or disables the six interrupt requests. When more than one interrupt is pending, priorities are resolved by a programmable priority encoder that is controlled by the Interrupt Priority register.

All Z8671 interrupts are vectored; however, the internal UART operates in a polling fashion. To accommodate a polled structure, any or all of the interrupt inputs can be masked and the Interrupt Request register polled to determine which of the interrupt requests needs service.

The BASIC/Debug Interpreter does not process interrupts. Interrupts are vectored through locations in internal ROM which point to addresses $1000-1011_{\text{H}}$. To process

interrupts, jump instructions can be entered to the interrupt handling routines at the appropriate addresses as shown in Table 1.

Table 1. Interrupt Jump Instructions

Hex Address	Contains Jump Instruction and Subroutine Address for:
1000-1002	IRQ0
1003-1005	IRQ1
1006-1008	IRQ2
1009-100B	IRQ3
100C-100E	IRQ4
100F-1011	IRQ5

CLOCK

Irr

X

DA

RA

IM

R

r IR

Ir

RR

dst

src

cc

@

SP

PC

The on-chip oscillator has a high-gain, parallel-resonant amplifier for connection to a crystal or to any suitable external clock source (XTAL1 = Input, XTAL2 = Output).

The crystal source is connected across XTAL1 and XTAL2, using the recommended capacitance ($C_1 = 15$ pf maximum) from each pin to ground. The specifications for the crystal are as follows:

INSTRUCTION SET NOTATION

Addressing Modes. The following notation is used to describe the addressing modes and instruction operations as shown in the instruction summary.

- IRR Indirect register pair or indirect working-register pair address Indirect working-register pair only Indexed address Direct address Relative address Immediate Register or working-register address Working-register address only Indirect-register or indirect working-register flags: address С Indirect working-register address only z Register pair or working register pair address S Symbols. The following symbols are used in describing the v instruction set. D н Destination location or contents Source location or contents Condition code (see list) 0 Indirect address prefix 1 Stack pointer (control registers 254-255) Program counter FLAGS Flag register (control register 252) Х
- RP Register pointer (control register 253) IMR Interrupt mask register (control register 251)

- AT cut, parallel resonant
- Fundamental type, 8 maximum
- Series resistance. $R \le 100 \Omega$
- 8 MHz maximum

Assignment of a value is indicated by the symbol "9". For example.

$dst \leftarrow dst + src$

indicates that the source data is added to the destination data and the result is stored in the destination location. The notation "addr(n)" is used to refer to bit "n" of a given location. For example,

dst (7)

refers to bit 7 of the destination operand.

Flags. Control Register R252 contains the following six

- Carry flag Zero flag Sign flag Overflow flag Decimal-adjust flag Half-carry flag Affected flags are indicated by: Cleared to zero
 - Set to one Set or cleared according to operation Unaffected
 - Undefined

CONDITION CODES

Value	Mnemonic	Meaning	Flags Set
1000		Always true	
0111	C	Carry	C = 1
1111	NC	No carry	C = 0
0110	Z	Zero	Z = 1
1110	NZ	Not zero	Z = 0
1101	PL	Plus	S = 0
0101	MI	Minus	S = 1
0100	OV	Overflow	V = 1
1100	NOV	No overflow	V = 0
0110	EQ	Equal	Z = 1
1110	NE	Not equal	Z = 0
1001	GE	Greater than or equal	(S XOR V) = 0
0001	LT	Less than	(S XOR V) = 1
1010	GT	Greater than	[Z OR (S XOR V)] = 0
0010	LE	Less than or equal	[Z OR (S XOR V)] = 1
1111	UGE	Unsigned greater than or equal	C = 0
0111	ULT	Unsigned less than	C = 1
1011	UGT	Unsigned greater than	(C = 0 AND Z = 0) = 1
0011	ULE	Unsigned less than or equal	(C OR Z) = 1
0000		Never true	

INSTRUCTION FORMATS




CCF, DI, EI, IRET, NOP, RCF, RET, SCF

dst OPC

INC r

ONE-BYTE INSTRUCTION



TWO-BYTE INSTRUCTION



Z8671 MCU

INSTRUCTION SUMMARY

Instruction	Addr Mode	•	F	lag	IS	Af	fec	te	d		Addr I	Mode	Opcode	F	lag	js	Af	fec	cte	d
Instruction and Operation	dst src	Byte (Hex)	С	z	S	s 1	v	D	н	Instruction and Operation	dst	src	Byte (Hex)	С	z	ę	5 1	v	D	Н
ADC dst.src dst ← dst + src + C	(Note 1)	1 🗆	*	*	¥	k 5	tr (0	*	JR cc,dst if cc is true,	RA		cB c = 0 - F							
ADD dst.src dst ← dst + src	(Note 1)	0□	*	*	ł	* *	* (0	*	PC ← PC + dst Range: +127, -128	3									
AND dst,src dst ← dst AND src	(Note 1)	5□		*	¥	¥ () -)			LD dst,src dst ← src	r∍ r R	lm R r	rC r8 r9		—					
CALL dst SP \leftarrow SP - 2 @SP \leftarrow PC; PC \leftarrow ds	DA IRR	D6 D4							_		r	X	r = 0 - F C7 D7							
CCF C ← NOT C		EF	*		_			_	_		r Ir R	lr r R	E3 F3 E4							
CLR dst dst ← 0	R IR	B0 B1				- 					R R IR	IR IM IM	E5 E6 E7			,				
COM dst dst ← NOT dst	R IR	60 61	·	*	1	• () -				IR	R	F5							
CP dst.src dst – src	(Note 1)	A	#	*	*	* *	¥	_		LDC dst,src dst ← src	r Irr	lrr r	C2 D2							
DA dst dst ← DA dst	R IR	40 41	*	#	ž	• >	< -			LDCI dst,src dst ← src r ← r + 1; rr ← rr + 1	lr Irr	lrr Ir	C3 D3	-						
DEC dst dst ← dst - 1	R IR	00 01		*	4		÷ -			LDE dst,src dst ← src	r Irr	lrr r	82 92							,
DECW dst dst ← dst - 1	RR IR	80 81		*	*	r 's	₩ -	_		LDEI dst,src dst ← src	lr Irr	lrr Ir	83 93							
DI IMR (7) ← 0		8F	-			_ · _				r ← r + 1; rr ← rr + 1 NOP			FF				:		· .	
DJNZ r,dst $r \leftarrow r - 1$ if $r \neq 0$	RA	rA r = 0 - F							_	OR dst,src dst ← dst OR src	(Note	e 1)	4		, #	4	. () -		
PC ← PC + dst Range: + 127, - 128			÷		,			,		POP dst dst ←	R IR		50 51		_	_			_	
EI IMR (7) ← 1	· · ·	9F								PUSH src SP ← SP - 1; @SP •	← src	R	70 71		_	·				
INC dst dst ← dst + 1	r R	rE r = 0 - F 20		*	*	н т ;	¥			RCF C ← 0	· · · · ·		CF	0						
INCW dst	IR RR	21 A0		*	*		¥ -			RET PC ← @SP; SP ← SF	° + 2		AF							
dst ← dst + 1 IRET	IR	A1 BF	*	*	*			år	*	RL dst	₽ R IR		90 91	*	*	*		; -		
FLAGS ← @SP; SP ← PC ← @SP; SP ← SP			. .		•	•••			•	RLC dst	P R IR		10	*	*	*	. 4	-	 -	
JP cc,dst if cc is true PC ← dst	DA	c = 0 - F								RR dst -C -7 0	R R IR		E0 E1	*	*	*		r -		
	IRR	30											· · · · ·							

INSTRUCTION SUMMARY (Continued)


,	Addr	Mode	Opcode	F	lag	s A	ffe	ecte	d
Instruction and Operation	dst	src	Byte (Hex)	C	z	s	٧	D	н
RRC dst	₽ R IR		C0 C1	*	*	*	*		
SBC dst,src dst ← dst ← src ← C	(No	te 1)	3□	*	*	*	*	1	*
SCF C ← 1			DF	1		-		_	
	R R		D0 D1	*	*	*	0		
SRP src RP ← src		Im	31						
SUB dst,src dst ← dst ← src	(No	te 1)	2□	*	*	*	*	1	*
SWAP dst	■ R IR		F0 F1	X	*	*	Х		
TCM dst,src (NOT dst) AND src	(No	te 1)	6□		*	*	0		
TM dst,src dst AND src	(No	te 1)	7□		*	*	0		


Instruction	Addr	Mode	Opcode Byte	Flags Affected							
and Operation	dst	src	(Hex)	С	z	s	v	D	н		
XOR dst,src dst ← dst XOR src	(No	te 1)	B□	_	*	*	0		_		


NOTE: These instructions have an identical set of addressing modes, which are encoded for brevity. The first opcode nibble is found in the instruction set table above. The second nibble is expressed symbolically by a □ in this table, and its value is found in the following table to the left of the applicable addressing mode pair.

For example, the opcode of an ADC instruction using the addressing modes r (destination) and Ir (source) is 13.

Lower
Opcode Nibble
2
3
4
5
6
7








PRESCALER MODULO - (RANGE: 1-64 DECIMAL 01-00 HEX)

R242 T1 Counter Timer 1 Register (F2_H; Read/Write) R246 P2M Port 2 Mode Register (F6_H; Write Only)

 Dr
 Ds
 Ds<

R247 P3M **R243 PRE1** Port 3 Mode Register **Prescaler 1 Register** (F3_H; Write Only) (F7_H; Write Only) D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 COUNT MODE $1 = T_1 MODULO \cdot N$ $0 = T_1 SINGLE \cdot PASS$ 0 PORT 2 PULL UPS OPEN DRAIN 1 PORT 2 PULL UPS ACTIVE RESERVED (MUST BE 0) CLOCK SOURCE $1 = T_1$ INTERNAL $0 = T_1$ EXTERNAL TIMING INPUT (T_{IN}) MODE $\begin{array}{c} 0 \ P3_2 = \ INPUT \\ 1 \ P3_2 = \ DAV0/RDY0 \\ \end{array} \begin{array}{c} P3_5 = \ OUTPUT \\ P3_5 = \ RDY0/DAV0 \\ \end{array}$ 00 P33 = INPUT P34 = OUTPUT $\begin{pmatrix} 0 \\ 1 \\ 0 \end{pmatrix} P3_3 = INPUT$ 11 RESERVED $P3_4 = \overline{DM}$ PRESCALER MODULO (RANGE: 1-64 DECIMAL 01-00 HEX) $\begin{array}{l} 0 \ P3_0 = \ INPUT \\ 1 \ P3_0 = \ SERIAL \ IN \end{array}$ P37 = OUTPUT P37 = SERIAL OUT 0 PARITY OFF

Figure 12. Control Registers






OPCODE MAP

Upper Nibble (Hex)

							Lower Nit	ble (Hex))						
0	2.1	2	3	4	5	6	7	8	9	Α	в	С	D	Е	F
6,5 DEC R ₁	6,5 DEC IR ₁	6,5 ADD r ₁ ,r ₂	6,5 ADD r ₁ ,lr ₂	10,5 ADD R ₂ ,R ₁	10,5 ADD IR ₂ ,R ₁	10,5 ADD R ₁ ,IM	10,5 ADD IR ₁ ,IM	6,5 LD r ₁ ,R ₂	6,5 LD r ₂ ,R ₁	12/10,5 DJNŽ r ₁ ,RA	12/10,0 JR cc,RA	6,5 LD r ₁ ,IM	12/10,0 JP cc,DA	6,5 INC r1	
6,5 RLC R ₁	6,5 RLC IR ₁	6,5 ADC r ₁ ,r ₂	6,5 ADC r ₁ ,Ir ₂	10,5 ADC R ₂ ,R ₁	10,5 ADC IR ₂ ,R ₁	10,5 ADC R ₁ ,IM	10,5 ADC IR ₁ ,IM	,							
6,5 INC R ₁	6,5 INC IR ₁	6,5 SUB r1,r2	6,5 SUB r ₁ ,Ir ₂	10,5 SUB R ₂ ,R ₁	10,5 SUB IR ₂ ,R ₁	10,5 SUB R ₁ ,IM	10,5 SUB IR ₁ ,IM			1					
8,0 JP IRR ₁	6,1 SRP IM	6,5 SBC r1,r2	6,5 SBC r ₁ ,lr ₂	10,5 SBC R ₂ ,R ₁	10,5 SBC IR ₂ ,R ₁	10,5 SBC R ₁ ,IM	10,5 SBC IR ₁ ,IM					,			
8,5 DA R ₁	8,5 DA IR ₁	6,5 OR r _{1,} r ₂	6,5 OR r ₁ ,ir ₂	10,5 OR R ₂ ,R ₁	10,5 OR IR ₂ ,R ₁	10,5 OR R ₁ ,IM	10,5 OR IR ₁ ,IM								
10,5 POP R ₁	10,5 POP IR ₁	6,5 AND r ₁ ,r ₂	6,5 AND r ₁ ,lr ₂	10,5 AND R ₂ ,R ₁	10,5 AND IR ₂ ,R ₁	10,5 AND R ₁ ,IM	10,5 AND IR ₁ ,IM								
6,5 COM R ₁	6,5 COM IR ₁	6,5 TCM r ₁ ,r ₂	6,5 TCM r ₁ ,lr ₂	10,5 TCM R ₂ ,R ₁	10,5 TCM IR ₂ ,R ₁	10,5 TCM R ₁ ,IM	10,5 TCM IR ₁ ,IM								
10/12,1 PUSH R ₂	12/14,1 PUSH IR ₂	6,5 TM r ₁ ,r ₂	6,5 TM r ₁ ,Ir ₂	10,5 TM R ₂ ,R ₁	10,5 TM IR ₂ ,R ₁	10,5 TM R ₁ ,IM	10,5 TM IR ₁ ,IM								
10,5 DECW RR ₁	10,5 DECW IR ₁	12.0 LDE r ₁ ,lrr ₂	18,0 LDEI Ir ₁ ,Irr ₂												6,1 DI
6,5 RL R ₁	6,5 RL IR ₁	12,0. LDE r ₂ ,Irr ₁	18,0 LDEI Ir ₂ ,Irr ₁					,							6;1 El
10,5 INCW RR ₁	10,5 INCW IR ₁	6,5 CP r ₁ ,r ₂	6,5 CP r ₁ ,lr ₂	10,5 CP R ₂ ,R ₁	10,5 CP IR ₂ ,R ₁	10,5 CP R ₁ ,IM	10,5 CP IR ₁ ,IM								14,0 RE
6,5 CLR R ₁	6,5 CLR IR ₁	6,5 XOR r ₁ ,r ₂	6,5 XOR r ₁ ,lr ₂	10,5 XOR R ₂ ,R ₁	10,5 XOR IR ₂ ,R ₁	10,5 XOR R ₁ ,IM	10,5 XOR IR ₁ ,IM								16, IRE
6,5 RRC R ₁	6,5 RRC IR ₁	12,0 LDC r ₁ ,lrr ₂	18,0 LDCI Ir ₁ ,Irr ₂				10,5 LD r ₁ ,x,R ₂					7			6,5 RC
6,5 SRA R ₁	6,5 SRA IR ₁	12,0 LDC r ₂ ,lrr ₁	18,0 LDCI Ir ₂ ,Irr ₁	20,0 CALL* IRR ₁		20,0 CALL DA	10,5 LD r ₂ ,x,R ₁								6,5 SC
6,5 RR R ₁	6,5 RR IR ₁		6,5 LD r ₁ ,IR ₂	10,5 LD R ₂ ,R ₁	10,5 LD IR ₂ ,R ₁	10,5 LD R ₁ ,IM	10,5 LD IR ₁ ,IM							5	6,5 CC
8,5 SWAP R ₁	8,5 SWAP IR ₁		6,5 LD Ir ₁ ,r ₂		10,5 LD R ₂ ,IR ₁			¥				V	A		6,0 NO

Bytes per Instruction



Legend:

Sequence:

Opcode, First Operand, Second Operand

NOTE: The blank areas are not defined.

*2-byte instruction: fetch cycle appears as a 3-byte instruction

ABSOLUTE MAXIMUM RATINGS

Voltages on all pins with respect

to GND	0.3V to +7.0V
Operating Ambient	
TemperatureSee	Ordering Information
Storage Temperature	. – 65°C to + 150°C

STANDARD TEST CONDITIONS

The DC characteristics listed below apply for the following standard test conditions, unless otherwise noted. All voltages are referenced to GND. Positive current flows into the referenced pin.

Standard conditions are:

- $4.75V \le V_{CC} \le +5.25V$
- GND = 0V
- $0^{\circ}C \leq T_A \leq +70^{\circ}C$

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

The Ordering Information section lists package temperature ranges and product numbers. Package drawings are in the Package Information section. Refer to the Literature List for additional documentation.






Figure 13. Test Load 1

DC CHARACTERISTICS

	Parameter	Min		Max	Unit	Condition
√сн	Clock Input High Voltage	3.8		V _{CC}	V	Driven by External Clock Generator
CL	Clock Input Low Voltage	-0.3		0.8	V	Driven by External Clock Generator
Ин	Input High Voltage	2:0		V _{CC}	V	
VIL .	Input Low Voltage	-0.3		0.8	V	
√ _{RH}	Reset Input High Voltage	3.8		V _{CC}	V	
√ _{RL}	Reset Input Low Voltage	-0.3		0.8	V	
√он	Output High Voltage	2.4			V	$I_{OH} = -250 \mu A$
VOL .	Output Low Voltage		•	0.4	V	$I_{OL} = +2.0 \text{ mA}$
IL	Input Leakage	- 10		10	μA	0V ≤ V _{IN} ≤ +5.25V
OL	Output Leakage	- 10		10	μA	0V ≤ V _{IN} ≤ +5.25V
IR	Reset Input Current			- 50	μA	$V_{CC} = +5.25V, V_{RL} = 0V$
CC	V _{CC} Supply Current			180	mA	





AC CHARACTERISTICS

External I/O or Memory Read/Write Timing

No.	Symbol	Parametor	Min	Мах	Notes*†°
1	TdA(AS)	Address Valid to AS ↑ Delay	35	/	2,3
2	TdAS(A)	AS ↑ to Address Float Delay	45		2,3
3	TdAS(DR)	AS ↑ to Read Data Required Valid		220	1,2,3
4	TwAS	AS Low Width	55		1,2,3
5	TdAz(DS)	Address Float to $\overline{\text{DS}}\downarrow$	0		
6 -	- TwDSR	- DS (Read) Low Width	185	····	1,2,3
7	TwDSW	DS (Write) Low Width	110		1,2,3
8	TdDSR(DR)	$\overline{\mathrm{DS}}\downarrow$ to Read Data Required Valid		130	1,2,3
. 9	ThDR(DS)	Read Data to DS↑ Hold Time	0		
10	TdDS(A)	DS ↑ to Address Active Delay	45		2,3
11	TdDS(AS)	$\overline{\text{DS}}$ \uparrow to $\overline{\text{AS}} \downarrow \text{Delay}$	55		2.3
12 -	- TdR/W(AS)	- R/W Valid to AS↑ Delay		·	2,3
13	TdDS(R/W)	DS↑ to R/W Not Valid	35		2,3
14	TdDW(DSW)	Write Data Valid to $\overline{\text{DS}}$ (Write) \downarrow Delay	35		2,3
15	TdDS(DW)	DS ↑ to Write Data Not Valid Delay	45		2,3
16	TdA(DR)	Address Valid to Read Data Required Valid		255	1,2,3
17	TdAS(DS)	$\overline{\text{AS}}$ \uparrow to $\overline{\text{DS}}$ \downarrow Delay	55		2,3

NOTES:

When using extended memory timing add 2 TpC.
 Timing numbers given are for minimum TpC.

3. See clock cycle time dependent characteristics table.

~

† Test Load 1. $^{\circ}$ All timing references use 2.0 V for a logic "1" and 0.8 V for a logic "0".

* All units in nanoseconds (ns).




Figure 17. Additional Timing

AC CHARACTERISTICS

Additional Timing

No.	Symbol	Parameter	•		Min	Max	Notes*
1	TpC	Input Clock Period			80	1000	1
2	TrC,TfC	Clock Input Rise And Fall Times		' I		15	1
3	TwC	Input Clock Width			26		1
4	TwTinL	Time Input Low Width			70		2
5—	– TwTinH	- Timer Input High Width			 — 3TpC —		2
6	TpTin	Timer Input Period		7	8TpC	t	2
7	TrTin,TfTin	Timer Input Rise And Fall Times				100	2
8a -	TwIL	Interrupt Request Input Low Time			70		2,3
8b	TwIL	Interrupt Request Input Low Time			3TpC		2,4
9	TwIH	Interrupt Request Input High Time			3TpC		2,3

NOTES:

1. Clock timing references uses 3.8 V for a logic "1", and 0.8 V for a logic "0".
 Timing reference uses 2.0 V for a logic "1" and 0.8 V for a logic "0".

3. Interrupt request via Port 3 (P31-P33).

4. Interrupt request via Port 3 (P3₀). * Units in nanoseconds (ns).






Figure 18. Memory Port Timing

AC CHARACTERISTICS

Memory Port Timing

No.	Symbol	Parameter	Min	Max	Notes*
1	TdA(DI)	Address Valid to Data Input Delay		320	1,2
2	ThDI(A)	Data In Hold time	0		1

NOTES:

1. Test Load 2.

2. This is a Clock-Cycle-Dependent parameter. For clock frequencies other than the maximum, use the following formula: $5 \, \text{TpC} - 95$

*Units are nanoseconds unless otherwise specified.

Z8671 MCU




Figure 18b. Output Handshake

AC CHARACTERISTICS

Handshake Timing

No.	Symbol	Paramoter	Min	Max	Notos*
1	TsDI(DAV)	Data In Setup Time	0		**************************************
2	ThDI(DAV)	Data In Hold time	160		
з	TwDAV	Data Available Width	120		
4	TdDAVIf(RDY)	DAV ↓ Input to RDY ↓ Delay		120	1,2
5—	-TdDAVOf(RDY)-	— DAV ↓ Output to RDY ↓ Delay ———			1,3
6	TdDAVIr(RDY)	DAV ↑ Input to RDY ↑ Delay		120	1,2
7	TdDAV0r(RDY)	DAV ↑ Output to RDY ↑ Delay	0		1,3
8	TdDO(DAV)	Data Out to DAV ↓ Delay	30		1
9	TdRDY(DAV)	Rdy↓Input to DAV ↑ Delay	0	140	1

* Units in nanoseconds (ns).

NOTES:

1. Test load 1 2. Input handshake

3. Output handshake

† All timing references use 2.0 V for a logic "1" and 0.8 V for a logic "0".

CLOCK CYCLE TIME-DEPENDENT CHARACTERISTICS

Number	Symbol	Z8671-8 Equation		Number	Symbol	Z8671-8 Equation
1	TdA(AS)	TpC - 75		13	TdDS(R/W)	TpC - 65
2	TdAS(A)	TpC - 55		14	TdDW(DSW)	TpC - 75
3	TdAS(DR)	4TpC - 140*		15	TdDS(DW)	TpC - 55
4	TwAS	TpC - 45		16	TdA(DR)	5TpC - 215*
6	TwDSR	3TpC - 125*	i i	17	TdAS(DS)	TpC - 45
7	TwDSW	2TpC - 90*			·····	· · · · · · · · · · · · · · · · · · ·
8	TdDSR(DR)	3TpC - 175*				
10	Td(DS)A	TpC - 55			×	
<u></u> 11	TdDS(AS)	TpC - 55				
12	TdR/W(AS)	TpC – 75				· · · · · · · · · · · · · · · · · · ·

* Add 2TpC when using extended memory timing

49

Zilog

Product Specification

Z8681/82 Z8® ROMIess MCU

June 1987

FEATURES

- Complete microcomputer, 24 I/O lines, and up to 64K bytes of addressable external space each for program and data memory.
- 143-byte register file, including 124 general-purpose registers, 3 I/O port registers, and 16 status and control registers.
- Vectored, priority interrupts for I/O, counter/timers, and UART.
- On-chip oscillator that accepts crystal or external clock drive.

GENERAL DESCRIPTION

The Z8681 and Z8682 are ROMless versions of the Z8 single-chip microcomputer. The Z8682 is usually more cost effective. These products differ only slightly and can be used interchangeably with proper system design to provide maximum flexibility in meeting price and delivery needs.

Full-duplex UART and two programmable 8-bit counter/timers, each with a 6-bit programmable prescaler.

- Register Pointer so that short, fast instructions can access any one of the nine working-register groups.
- Single + 5V power supply—all I/O pins TTL compatible.
- Z8681/82 available in 8 MHz. Z8681 also available in 12 and 16 MHz.

The Z8681/82 offers all the outstanding features of the Z8 family architecture except an on-chip program ROM. Use of external memory rather than a preprogrammed ROM enables this Z8 microcomputer to be used in low volume applications or where code flexibility is required.




Figure 2a. 40-pin Dual-In-Line Package (DIP), Pin Assignments

Figure 1. Pin Functions

50

The Z8681/82 can provide up to 16 output address lines, thus permitting an address space of up to 64K bytes of data or program memory. Eight address outputs (AD₀-AD₇) are provided by a multiplexed, 8-bit, Address/Data bus. The remaining 8 bits can be provided by the software configuration of Port 0 to output address bits A_8 - A_{15} .

Available address space can be doubled (up to 128K bytes for the Z8681 and 124K bytes for the Z8682) by programming bit 4 of Port 3 ($P3_4$) to act as a data memory select output (\overline{DM}). The two states of \overline{DM} together with the 16 address outputs can define separate data and memory address spaces of up to 64K/62Kbytes each. There are 143 bytes of RAM located on-chip and organized as a register file of 124 general-purpose registers, 16 control and status registers, and three I/O port registers. This register file can be divided into nine groups of 16 working registers each. Configuring the register file in this manner allows the use of short format instructions; in addition, any of the individual registers can be accessed directly.

The pin functions and the pin assignments of the Z8681/82 40- and 44-pin packages are illustrated in Figures 1 and 2, respectively.




Figure 2b. 44-pin Chip Carrier, Pin Assignments




Figure 3. Functional Block Diagram

ARCHITECTURE

Z8681/82 architecture is characterized by a flexible I/O scheme, an efficient register and address space structure and a number of ancillary features that are helpful in many applications.

Microcomputer applications demand powerful I/O capabilities. The Z8681/82 fulfills this with 24 pins available for input and output. These lines are grouped into three ports of eight lines each and are configurable under software control to provide timing, status signals, serial or parallel I/O with or without handshake, and an Address bus for interfacing external memory.

Three basic address spaces are available: program

memory, data memory and the register file (internal). The 143-byte random-access register file is composed of 124 general-purpose registers, three I/O port registers, and 16 control and status registers.

To unburden the program from coping with real-time problems such as serial data communication and counting/timing, an asynchronous receiver/transmitter (UART) and two counter/timers with a large number of user-selectable modes are offered on-chip. Hardware support for the UART is minimized because one of the on-chip timers supplies the bit rate. Figure 3 shows the Z8681/82 block diagram.

PIN DESCRIPTION

AS. Address Strobe (output, active Low). Address Strobe is pulsed once at the beginning of each machine cycle. Addresses output via Port 1 for all external program or data memory transfers are valid at the trailing edge of \overline{AS} .

DS. Data Strobe (output, active Low). Data Strobe is activated once for each external memory transfer.

P0₀-P0₇, P2₀-P2₇, P3₀-P3₇. *I/O Port Lines* (input/outputs, TTL-compatible). These 24 lines are divided into three 8-bit *I/O* ports that can be configured under program control for *I/O* or external memory interface (Figure 3).

P1₀-P1₇. Address/Data Port (bidirectional). Multiplexed address (A_0 - A_7) and data (D_0 - D_7) lines used to interface with

program and data memory.

RESET . Reset (input, active Low). RESET initializes the Z8681/82. After RESET the Z8681 is in the extended memory mode. When RESET is deactivated, program execution begins from program location $000C_H$ for the Z8681 and 0812_H for the Z8682.

R/W. Read/Write (output). R/W is Low when the Z8681/82 is writing to external program or data memory.

XTAL1, XTAL2. *Crystal 1, Crystal 2* (time-base input and output). These pins connect a parallel-resonant crystal to the on-chip clock oscillator and buffer.

SUMMARY OF Z8681 AND Z8682 DIFFERENCES

Feature	Z8681	Z8682
Address of first instruction executed after Reset	12	2066
Addressable memory space	0-64K	2K-64K
Address of interrupt vectors	0–11	2048-2065
Reset input high voltage	TTL levels *	7.35-8.0V
Port 0 configuration after Reset	Input, float after reset. Can be programmed as Address bits.	Output, configured as Address bit A_8-A_{15} .
External memory timing start-up configurations	Extended Timing	Normal Timing
Interrupt vectors	2 byte vectors point directly to service routines.	2 byte vectors in internal ROM point to 3 byte Jump instructions, which point to service routines.
Interrupt response time	26 clocks	36 clocks

*8.0V V_{IN} max.

ADDRESS SPACES

Program Memory*. The Z8681/82 addresses 64K/62K bytes of external program memory space (Figure 4).

For the Z8681, the first 12 bytes of program memory are reserved for the interrupt vectors. These locations contain six 16-bit vectors that correspond to the six available interrupts. Program execution begins at location $000C_H$ after a reset.

The Z8682 has six 24-bit interrupt vectors beginning at address 0800_{H} . The vectors consist of Jump Absolute instructions. After a reset, program execution begins at location 0812_{H} for the Z8682.

Data Memory*. The Z8681/82 can address 64K/62K bytes of external data memory. External data memory may be included with or separated from the external program memory space. $\overline{\text{DM}}$, an optional I/O function that can be programmed to appear on pin P3₄, is used to distinguish between data and program memory space.

Register File. The 143-byte register file includes three I/O

port registers (R0, R2, R3), 124 general-purpose registers (R4-R127) and 16 control and status registers (R240-R255). These registers are assigned the address locations shown in Figure 5.

Z8681/82 instructions can access registers directly or indirectly with an 8-bit address field. This also allows short 4-bit register addressing using the Register Pointer (one of the control registers). In the 4-bit mode, the register file is divided into nine working-register groups, each occupying 16 contiguous locations (Figure 5). The Register Pointer addresses the starting location of the active working-register group (Figure 6).

Stacks. Either the internal register file or the external data memory can be used for the stack. A 16-bit Stack Pointer (R254 and R255) is used for the external stack, which can reside anywhere in data memory. An 8-bit Stack Pointer (R255) is used for the internal stack that resides within the 124 general-purpose registers (R4-R127).





Figure 4. Z8681/82 Program Memory Map




SERIAL INPUT/OUTPUT

Port 3 lines $P3_0$ and $P3_7$ can be programmed as serial I/O lines for full-duplex serial asynchronous receiver/transmitter operation. The bit rate is controlled by Counter/Timer 0.

The Z8681/82 automatically adds a start bit and two stop bits to transmitted data (Figure 7). Odd parity is also available as an option. Eight data bits are always transmitted, regardless of parity selection. If parity is enabled, the eighth data bit is used as the odd parity bit. An interrupt request (IRQ4) is generated on all transmitted characters.

Received data must have a start bit, eight data bits, and at least one stop bit. If parity is on, bit 7 of the received data is replaced by a parity error flag. Received characters generate the IRQ3 interrupt request.



COUNTER/TIMERS

The Z8681/82 contains two 8-bit programmable counter/timers (T_0 and T_1), each driven by its own 6-bit programmable prescaler. The T_1 prescaler can be driven by internal or external clock sources; however, the T_0 prescaler is driven by the internal clock only.

The 6-bit prescalers can divide the input frequency of the clock source by any number from 1 to 64. Each prescaler drives its counter, which decrements the value (1 to 256) that has been loaded into the counter. When the counter reaches the end of count, a timer interrupt request—IRQ4 (T_0) or IRQ5 (T_1)—is generated.

The counters can be started, stopped, restarted to continue, or restarted from the initial value. The counters can also be programmed to stop upon reaching zero (single-pass

I/O PORTS

The Z8681/82 has 24 lines available for input and output. These lines are grouped into three ports of eight lines each and are configurable as input, output or address. Under software control, the ports can be programmed to provide

Port 1 is a dedicated Z-BUS compatible memory interface. The operations of Port 1 are supported by the Address Strobe (\overline{AS}) and Data Strobe (\overline{DS}) lines, and by the Read/Write (R/W) and Data Memory (\overline{DM}) control lines. The low-order program and data memory addresses (A_0 - A_7) are output through Port 1 (Figure 8) and are multiplexed with data in/out (D_0 - D_7). Instruction fetch and data memory read/write operations are done through this port.

Port 1 cannot be used as a register nor can a handshake mode be used with this port.

Both the Z8681 and Z8682 wake up with the 8 bits of Port 1 configured as address outputs for external memory. If more than eight address lines are required with the Z8681, additional lines can be obtained by programming Port 0 bits as address bits. The least-significant four bits of Port 0 can

Port 0* can be programmed as a nibble I/O port, or as an address port for interfacing external memory (Figure 9). When used as an I/O port, Port 0 can be placed under handshake control. In this configuration, Port 3 lines $P3_2$ and $P3_5$ are used as the handshake controls DAV₀ and RDY₀. Handshake signal assignment is dictated by the I/O direction of the upper nibble $P0_4$ - $P0_7$.

For external memory references, Port 0 can provide address bits A_8 - A_{11} (lower nibble) or A_8 - A_{15} (lower and upper nibbles) depending on the required address space. If the address range requires 12 bits or less, the upper nibble of Port 0 can be programmed independently as I/O while the lower nibble is used for addressing.


*In the Z8681**, Port 0 lines float after reset; their logic state is unknown until the execution of an initialization routine that configures Port 0.

mode) or to automatically reload the initial value and continue counting (modulo-n continuous mode). The counters, but not the prescalers, can be read any time without disturbing their value or count mode.

The clock source for T_1 is user-definable; it can be either the internal microprocessor clock divided by four, or an external signal input via Port 3. The Timer Mode register configures the external timer input as an external clock, a trigger input that can be retriggerable or nonretriggerable, or as a gate input for the internal clock. The counter/timers can be programmably cascaded by connecting the T_0 output to the input of T_1 . Port 3 line P3₆ also serves as a timer output (T_{OUT}) through which T_0 , T_1 or the internal clock can be output.

address outputs, timing, status signals, serial I/O, and parallel I/O with or without handshake. All ports have active pull-ups and pull-downs compatible with TTL loads.

be configured to supply address bits A_8 - A_{11} for 4K byte addressing or both nibbles of Port 0 can be configured to supply address bits A_8 - A_{15} for 64K byte addressing.



Such an initialization routine must reside within the first 256 bytes of executable code and must be physically mapped into memory by forcing the Port 0 address lines to a known state (Figure 10). The proper port initialization sequence is:

- 1. Write initial address (A₈-A₁₅) of initialization routine to Port 0 address lines.
- 2. Configure Port 0 Mode register to output $A_8\text{-}A_{15}$ (or $A_8\text{-}A_{11}\text{)}.$

To permit the use of slow memory, an automatic wait mode of two oscillator clock cycles is configured for the bus timing of the Z8681 after each reset. The initialization routine could include reconfiguration to eliminate this extended timing mode.


*This feature differs in the Z8681 and Z8682.

The following example illustrates the manner in which an initialization routine can be mapped in a Z8681 system with 4K of memory.


Example. In Figure 10, the initialization routine is mapped to the first 256 bytes of program memory. Pull-down resistors maintain the address lines at a logic 0 level when these lines are floating. The leakage current caused by fanout must be taken into consideration when selecting the value of the pulldown resistors. The resistor value must be large enough to allow the Port 0 output driver to pull the line to a logic 1. Generally, pulldown resistors are incompatible with TTL loads. If Port 0 drives into TTL input loads ($I_{LOW} = 1.6 \text{ mA}$) the external resistors should be tied to V_{CC} and the initialization routine put in address space FF00_H–FFFF_H.

In the Z8682*, Port 0 lines are configured as address lines A_8-A_{15} after a Reset. If one or both nibbles are needed for

I/O operation, they must be configured by writing to the Port 0 Mode register. The Z8682 is in the fast memory timing mode after Reset, so the initialization routine must be in fast memory.










Port 2 bits can be programmed independently as input or output (Figure 11). This port is always available for I/O operations. In addition, Port 2 can be configured to provide open-drain outputs.


Like Port 0, Port 2 may also be placed under handshake control. In this configuration, Port 3 lines $P3_1$ and $P3_6$ are used as the handshake controls lines \overline{DAV}_2 and RDY_2 . The handshake signal assignment for Port 3 lines $P3_1$ and $P3_6$ is dictated by the direction (input or output) assigned to bit 7 of Port 2.

Port 3 lines can be configured as I/O or control lines (Figure 12). In either case, the direction of the eight lines is fixed as four input ($P3_0$ - $P3_3$) and four output ($P3_4$ - $P3_7$). For serial I/O, lines $P3_0$ and $P3_7$ are programmed as serial in and serial out, respectively.

Port 3 can also provide the following control functions: handshake for Ports 0 and 2 (\overline{DAV} and RDY); four external interrupt request signals (IRQ0-IRQ3); timer input and output signals (T_{IN} and T_{OUT}) and Data Memory Select (\overline{DM}).









INTERRUPTS*

The Z8681/82 allows six different interrupts from eight sources: the four Port 3 lines P3₀-P3₃, Serial In, Serial Out, and the two counter/timers. These interrupts are both maskable and prioritized. The Interrupt Mask register globally or individually enables or disables the six interrupt requests! When more than one interrupt is pending, priorities are resolved by a programmable priority encoder that is controlled by the Interrupt Priority register.

All Z8681 and Z8682 interrupts are vectored through locations in program memory. When an interrupt request is granted, an interrupt machine cycle is entered. This disables all subsequent interrupts, saves the Program Counter and status flags, and accesses the program memory vector location reserved for that interrupt. In the Z8681, this memory location and the next byte contain the 16-bit address of the interrupt service routine for that particular interrupt request. The Z8681 takes 26 system clock cycles to enter an interrupt subroutine.

The Z8682 has a small internal ROM that contains six 2-byte interrupt vectors pointing to addresses 2048-2065, where 3-byte jump absolute instructions are located (Figure 4 and Table 1). These jump instructions each contain a 1-byte

CLOCK

The on-chip oscillator has a high-gain, parallel-resonant amplifier for connection to a crystal or to any suitable external clock source (XTAL1 = Input, XTAL2 = Output).

The crystal source is connected across XTAL1 and XTAL2, using the recommended capacitance ($C_L = 15$ pf maximum) from each pin to ground. The specifications for the crystal are as follows:

Z8681/Z8682 INTERCHANGEABILITY

Although the Z8681 and Z8682 have minor differences, a system can be designed for compatibility with both ROMless versions. To achieve interchangeability, the design must take into account the special requirements of each device in the external interface, initialization, and memory mapping.




Figure 13. Z8682 RESET Pin Input Waveform

*This feature differs in the Z8681 and Z8682.

opcode and a 2-byte starting address for the interrupt service routine. The Z8682 takes 36 system clock cycles to enter an interrupt subroutine.

Table 1. Z8682 Interrupt Processing

803-805 806-808	Contains Jump Instruction and Subroutine Address For							
800-802	IRQ0							
803-805	IRQ1							
806-808	IRQ2							
809-80B	IRQ3							
80C-80E	IRQ4							
80F-811	IRQ5							

Polled interrupt systems are also supported. To accommodate a polled structure, any or all of the interrupt inputs can be masked and the Interrupt Request register polled to determine which of the interrupt requests needs service.

- AT cut, parallel-resonant
- Fundamental type
- Series resistance, $R_s \leq 100\Omega$
- For Z8682, 8 MHz maximum
- For Z8681—12, 16 MHz maximum

External Interface. The Z8682 requires a 7.5V positive logic level on the RESET pin for at least 6 clock periods immediately following reset, as shown in Figure 13. The Z8681 requires a 3.8V or higher positive logic level, but is compatible with the Z8682 RESET waveform. Figure 14 shows a simple circuit for generating the 7.5V level.





Figure 14. RESET Circuit

Initialization. The Z8681 wakes up after reset with Port 0 configured as an input, which means Port 0 lines are floating in a high-impedance state. Because of this pullup or pulldown, resistors must be attached to Port 0 lines to force them to a valid logic level until Port 0 is configured as an address port.

Port 0 initialization is discussed in the section on ports. An example of an initialization routine for Z8681/Z8682 compatibility is shown in Table 2. Only the Z8681 need execute this program.


Table 2. Initialization Routine

Address	Opcodes	Instruction	Comments
000C	E6 00 00	LD PO #%00	Set A ₈ -A ₁₅ to 0.
000F	E6 F8 96	LD P01M #%96	Configure Port 0 as A ₈ -A ₁₅ . Eliminate extended memory timing.
0012	8D 08 12	JP START ADDRESS	Execute application program.





Memory Mapping. The Z8681 and Z8682 lower memory boundaries are located at 0 and 2048, respectively. A single program ROM can be used with either product if the logical program memory map shown in Figure 15 is followed. The Z8681 vectors and initialization routine must be starting at address 0 and the Z8682 3-byte vectors (jump instructions) must be at address 2048 and higher. Addresses in the range 21-2047 are not used. Figure 16 shows practical schemes for implementing this memory map using 4K and 2K RQMs.



a. Logical to Physical Memory Mapping for 4K ROM






Figure 16. Practical Schemes for Implementing Z8681 and Z8682 Compatible Memory Map

INSTRUCTION SET NOTATION

Addressing Modes. The following notation is used to describe the addressing modes and instruction operations as shown in the instruction summary.

dst ← dst + src IRR Indirect register pair or indirect working-register indicates that the source data is added to the destination pair address data and the result is stored in the destination location. The Indirect working-register pair only Irr notation "addr(n)" is used to refer to bit "n" of a given Х Indexed address location. For example, DA Direct address RA Relative address dst(7) IM Immediate refers to bit 7 of the destination operand. R Register or working-register address Working-register address only r Flags. Control Register R252 contains the following six IR Indirect-register or indirect working-register flags: address Ir Indirect working-register address only С Carry flag RR Register pair or working register pair address Ζ Zero flag S Sign flag Symbols. The following symbols are used in describing the v Overflow flag instruction set. D Decimal-adjust flag dst Destination location or contents Н Half-carry flag src Source location or contents Affected flags are indicated by: Condition code (see list) CC Indirect address prefix @ 0 Cleared to zero SP Stack pointer (control registers 254-255) 1 Set to one Program counter PC Set or cleared according to operation * FLAGS Flag register (control register 252) Unaffected RP Register pointer (control register 253) Х Undefined IMR Interrupt mask register (control register 251)

example.

Assignment of a value is indicated by the symbol "←". For

CONDITION CODES

 				·
Value	Mnemonic	Meaning		Flags Set
 1000		Always true	1	
0111	С	Carry		C = 1
1111	NC	No carry		C = 0
0110	. Z ¹	Zero		Z = 1
1110	NZ	Not zero		Z = 0
1101	PL	Plus		S = 0
0101	MI	Minus		S = 1
0100	OV	Overflow		V = 1
1100	NOV	No overflow		V = 0
0110	EQ	Equal		Z = 1
1110	NE	Not equal		Z = 0
1001	GE	Greater than or equal		(S XOR V) = 0
0001	LT	Less than		(S XOR V) = 1
1010	GT	Greater than		[Z OR (S XOR V)] = 0
0010	LE	Less than or equal		[Z OR (S XOR V)] = 1
1111	UGE	Unsigned greater than or equal		C = 0
0111	ULT	Unsigned less than		C = 1
1011	UGT	Unsigned greater than		(C = 0 AND Z = 0) = 1
0011	ULE	Unsigned less than or equal		(C OR Z) = 1
0000		Never true		




Figure 17. Instruction Formats

INSTRUCTION SUMMARY

										and the second						
	Addr Mode		Opcode	Flags Affected							Addr	Mode				
Instruction and Operation	dst	src	Byte (Hex)	C	z	s	V	D	н	Instruction and Operation	dst	src				
ADC dst,src dst ← dst + src + C	í (No	te 1)	10	#	*	*	*	0	#	DEC dst dst ← dst – 1	R IR					
ADD dst,src dst ← dst + src	(No	te 1)	0□	*	*	*	*	0	*	DECW dst dst ← dst – 1	RR IR					
AND dst,src dst ← dst AND src	(No	te 1)	5□		*	*	0			DI IMR (7) ← 0						
CALL dst SP ← SP – 2 @SP ← PC; PC ← ds	DA IRR t		D6 D4						_	DJNZ r,dst r ← r – 1 if r ≠ 0	RA					
CCF C ← NOT C			EF	*						PC ← PC + dst Range: + 127, - 128						
CLR dst dst ← 0	R IR		B0 B1							EI IMR (7) ← 1						
COM dst dst ← NOT dst	R IR		60 61		*	*	0			INC dst dst ← dst + 1	r B					
CP dst,src dst – src	(No	te 1)	A	*	*	*	*	-			IR					
DA dst dst ← DA dst	R		40 41	*	*	*	X	- <u>-</u> -		INCW dst dst ← dst + 1	RR IR	<u>.</u>				

	Addr	Mode	Opcode	F	lag	s A	ffe	cte	ed
Instruction and Operation	dst	src	Byte (Hex)	с	z	s	v	D	н
DEC dst	R	,	00		*	*	*		
dst ← dst – 1	IR		01						
DECW dst	RR		80		*	*	*		
dst ← dst – 1	IR		81						
DI									
MR (7) ← 0			8F	—					
DJNZ r,dst	RA		rA						
r ← r – 1	1		r = 0 - F						
fr≠0				1					
PC ← PC + dst				,					
Range: +127, -128									
El			9F					_	
MR (7) 🗲 1									
NC dst	r		rE		*	*	*		
dst ← dst + 1			r = 0 - F						
	R		20						
	IR .		21						
NCW dst	RR		AO		*	*	*	_	_

A1

INSTRUCTION SUMMARY (Continued)

	Addr	Mode	Opcode	F	lag	s A	ffe	cte	d
Instruction and Operation	dst	src	Byte (Hex)	С	z	s	۷	D	н
IRET			BF	*	*	*	*	*	*
FLAGS - @SP; SP -									
PC ← @SP; SP ← SP	+ 2; 1	MH (7)	←1						
JP cc,dst	DA		cD			_		_	
if cc is true	IRR		c = 0 - F						
PC ← dst							:		
JR cc,dst	RA		cB c = 0 - F	_		-			
if cc is true, PC ← PC + dst			C = 0 - F						
Range: +127, -128									
LD dst,src	r	Im	rĊ						_
dst ← src	r	R	r8						
	R	r	r9	,					
			r = 0 - F						
· · ·	r	Х	C7						
	X r	r Ir	D7 E3						
	lr	· r	F3						
	R	R	E4						
	R	IR	E5						
	R	IM	E6						
	IR IR	IM R	E7 F5						
LDC dst,src	r	lrr -	C2 D2		_				
dst ← src	Irr	r							
LDCI dst,src	lr	Irr	C3						
dst \leftarrow src r \leftarrow r + 1; rr \leftarrow rr + 1	lrr	lr	D3						
LDE dst,src dst ← src	r Irr	lrr r	82 92						
LDEI dst,src	lr Lar	Irr	83						
dst \leftarrow src r \leftarrow r + 1; rr \leftarrow rr + 1	Irr	lr	93						
				(·		
NOP			FF						
OR dst,src dst ← dst OR src	(No	te 1)	4	÷.	*	*	0		-
POP dst	R.		50						
dst ← @SP;	IR		- 51						
SP ← SP + 1									
PUSH src		R	70			_			
SP ← SP - 1; @SP ◆	- src	IR	71						
RCF C ← 0			CF	0					
RET			AF						
PC ← @SP; SP ← SP	+ 2								
RL dst	, R		90	*	*	*	*		
	רי יות וא		91	-	-	-	-		

·····	Addr	Mode	Opcode	F	lag	s A	ffe	cte	d
Instruction and Operation	dst	src	Byte (Hex)	С	z	s	۷	D	н
RLC dst	ר R וR		10 11	*	*	*	*		
RR dst	ם R IR	,	E0 E1	*	*	*	*		
RRC dst [+C] +[7	ם R וR		C0 C1	*	*	*	*		_
SBC dst,src dst ← dst ← src ← C	(Not	e 1)	3□	*	*	*	*	1	*
SCF C ← 1			DF	1		_			
	ם R IR		D0 D1	*	*	*	0	-	
SRP src RP ← src		lm	31			_		_	
SUB dst,src dst ← dst ← src	(Not	e 1)	2□	*	*	*	*	1	*
SWAP dst	ם R IR		F0 F1	Х	*	*	Х		_
TCM dst,src (NOT dst) AND src	(Not	e 1)	6	_	*	*	0	_	
TM dst,src dst AND src	(Not	e 1)	7🗆		*	*	0		
XOR dst,src dst ← dst XOR src	(Not	e 1)	B□		*	*	0	_	_

NOTE: These instructions have an identical set of addressing modes, which are encoded for brevity. The first opcode nibble is found in the instruction set table above. The second nibble is expressed symbolically by a □ in this table, and its value is found in the following table to the left of the applicable addressing mode pair.

For example, the opcode of an ADC instruction using the addressing modes r (destination) and Ir (source) is 13.

Mode	Lower
SrC	Opcode Nibble
r	2
lr	3
R	4
IR	5
IM	6
IM	7
	r Ir R IR IM

REGISTERS

R240 SIO Serial I/O Register (F0_H; Read/Write)

D7 D8 D5 D4 D3 D2 D1 D0

R244 TO Counter/Timer 0 Register

(F4_H; Read/Write)

T₀ INITIAL VALUE (WHEN WRITTEN) —(RANGE: 1-256 DECIMAL 01-00 HEX) T₀ CURRENT VALUE (WHEN READ)




Figure 18. Control Registers





Figure 18. Control Registers (Continued)

Z8681/82 OPCODE MAP

								Lower Nib	ble (Hex))						
	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F
0	6,5 DEC R ₁	6,5 DEC IR ₁	6,5 ADD r ₁ ,r ₂	6,5 ADD r ₁ ,lr ₂	10,5 ADD R ₂ ,R ₁	10,5 ADD IR ₂ ,R ₁	10,5 ADD R ₁ ,IM	10,5 ADD IR ₁ ,IM	6,5 LD r ₁ ,R ₂	6,5 LD r ₂ ,R ₁	12/10,5 DJNZ r ₁ ,RA	12/10,0 JR cc,RA	6,5 LD r ₁ ,IM	12/10,0 JP cc,DA	6,5 INC r1	
1	6,5 RLC R ₁	6,5 RLC IR ₁	6,5 ADC r ₁ ,r ₂	6,5 ADC r ₁ ,lr ₂	10,5 ADC R ₂ ,R ₁	10,5 ADC IR ₂ ,R ₁	10,5 ADC R ₁ ,IM	10,5 ADC IR ₁ ,IM								
2	6,5 INC R ₁	6,5 INC IR ₁	6,5 SUB r ₁ ,r ₂	6,5 SUB r ₁ ,lr ₂	10,5 SUB R ₂ ,R ₁	10,5 SUB IR ₂ ,R ₁	10,5 SUB R ₁ ,IM	10,5 SUB IR ₁ ,IM								
3	8,0 JP IRR ₁	6,1 SRP IM	6,5 SBC r ₁ ,r ₂	6,5 SBC r ₁ ,lr ₂	10,5 SBC R ₂ ,R ₁	10,5 SBC IR ₂ ,R ₁	10,5 SBC R ₁ ,IM	10,5 SBC IR ₁ ,IM								
4	8,5 DA R ₁	8,5 DA IR ₁	6,5 OR r ₁ ,r ₂	6,5 OR r ₁ ,lr ₂	10,5 OR R ₂ ,R ₁	10,5 OR IR ₂ ,R ₁	10,5 OR R ₁ ,IM	10,5 OR IR ₁ ,IM								
5	10,5 POP R ₁	10,5 POP IR ₁	6,5 AND r ₁ ,r ₂	6,5 AND r ₁ ,lr ₂	10,5 AND R ₂ ,R ₁	10,5 AND IR ₂ ,R ₁	10,5 AND R ₁ ,IM	10,5 AND IR ₁ ,IM								
6	6,5 COM R ₁	6,5 COM IR ₁	6,5 TCM r ₁ ,r ₂	6,5 TCM r ₁ ,lr ₂	10,5 TCM R ₂ ,R ₁	10,5 TCM IR ₂ ,R ₁	10,5 TCM R ₁ ,IM	10,5 TCM IR ₁ ,IM				e -				
7	10/12,1 PUSH R ₂	12/14,1 PUSH IR ₂	6,5 TM r _{1,} r ₂	6,5 TM r ₁ ,Ir ₂	10,5 TM R ₂ ,R ₁	10,5 TM IR ₂ ,R ₁	10,5 TM R ₁ ,IM	10,5 TM IR ₁ ,IM								
8	10,5 DÉCW RR ₁	10,5 DECW IR ₁	12,0 LDE r ₁ ,lrr ₂	18,0 LDEI Ir ₁ ,Irr ₂												6, 1 D I
9	6,5 RL R ₁	6,5 RL IR ₁	12,0 LDE r ₂ ,Irr ₁	18,0 LDEI Ir ₂ ,Irr ₁												6,1 El
A	10,5 INCW RR ₁	10,5 INCW IR ₁	6,5 CP r _{1,r2}	6,5 CP r ₁ ,lr ₂	10,5 CP R ₂ ,R ₁	10,5 CP IR ₂ ,R ₁	10,5 CP R ₁ ,IM	10,5 CP IR ₁ ,IM								14, RE
в	6,5 CLR R ₁	6,5 CLR IR ₁	6,5 XOR r ₁ ,r ₂	6,5 XOR r ₁ ,lr ₂	10,5 XOR R ₂ ,R ₁	10,5 XOR IR ₂ ,R ₁	10,5 XOR R ₁ ,IM	10,5 XOR IR ₁ ,IM			-				,	16, IRE
C.	6,5 RRC R ₁	6,5 RRC IR ₁	12,0 LDC r ₁ ,lrr ₂	18,0 LDCI Ir ₁ ,Irr ₂				10,5 LD r ₁ ,x,R ₂								6,5 RC
D	6,5 SRA R ₁	6,5 SRA IR ₁	12,0 LDC r ₂ ,lrr ₁	18,0 LDCI Ir ₂ ,Irr ₁	20,0 CALL* IRR ₁		20,0 CALL DA	10,5 LD r ₂ ,x,R ₁								6,5 SC
E	6,5 RR R ₁	6,5 RR IR ₁		6,5 LD r ₁ ,IR ₂	10,5 LD R ₂ ,R ₁	10,5 LD IR ₂ ,R ₁	10,5 LD R ₁ ,IM	10,5 LD IR ₁ ,IM								6,5 CC
F	8,5 SWAP R1	8,5 SWAP IR ₁		6,5 LD Ir ₁ ,r ₂		10,5 LD R ₂ ,IR ₁	N		V	V		A	V			6,0 NO

Bytes per Instruction



Legend:

R = 8-bit address r = 4-bit address $R_1 or r_1 = Dst address$ $R_2 or r_2 = Src address$

Sequence: Opcode, First Operand, Second Operand

NOTE: The blank areas are not defined.

*2-byte instruction; fetch cycle appears as a 3-byte instruction

ABSOLUTE MAXIMUM RATINGS

Voltages on all pins except RESET

Storage Temperature - 65°C to + 150°C

STANDARD TEST CONDITIONS


The DC characteristics listed below apply for the following standard test conditions, unless otherwise noted. All voltages are referenced to GND. Positive current flows into the referenced pin.

Standard conditions are as follows:

- \blacksquare +4.75V \leq V_{CC} \leq +5.25V
- GND = 0V
- 0°C \leq T_A \leq + 70°C for S (Standard temperature)
- $-40 \circ C \leq T_A \leq +100 \circ C$ for E (Extended temperature)

DC CHARACTERISTICS

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





Symbol	Parameter	Min	Max	Unit	Condition
V _{CH}	Clock Input High Voltage	3.8	V _{CC}	, V	Driven by External Clock Generator
V _{CL}	Clock Input Low Voltage	- 0.3	0.8	V	Driven by External Clock Generator
VIH	Input High Voltage	2.0	V _{CC}	V	
VIL	Input Low Voltage	-0.3	0.8	V	
V _{RH}	Reset Input High Voltage	3.8	Vcc	V	See Note
V _{RL}	Reset Input Low Voltage	- 0.3	0.8	V	
V _{OH}	Output High Voltage	2.4		V	$I_{OH} = -250 \mu A$
VOL	Output Low Voltage		0.4	. V .	$I_{OL} = +2.0 \text{ mA}$
14L ·	Input Leakage	- 10	10	μA	0V ≤ V _{IN} ≤ + 5.25V
IOL	Output Leakage	- 10	10	μΑ	0V ≤ V _{IN} ≤ +5.25V
IIR	Reset Input Current		- 50	μA	$V_{CC} = +5.25V, V_{RL} = 0V$
ICC	V _{CC} Supply Current		150	mA	All outputs and I/O pins floating

*The Reset line (pin 6) is used to place the Z8682 in external memory mode. This is accomplished as shown in Figure 13.




Figure 20. External I/O or Memory Read/Write Timing

AC CHARACTERISTICS

External I/O or Memory Read and Write Timing

				81/82 MHz		681 MHz		3681 MHz	
Numb	er Symbol	Parameter	Min	Max	Min	Max	Min	Max	Notes
1	TdA(AS)	Address Valid to AS ↑Delay	50		35		20		2,3
2	TdAS(A)	AS ↑ to Address Float Delay	70		45		30		2,3
3	TdAS(DR)	AS ↑ to Read Data Required Valid		360		220		180	1,2,3
4	TwAS	AS Low Width	80		55		35		2,3
5	TdAz(DS)	Address Float to $\overline{\text{DS}}\downarrow$	0		0		0		
6	TwDSR	 DS (Read) Low Width	250		185		135		1,2,3
7	TwDSW	DS (Write) Low Width	160		110		80		1,2,3
8	TdDSR(DR)	$\overline{\mathrm{DS}}\downarrow$ to Read Data Required Valid		200		130		75	1,2,3
9	ThDR(DS)	Read Data to $\overline{\text{DS}} \uparrow \text{Hold Time}$. 0		0		0		2,3
10	TdDS(A)	DS ↑ to Address Active Delay	70		45		-		2,3
11	TdDS(AS)	 DS ↑ to AS ↓Delay	70		55	-	30		2,3
12	TdR/W(AS)	R/W Valid to AS ↑ Delay	50		30		20		2,3
13	TdDS(R/W)	DS ↑ to R/W Not Valid	60	ат. •	35		30		[′] 2,3
14	TdDW(DSW)	Write Data Valid to DS (Write) \downarrow Delay	50		35		25		2,3
15	TdDS(DW)	DS ↑ to Write Data Not Valid Delay	60		35		30		2,3
16	TdA(DR)	Address Valid to Read Data Required Valid		410		255		200	1,2,3
17	TdAS(DS)	AS ↑ to DS ↓ Delay	80		55		40		2,3

NOTES:

1. When using extended memory timing add 2 TpC.

2. Timing numbers given are for minimum TpC.

3. See clock cycle time dependent characteristics table.

4. 16 MHz timing is preliminary and subject to change.

* All units in nanoseconds (ns).

† Test Load 1

° All timing references use 2.0V for a logic "1" and 0.8V for a logic "0".




Figure 21. Additional Timing


AC CHARACTERISTICS

Additional Timing Table

				81/82 /Hz		681 MHz		8681 MHz	
lumbe	er Symbol	Parameter	Min	Max	Min	Max	Min	Max	Notes
1	ТрС	Input Clock Period	125	1000	83	1000	62.5	1000	1
2	TrC,TfC	Clock Input Rise and Fall Times		25		15		10	1
3	TwC	Input Clock Width	37		70		21		1
4	TwTinL	Timer Input Low Width	100		70		50		2
5	TwTinH	Timer Input High Width	ЗТрС		ЗТрС		ЗТрС		2
6	TpTin	Timer Input Period	8TpC		8TpC		8TpC		2
7	TrTin,TfTin	Timer Input Rise and Fall Times		100		100		100	2
8A	TwiL	Interrupt Request Input Low Time	100		70		50		2,4
8B	TwiL	Interrupt Request Input Low Time	3TpC		ЗТрС		3TpC		2,5
9	TwiH	Interrupt Request Input High Time	3TpC		3TpC		3TpC		2,3

NOTES:

- Clock timing references use 3.8V for a logic "1" and 0.8V for a logic "0".
 Timing references use 2.0V for a logic "1" and 0.8V for a logic "0".
- 3. Interrupt request via Port 3.
- 4. Interrupt request via Port 3 (P31-P33)
- 6. Interrupt request via Port 3 (P3₀)
 6. 16 MHz timing is preliminary and subject to change.
 * Units in nanoseconds (ns).



RDY (INPUT)

Figure 22b. Output Handshake Timing

(9)

AC CHARACTERISTICS

Handshake Timing

				81/82 //Hz		8681 MHz		681 MHz	
Numb	erSymbol	Parameter	Min	Max	∕ Min	Max	Min	Max	Notes
1	TsDI(DAV)	Data In Setup Time	0		0		0		
2	ThDI(DAV)	Data In Hold Time	230		160		145		
3	TwDAV	Data Available Width	175		120		110		
4	TdDAVIf(RDY)	DAV \downarrow Input to RDY \downarrow Delay		175		120		115	1,2
5	TdDAVOf(RDY)	DAV \downarrow Output to RDY \downarrow Delay	0		0		0		1,3
6	TdDAVIr(RDY)	DAV ↑ Input to RDY ↑ Delay		175		120		115	1,2
7	TdDAVOr(RDY)	DAV ↑ Output to RDY ↑ Delay	0		0		0		1,3
8	TdDO(DAV)	Data Out to DAV ↓ Delay	50		30		30		. 1
9	TdRDY(DAV)	Rdy \downarrow Input to DAV \uparrow Delay	0	200	0	140	0	130	1

NOTES:

1. Test load 1

2. Input handshake

a. Output handshake
a. 16 MHz timing is preliminary and subject to change.
† All timing references use 2.0V for a logic "1" and 0.8V for a logic "0".

* Units in nanoseconds (ns).

CLOCK CYCLE TIME-DEPENDENT CHARACTERISTICS

Number	Symbol	Z8681/82 8 MHz Equation	Z8681/82 12 MHz Equation
1	TdA(AS)	TpC-75	TpC-50
2	TdAS(A)	TpC-55	TpC-40
3	TdAS(DR)	4TpC-140 *	4TpC-110*
4	TwAS	TpC-45	TpC-30
6	TwDSR	3TpC-125 *	3TpC-65*
7	TwDSW	2TpC-90*	2TpC-55 *
8	TdDSR(DR)	3TpC-175*	3TpC-120*
10	Td(DS)A	TpC-55	TpC-40
11	TdDS(AS)	TpC-55	TpC-30
12	TdR/W(AS)	TpC-75	TpC-55
13	TdDS(R/W)	TpC-65	TpC-50
14	TdDW(DSW)	TpC-75	TpC-50
15	TdDS(DW)	TpC-55	TpC-40
16	TdA(DR)	5TpC-215 *	5TpC-160 *
17	TdAS(DS)	TpC-45	TpC-30

* Add 2TpC when using extended memory timing



Product Specification

June 1987


Z8691 Z8® ROMIess Microcomputer

FEATURES

- Complete microcomputer, 24 I/O lines, and up to 64K bytes of addressable external space each for program and data memory.
- 143-byte register file, including 124 general-purpose registers, 3 I/O port registers, and 16 status and control registers.
- Vectored, priority interrupts for I/O, counter/timers, and UART.
- On-chip oscillator that accepts crystal or external clock drive.


GENERAL DESCRIPTION

The Z8691 is a ROMless version of the Z8 single-chip microcomputer. The Z8691 offers all the outstanding features of the Z8 family architecture except an on-chip program ROM. Use of external memory rather than a



- □ Register Pointer so that short, fast instructions can access any one of the nine working-register groups.
- □ Single + 5V power supply—all I/O pins TTL compatible.
- B MHz/12 MHz versions.

preprogrammed ROM enables this Z8 microcomputer to be used in low volume applications or where code flexibility is required.






Figure 2a. 40-pin Dual-In-Line Package (DIP), Pin Assignments

Figure 1. Pin Functions

The Z8691 can provide up to 16 output address lines, thus permitting an address space of up to 64K bytes of data or program memory. Eight address outputs (AD₀-AD₇) are provided by a multiplexed, 8-bit, Address/Data bus. The remaining 8 bits can be provided by the software configuration of Port 0 to output address bits A_8 - A_{15} .

Available address space can be doubled (up to 128K bytes) by programming bit 4 of Port 3 (P3₄) to act as a data memory select output (\overline{DM}). The two states of \overline{DM} together with the 16 address outputs can define separate data and memory address spaces of up to 64K bytes each.

There are 143 bytes of RAM located on-chip and organized as a register file of 124 general-purpose registers, 16 control and status registers, and three I/O port registers. This register file can be divided into nine groups of 16 working registers each. Configuring the register file in this manner allows the use of short format instructions; in addition, any of the individual registers can be accessed directly.

The pin functions and the pin assignments of the Z8691 40-pin and 44-pin packages are illustrated in Figures 1 and 2, respectively.





Figure 2b. 44-pin Chip Carrier, Pin Assignments





ARCHITECTURE

Z8691 architecture is characterized by a flexible I/O scheme, an efficient register and address space structure and a number of ancillary features that are helpful in many applications.

Microcomputer applications demand powerful I/O capabilities. The Z8691 fulfills this with 24 pins available for input and output. These lines are grouped into three ports of eight lines each and are configurable under software control to provide timing, status signals, serial or parallel I/O with or without handshake, and an Address bus for interfacing external memory.

Three basic address spaces are available: program memory,

data memory and the register file (internal). The 143-byte random-access register file is composed of 124 general-purpose registers, three I/O port registers, and 16 control and status registers.

To unburden the program from coping with real-time problems such as serial data communication and counting/timing, an asynchronous receiver/transmitter (UART) and two counter/timers with a large number of user-selectable modes are offered on-chip. Hardware support for the UART is minimized because one of the on-chip timers supplies the bit rate. Figure 3 shows the Z8691 block diagram.

PIN DESCRIPTION

AS. Address Strobe (output, active Low). Address Strobe is pulsed once at the beginning of each machine cycle. Addresses output via Port 1 for all external program or data memory transfers are valid at the trailing edge of $\overline{\text{AS}}$.

DS. Data Strobe (output, active Low). Data Strobe is activated once for each external memory transfer.

P0₀-P0₇, P2₀-P2₇, P3₀-P3₇. *I/O Port Lines* (input/outputs, TTL-compatible). These 24 lines are divided into three 8-bit I/O ports that can be configured under program control for I/O or external memory interface (Figure 3).

P10-P17. Address/Data Port (bidirectional). Multiplexed

address (A_0-A_7) and data (D_0-D_7) lines used to interface with program and data memory.

RESET. *Reset* (input, active Low). **RESET** initializes the Z8691. After RESET the Z8691 is in the extended memory mode. When **RESET** is deactivated, program execution begins from program location 000C_H.

R/ \overline{W} . Read/Write (output). R/ \overline{W} is Low when the Z8691 is writing to external program or data memory.

XTAL1, XTAL2. Crystal 1, Crystal 2 (time-base input and output). These pins connect a parallel-resonant crystal to the on-chip clock oscillator and buffer.

ADDRESS SPACES

Program Memory. The Z8691 addresses 64K/62K bytes of external program memory space (Figure 4).

The first 12 bytes of program memory are reserved for the interrupt vectors. These locations contain six 16-bit vectors that correspond to the six available interrupts. Program execution begins at location $000C_H$ after a reset.

Data Memory. The Z8691 can address 64K bytes of external data memory. External data memory may be included with or separated from the external program memory space. \overline{DM} , an optional I/O function that can be programmed to appear on pin P3₄, is used to distinguish between data and program memory space.

Register File. The 143-byte register file includes three I/O port registers (R0, R2, R3), 124 general-purpose registers (R4-R127) and 16 control and status registers (R240-R255). These registers are assigned the address locations shown in Figure 5.

Z8691 instructions can access registers directly or indirectly with an 8-bit address field. This also allows short 4-bit register addressing using the Register Pointer (one of the control registers). In the 4-bit mode, the register file is divided into nine working-register groups, each occupying 16 contiguous locations (Figure 5). The Register Pointer addresses the starting location of the active working-register group (Figure 6).

Stacks. Either the internal register file or the external data memory can be used for the stack. A 16-bit Stack Pointer (R254 and R255) is used for the external stack, which can reside anywhere in data memory. An 8-bit Stack Pointer (R255) is used for the internal stack that resides within the 124 general-purpose registers (R4-R127).




Figure 4. Program Memory Map




Figure 5. The Register File

Figure 6. The Register Pointer


SERIAL INPUT/OUTPUT

Port 3 lines $P3_0$ and $P3_7$ can be programmed as serial I/O lines for full-duplex serial asynchronous receiver/transmitter operation. The bit rate is controlled by Counter/Timer 0, with a maximum rate of 62.5K bits/second at 8 MHz or 93.75K bits/second at 12 MHz on the Z8691.

The Z8691 automatically adds a start bit and two stop bits to transmitted data (Figure 7). Odd parity is also available as an option. Eight data bits are always transmitted, regardless of

parity selection. If parity is enabled, the eighth data bit is used as the odd parity bit. An interrupt request (IRQ4) is generated on all transmitted characters.

Received data must have a start bit, eight data bits, and at least one stop bit. If parity is on, bit 7 of the received data is replaced by a parity error flag. Received characters generate the IRQ3 interrupt request.



COUNTER/TIMERS

The Z8691 contains two 8-bit programmable counter/timers (T_0 and T_1), each driven by its own 6-bit programmable prescaler. The T_1 prescaler can be driven by internal or external clock sources; however, the T_0 prescaler is driven by the internal clock only.

The 6-bit prescalers can divide the input frequency of the clock source by any number from 1 to 64. Each prescaler drives its counter, which decrements the value (1 to 256) that has been loaded into the counter. When the counter reaches the end of count, a timer interrupt request—IRQ4 (T_0) or IRQ5 (T_1)—is generated.

The counters can be started, stopped, restarted to continue, or restarted from the initial value. The counters can also be programmed to stop upon reaching zero (single-pass mode) or to automatically reload the initial value and continue counting (modulo-n continuous mode). The counters, but not the prescalers, can be read any time without disturbing their value or count mode.

The clock source for T₁ is user-definable; it can be either the internal microprocessor clock divided by four, or an external signal input via Port 3. The Timer Mode register configures the external timer input as an external clock, a trigger input that can be retriggerable or nonretriggerable, or as a gate input for the internal clock. The counter/timers can be programmably cascaded by connecting the T₀ output to the input of T₁. Port 3 line P3₆ also serves as a timer output (T_{OUT}) through which T₀, T₁ or the internal clock can be output.

I/O PORTS

The Z8691 has 24 lines available for input and output. These lines are grouped into three ports of eight lines each and are configurable as input, output or address. Under software control, the ports can be programmed to provide address

Port 1 is a dedicated Z-BUS compatible memory interface. The operations of Port 1 are supported by the Address Strobe (\overline{AS}) and Data Strobe (\overline{DS}) lines, and by the Read/Write (R/W) and Data Memory (\overline{DM}) control lines. The low-order program and data memory addresses $(A_0 \cdot A_7)$ are output through Port 1 (Figure 8) and are multiplexed with data in/out $(D_0 \cdot D_7)$. Instruction fetch and data memory read/write operations are done through this port.

Port 1 cannot be used as a register nor can a handshake mode be used with this port.

The Z8691 wakes up with the 8 bits of Port 1 configured as address outputs for external memory. If more than eight address lines are required, additional lines can be obtained by programming Port 0 bits as address bits. The


Port 0 can be programmed as a nibble I/O port, or as an address port for interfacing external memory (Figure 9). When used as an I/O port, Port 0 can be placed under handshake control. In this configuration, Port 3 lines $P3_2$ and $P3_5$ are used as the handshake controls DAV_0 and RDY_0 . Handshake signal assignment is dictated by the I/O direction of the upper nibble $P0_4$ - $P0_7$.

For external memory references, Port 0 can provide address bits A_8 - A_{11} (lower nibble) or A_8 - A_{15} (lower and upper nibbles) depending on the required address space. If the address range requires 12 bits or less, the upper nibble of Port 0 can be programmed independently as I/O while the lower nibble is used for addressing.

Port 0 lines are configured as address lines A_8 - A_{15} after a reset. If one or both nibbles are needed for I/O operation, they must be configured by writing to the Port 0 Mode register.


outputs, timing, status signals, serial I/O, and parallel I/O with or without handshake. All ports have active pull-ups and pull-downs compatible with TTL loads.

least-significant four bits of Port 0 can be configured to supply address bits A_8 - A_{11} for 4K byte addressing or both nibbles of Port 0 can be configured to supply address bits A_8 - A_{15} for 64K byte addressing.





To permit the use of slow memory, an automatic wait mode of two oscillator clock cycles is configured for the bus timing of the Z8691 after each reset. The initialization routine could include reconfiguration to eliminate this extended timing mode.





Port 2 bits can be programmed independently as input or , output (Figure 10). This port is always available for I/O operations. In addition, Port 2 can be configured to provide open-drain outputs.

Port 2 may also be placed under handshake control. In this configuration, Port 3 lines $P3_1$ and $P3_6$ are used as the handshake controls lines \overline{DAV}_2 and RDY_2 . The handshake signal assignment for Port 3 lines $P3_1$ and $P3_6$ is dictated by the direction (input or output) assigned to bit 7 of Port 2.

Port 3 lines can be configured as I/O or control lines (Figure 11). In either case, the direction of the eight lines is fixed as four input ($P3_0$ - $P3_3$) and four output ($P3_4$ - $P3_7$). For serial I/O, lines $P3_0$ and $P3_7$ are programmed as serial in and serial out, respectively.

Port 3 can also provide the following control functions: handshake for Ports 0 and 2 (\overline{DAV} and RDY); four external interrupt request signals (IRQ0-IRQ3); timer input and output signals (T_{IN} and T_{OLT}) and Data Memory Select (\overline{DM}).

INTERRUPTS

The Z8691 allows six different interrupts from eight sources: the four Port 3 lines $P3_0$ - $P3_3$, Serial In, Serial Out, and the two counter/timers. These interrupts are both maskable and prioritized. The Interrupt Mask register globally or individually enables or disables the six interrupt requests. When more than one interrupt is pending, priorities are resolved by a programmable priority encoder that is controlled by the Interrupt Priority register.


All interrupts are vectored through locations in program memory. When an interrupt request is granted, an interrupt machine cycle is entered. This disables all subsequent

CLOCK

The on-chip oscillator has a high-gain, parallel-resonant amplifier for connection to a crystal or to any suitable external clock source (XTAL1 = Input, XTAL2 = Output).

The crystal source is connected across XTAL1 and XTAL2, using the recommended capacitance ($C_L = 15$ pf maximum) from each pin to ground. The specifications for the crystal are as follows:

Z8691 MCU PORT 2(I/O) P27 HANDSHAKE CONTROLS DAV2 AND RDY2 (P31 AND P36) Figure 10. Port 2



interrupts, saves the Program Counter and status flags, and accesses the program memory vector location reserved for that interrupt. This memory location and the next byte contain the 16-bit address of the interrupt service routine for that particular interrupt request. The Z8691 takes 26 system clock cycles to enter an interrupt subroutine.

Polled interrupt systems are also supported. To accommodate a polled structure, any or all of the interrupt inputs can be masked and the Interrupt Request register polled to determine which of the interrupt requests needs service.

- AT cut, parallel-resonant
- Fundamental type
- Series resistance, $R_s \le 100 Q$
- 8 or 12 MHz maximum

INSTRUCTION SET NOTATION

Addressing Modes. The following notation is used to describe the addressing modes and instruction operations as shown in the instruction summary.


indicates that the source data is added to the destination
data and the result is stored in the destination location. The notation "addr(n)" is used to refer to bit "n" of a given location. For example,
dst (7)
refers to bit 7 of the destination operand.
Flags. Control Register R252 contains the following six flags:
C Carry flag Z Zero flag
 S Sign flag V Overflow flag D Decimal-adjust flag
H Half-carry flag
Affected flags are indicated by:
0 Cleared to zero
1 Set to one
 Set or cleared according to operation
Unaffected Undefined
X Undefined

CONDITION CODES

	Value	Mnemonic	Meaning	Flags Set
1	1000	· · · · · · · · · · · · · · · · · · ·	Always true	······
	0111	C	Carry	C = 1
	1111	NC	No carry	C = 0
	0110	Z	Zero	Z = 1
	1110	NZ	Not zero	Z = 0
	1101	PL	Plus	S = 0
	0101	MI	Minus	S = 1
	0100	OV	Overflow	V = 1
	1100	NOV	No overflow	V = 0
	0110	EQ	Equal	Z = 1
	1110	NE	Not equal	Z = 0
	1001	GE	Greater than or equal	(S XOR V) = 0
	0001	LT	Less than	(S XOR V) = 1
	1010	GT	Greater than	[Z OR (S XOR V)] = 0
	0010	LE	Less than or equal	[Z OR (S XOR V)] = 1
	1111	UGE	Unsigned greater than or equal	C = 0
	0111	ULT	Unsigned less than	C = 1
	1011	UGT	Unsigned greater than	(C = 0 AND Z = 0) = 1
	0011	ULE	Unsigned less than or equal	(C OR Z) = 1
	0000		Nevèr true	·

Assignment of a value is indicated by the symbol "←". For example,

dst ← dst + src



Two-Byte Instruction

Three-Byte Instruction

Figure 12. Instruction Formats

INSTRUCTION SUMMARY

				÷														
· · · · · · · · · · · · · · · · · · ·	Addr Mode	Opcode	I	lag	gs /	Affe	ecto	ed		Addr	Mode	Opcode	F	lag	s A	ffe	ecte	d
Instruction and Operation	dst src	Byte (Hex)	С	z	s	۷	D	н	Instruction and Operation	dst	src	Byte (Hex)	С	z	s	۷	D	н
ADC dst,src dst ← dst + src + C	(Note 1)	10	4	* *	*	*	0	*	DEC dst dst ← dst – 1	R IR		00 01		*	*	#		
ADD dst,src dst ← dst + src	(Note 1)	0□.	k	*	*	*	0	*	DECW dst dst ← dst – 1	RR IR		80 81		*	*	*		_
AND dst,src dst ← dst AND src	(Note 1)	5	_	*	*	0			DI IMR (7) ← 0			8F				_		
CALL dst SP \leftarrow SP $- 2$ @SP \leftarrow PC; PC \leftarrow ds	DA IRR	D6 D4		_		_			DJNZ r,dst r ← r – 1' if r ≠ 0	RA		rA r = 0 - F						_
CCF C ← NOT C		EF	*						PC ← PC + dst Range: + 127, - 128	3								
CLR dst dst ← 0	R	B0 B1						·	EI IMR (7) ← 1			9F	_					-
COM dst dst ← NOT dst	R IR	60 61		- *	*	0			INC dst dst ← dst + 1	,r ₿		rE r = 0 - F 20	_	*	*	*	- - -	
CP dst,src dst – src	(Note 1)	A	*	*	*	*		· ·		IR		21						
DA dst dst ← DA dst	R	40 41	*	* *	*	X			INCW dst dst ← dst + 1	RR IR		A0 A1		*	*	*		
									-									

INSTRUCTION SUMMARY (Continued)

Instruction	Addr	Mode	Opcode Byte	F	lag	s A	ffe	cte	d
and Operation	dst	src	Byte (Hex)	С	z	s	۷	D	н
IRET			BF	*	*	*	*	*	*
FLAGS ← @SP; SP ←									
PC ← @SP; SP ← SP	+ 2; I	MR (7)	<u>←1</u>						
JP cc,dst	DA		cD			_	_		
if cc is true			c = 0 - F						
PC ← dst	IRR		30						
JR cc,dst	RA		сВ				_	_	
if cc is true,			c = 0 - F						
PC 🛨 PC + dst									
Range: +127, -128	1								
LD dst,src	r	Im	rC					_	
dst ← src	r	R	r8						
	R	r	r9						
			r = 0 - F						
	r	Х	C7						
	Х	r	D7						
	r	1r	E3						
	lr	r	F3						
	R	R	E4						
	R R	IR	E5 E6						
	IR	IM IM	E0 E7						
	IR	R	F5						
LDC dst,src	r ·	Irr	C2						~~
dst ← src	Irr	r	D2 ,						
LDCI dst,src	Ir	Irr	C3				_		-
dst ← src	lrr	lr	D3						
$r \leftarrow r + 1; rr \leftarrow rr + 1$									
LDE dst,src	r	Irr	82			_			_
dst ← src	Irr	r	92						
		 				Ţ.			
LDEI dst,src	lr Irr	lrr Ir	83 93		_				
dst \leftarrow src r \leftarrow r + 1; rr \leftarrow rr + 1		· n	30						
NOP		_	FF	_		_		-	
OR dst,src	(No	te 1)	4		*	*	0		
dst ← dst OR src									
POP dst	R	,,,,,,	50					-	
dst ← @SP;	IR		51						
SP ← SP + 1			01						
	1		70						,
PUSH src SP ← SP - 1; @SP •		R IR	70	_					
	- SIC		. 71						
RCF			CF	0					
C ← 0							~		
RET			AF					, —	
PC ← @SP; SP ← SF) + 2	-							
			00						
RL dst			90 91	*	*	*	*		_
			<u>ت</u>						

· · · · · · · · · · · · · · · · · · ·	Addr Mode		Flags Affected
Instruction and Operation	dst src	Byte (Hex)	СZSVDН
RLC dst] R IR	10 11	* * * *
RR dst] R IR	E0 E1	* * * *
RRC dst -C-+7-0-] R IR	C0 C1	*,* * *
SBC dst,src dst ← dst ← src ← C	(Note 1)	3□	* * * * 1 *
SCF C ← 1	X	DF	1
] R IR	D0 D1	* * * 0
SRP src RP ← src	Im	31	
SUB dst,src dst ← dst ← src	(Note 1)	2□	* * * * 1 *
SWAP dst	I R	F0 F1	X * * X — —
TCM dst,src (NOT dst) AND src	(Note 1)	6□	— * * 0 — —
TM dst,src dst AND src	(Note 1)	7🗆	- * * 0
XOR dst,src dst ← dst XOR src	(Note 1)	B	- * * 0

NOTE: These instructions have an identical set of addressing modes. which are encoded for brevity. The first opcode nibble is found in the instruction set table above. The second nibble is expressed symbolically by a
in this table, and its value is found in the following table to the left of the applicable addressing mode pair.

For example, the opcode of an ADC instruction using the addressing modes r (destination) and Ir (source) is 13.

Addr N	Node	Lower
dst	src	Opcode Nibble
r,	r	2
r	lr	3
R	R	4
R ,	IR	5
R	IM	6
IR	IM	7






Figure 13. Control Registers



OPCODE MAP

						۰.		Lower Nit	ble (Hex)							
	0	1	2	3	4	5	6	7	8	9	A	В	Ċ	D	E	F
0	6.5 DEC R ₁	6.5 DEC IR ₁	6,5 ADD r ₁ .r ₂	6,5 ADD r ₁ .lr ₂	10,5 ADD R ₂ ,R ₁	10,5 ADD IR ₂ ,R ₁	10,5 ADD R ₁ ,IM	10,5 ADD IR ₁ ,IM	6,5 LD r ₁ .R ₂	6,5 LD r ₂ ,R ₁	12/10,5 DJNZ r ₁ .RA	12/10,0 JR cc,RA	6,5 LD r ₁ ,IM	12/10,0 JP cc,DA	6,5 INC r1	
1	6,5 RLC R ₁	6,5 RLC IR ₁	6,5 ADC r _{1,} r ₂	6,5 ADC r ₁ ,lr ₂	10,5 ADC R ₂ ,R ₁	10,5 ADC IR ₂ ,R ₁	10,5 ADC R ₁ ,IM	10,5 ADC IR ₁ ,IM								
2	6,5 INC R ₁	6,5 INC IR ₁	6,5 SUB r ₁ ,r ₂	6,5 SUB r ₁ ,lr ₂	10,5 SUB R ₂ ,R ₁	10,5 SUB IR ₂ ,R ₁	10,5 SUB R ₁ ,IM	10,5 SUB IR ₁ ,IM								
3	8,0 JP IRR ₁	6,1 SRP IM	6,5 SBC r ₁ ,r ₂	6,5 SBC r ₁ ,Ir ₂	10,5 SBC R ₂ ,R ₁	10,5 SBC IR ₂ ,R ₁	10,5 SBC R ₁ ,IM	10,5 SBC IR ₁ ,IM								
4	8,5 DA R ₁	8,5 DA IR ₁	6,5 OR r ₁ ,r ₂	6,5 OR r ₁ ,lr ₂	10,5 OR R ₂ ,R ₁	10,5 OR IR ₂ ,R ₁	10,5 OR R ₁ ,IM	10,5 OR IR ₁ ,IM						-		
5	10,5 POP R ₁	10,5 POP IR ₁	6,5 AND r ₁ ,r ₂	6,5 AND r ₁ ,lr ₂	10,5 AND R ₂ ,R ₁	10,5 AND IR ₂ ,R ₁	10,5 AND R ₁ ,IM	10,5 AND IR ₁ ,IM-				-				
6 7 8	6,5 COM R ₁	6,5 COM IR ₁	6,5 TCM r ₁ ,r ₂	6,5 TCM r ₁ ,Ir ₂	10,5 TCM R ₂ ,R ₁	10,5 , TCM IR ₂ ,R ₁	10,5 TCM R ₁ ,IM	10,5 TCM IR ₁ ,IM								
7	10/12,1 PUSH R ₂	12/14,1 PUSH IR ₂	6,5 TM r ₁ ,r ₂	6,5 TM r ₁ ,lr ₂	10,5 TM R ₂ ,R ₁	10,5 TM IR ₂ ,R ₁	10,5 TM R ₁ ,IM	10,5 TM IR ₁ ,IM								
8	10,5 DECW RR ₁	10,5 DECW IR ₁	12,0 LDE r ₁ ,lrr ₂	18,0 LDEI Ir ₁ ,Irr ₂												6,1 DI
9	6,5 RL R ₁	6,5 RL IR ₁	12,0 LDE r ₂ ,Irt ₁	18,0 LDEI Ir ₂ ,Irr ₁												6,1 El
A	10,5 INCW RR1	10,5 INCW IR ₁	6,5 CP r ₁ ,r ₂	6,5 CP r ₁ ,lr ₂	10,5 CP R ₂ ,R ₁	10,5 CP IR ₂ ,R ₁	10,5 CP R ₁ ,IM	10,5 CP IR ₁ ,IM								14,0 RET
B	6,5 CLR R ₁	6,5 CLR IR ₁	6,5 XOR r ₁ ,r ₂	6,5 XOR r ₁ ,lr ₂	10,5 XOR R ₂ ,R ₁	10,5 XOR IR ₂ ,R ₁	10,5 XOR R ₁ ,IM	10,5 XOR IR ₁ ,IM	х.							16,0 IRET
C	6,5 RRC R ₁	6,5 RRC IR ₁	12,0 LDC r ₁ ,lrr ₂	18,0 LDCI Ir ₁ ,Irr ₂				10,5 LD r ₁ ,x,R ₂								6,5 RCF
D	6,5 SRA R ₁	6,5 SRA IR ₁	12,0 LDC r ₂ ,Irr ₁	18,0 LDCI Ir ₂ ,Irr ₁	20,0 CALL* IRR1		20,0 CALL DA	10,5 LD r ₂ ,x,R ₁			· · ·					6,5 SCF
E	6,5 RR R ₁	6,5 RR IR ₁		6,5 LD r ₁ ,iR ₂	10,5 LD R ₂ ,R ₁	10,5 LD IR ₂ ,R ₁	10,5 LD R ₁ ,IM	10,5 LD IR ₁ ,1M								6.5 CCF
F	8.5 SWAP R ₁	8,5 SWAP IR ₁		6,5 LD lr ₁ ,r ₂		10,5 LD R ₂ ,IR ₁		. 1		V			V	V	V	6,0 NOP
	_		2		\sim		3		<u> </u>		2	1		3		1
				OPC	WER CODE		E	Bytes per	Instructio	'n						



Legend: R = 8-bit address r = 4-bit address $R_1 \text{ or } r_1 = \text{Dst} \text{ address}$ $R_2 \text{ or } r_2 = \text{Src} \text{ address}$

Sequence: Opcode, First Operand, Second Operand NOTE: The blank areas are not defined.

*2-byte instruction; fetch cycle appears as a 3-byte instruction

ABSOLUTE MAXIMUM RATINGS

Voltages on all pins except RESET

with respect to GND - 0.3V to + 7.0V Operating Ambient

Temperature.....See Ordering Information Storage Temperature-65 °C to +150 °C

STANDARD TEST CONDITIONS

The DC characteristics listed below apply for the following standard test conditions, unless otherwise noted. All voltages are referenced to GND. Positive current flows into the referenced pin.

Standard conditions are as follows:

- $+4.75V \le V_{CC} \le +5.25V$
- 🖬 GND = 0V
- 0°C \leq T_A \leq +70°C for S (Standard temperature).
- $-40 \degree C \le T_A \le +100 \degree C$ for E (Extended temperature)

DC CHARACTERISTICS

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




Figure 14. Test Load 1

Symbol	Parameter	Min	Max	Unit	Condition
V _{CH}	Clock Input High Voltage	3.8	V _{CC}	V	Driven by External Clock Generator
V _{CL}	Clock Input Low Voltage	-0.3	0.8	V	Driven by External Clock Generator
VIH	Input High Voltage	2.0	V _{CC}	V	
VIL	Input Low Voltage	-0.3	0.8	V	
V _{RH}	Reset Input High Voltage	3.8	Vcc	V	
V _{RL}	Reset Input Low Voltage	-0.3	0.8	V	
Vон	Output High Voltage	2.4		v	l _{OH} = -250 μA
VOL	Output Low Voltage		0.4	V	$I_{OL} = +2.0 \text{mA}$
հլ	Input Leakage	- 10	10	μA	$V_{IN} = 0V, 5.25V$
IOL	Output Leakage	- 10	10	μA	$V_{IN} = 0V, 5.25V$
I _{IR}	Reset Input Current		- 50	μA	$V_{CC} = +5.25V, V_{RL} = 0V$
Icc -	V _{CC} Supply Current		180	mA	All outputs and I/O pins floating




Figure 15. External I/O or Memory Read/Write Timing

AC CHARACTERISTICS

External I/O or Memory Read and Write Timing

			8 N	IHz	12	MHz	
Number	Symbol	Parameter	Min	Max	Min	Max	Notes*†°
1 ·	TdA(AS)	Address Valid to AS ↑ Delay	50		35		2,3
2	TdAS(A)	AS ↑ to Address Float Delay	70		45		2,3
3	TdAS(DR)	AS ↑ to Read Data Required Valid	2	360		220	1,2,3
4	TwAS	AS Low Width	80		55		2,3
5	TdAz(DS)	Address Float to DS ↓	0		0		
6	TwDSR	DS (Read) Low Width	250		185		1,2,3
7	TwDSW	DS (Write) Low Width	160		110		1,2,3
8	TdDSR(DR)	DS ↓ to Read Data Required Valid		200		130	1,2,3
9	ThDR(DS)	Read Data to DS ↑ Hold Time	0		Ō		
10	TdDS(A)	DS ↑ to Address Active Delay	70		45		2,3
11	TdDS(AS)	DS ↑ to AS ↓ Delay	70		55		2,3
.12	TdR/W(AS)	R/W Valid to AS ↑ Delay	50		30		2,3
13	TdDS(R/W)	DS ↑ to R/W Not Valid	60		35		2,3
. 14	TdDW(DSW)	Write Data Valid to DS (Write)↓Delay	50	•	35		2,3
15	TdDS(DW)	DS ↑ to Write Data Not Valid Delay	60		35		2,3
16	TdA(DR)	Address Valid to Read Data Required Valid		410		255	1,2,3
17	TdAS(DS)	AS ↑ to DS ↓ Delay	80		55		2,3

NOTES:

1. When using extended memory timing add 2 TpC.

2. Timing numbers given are for minimum TpC.

3. See clock cycle time dependent characteristics table.

* All units in nanoseconds (ns).

† Test Load 1

° All timing references use 2.0V for a logic "1" and 0.8V for a logic "0".




Figure 16. Additional Timing

AC CHARACTERISTICS

Additional Timing Table

				1Hz	12 M		
Number	Symbol	Parameter	Min	Max	Min	Max	Notes'
1	ТрС	Input Clock Period	125	1000	83	1000	1
2	TrC,TfC	Clock Input Rise and Fall Times		25		15	. 1
3	TwC	Input Clock Width	37		70		1
4	TwTinL	Timer Input Low Width	100		70		2
5	TwTinH	Timer Input High Width	3TpC		3TpC		2
6	TpTin	Timer Input Period	8TpC		. 8TpC		2
7	TrTin,TfTin	Timer Input Rise and Fall Times		100		100	2
8A	Twill	Interrupt Request Input Low Time	100		70		2,4
8B	Twill	Interrupt Request Input Low Time	3TpC		3TpC		2,5
9	TwiH	Interrupt Request Input High Time	3TpC		3TpC		2,3

NOTES:

1. Clock timing references use 3.8V for a logic "1" and 0.8V for a logic "0".

Timing references use 2.0V for a logic "1" and 0.8V for a logic "0".
 Interrupt request via Port 3.
 Interrupt request via Port 3 (P3₁-P3₃)

5. Interrupt request via Port 3 (P30)

* Units in nanoseconds (ns).




Figure 17b. Output Handshake Timing

AC CHARACTERISTICS

(INPUT)

Handshake Timing

Number	Symbol	Parameter	8 MHz Min Max		12 Min	/Hz Max	Notes†
			IVIIII	IVIAX	IALILI	IVIAX	
1	TsDI(DAV)	Data In Setup Time	0		0		
2	ThDI(DAV)	Data In Hold Time	230		160		
3	TwDAV	Data Available Width	175		120		
4	TdDAVIf(RDY)	DAV ↓ Input to RDY ↓ Delay		175		120	1,2
5	TdDAVOf(RDY)	DAV ↓ Output to RDY ↓ Delay	0		0		1,3
6	TdDAVIr(RDŸ)	DAV 1 Input to RDY 1 Delay		175		120	1,2
7	TdDAVOr(RDY)	DAV ↑ Output to RDY ↑ Delay	0		0		1,3
8	TdDO(DAV)	Data Out to DAV ↓ Delay	50		30		1
9	TdRDY(DAV)	Rdy↓Input to DAV ↑ Delay	0	200	0	140	1

NOTES:

1. Test load 1

2. Input handshake

A Output handshake
All timing references use 2.0V for a logic "1" and 0.8V for a logic "0".
Units in nanoseconds (ns).

CLOCK CYCLE TIME-DEPENDENT CHARACTERISTICS

		8 MHz	12 MHz
Number	Symbol	Equation	Equation
1	TdA(AS)	TpC-75	TpC-50
2	TdAS(A)	TpC-55	TpC-40
3	TdAS(DR)	4TpC-140*	4TpC-110*
4	TwAS	TpC-45	TpC-30
6	TwDSR	3TpC-125*	3TpC-65*
7	TwDSW	2TpC-90*	2TpC-55*
8	TdDSR(DR)	3TpC-175*	3TpC-120*
10	Td(DS)A	TpC-55	TpC-40
11	TdDS(AS)	TpC-55	TpC-30
12	TdR/W(AS)	TpC-75	TpC-55
13	TdDS(R/W)	TpC-65	TpC-50
14	TdDW(DSW)	TpC-75	TpC-50
15	TdDS(DW)	TpC-55	TpC-40
16	TdA(DR)	5TpC-215*	5TpC-160*
17	TdAS(DS)	TpC-45	TpC-30

*Add 2TpC when using extended memory timing



April 1988

PRELIMINARY Product Specification

Z86C08 CMOS Z8 MICROCONTROLLER

FEATURES:


- Complete microcomputer with 18-pin package, 14 I/O lines, and 2K bytes of on-chip ROM.
- 142-byte register file, including 124 general purpose 8-bit registers, 3 I/O port registers, and 15 status and control registers.
- Two programmable 8-bit counter/timers, each with a 6-bit programmable prescaler.
- On-chip osillator that accepts a crystal or external clock drive.
- O 2 Volt "BROWN OUT" protection.

- Two analog comparators.
- Register pointer so that short fast instructions access any one of the eight working register groups
- Internal power on reset.
- Standby modes HALT and STOP.
- I2 MHz
- O CMOS process.

GENERAL DESCRIPTION:

The Z86C08 is a 2K ROM version of the Z8 single-chip microcomputer housed in an 18-pin DIP. It offers all the outstanding features of the Z8 family architecture in a low cost plastic DIP for price and size sensitive designs.

Flexible I/O with low power (15mA max, 2mA HALT, 10uA STOP) operation make this an ideal microcomputer for hand-held and consumer applications. It has Instruction compatibility with the entire Z8 family for easy software migration.



PIN DESCRIPTION:

P0₀-P0₂. I/O Port Lines (inputs/outputs, CMOS compatible). The three lines of Port 0 are programmable as inputs or outputs on a group basis (Figure 3).

P2₀-P2₇. I/O Port Lines (inputs/outputs, CMOS compatible). The eight lines of Port 2 are programmable as inputs or outputs on a line by line basis (Figure 3).

P3, P3, Input Port Lines (inputs, CMOS compatible). The three lines of Port 3 are programmable as digital or analog comparator inputs on a group basis (Figure 3).

XTAL IN, XTAL OUT. Crystal In, Crystal Out (time-base input and output). These pins connect a parallel-resonant crystal (12 MHz maximum) or an external single-phase clock (12 MHz maximum) to the on-chip clock oscillator and buffer.

ARCHITECTURE:

Z86C08 architecture is characterized by a flexible I/O scheme, an efficient register and address space structure and a number of ancillary features that are helpful in many applications (Figure 3).

Microcomputer applications demand powerful I/O capabilities. The Z86C08 fulfills this with 14 pins dedicated to input and output. These lines are grouped into three I/O ports which are configurable under software control.

Two basic address spaces are available: program memory and the internal register file. The register file is composed of 124 general purpose 8-bit registers, three I/O port registers, and 15 control and status registers.

To unburden the program from coping with real-time problems two counter/timers with a large number of userselectable modes are offered on-chip.

ADDRESS SPACES:

Program Memory. The program counter addresses 2K bytes of program memory space as shown in Figure 4.

The first 12 bytes of program memory are reserved for the interrupt vectors. These locations contain six 16-bit vectors that correspond to the six available interrupts.

Register File. The register file includes three I/O port registers , 124 general purpose registers (R4 - R127), and 15 control registers (R240 - R255). These

registers are assigned the address locations shown in Figure 5.

Instructions can access registers directly or indirectly with an 8-bit address field. The Z86C08 also allows short 4-bit register addressing using the Register Pointer (one of the control registers). In the 4-bit mode, the register file is divided into eight working register groups, each occupying 16 contiguous locations. The Register Pointer addresses the starting location of the active working-register group (Figure 6).

STACKS. An 8-bit Stack Pointer (R255) is used for the internal stack that resides within the 124 general purpose registers (R4 - R127).




Figure 3. Functional Block Diagram

COUNTER/TIMERS:

The Z86C08 contains two 8-bit programmable counter/ timers (T0 and T1), each driven by its own 6-bit programmable prescaler. The T1 prescaler can be driven by internal or external clock sources; however, the T0 prescaler is driven by the internal clock only.

The 6-bit prescalers can divide the input frequency of the clock source by any number from 1 to 64. Each prescaler drives its counter, which decrement the value (1 to 256) that has been loaded into the counter. When the counter reaches the end of count, a timer interrupt request - IRQ4 (T0) or IRQ5 (T1) - is generated.

The counters can be started, stopped, restarted to continue, or restarted from the initial value. The counters can also be programmed to stop upon reaching zero (single pass mode) or to automatically reload the initial value and continue counting (modulo-n continuous mode). The counters, but not the prescalers, can be read at any time without disturbing their value or count mode.

The clock source for T1 is user-definable and can be retriggerable or non-retriggerable, or a gate input for the internal clock.

I/O PORTS:

The Z86C08 has 14 lines dedicated to input and output. These lines are grouped into three ports and are configurable as input or output. All ports have active pull-ups and pull-downs compatible with CMOS loads.

Port 0 can be programmed on either inputs or outputs. The configuration is shown in Figure 7.

Port 2 bits can be programmed independently as input or output. In addition, Port 2 can be configured to provide open-drain outputs. The configuration is shown in Figure 8. Port 3 lines can be configured as digital inputs, analog inputs, or control lines. In all cases, the direction of these three lines is fixed as inputs.

Port 3 can also provide the following control functions: four external interrupt request signals (IRQ0, IRQ1, IRQ2 and IRQ3) or timer input signal (TIN). The configuration of Port 3 is shown in Figure 9.




Figure 4. Program Memory Map

Figure 5. Register File

Figure 6. Register Pointer

INTERRUPTS:

The Z86C08 allows six different interrupts from five sources: the three Port 3 lines P31 - P33, both the rising and falling edge of P32 (AN2), the falling edge of P31 (AN1) and P32 (REF - Figure 9), and the two counter/ timers. These interrupts are both maskable and prioritized. The Interrupt Mask Register globally or individually enables or disables the six interrupt requests. When more than one interrupt is pending, priorities are resolved by a programmable priority encoder that is controlled by the Interrupt Priority register.

All Z86C08 interrupts are vectored through locations in program memory. When an interrupt request is granted, an interrupt machine cycle is entered. This disables all subsequent interrupts, saves the Program Counter and status flags, and branches to the program memory vector location reserved for that interrupt. This memory location and the next byte contain the 16-bit address of the interrupt service routine for that particular interrupt request.


Polled interrupt systems are also supported. To accommodate a polled structure, any or all of the interrupt inputs can be masked and the interrupt request register polled to determine which of the interrupt requests needs service. Interrupt sources and corresponding interrupts are shown in Table 2.

STANDBY MODE:

The Z86C08 has two standby modes which are entered by executing either:

STOP

HALT





The STOP instruction stops the internal clock and external crystal oscillation; the HALT instruction stops the internal clock but not crystal oscillation.

The STOP mode can be released by two methods. The first method is a RESET of the device by removing Vcc. The second method is if P27 is configured as an input line when the device executes the STOP instruction. A low input condition on P27 releases the STOP mode. Program execution under both conditions begins at location %000C(HEX). However, when P27 is used to release the STOP mode the I/O port mode registers are not reconfigured to their default power-on conditions. This prevents any I/O, configured as output when the STOP instruction was executed, from glitching to an unknown state.

The HALT mode is released by an interrupt on Port 3 input, a time-out in Timer 0 or Timer 1, or by a RESET of the device. To complete an instruction prior to entering standby mode, use the instructions:

NOP

HALT or STOP

To use the P27 release approach with STOP mode, use the following instructions:

OR P2, #% 80 NOP STOP

RESET:

Power-On Reset is in the Z86C08. The Z86C08 waits for 50 to 150 ms + 18 crystal clocks (Figure 10) while power is on, and then jumps to the starting address %000C(HEX). The control register Reset value is listed in Table 1.




Figure 8, Z86C08 Port 2 Configuration




Figure 9. Z86C08 Port 3 Configuration

86C08	control	registers :		
Addr.	reg.		Reset condition	Commments
		1	1	
F1	TMR		0 0 0 0 0 0 0 0	
F2	T1		υυυυυυυ	
F3	PRE1			
F4	т0		υυυυυυυ	1
F5	PREO		υυυυυυο	
F6 *	P2M		1 1 1 1 1 1 1 1	Inputs after
F7 *	РЗМ			Reset
F8 *	POIM		0000001	
F9	IPR			
FA	IRO		0000000	IRO3 is
				used for pos. edge
				detection
FB	IMR		ουυυυυυ	
FC	FLAGS		υσσοσοσο	
FD	RP		0 0 0 0 0 0 0 0	. ,
FE	SPH		υυυυυυυ	Not used,
FF	SPL			stack always internal
1	1	•		1

Table 1. Z86C08 Control Registers

* Not reset after a low on P27 to get out of stop mode




Figure 10. Internal Reset Configuration

		Vector	
Source	Name	Location	Comments
AN2 (P321)) IRQ	0,1 External	Edge Trig.
REF (P3		2,3 External	
AN1 (P3		4,5 External	
AN2 (P3 ,) IRQ	6,7 External	A Edge Trig.
TO	IRQ₄ _	8,9 Internal	
T1	IRQ₅	10,11 Internal	

Figure 10. Internal Reset Configuration

WATCH DOG TIMER (WDT):

The Watch Dog Timer (WDT) should be refreshed within 15 ms. If not refreshed, then the Z86C08 resets itself. WDT: 5F(HEX).


CLOCK:

The on-chip oscillator has a high-gain, parallel-resonant amplifier for connection to a crystal, ceramic resonator, or to any suitable external clock source (XTAL IN = Input, XTAL OUT = Output).

The crystal source is connected across XTAL IN and XTAL OUT, using the recommended capacitors ($C_L = 15 \text{ pF}$) from each pin to ground. The specifications for the crystal are as follows:

- AT cut, parallel resonant
- Fundamental type, 12 MHz max
- Series resistance, RS < 100 ohm</p>

The oscillator configuration is shown in Figure 11.





PORT 3 COMPARATORS:

The 86C08's port 3 inputs include two analog comparators for added interface flexibility. Interrupts are generated on either edge of comparator 2's output, or on the falling edge of comparator 1's output. The block diagram is shown in Figure 9., Comparator outputs may be used for interrupt generation, Port 3 data inputs, or Tin in the case of AN1 (P31). Alternatively, the comparators may be disabled, freeing the reference input (P33) for use as IRQ1 and/or P33 input.

The dual comparator (common inverting terminal) features a single power supply which discontinues power in stop mode. The common voltage range is 0-4V; the power supply and common mode rejection ratios are 90db and 60db, respectively. See comparator specifications for details (Page 16).

Typical applications for the on-board comparators include: zero crossing detection, analog-to-digital conversion, voltage scaling, and threshold detection.

INSTRUCTION SET NOTATION

RP IMR

Addressing Modes. The following notation is used to describe the addressing modes and instruction operations as shown in the instruction summary.

Interrupt mask register (control register 251)

 IRR Indirect register pair or indirect working-register pair address Irr Indirect working-register pair only X Indexed address DA Direct address 	indicates that the source data is added to the d data and the result is stored in the destination loca notation "addr(n)" is used to refer to bit "n" of location. For example,
RA Relative address	dst (7)
IM Immediate R Register or working-register address	refers to bit 7 of the destination operand.
rWorking-register address onlyIRIndirect-register or, indirect working-register	Flags. Control Register R252 contains the follo flags:
address Ir Indirect working-register address only RR Register pair or working register pair address	C Carry flag Z Zero flag S Sign flag
Symbols. The following symbols are used in describing the instruction set.	V Overflow flag D Decimal-adjust flag
dst Destination location or contents src Source location or contents	H Half-carry flag Affected flags are indicated by:
ccCondition code (see list)@Indirect address prefixSPStack pointer (control registers 254-255)PCProgram counterFLAGSFlag register (control register 252)	 Cleared to zero Set to one Set or cleared according to operation Unaffected
RP Register pointer (control register 253)	X Undefined

CONDITION CODES

 			· · · · · · · · · · · · · · · · · · ·
Value	Mnemonic	Meaning	Flags Set
1000		Always true	
0111	С	Carry	C = 1
1111	NC	No carry	C = 0
0110	Z	Zero	Z = 1
1110	NZ	Not zero	Z = 0
1101	PL	Plus	S = 0
0101	MI	Minus	S = 1
0100	OV	Overflow	V = 1
1100	NOV	No overflow	V = 0
0110	EQ	Equal	Z = 1
1110	NE	Not equal	Z = 0
1001	GE	Greater than or equal	(S XOR V) = 0
0001	LT	Less than	(S XOR V) = 1
1010	GT	Greater than	[Z OR (S XOR V)] = 0
0010	LE	Less than or equal	[Z OR (S XOR V)] = 1
1111	UGE	Unsigned greater than or equal	C = 0
0111	ULT	Unsigned less than	C = 1
1011	UGT	Unsigned greater than	(C = 0 AND Z = 0) = 1
0011	ULE	Unsigned less than or equal	(C OR Z) = 1
0000		Never true	_

Assignment of a value is indicated by the symbol "←". For example,

dst ← dst + src

ed to the destination tination location. The o bit "n" of a given

ins the following six

INSTRUCTION FORMATS




Figure 12. Instruction Formats

INSTRUCTION SUMMARY

									· · · · ·								
Instruction	Addr Mode		Flags Affected			cte	d	Instruction	Addr Mode		•	FI	ag	s A	\ffe	ected	
and Operation	dst src	Byte (Hex)	С	Z	s	۷	D	н	and Operation	dst	src	Byte (Hex)	С	z	s	۷	DH
ADC dst,src dst ← dst + src + C	(Note 1)	1□	*	*	*	*	0	*	DEC dst dst ← dst – 1	R IR		00 01	·	*	*	*	
ADD dst,src dst ← dst + src	(Note 1)	0□	*	*	*	*	0	*	DECW dst dst ← dst – 1	RR IR		80 81		*	*	*	
AND dst,src dst ← dst AND src	(Note 1)	5□		*	*	0	<u> </u>		DI IMR (7) ← 0			8F					
CALL dst SP \leftarrow SP $- 2$ @SP \leftarrow PC; PC \leftarrow ds	DA IRR t	D6 D4							DJNZ r,dst r ← r – 1 if r ≠ 0	RA		rA = 0 - F	_				· <u></u>
CCF C ← NOT C		EF	*			_			PC ← PC + dst Range: +127, -128			4 					
CLR dst dst ← 0	R IR	B0 B1	_					_	EI IMR (7) ← 1	,		9F	<u> </u>				
COM dst dst ← NOT dst	R IR	60 61		*	*	0			HALT INC dst	r		7F rE		*	*	*	
CP dst,src dst – src	(Note 1)	A	*	*	*	*	_	(;	dst ← dst + 1	R IR		r = 0 - F 20 21					
DA dst dst ← DA dst	R IR	40 41	*	*	*	Х	·		INCW dst dst ← dst + 1	RR IR		A0 A1	1	ł	*	*	

INSTRUCTION SUMMARY (Continued)

	Addr	Mode	•	F	d				
Instruction and Operation	dst	src	Byte (Hex)	С	z	s	v	D	н
IRET			BF	*	*	#	*	#	*
FLAGS \leftarrow @SP; SP \leftarrow PC \leftarrow @SP; SP \leftarrow SP			← 1	•					
JP cc,dst	DA		cD				_		_
if cc is true PC ← dst	IRR		c = 0 - F 30						
JR cc,dst if cc is true, PC ← PC + dst Range: + 127, - 128	RA		cB c = 0 - F	_			_		
LD dst,src	r	lm	rC						
dst ← src	r	R	r8						
	R	r	r9 r = 0 - F						
	r	X	C7						
	Х	r	D7						
	r I	lr	E3 F3						
	lr R	r R	F3 E4						
	R	IR	E5						
	R	IM	E6						
	IR IR	IM R	E7 F5						
			C2						
LDC dst,src dst ← src	r Irr	lrr r	D2						
LDCI dst,src	lr	Irr	C3						<u> </u>
dst ← src	Irr	lr	D3						
r ← r + 1; rr ← rr + 1									
LDE dst,src	r	Irr	82						
dst ← src	Irr	r	92						
LDEI dst,src	lr	Irr	83						<u>'</u>
dst ← src	Irr	lr Ir	93						
$\frac{\mathbf{r} \leftarrow \mathbf{r} + 1; \mathbf{rr} \leftarrow \mathbf{rr} + 1}{\mathbf{rr} \leftarrow \mathbf{rr} + 1}$									
NOP			FF						
OR dst,src dst ← dst OR src	(Nc	ote 1)	4		*	*	0		
POP dst	R		50	-					
dst ← @SP; SP ← SP + 1	IR		51						
PUSH src		R	70		·				
<u>SP ← SP - 1; @SP -</u>	- src	IR	71						
RCF C←0			CF	0		. <u> </u>		<u>,</u>	
RET PC ← @SP; SP ← SP	+ 2		AF						
	1 R		90				·		
RL dst	IR		90	*	*	. *	*		
RLC dst			10 11	*	*	*	*		

	Addr	Mode	Opcode	Flags Affected								
Instruction and Operation	dst	src	Byte (Hex)	С	z	s	۷	D	н			
RR dst	ך וR		E0 E1	*	*	*	#	-				
RRC dst	ר R ה R		C0 C1	#	*	*	*	-				
SBC dst,src dst ← dst ← src ← C	(Not	te 1)	3□	*	*	#	*	1	*			
SCF C ← 1			DF	1	<u> </u>	_						
SRA dst	P R IR		D0 D1	*	*	*	0					
SRP src RP ← src		Im	31	,	_							
STOP			6F									
SUB dst,src dst ← dst ← src	(Not	te 1)	2□	#	#	*	*	1	*			
SWAP dst	⊐ R IR		F0 F1	Х	#	*	Х	-	_			
TCM dst,src (NOT dst) AND src	(Not	e 1)	6□	_	*	*	0					
TM dst,src dst AND src	(Not	te 1)	, 70		*	*	0					
WDT			5F									
XOR dst,src dst ← dst XOR src	(No	te 1)	B		*	*	0					

NOTE: These instructions have an identical set of addressing modes, which are encoded for brevity. The first opcode nibble is found in the instruction set table above. The second nibble is expressed symbolically by a □ in this table, and its value is found in the following table to the left of the applicable addressing mode pair.


For example, the opcode of an ADC instruction using the addressing modes r (destination) and Ir (source) is 13.

Addr	Mode	Lower
dst	SIC	Opcode Nibble
r	r	2
r	lr .	3
R	R	4
R	IR	5
R	IM	6
iR	IM ¹	7

OPCODE MAP

								Lower Nib	ble (Hex)							
	0	1	2	3	4	5	6	7	8	9	Α	в	с	D	Е	F
0	6.5 DEC R ₁	6.5 DEC IR ₁	6.5 ADD r1.r2	6.5 ADD r ₁ .lr ₂	10.5 ADD R ₂ .R ₁	10.5 ADD IR ₂ .R ₁	10.5 ADD R ₁ .IM	10.5 ADD IR ₁ .IM	6.5 LD r ₁ .R ₂	6.5 LD r ₂ .R ₁	12/10.5 DJNZ r ₁ .RA	i 12/10.0 JR cc.RA	6.5 LD r ₁ .IM	12/10.0 JP cc.DA	6.5 INC r1	
1	6.5 RLC R ₁	6.5 RLC IR ₁	6.5 ADC r1.r2	6.5 ADC r ₁ .lr ₂	10.5 ADC R ₂ .R ₁	10.5 ADC IR ₂ .R ₁	10.5 ADC . R ₁ .IM	10.5 ADC IR ₁ .IM			-					
2	6.5 INC R ₁	6.5 INC IR ₁	6.5 SUB r ₁ .r ₂	6.5 SUB r ₁ .lr ₂	10.5 SUB R ₂ .R ₁	10.5 SUB IR ₂ .R ₁	10.5 SUB R ₁ .IM	10.5 SUB IR ₁ .IM								
3	8.0 JP IRR ₁	6.1 SRP IM	6.5 SBC r ₁ .r ₂	6.5 SBC r ₁ .lr ₂	10,5 SBC R ₂ .R ₁	10.5 SBC IR ₂ .R ₁	10.5 SBC R ₁ .IM	10.5 SBC IR ₁ .IM								
4	8.5 DA R ₁	8.5 DA IR ₁	6.5 OR r _{1.r₂}	6.5 OR r ₁ .lr ₂	10,5 OR R ₂ .R ₁	10.5 OR IR ₂ .R ₁	10.5 OR R ₁ .IM	10.5 OR IR ₁ .IM								
5	10.5 POP R ₁	10.5 POP IR ₁	6.5 AND 1112	6.5 AND r ₁ .lr ₂	10,5 AND R ₂ .R ₁	10.5 AND IR ₂ .R ₁	10.5 AND R ₁ .IM	10.5 AND IR ₁ .IM								6.0 WD1
6	6.5 COM R ₁	6.5 COM IR ₁	6.5 TCM r _{1.r₂}	6.5 TCM r ₁ .lr ₂	10.5 TCM R ₂ .R ₁	10.5 TCM IR ₂ .R ₁	10.5 TCM R ₁ .IM	10.5 TCM IR ₁ .IM								6,0 STO
7	10/12.1 PUSH R ₂	12/14.1 PUSH IR ₂	6.5 TM r ₁ .r ₂	6.5 TM r ₁ .lr ₂	10.5 TM R ₂ .R ₁	10.5 TM IR ₂ .R ₁	10.5 TM R ₁ .IM	10.5 . TM IR ₁ .IM								7,0 HAL
8	10.5 DECW RR ₁	10.5 DECW IR ₁														6.1 DI
9	6.5 RL R ₁	6.5 RL IR ₁						-								6.1 El
A	10.5 INCW RR ₁	10.5 INCW IR1	6.5 CP r _{1.r2}	6.5 CP r ₁ .lr ₂	10.5 CP R ₂ .R ₁	10.5 CP IR ₂ .R ₁	10.5 CP R ₁ .IM	10.5 CP IR ₁ .IM								14.(RE1
в	6.5 CLR R ₁	6.5 CLR IR ₁	6.5 XOR r _{1.r2}	6.5 XOR r ₁ .lr ₂	10.5 XOR R ₂ :R ₁	10.5 XOR IR ₂ .R ₁	10.5 XOR R ₁ .IM	10.5 XOR IR ₁ .IM								16.0 IRE
с	6.5 RRC R ₁	6.5 RRC IR ₁	12.0 LDC r ₁ .lrr ₂	18.0 LDCI Ir ₁ .Irr ₂				10.5 LD r ₁ .x.R ₂								6.5 RCI
D	6.5 SRA R ₁	6.5 SRA IR ₁	12.0 LDC r ₂ .lrr ₁	18.0 LDCI Ir ₂ .Irr ₁	20.0 CALL* IRR ₁	÷.,	20.0 CALL DA	10.5 LD r ₂ .x.R ₁								6.5 SCI
E	6.5 RR R ₁	6.5 RR IR ₁		6.5 LD r ₁ .IR ₂	10.5 LD R ₂ .R ₁	10.5 LD IR ₂ .R ₁	10.5 LD R ₁ .IM	10.5 LD IR ₁ .IM								6.5 CC
F	8.5 SWAP R ₁	8.5 SWAP IR ₁	-	6,5 LD Ir ₁ ,r ₂	n n National National	10.5 LD R ₂ .IR ₁			V	J ∕			V	¥	V	6.0 NOI






Legend: R = 8-bit address r = 4-bit address R_1 or $r_1 = D$ st address R_2 or $r_2 = S$ rc address

Sequence: Opcode, First Operand, Second Operand


NOTE: The blank areas are not defined.


*2-byte instruction; fetch cycle appears as a 3-byte instruction




NOTE: All "don't care" bits return a "1" when read.

Figure 16 Control Registers










 $D_7 \hspace{0.1cm} D_6 \hspace{0.1cm} D_5 \hspace{0.1cm} D_4 \hspace{0.1cm} D_3 \hspace{0.1cm} D_2 \hspace{0.1cm} D_1 \hspace{0.1cm} D_0$

RESERVED





R251 IMR INTERRUPT MASK REGISTER (FB_H: Read/Write)

IRQ0 = P32 INPUT

IRQ1 = P33 INPUT IRQ2 = P31 INPUT IRQ3 = P32 INPUT IRQ4 = T0 IRQ5 = T1




Figure 16 Control Registers (Continued)

ABSOLUTE MAXIMUM RATINGS

Voltages on all pins with respect

to GND	0.3V to +7.0V
Operating Ambient	
Temperature	.See Ordering Information
Storage Temperature	65°C to +150°C

STANDARD TEST CONDITIONS

The DC characteristics listed below apply for the following standard test conditions, unless otherwise noted. All voltages are referenced to GND. Positive current flows into the referenced pin (Figure 13).

Standard conditions are as follows:

⊠ +4.5 V <_ Vcc <_ +5.5 V

DC CHARACTERISTICS

- GND = 0V
- $\blacksquare 0^{\circ}C \leq T_A \leq +70^{\circ}C$

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




Figure 13 Test Load 1

0° to 70° C

Symb	ol Parameter	Min	Тур	Max	Unit	Condition
V _{ch}	Clock Input High Voltage	V _{cc} -0.2	, . ,	V _{cc} V _{ss} +0.2	V	Driven by external CG
V _{CL}	Clock Input Low Voltage Input High Voltage	-0.3		V _{ss} +0.2	V	Driven by External CG
V _{IH} V _{IL}	Input Low Voltage	V _{cc} -0.2 -0.3		V _{cc} V _{ss} +0.2	v	
V _{RH}	RESET Input High Voltage	V _{cc} -0.2		V _{cc}	V	
	RESET Input Low Voltage	-0.3		V _{ss} +0.2	V V	1 0.0-1
V _{oH}	Output High Voltage Output Low Voltage	V _{cc} -0.4		0.4	v	I _{OH} = -2.0mA I _{OL} = +4.0mA
V _{OL1} V _{OL2}	Output Low Voltage			0.4	v	$I_{OL} = +12mA, 3 \text{ pins max.}$
I,	Input Leakage	-10		10	uA	$V_{\rm IN} = 0V, V_{\rm GG}$
OL	Output Leakage	-10		10	uA	$V_{\rm IN} = 0V, V_{\rm CC}$
IB	RESET Input Current		-10	-50	uA	$V_{cc} = 4.5$ to 5.5V, $V_{RL} = 0V$, P2
сс	Supply Current			15	mA	All Output & I/O pins float
CC1	Standby Current			2	mA	HALT Mode $V_{in} = 0V, V_{cc}$
CC2	Standby Current			10	uA	STOP Mode $V_{in} = 0V, V_{cc}$

= 50 V + 10%

v




Figure 14. Additional Timing

AC CHARACTERISTICS

Number	Symbol	Parameter	Min	Max	Notes	
1	ТрС	Input Clock Period	125	100,000	1	
2	TrC, TfC	Clock Input Rise and Fall Times		25	1	
3	TwĊ	Input Clock Width	37	· · · · · ·	1	
4	TwTinL	Timer Input Low Width	100		2	
5	TwTinH	Timer Input High Width	3ТрС		2	
6	 TpTin	Timer Input Period	— — — — — 8TpC		2	
7	TrTin,TfTin	Timer Input Rise and Fall Times	•	100	2	
-8A	TwiL	Int. Resquest Input Low Time	100		2,4	
9	TwlH	Int. Request Input High Time	3TpC		2,3	

NOTES:

1. Clock timing references use V_{cc} for a logic "1" and V_{ss} for logic "0". 2. Timing references use V_{cc} for a logic "1" and V_{ss} for a logic "0". 3. Interupt request via P31-P33 4. Interrupt request via P31-P33

*Units in nanoseconds (ns)

PRELIMINARY Z86C08 COMPARATOR SPECIFICATIONS

	CASE 1	CASE 2	CASE 3	CASE 4	CASE 5
Conditions	VDD=2.5V	VDD=2.5V	VDD=5.5V	VDD=5.5V	VDD=5.0V
	Temp=40C°	Temp=85C°	Temp=40C ^o	Temp=85C°	Temp=27C ^o
	L.				
					I
Parameters					
Offset	_ ⁺ 50 (est)	_+50 (est)	_+50 (est)	_+50 (est)	_+25 (typ)
Voltage (mv)				co / / \	
Open Loop	60 (min)	60 (min)	60 (min)	60 (min)	75 (typ)
Gain (db)	(0, (a + b))	(0, (a, b))	(0, (a, a, b))	(0, 1, 2, 2)	70 (hum)
CMRR (db)	60 (est)	60 (est)	60 (est)	60 (est)	70 (typ)
PSRR (db)	70 (est)	70 (est)	70 (est)	70 (est)	80 (typ)
Internal	15 (max)	15 (max)	1.(max)	1.0(max)	0.1(typ)
Delay Time (us)	_+300	_+300	+300	_+300	_+300
Overdrive (mv)				_ • • • •	
CMR (+)	2.0 (max)	2.0 (max)	4.5 (max)	4.5 (max)	4.0 (max)
CMR (-)	0 (min)	0 (min)	0 (min)	0 (min)	0 (min)
I _{Bias} (ma)	0.1 (max)	0.1(max)	1.0 (max)	1.0 (max)	0.2 (typ)
Power (mw)	0.25	0.25	5.5	4.125	1.25
Power Down	Yes	Yes	Yes	Yes	Yes
				-	

ORDERING INFORMATION

Z86C08 CMOS Microcontroller Z86C0808PSC 8MHz Z86C0812PSC 12MHz

Codes

First letter is for package; second letter is for temperature.

C = Ceramic DIP

- P = Plastic DIP
- L = Ceramic LCC
- V = Plastic PCC

TEMPERATURE

 $S = 0^{\circ}C \text{ to } + 70^{\circ}C$ $E = -40^{\circ}C \text{ to } + 85^{\circ}C$ $M^* = -55^{\circ}C \text{ to } + 125^{\circ}C$


Example: PS is a plastic DIP, 0°C to +70°C.

- R = Protopack
- T = Low Profile Protopack
- DIP = Dual-In-Line Package
- LCC = Leadless Chip Carrier
- PCC = Plastic Chip Carrier (Leaded)

FLOW

- B = 883 Class B
- J = JAN 38510 Class B

PACKAGE DIMENSIONS



18-Pin Plastic Package

NOTE: Package dimensions are given in inches. To convert to millimeters, multiply by 25.4:



Z86C00/C10/C20 CMOS Z8[®] MCU

June 1987

FEATURES

- Complete microcomputer, 2K (86C00), 4K (86C10), or 8K (86C20) bytes of ROM, 124 bytes of RAM, and 22 I/O lines.
- 144-byte register file, including 124 general-purpose registers, four I/O port registers, and 14 status and control registers.
- Average instruction execution time of 1.5 us, maximum of 2.8 us.
- Vectored, priority interrupts for I/O and counter/timers.
- Two programmable 8-bit counter/timers, each with a 6-bit programmable prescaler.

- Register Pointer so that short, fast instructions can access any of nine working-register groups in 1.0 us.
- □ On-chip oscillator which accepts crystal, external clock drive, LC, ceramic resonator.
- □ Standby modes -- Halt and Stop.
- Single +5V power supply —— all pins TTL compatible.
- 12 MHz.
- CMOS process.

GENERAL DESCRIPTION

Z86C10/C20 microcomputer (Figures 1 and 2) introduces a new level of sophistication to single-chip architecture. Compared to earlier single-chip microcomputers, the

Z86C10/C20 offers faster execution; more efficient use of memory; more sophisticated interrupt, input/output and bit-manipulation capabilities; and easier system expansion.




Figure 1. Pin Functions

Figure 2. Pin Assignments

PIN DESCRIPTIONS

DS. Data Strobe (output, active Low). Data Strobe is activated once for each memory transfer.

P0₀-P0₅, P1₀-P1₇, P2₁-P2₅, P3₁, P3₅, P3₆. *I/O Port lines* (bidirectional, TTL-compatible). These 22 I/O lines are grouped in four ports that can be configured under program control for I/O.

ARCHITECTURE

The MCU's architecture is characterized by a flexible I/O scheme, an efficient register and address space structure, and a number of ancillary features that are helpful in many applications. (Figure 3).

Microcomputer applications demand powerful I/O capabilities. The MCU fulfills this with 22 pins dedicated to input and output. These lines are grouped in four ports and are configurable under software control to provide timing, status signals, and parallel I/O.

RESET. Reset (input, active Low). RESET initializes the MCU. When RESET is deactivated, program execution begins from internal program location 000C_H.

XTAL1, XTAL2. *Crystal 1, Crystal 2* (time-base input and output). These pins connect a parallel-resonant crystal to the on-chip clock oscillator and buffer.

Two basic internal address spaces are available to support this wide range of configurations: program memory and the register file. The 144-byte random-access register file is composed of 124 general-purpose registers, four I/O port registers, and 14 control and status registers.

To unburden the program from coping with real-time problems such as counting/timing, two counter/timers with a large number of user-selectable modes are offered on-chip.




Figure 3. Functional Block Diagram

STANDBY MODE

The Z86C00/C10/C20's standby modes are:

- Stop
- Halt

The Stop instruction stops the internal clock and clock oscillation; the Halt instruction stops the internal clock but not clock oscillation.

A reset input releases the standby mode.

To complete an instruction prior to entering standby mode, use the instructions:

LD TMR, #00 NOP STOP or HALT

ADDRESS SPACES

Program Memory. The 16-bit program counter addresses 4K or 8K bytes of program memory space as shown in Figure 4.

The first 12 bytes of program memory are reserved for the interrupt vectors. These locations contain three 16-bit vectors that correspond to the three available interrupts.

Register File. The 144-byte register file includes four I/O port registers (R₀-R₃), 124 general-purpose registers (R₄-R₁₂₇) and 15 control and status registers (R₂₄₁-R₂₅₅). These registers are assigned the address locations shown in Figure 5.

Instructions can access registers directly or indirectly with an 8-bit address field. The MCU also allows short 4-bit register addressing using the Register Pointer (one of the control registers). In the 4-bit mode, the register file is divided into nine working-register groups, each occupying 16 contiguous locations (Figure 6). The Register Pointer addresses the starting location of the active working-register aroup.

Stacks. An 8-bit Stack Pointer (R255) is used for the internal stack that resides within the 124 general-purpose registers (R4-R127).




Figure 4. Program Memory Map




Figure 5. Register File

107

COUNTER/TIMERS

The MCU contains two 8-bit programmable counter/timers (T_0 and T_1), each driven by its own 6-bit programmable prescaler. The T_1 prescaler can be driven by internal or external clock sources; however, the T_0 prescaler is driven by the internal clock only.

The 6-bit prescalers can divide the input frequency of the clock source by any number from 1 to 64. Each prescaler drives its counter, which decrements the value (1 to 256) that has been loaded into the counter. When the counter reaches the end of count, a timer interrupt request— IRQ_4 (T₀) or IRQ_5 (T₁)—is generated.

The counters can be started, stopped, restarted to continue, or restarted from the initial value. The counters can also be programmed to stop upon reaching zero (single-pass mode) or to automatically reload the initial value and continue counting (modulo-n continuous mode). The counters, but not the prescalers, can be read any time without disturbing their value or count mode.

The clock source for T₁ is user-definable and can be the internal microprocessor clock divided by four, or an external signal input via Port 3. The Timer Mode register configures the external timer input as an external clock , a trigger input that can be retriggerable or non-retriggerable, or as a gate input for the internal clock. The counter/timers can be programmably cascaded by connecting the T₀ output to the input of T₁. Port 3 line P3₆ also serves as a timer output (T_{OUT}) through which T₀, T₁ or the internal clock can be output.

I/O PORTS

The MCU has 22 lines dedicated to input and output grouped in four ports. Under software control, the ports can be programmed to provide address outputs, timing, status signals, and parallel I/O. All ports have active pull-ups and pull-downs compatible with TTL loads.

Port 0 can be programmed as an I/O port.

Port 1 can be programmed as a byte I/O port.

Port 2 can be programmed independently as input or output and is always available for I/O operations. In addition, Port 2 can be configured to provide open-drain outputs.

Port 3 can be configured as I/O or control lines. $P3_1$ is a general purpose input or can be used for an external interrupt request signal (IRQ₂). $P3_5$ and $P3_6$ are general purpose outputs. $P3_6$ is also used for timer input (T_{IN}) and output (T_{OUT}) signals.

INTERRUPTS

The MCU allows three different interrupts from three sources, the Port 3 line $P3_1$ and the two counter/timers. These interrupts are both maskable and prioritized. The Interrupt Mask register globally or individually enables or disables the three interrupt requests. When more than one interrupt is pending, priorities are resolved by a programmable priority encoder that is controlled by the Interrupt Priority register.

All interrupts are vectored. When an interrupt request is granted, an interrupt machine cycle is entered. This disables

CLOCK

The on-chip oscillator has a high-gain parallel-resonant amplifier for connection to a crystal or to any suitable external clock source (XTAL1 = Input, XTAL2 = Output).

Crystal source is connected across XTAL1 and XTAL2 using the recommended capacitors (C1 \leq 15 pf) from each pin to ground. The specifications are as follows:

all subsequent interrupts, saves the Program Counter and status flags, and branches to the program memory vector locations reserved for that interrupt. This memory location and the next byte contain the 16-bit address of the interrupt service routine for that particular interrupt request.

Polled interrupt systems are also supported. To accommodate a polled structure, any or all of the interrupt inputs can be masked and the Interrupt Request register polled to determine which of the interrupt requests needs service.

- AT cut, parallel resonant
- Fundamental type, 16 MHz maximum.
- Series resistance, Rs ≤ 100 n

INSTRUCTION SET NOTATION

Addressing Modes. The following notation is used to describe the addressing modes and instruction operations as shown in the instruction summary.

inc
ref flag
s v
D
H Afi 0 1 *

F Flag register (control register 252)

RP Register pointer (control register 253)

IMR Interrupt mask register (control register 251) Assignment of a value is indicated by the symbol "←". For example,

dst ← dst + src

idicates that the source data is added to the destination ata and the result is stored in the destination location. The otation "addr(n)" is used to refer to bit "n" of a given cation. For example.

dst(7)

efers to bit 7 of the destination operand.

lags. Control Register R252 contains the following six ags:

С	Carry flag
Z	Zero flag
S	Sign flag

- Overflow flag
- Decimal-adjust flag
- Half-carry flag


ffected flags are indicated by:

- Cleared to zero
- Set to one
- Set or cleared according to operation
- Unaffected
- Х Undefined

CONDITION CODES

1	Value	Mnemonic	Meaning	Flags Set
	1000		Always true	. —
	0111	C	Carry	C = 1
	1111	NC	No carry	C = 0
	0110	Z	Zero	Z = 1
	1110	NZ	Not zero	Z = 0
	1101	PL	Plus	S = 0
	0101	MI	Minus	S = 1
	0100	OV	Overflow	V = 1
	1100	NOV	No overflow	V = 0
	0110	EQ	Equal	, Z = 1
	1110	NE	Not equal	Z = 0
	1001	GE	Greater than or equal	(S XOR V) = 0
	0001	LT	Less than	(S XOR V) = 1
	1010	GT	Greater than	[Z OR (S XOR V)] = 0
	0010	LE	Less than or equal	[Z OR (S XOR V)] = 1
	1111	UGE	Unsigned greater than or equal	C = 0
	0111	ULT	Unsigned less than	C = 1
	1011	UGT	Unsigned greater than	(C = 0 AND Z = 0) = 1
	0011	ULE	Unsigned less than or equal	(C OR Z) = 1
	0000		Never true	

INSTRUCTION FORMATS





INSTRUCTION SUMMARY

	Addr Mode	•	e Flags Affected					ed		Addr Mode	•	Fla	ag	s A	ffe	ected
Instruction and Operation	dst src	Byte (Hex)	С	z	s	V	D	н	Instruction and Operation	dst src	 Byte (Hex) 	С	z	s	v	DН
ADC dst,src dst ← dst + src + C	(Note 1)	-10	*	*	*	*	0	*	CP dst,src dst – src	(Note 1)	A	*	*	*	*	
ADD dst,src dst ← dst + src	(Note 1)	0	*	*	*	*	0	*	DA dst dst ← DA dst	R IR	40 41	*	*	*	Х	
AND dst,src dst ← dst AND src	(Note 1)	5□		*	*	0			DEC dst dst ← dst – 1	R IR	00 01		*	*	*	
CALL dst SP ← SP – 2 @SP ← PC; PC ← ds	DA IRR	D6 D4		_					DECW dst dst ← dst – 1	RR IR	80 81		*	*	*	
CCF C← NOT C	• • • • • • • • • • • • • • • • • • • •	EF	*		_	_			DI IMR (7) ← 0		8F				<u> </u>	<u></u>
CLR dst dst ← 0	R IR	B0 B1	_					_	DJNZ r,dst r ← r – 1 if r ≠ 0	RA	rA = 0 - F					
COM dst dst ← NOT dst	R IR	60 61		*	*	0	·		PC ← PC + dst Range: +127, -128	н. Н						

110

INSTRUCTION SUMMARY (Continued)

In other other	Addr	Mode	Opcode	F	lag	s A	ffe	cte	d
Instruction and Operation	dst	src	Byte (Hex)	с	z	s	۷	D	н
EI IMR (7) ← 1			9F		-		_		
HALT			7F						
INC dst dst ← dst + 1	r R IR		rE = 0 - F 20 21		*	*	*		
INCW dst dst ← dst + 1	RR IR		A0 A1		*	*	*		
IRET FLAGS ← @SP; SP ← PC ← @SP; SP ← SP			BF ← 1	*	*	*	*	*	*
JP cc,dst if cc is true PC ← dst	DA IRR	-	c = 0 - F						
JR cc,dst if cc is true, PC ← PC + dst Range: +127, -128	RA		cB c = 0 - F			_			
LD dst,src dst ← src	r r R	lm R r	rC $r8$ $r9$ $r = 0 - F$ $C7$						
	r X Ir R R	X Ir R IR IM	C7 D7 E3 F3 E4 E5 E6					· ·	
	IR IR	IM R	E7 F5				,		
LDC dst,src dst ← src	r Irr	lrr r	C2 D2			_ ,		.	
LDCI dst,src dst ← src r ← r + 1; rr ← rr + 1	lr Irr	lrr Ir	C3 D3						
LDE dst,src dst ← src	r Irr	lrr r	82 92		-			_	
LDEI dst,src dst ← src r ← r + 1; rr ← rr + 1	lr Irr	lrr Ir	83 93		_			_	
NOP			FF		_	_		_	
OR dst,src dst ← dst OR src	(Not	æ 1)	4□		*	*	0	_	
POP dst dst ← @SP; SP ← SP + 1	R IR		50 51						
PUSH src SP ← SP – 1; @SP ←	- src	R IR	70 71	_					

·									
I	Addr	Mode	Opcode	F	lag	s A	ffe	cte	be
Instruction and Operation	dst	src	Byte (Hex)	С	z	s	v	D	н
RCF C ← 0	,		CF	0					
RET PC ← @SP; SP ← SP	9 + 2		AF	. —	_			_	
RL dst] R IR	;	90 91	*	*	\$	*	_	_
RLC dst	- R }- IR		10 11	* *	*	#	*		_
RR dst	∃ R IR		E0 E1	*	*	#	*		_
RRC dst]- R IR		C0 C1	*	*	*	#	-	_
SBC dst,src dst ← dst ← src ← C	(No	te 1)	3□	\$	*	#	#	1	*
SCF C ← 1	÷		DF	1		·		-	_
SRA dst	ך ^R R		D0 D1	*	*	#	0		_
SRP src RP ← src		Im	31		-			_	
STOP			6F						
SUB dst,src dst ← dst ← src	(No	te 1)	2□	*	*	*	*	1	*
SWAP dst	∎ R IR		F0 F1	Х	*	*	X		
TCM dst,src (NOT dst) AND src	(No	te 1)	6□		*	*	0		_
TM dst,src dst AND src	(No	te 1)	70		*	*	0	_	
XOR dst,src dst ← dst XOR src	(No	te 1)	В□		*	*	0		-

NOTE: These instructions have an identical set of addressing modes, which are encoded for brevity. The first opcode nibble is found in the instruction set table above. The second nibble is expressed symbolically by a □ in this table, and its value is found in the following table to the left of the applicable addressing mode pair.

For example, the opcode of an ADC instruction using the addressing modes r (destination) and Ir (source) is 13.

Addr	Mode	Lower
dst	src	Opcode Nibble
r	r	2
· r	lr	3
R	R	4
R	IR	5
R	IM	6
IR	IM	7

REGISTERS




Figure 11. Control Registers

REGISTERS (Continued)





Figure 11. Control Registers (Continued)

RESERVED 1 ENABLES INTERRUPTS

OPCODE MAP

								Lower Nib	ble (Hex)				•		
	0	1	2	3	4	5	6	7	8	9	Α	в	c	D	E	F
)	6.5 DEC R ₁	6.5 DEC IR1	6.5 ADD r1.r2	6.5 ADD r _{1.} lr ₂	10.5 ADD R ₂ .R ₁	10.5 ADD IR ₂ .R ₁	10.5 ADD R ₁ .IM	10.5 ADD IR ₁ .IM	6.5 LD r ₁ .R ₂	6.5 LD r ₂ .R ₁	12/10.5 DJNZ r ₁ .ŘA	12/10.0 JR cc.RA	6.5 LD . r ₁ .IM	12/10.0 JP cc.DA	6.5 INC r1	
	6.5 RLC R ₁	6.5 RLC IR ₁	6.5 ADC r ₁ .r ₂	6.5 ADC r ₁ .lr ₂	10.5 ADC R ₂ .R ₁	10.5 ADC IR ₂ .R ₁	10.5 ADC R ₁ .IM	10.5 ADC IR ₁ .IM								
	6.5 INC R ₁	6.5 INC IR ₁	6.5 SUB r _{1.r2}	6.5 SUB r ₁ .lr ₂	10.5 SUB R ₂ .R ₁	10.5 SUB IR ₂ .R ₁	10.5 SUB R ₁ .IM	10.5 SUB IR ₁ .IM		· .						1
	8.0 " JP IRR ₁	6.1 SRP IM	6.5 SBC r _{1.r2}	6.5 SBC r ₁ .lr ₂	10.5 SBC R ₂ .R ₁	10.5 SBC IR ₂ .R ₁	10.5 SBC R ₁ .IM	10.5 SBC IR ₁ .IM	2							
	8.5 DA R ₁	8.5 DA IR ₁	6.5 OR r ₁ .r ₂	6.5 OR r ₁ .lr ₂	10.5 OR R ₂ .R ₁	10.5 OR IR ₂ .R ₁	10.5 OR R ₁ .IM	10.5 OR IR ₁ .IM								
	10.5 POP R ₁	10.5 POP IR ₁	6.5 AND r ₁ .r ₂	6.5 AND r ₁ .lr ₂	10.5 AND R ₂ .R ₁	10.5 AND IR ₂ .R ₁	10.5 AND R ₁ .IM	10.5 AND IR ₁ .IM		A						
	6.5 COM R ₁	. 6.5 COM IR ₁	6.5 TCM r ₁ .r ₂	6.5 TCM r ₁ .lr ₂	10.5 TCM R ₂ .R ₁	10.5 TCM IR ₂ .R ₁	10.5 TCM R ₁ .IM	10.5 TCM IR ₁ .IM								6,0 STC
	10/12.1 PUSH R ₂	12/14.1 PUSH IR ₂	6.5 TM [1.[2	6.5 TM r ₁ .lr ₂	10.5 TM R ₂ .R ₁	10.5 TM IR ₂ .R ₁	10.5 TM R ₁ .IM	10.5 TM IR ₁ .IM								7,0 HA
	10.5 DECW RR ₁	10.5 DECW IR ₁														6. D
	6.5 RL R ₁	6.5 RL IR ₁								**						6. • E I
	10.5 INCW RR ₁	10.5 INCW IR ₁	6.5 CP r ₁ .r ₂	. 6.5 CP r ₁ .lr ₂	10.5 CP R ₂ .R ₁	10.5 CP IR ₂ .R ₁	10.5 CP R ₁ .IM	10.5 CP IR ₁ .IM								14. RE
	6.5 CLR R ₁	6.5 CLR IR ₁	6.5 XOR r ₁ .r ₂	6.5 XOR r ₁ .lr ₂	10.5 XOR R ₂ .R ₁	10.5 XOR IR ₂ .R ₁	10.5 XOR R ₁ .IM	10.5 XOR IR ₁ .IM								16. IRE
	6.5 RRC R ₁	6.5 RRC IR ₁	12.0 LDC r ₁ .lrr ₂	18.0 LDCI Ir ₁ .Irr ₂				10.5 LD r ₁ .x.R ₂								6.5 RC
	6.5 SRA R ₁	6.5 SRA IR ₁	12.0 LDC r ₂ .lrr ₁	18.0 LDCI Ir ₂ .Irr ₁	20.0 CALL* IRR ₁		20.0 CALL DA	10.5 LD r ₂ .x.R ₁								, 6.5 SC
	6.5 RR R ₁	,6.5 RR IR ₁		6.5 LD r ₁ .IR ₂	10.5 LD R ₂ .R ₁	10.5 LD IR ₂ .R ₁	10.5 LD R ₁ .İM	10.5 LD IR ₁ .IM	N.							6. CC
	8.5 SWAP R ₁	8.5 SWAP IR ₁		6.5 LD Ir ₁ .r ₂		10.5 LD R ₂ .IR ₁			V	V		V	V		V	6.0 NO

Bytes per Instruction



Legend: R = 8-bit address

r = 4-bit address $R_1 \text{ or } r_1 = \text{Dst} \text{ address}$ $R_2 \text{ or } r_2 = \text{Src} \text{ address}$

-

Sequence: Opcode, First Operand, Second Operand

NOTE: The blank areas are not defined.

*2-byte instruction: letch cycle appears as a 3-byte instruction

Upper Nibble (Hex)

ABSOLUTE MAXIMUM RATINGS

Voltages on all pins with respect	
to GND	0.3V to +7.0V
Operating Ambient	
Temperature	See Ordering Information
Storage Temperature	65°C to +150°C

STANDARD TEST CONDITIONS

The DC characteristics listed below apply for the following standard test conditions, unless otherwise noted. All voltages are referenced to GND. Positive current flows into the referenced pin.

Standard conditions are as follows:

 $\blacksquare +4.5 \le \text{Vcc} \le +5.5$

■ GND = 0V

 $\blacksquare 0^{\circ}C \leq T_A \leq +70^{\circ}C$

DC CHARACTERISTICS

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




Figure 12. Test Load 1

Symbol	Parameter	Min	Тур	Max	Unit	Condition
V _{CH}	Clock Input High Voltage	3.8		Vcc	V	Driven by External Clock Generator
V _{CL}	Clock Input Low Voltage	-0.3		0.8	V	Driven by External Clock Generator
VIH	Input High Voltage	2.0		V _{CC}	V	
VIL	Input Low Voltage	-0.3		0.8	V	1
V _{RH}	Reset Input High Voltage	3.8		VCC	V	
V _{RL}	Reset Input Low Voltage	-0.3		0.8	V	
VOH	Output High Voltage	2.4			V	$I_{OH} = -250 \mu A$
VOH	Output High Voltage	VCC -100 mV			V	lOH = -100μA
V _{OL}	Output Low Voltage			0.4	V	$I_{OL} = +2.0 \text{mA}$
h	Input Leakage	- 10		10	μA	$0V \le V_{IN} \le + 5.25V$
IOL	Output Leakage	- 10		10	μΑ	$0V \leq V_{IN} \leq + 5.25V$
IIR	Reset Input Current			- 50	μA	$V_{CC} = +5.25V, V_{RL} = 0V$
Icc	Supply Current			2	mA	All outputs and I/O pins floating
ICC1	Standby Current		5		mA	Halt Mode
ICC2	Standby Current			10	μA	Stop Mode

NOTE:

Icc2 low power requires loading TMR (%F1) with any value prior to stop execution. Use sequence:

LD TMR, #%00. NOP STOP




Figure 14. Additional Timing

AC CHARACTERISTICS

Additional Timing Table

			Z8		
Number	Symbol	Parameter	Min	Max	Notes*
1	ТрС	Input Clock Period	83	100,000	1
2	TrC,TfC	Clock Input Rise and Fall Times		15	1
3	TwC	Input Clock Width	70		1
4	TwTinL	Timer Input Low Width	70		2
5	TwiL	Interrupt Request Input Low Time	70		2,3

NOTES:

Clock timing references use 3.8V for a logic "1" and 0.8V for a logic "0".
 Timing references use 2.0V for a logic "1" and 0.8V for a logic "0".
 Interrupt request via Port 3.

* Units in nanoseconds (ns).



Z86C11 CMOS Z8® 4K ROM MCU

June 1987

FEATURES

- Complete microcomputer, 4K bytes of ROM, 256 bytes of RAM, 32 I/O lines, and up to 60K bytes addressable external space each for program and data memory.
- 256 byte register file, including 236 general-purpose registers, four I/O port registers, and 16 status and control registers.
- Vectored, priority interrupts for I/O, counter/timers, and UART.
- Full-duplex UART and two programmable 8-bit counter/ timers, each with a 6-bit programmable prescaler.

- Register Pointer so that short, fast instructions can access any of 16 working-register groups in 1.5 μs.
- On-chip oscillator which accepts crystal or external clock drive.
- Standby modes—Halt and Stop
- □ Single + 5V power supply—all pins TTL-compatible.
- 12 MHz, 16 MHz
- CMOS process

GENERAL DESCRIPTION

The Z86C11 microcomputer (Figures 1 and 2) introduces a new level of sophistication to single-chip architecture. Compared to earlier single-chip microcomputers, the

Z86C11 offers faster execution; more efficient use of memory; more sophisticated interrupt, input/output and bit-manipulation capabilities; and easier system expansion.




Figure 2. 40-pin Dual-In-Line Package (DIP), Pin Assignments

Under program control, the Z86C11 can be tailored to the needs of its user. It can be configured as a stand-alone microcomputer with 4K bytes of internal ROM, a traditional microprocessor that manages up to 120K bytes of external

FIELD PROGRAMMABLE VERSION

The Z86E11 is a pin compatible "one time programmable" version of the Z86C11. The Z86C11 contains 4K bytes of EPROM memory in place of the 4K bytes of masked ROM in the Z86C11. The Z86E11 also contains a programmable memory

ARCHITECTURE

Z86C11 architecture is characterized by a flexible I/O scheme, an efficient register and address space structure and a number of ancillary features that are helpful in many applications.

Microcomputer applications demand powerful I/O capabilities. The Z86C11 fulfills this with 32 pins dedicated to input and output. These lines are grouped into four ports of eight lines each and are configurable under software control to provide timing, status signals, serial or parallel I/O with or without handshake, and an address/data bus for interfacing external memory.

Because the multiplexed address/data bus is merged with the I/O-oriented ports, the Z86C11 can assume many different memory and I/O configurations. These configurations range from a self-contained microcomputer to a memory, or a parallel-processing element in a system with other processors and peripheral controllers linked by the Z-BUS[®] bus. In all configurations, a large number of pins remain available for I/O.

protect feature to provide program security by disabling all external accesses to the internal EPROM array. This is preliminary information, and is subject to change.

microprocessor that can address 120K bytes of external memory (Figure 3).

Three basic address spaces are available to support this wide range of configurations: program memory (internal and external), data memory (external) and the register file (internal). The **256**-byte random-access register file is composed of **236** general-purpose registers, four I/O port registers, and 16 control and status registers.

To unburden the program from coping with real-time problems such as serial data communication and counting/timing, an asynchronous receiver/transmitter (UART) and two counter/timers with a large number of user-selectable modes are offered on-chip. Hardware support for the UART is minimized because one of the on-chip timers supplies the bit rate.




Figure 3. Functional Block Diagram

STANDBY MODE

The Z86C11's standby modes are:

□ Stop

🛛 Halt

The Stop instruction stops the internal clock and clock oscillation; the Halt instruction stops the internal clock but not clock oscillation.

A reset input releases the standby mode.

POWER DOWN INSTRUCTIONS

The Z86C91 has two instructions to reduce power consumption during standby operation. HALT turns off the processor and UART while the counter/timers and external interrupts IRQ0, IRQ1, and IRQ2 remain active.

When an interrupt occurs the processor resumes execution after servicing the interrupt. STOP turns off the clock to the entire Z86C91 and reduces the standby current to 10

PIN DESCRIPTION

AS. Address Strobe (output, active Low). Address Strobe is pulsed once at the beginning of each machine cycle. Addresses output via Port 1 for all external program or data memory transfers are valid at the trailing edge of \overline{AS} . Under program control, \overline{AS} can be placed in the high-impedance state along with Ports 0 and 1, Data Strobe and Read/Write.

DS. Data Strobe (output, active Low). Data Strobe is activated once for each external memory transfer.

 $P0_0-P0_7$, $P1_0-P1_7$, $P2_0-P2_7$, $P3_0-P3_7$. *I/O Port Lines* (input/outputs, TTL-compatible). These 32 lines are divided into four 8-bit I/O ports that can be configured under program control for I/O or external

ADDRESS SPACE

Program Memory. The 16-bit program counter addresses 64K bytes of program memory space. Program memory can be located in two areas: one internal and the other external (Figure 4). The first 4096 bytes consist of on-chip mask-programmed ROM. At addresses 4096 and greater, the Z86C11 executes external program memory fetches.

The first 12 bytes of program memory are reserved for the interrupt vectors. These locations contain six 16-bit vectors that correspond to the six available interrupts.

Data Memory. The Z86C11 can address 60K bytes of external data memory beginning at location 4096 (Figure 5). External data memory may be included with or separated from the external program memory space. $\overline{\text{DM}}$, an optional I/O function that can be programmed to appear on pin P3₄, is used to distinguish between data and program memory space.

Register File. The **256**-byte register file includes four I/O port registers (R0-R3), **236** general-purpose registers (R4-R **239**) and 16 control and status registers (R240-R255).

microamps. The stop mode is terminated by reset, which causes the processor to restart the application program at address 12.

To complete an instruction prior to entering standby mode, use the instructions:

LD TMR, #00 NOP STOP or HALT

memory interface (Figure 3).

RESET. *Reset* (input, active Low). RESET initializes the Z86C11. When RESET is deactivated, program execution begins from internal program location 000C_H.

R/W. Read/Write (output). R/W is Low when the Z86C11 is writing to external program or data memory.

XTAL1, XTAL2. Crystal 1, Crystal 2 (time-base input and output). These pins connect a parallelresonant crystal (12 MHz maximum) or an external single-phase clock (12 MHz maximum) to the on-chip clock oscillator and buffer.

These registers are assigned the address locations shown in Figure 6.

Z86C11 instructions can access registers directly or indirectly with an 8-bit address field. The Z86C11 also allows short 4-bit register addressing using the Register Pointer (one of the control registers). In the 4-bit mode, the register file is divided into 16 working register groups, each occupying 16 contiguous locations (Figure 6). The Register Pointer addresses the starting location of the active working-register group (Figure 7).

Note: Register Bank E0-EF can only be accessed through working register and indirect addressing modes.

Stacks. Either the internal register file or the external data memory can be used for the stack. A 16-bit Stack Pointer (R254 and R255) is used for the external stack, which can reside anywhere in data memory between locations 4096 and 65535. An 8-bit Stack Pointer (R255) is used for the internal stack that resides within the 124 general-purpose registers (R4-R127).




Figure 4. Program Memory Map




Figure 6. The Register File




Figure 5. Data Memory Map




Figure 7. The Register Pointer


SERIAL INPUT/OUTPUT

Port 3 lines $P3_0$ and $P3_7$ can be programmed as serial I/O lines for full-duplex serial asynchronous receiver/transmitter operation. The bit rate is controlled by Counter/Timer 0, with a maximum rate of 62.5K bits/second for 8 MHz.

The Z86C11 automatically adds a start bit and two stop bits to transmitted data (Figure 8). Odd parity is also available as an option. Eight data bits are always transmitted, regardless

of parity selection. If parity is enabled, the eighth bit is the odd parity bit. An interrupt request (IRQ₄) is generated on all transmitted characters.

Received data must have a start bit, eight data bits and at least one stop bit. If parity is on, bit 7 of the received data is replaced by a parity error flag. Received characters generate the IRQ_3 interrupt request.



COUNTER/TIMERS

The Z86C11 contains two 8-bit programmable counter/ timers (T_0 and T_1), each driven by its own 6-bit programmable prescaler. The T_1 prescaler can be driven by internal or external clock sources; however, the T_0 prescaler is driven by the internal clock only.

The 6-bit prescalers can divide the input frequency of the clock source by any number from 1 to 64. Each prescaler drives its counter, which decrements the value (1 to 256) that has been loaded into the counter. When the counter reaches the end of count, a timer interrupt request— IRQ_4 (T₀) or IRQ_5 (T₁)—is generated.

The counters can be started, stopped, restarted to continue, or restarted from the initial value. The counters can also be programmed to stop upon reaching zero (single-pass mode) or to automatically reload the initial value and continue counting (modulo-n continuous mode). The counters, but not the prescalers, can be read any time without disturbing their value or count mode.

The clock source for T_1 is user-definable and can be the internal microprocessor clock divided by four, or an external signal input via Port 3. The Timer Mode register configures the external timer input as an external clock (1 MHz maximum), a trigger input that can be retriggerable or non-retriggerable, or as a gate input for the internal clock. The counter/timers can be programmably cascaded by connecting the T_0 output to the input of T_1 . Port 3 line P3₆ also serves as a timer output (T_{OUT}) through which T_0 , T_1 or the internal clock can be output.

I/O PORTS

The Z86C11 has 32 lines dedicated to input and output. These lines are grouped into four ports of eight lines each and are configurable as input, output or address/data. Under software control, the ports can be programmed to provide address outputs, timing, status signals, serial I/O, and parallel I/O with or without handshake. All ports have active pull-ups and pull-downs compatible with TTL loads.

Port 1 can be programmed as a byte I/O port or as an address/data port for interfacing external memory. When used as an I/O port, Port 1 may be placed under handshake control. In this configuration, Port 3 lines $P3_3$ and $P3_4$ are used as the handshake controls RDY_1 and \overline{DAV}_1 (Ready and Data Available).

Memory locations greater than 4096 are referenced through Port 1. To interface external memory, Port 1 must be programmed for the multiplexed Address/Data mode. If more than 256 external locations are required, Port 0 must output the additional lines.

Port 0 can be programmed as a nibble I/O port, or as an address port for interfacing external memory. When used as an I/O port, Port 0 may be placed under handshake control. In this configuration, Port 3 lines $P3_2$ and $P3_5$ are used as the handshake controls $\overline{DAV_0}$ and RDY_0 . Handshake signal assignment is dictated by the I/O direction of the upper nibble $P0_4$ - $P0_7$.

For external memory references, Port 0 can provide address bits A_8 - A_{11} (lower nibble) or A_8 - A_{15} (lower and upper nibble) depending on the required address space. If the address range requires 12 bits or less, the upper nibble of Port 0 can be programmed independently as I/O while the lower nibble


Port 2 bits can be programmed independently as input or output. This port is always available for I/O operations. In addition, Port 2 can be configured to provide open-drain outputs.

Like Ports 0 and 1, Port 2 may also be placed under handshake control. In this configuration, Port 3 lines $P3_1$ and $P3_6$ are used as the handshake controls lines \overline{DAV}_2 and RDY₂. The handshake signal assignment for Port 3 lines $P3_1$ and $P3_6$ is dictated by the direction (input or output) assigned to bit 7 of Port 2.


Port 3 lines can be configured as I/O or control lines. In either case, the direction of the eight lines is fixed as four input $(P3_0-P3_3)$ and four output $(P3_4-P3_7)$. For serial I/O, lines $P3_0$ and $P3_7$ are programmed as serial in and serial out respectively.

Port 3 can also provide the following control functions: handshake for Ports 0, 1 and 2 (\overline{DAV} and RDY); four external interrupt request signals (IRQ_0 - IRQ_3); timer input and output signals (T_{IN} and T_{OUT}) and Data Memory Select (\overline{DM}).


Port 1 can be placed in the high-impedance state along with Port 0, \overrightarrow{AS} , \overrightarrow{DS} and \overrightarrow{RW} , allowing the Z86C11 to share common resources in multiprocessor and DMA applications. Data transfers can be controlled by assigning P3₃ as a Bus Acknowledge input, and P3₄ as a Bus Request output.




is used for addressing. When Port 0 nibbles are defined as address bits, they can be set to the high-impedance state along with Port 1 and the control signals \overline{AS} , \overline{DS} and R/\overline{W} .









INTERRUPTS

The Z86C11 allows six different interrupts from eight sources: the four Port 3 lines P30-P33, Serial In, Serial Out, and the two counter/timers. These interrupts are both maskable and prioritized. The Interrupt Mask register globally or individually enables or disables the six interrupt requests. When more than one interrupt is pending, priorities are resolved by a programmable priority encoder that is controlled by the Interrupt Priority register.

All Z86C11 interrupts are vectored. When an interrupt request is granted, an interrupt machine cycle is entered. This disables all subsequent interrupts, saves the Program

CLOCK

The on-chip oscillator has a high-gain, parallel-resonant amplifier for connection to a crystal or to any suitable external clock source (XTAL1 = Input, XTAL2 = Output).

The crystal source is connected across XTAL1 and XTAL2. using the recommended capacitors ($C_1 \le 15$ pf) from each

INSTRUCTION SET NOTATION

Addressing Modes. The following notation is used to describe the addressing modes and instruction operations as shown in the instruction summary.

IRR	Indirect register pair or indirect working-register pair address
Irr	Indirect working-register pair only
X	Indexed address
DA	Direct address
RA	Relative address
IM	Immediate
R	Register or working-register address
r	Working-register address only
IR	Indirect-register or indirect working-register address
ir RR	Indirect working-register address only Register pair or working register pair address

Symbols. The following symbols are used in describing the instruction set.

dst	Destination location or contents
src	Source location or contents
CC	Condition code (see list)
@	Indirect address prefix
SP	Stack pointer (control registers 254-255)
PC	Program counter
FLAGS	Flag register (control register 252)
RP	Register pointer (control register 253)
IMR	Interrupt mask register (control register 251)

Counter and status flags, and branches to the program memory vector location reserved for that interrupt. This memory location and the next byte contain the 16-bit address of the interrupt service routine for that particular interrupt request.

Polled interrupt systems are also supported. То accommodate a polled structure, any or all of the interrupt inputs can be masked and the Interrupt Request register polled to determine which of the interrupt requests needs service.

pin to ground. The specifications for the crystal are as follows:

AT cut, parallel resonant

Fundamental type, 12 MHz maximum

B Series resistance, $R_s \leq 100 \Omega$

Assignment of a value is indicated by the symbol "←". For example,

$dst \leftarrow dst + src$

indicates that the source data is added to the destination data and the result is stored in the destination location. The notation "addr(n)" is used to refer to bit "n" of a given location. For example,

dst (7)

refers to bit 7 of the destination operand.

Flags. Control Register R252 contains the following six flags:

С	Carry flag						
Z S	Zero flag						
S	Sign flag						
V	Overflow flag						
D	Decimal-adjust flag						
H	Half-carry flag						
Affected flags are indicated by:							

0	Cleared	to zero


1 Set to one	
--------------	--

- Set or cleared according to operation
- Unaffected
- Х Undefined

CONDITION CODES

Value	Mnemonic		Meaning	Flags Set
1000			Always true	
0111	۰C		Carry	C = 1
1111	NC		No carry	C = 0
0110	Z		Zero	Z = 1
1110	NZ		Not zero	Z = 0
1101	PL		Plus	S = 0
0101	MI		Minus	S = 1
0100	OV		Overflow	V = 1
1100	NOV		No overflow	V = 0
0110	EQ		Equal	Z = 1
1110	NE		Not equal	Z = 0
1001	GE		Greater than or equal	(S XOR V) = 0
0001	LT		Less than	(S XOR V) = 1
1010	GT		Greater than	[Z OR (S XOR V)] = 0
0010	LE	N .	Less than or equal	[Z OR (S XOR V)] = 1
1111	UGE		Unsigned greater than or equal	C = 0
0111	ULT		Unsigned less than	C = 1
1011	UGT		Unsigned greater than	(C = 0 AND Z = 0) = 1
0011	ULE		Unsigned less than or equal	(C OR Z) = 1
0000			Never true	_

INSTRUCTION FORMATS



Two-Byte Instructions

Three-Byte Instructions

INSTRUCTION SUMMARY

Instruction	Addr Mode	Opcode Byte	Flags Affected						
and Operation	dst src	(Hex)	С	z	s	v	D	н	
ADC dst,src dst ← dst + src + C	(Note 1)	1□	*	#	\$	*	0	*	
ADD dst,src dst ← dst + src	(Note 1)	0□	*	*	*	*	0	*	
AND dst,src dst ← dst AND src	(Note 1)	5□		*	*	0			
CALL dst SP \leftarrow SP - 2 @SP \leftarrow PC; PC \leftarrow ds	DA IRR t	D6 D4							
CCF C ← NOT C	-	EF	*		-		-	_	
CLR dst dst ← 0	R IR	B0 B1							
COM dst dst ← NOT dst	R IR	60 61	-	*	*	0			
CP dst,src dst – src	(Note 1)	A	*	*	*	#			
DA dst dst ← DA dst	R IR	40 41	**	*	*	Х			
DEC dst dst ← dst – 1	R IR	00 01		*	*	*			
DECW dst dst ← dst – 1	RR IR	80 81		*	*	*	-		
DI IMR (7) ← 0		8F		_			-		
DJNZ r,dst $r \leftarrow r - 1$ if $r \neq 0$ PC \leftarrow PC + dst Range: +127, -128	RA	rA r = 0 - F							
EI IMR (7) ← 1		9F			_			_	
HALT	```	7F							
INC dst dst ← dst + 1	r R IR	rE = 0 - F 20 21		*	*	*			
INCW dst dst ← dst + 1	RR IR	A0 A1	-	*	*	*			
IRET FLAGS ← @SP; SP ←	-SP + 1	BF	*	*	*	*	*	*	

Instruction	Addr	Mode	Opcode	Flags Affected					
Instruction and Operation	dst	src	Byte (Hex)	С	z	s	v	D	н
JP cc,dst	DA	,	cD						
if cc is true			c = 0 - F						
PC ← dst	IRR		30				,		
JR cc,dst	RA		сВ						_
if cc is true,			c = 0 - F						
PC ← PC + dst									
Range: +127, -128									
LD dst,src	r	Im	rC	`					_
dst ← src	r	R	r8						
	R	r	r9						
			r = 0 - F						
	r	Ϋ́	C7						
	Х	r	D7						
	r	lr.	E3						
	lr	r	F3						
	R	R	E4						
	R	IR	E5						
	R	IM	E6						
	IR	IM	E7						
• • • • • • • • • • •	IR	R	F5						
LDC dst,src	r	Irr	C2						
dst ← src	Irr	r	D2						
			C3					<u> </u>	
LDCI dst,src	lr tuu	lrr		_					
dst ← src	Irr	lr	D3						
$r \leftarrow r + 1; rr \leftarrow rr + 1$									
LDE dst,src	r	Irr	82						
dst ← src	Irr	r	92						
LDEI dst.src	Ir	Irr	83		_			_	_
dst ← src	Irr	Ir	93						
r ← r + 1; rr ← rr + 1									
NOP			FF						_
	(No	te 1)	4□		*	*	0		
OR dst,src dst ← dst OR src			4		*	*	0		
POP dst	R		50						
dst ← @SP;	IR		51						
SP ← SP + 1									
PUSH src		R	70						
SP ← SP - 1; @SP <	- src	IR	71						
RCF			CF	0					-
C ← 0			0.	0					
RET			AF						
$PC \leftarrow @SP; SP \leftarrow SP$	+ 2		/ \1		_	-	_	-	
			00						
RL dst] R IR		90 91	*	*	*	*		
	IH		อเ						

INSTRUCTION SUMMARY (Continued)

	Addr Mode					Flags Affected						
Instruction and Operation	dst	src	Byte (Hex)	С	Z	S	۷	D	H			
RLC dst	- R }- IR		10 11	*	*	*	*	-				
RR dst] R IR		E0 E1	*	*	*	*					
RRC dst	ר R ואר		C0 C1	*	*	*	*					
SBC dst,src dst ← dst ← src ← C	(No	te 1)	3□	*	*	*	*	1	*			
SCF C ← 1			DF	1	—							
	Р ^R IR		D0 D1	*	*	*	0	_	_			
SRP src RP ← src		lm	31		, 		_	_	_			
STOP			6F									
SUB dst,src dst ← dst ← src	(No	te 1)	2□	*	*	*	*	1	*			
SWAP dst	ି R IR		F0 F1	Х	*	*	Х					
TCM dst,src (NOT dst) AND src	(No	te 1)	6□		*	*	0		_			

lu o hu o hi o u	Addr	Addr Mode Opcode		F	lag	ffected			
Instruction and Operation	dst	src	Byte (Hex)	С	z	s	۷	D	н
TM dst,src dst AND src	(Note 1)		7□		*	*	0		_
XOR dst,src dst ← dst XOR src	(Note 1)		B□		*	*	0		

NOTE: These instructions have an identical set of addressing modes, which are encoded for brevity. The first opcode nibble is found in the instruction set table above. The second nibble is expressed symbolically by a □ in this table, and its value is found in the following table to the left of the applicable addressing mode pair.

For example, the opcode of an ADC instruction using the addressing modes r (destination) and Ir (source) is 13.

Ad	dr Mode	Lower
dst	src	Opcode Nibble
r	r	2
r	lr	3
R	R	4
R	IR	5
R	Í M	6
IR	IM	7

REGISTERS





Figure 11. Control Registers

REGISTERS (Continued)






OPCODE MAP

								Lower Nib	ble (Hex)							
	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F
0	6.5 DEC R ₁	6.5 DEC IR ₁	6.5 ADD r ₁ .r ₂	6,5 ADD r ₁ .lr ₂	10.5 ADD R ₂ .R ₁	10.5 ADD IR ₂ .R ₁	10,5 ADD R ₁ .IM	10,5 ADD IR ₁ .IM	6.5 LD r ₁ .R ₂	6,5 LD r ₂ ,R ₁	12/10,5 DJNZ r ₁ .RA	12/10.0 JR cc,RA	6.5 LD r ₁ .IM	12/10.0 JP cc.DA	6.5 INC r1	
1	6.5 RLC R ₁	6.5 RLC IR ₁	6.5 ADC r _{1.} r ₂	6,5 ADC r ₁ ,lr ₂	10,5 ADC R ₂ ,R ₁	10.5 ADC IR ₂ .R ₁	10,5 ADC R ₁ ,IM	10.5 ADC IR ₁ .IM								
2.	6.5 INC R ₁	6,5 INC IR ₁	6,5 SUB r ₁ ,r ₂	6,5 SUB r ₁ ,lr ₂	10,5 SUB R ₂ ,R ₁	10,5 SUB IR ₂ ,R ₁	10,5 SUB R ₁ ,IM	10,5 SUB IR ₁ ,IM								
3	8.0 JP IRR ₁	6,1 • SRP IM	6,5 SBC r ₁ ,r ₂	6,5 SBC r ₁ .lr ₂	10,5 SBC R ₂ ,R ₁	10,5 SBC IR ₂ ,R ₁	10,5 SBC R ₁ ,IM	10,5 SBC IR ₁ ,IM								
4	8,5 DA R ₁	8,5 DA IR ₁	6,5 OR r ₁ ,r ₂	6,5 OR r ₁ ,lr ₂	10,5 OR R ₂ ,R ₁	10,5 OR IR ₂ ,R ₁	10,5 OR R ₁ ,IM	10,5 OR IR ₁ ,IM								
5	10,5 POP R ₁	10,5 POP IR ₁	6,5 AND r1,r2	6,5 AND r ₁ .lr ₂	10,5 AND R ₂ ,R ₁	10,5 AND IR ₂ ,R ₁	10,5 AND R ₁ .IM	10,5 AND IR ₁ ,IM								
6	6,5 COM R ₁	6,5 COM IR ₁	6,5 TCM r ₁ ,r ₂	6,5 TCM r ₁ ,lr ₂	10,5 TCM R ₂ ,R ₁	10,5 , TCM IR ₂ ,R ₁	10,5 TCM R ₁ ,IM	10,5 TCM IR ₁ ,IM								6,0 STO
7	10/12,1 PUSH R ₂	12/14,1 PUSH IR ₂	6,5 TM 1,12	6,5 TM r ₁ ,lr ₂	10,5 TM R ₂ ,R ₁	10,5 TM IR ₂ ,R ₁	10,5 TM R ₁ .IM	10,5 . TM IR ₁ ,IM								7,0 HAI
8	10,5 • DECW RR1	10,5 DECW IR ₁	12,0 LDE r ₁ ,irr ₂	18,0 LDEI Ir ₁ ,Irr ₂												6.1 DI
9	6,5 RL R ₁	6,5 RL IR ₁	12,0 LDE r ₂ ,irr ₁	18,0 LDEI Ir ₂ ,Irr ₁											- 1 - 1	6.1 El
A	10,5 INCW RR ₁	10,5 INCW IR ₁	6,5 CP r ₁ ,r ₂	6,5 CP r ₁ .lr ₂	10,5 CP R ₂ ,R ₁	10,5 CP IR ₂ ,R ₁	10.5 CP R ₁ .IM	10,5 CP IR ₁ ,IM				-				14. RE
в	6,5 CLR • R ₁	6,5 CLR IR ₁	6,5 XOR r ₁ ,r ₂	6,5 XOR r ₁ .lr ₂	10,5 XOR R ₂ .R ₁	10,5 XOR IR ₂ .R ₁	10.5 XOR R ₁ .IM	10,5 XOR IR ₁ ,IM								16. IRE
С	6,5 RRC R ₁	6,5 RRC IR ₁	12,0 LDC r ₁ .lrr ₂	18,0 LDCI Ir ₁ ,Irr ₂				10,5 LD r ₁ ,x,R ₂								6.5 RC
D	6,5 SRA R ₁	6,5 SRA IR ₁	12,0 LDC r ₂ ,lrr ₁	18,0 LDCI Ir ₂ ,Irr ₁	20,0 CALL* IRR ₁		20,0 CALL DA	10,5 LD r ₂ ,x,R ₁								6.5 SÇI
E	6,5 RR R ₁	6,5 RR IR ₁	ę.	6,5 LD r ₁ ,IR ₂	10,5 LD R ₂ ,R ₁	10,5 LD IR ₂ ,R ₁	10,5 LD R ₁ .IM	10,5 LD IR ₁ ,IM								6.5 CC
F	8,5 SWAP R ₁	8,5 SWAP IR ₁		6,5 LD Ir ₁ ,r ₂		10,5 LD R ₂ ,IR ₁			V	V		∀	Å			6.0 NO

Bytes per Instruction



Legend: R = 8-bit address r = 4-bit address R_1 or $r_1 = D$ st address R_2 or $r_2 = S$ rc address

Sequence: Opcode, First Operand, Second Operand

NOTE: The blank areas are not defined.

ABSOLUTE MAXIMUM RATINGS

Voltages on all pins with respect

to GND -0.3V to +7.0V Operating Ambient

STANDARD TEST CONDITIONS

The DC characteristics listed below apply for the following standard test conditions, unless otherwise noted. All voltages are referenced to GND. Positive current flows into the referenced pin.

Standard conditions are as follows:

 $\blacksquare +4.5 \leq Vcc \leq +5.5V$

☑ GND = 0V

0 $C \le T_A \le +70$ C for S (Standard temperature)

■ -40 C ≤ T_A ≤+100 C for E (Extended temperature)

DC CHARACTERISTICS

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




Figure 12. Test Load 1

Symbol	Parameter	Min	Тур	Max	Unit	Condition
V _{CH}	Clock Input High Voltage	3.8		V _{CC}	V	Driven by External Clock Generator
V _{CL}	Clock Input Low Voltage	- 0.3	•	0.8	V	Driven by External Clock Generator
VIH	Input High Voltage	2.0		V _{CC}	V	
V _{IL}	Input Low Voltage	-0.3		0.8	V	
V _{RH}	Reset Input High Voltage	3.8		V _{CC}	V	
V _{RL}	Reset Input Low Voltage	-0.3		0.8	V	
VOH	Output High Voltage	2.4			V	$I_{OH} = -250 \mu A$
VOH	Output High Voltage	VCC -100m	١V		V	IOH = -100μA
VOL	Output Low Voltage	······		0.4	V	$I_{OL} = +2.0 \text{ mA}$
կլ	Input Leakage	- 10		10	μA	$0V \leq V_{IN} \leq + 5.25V$
IOL	Output Leakage	- 10		10	μA	$0V \le V_{IN} \le + 5.25V$
IIR	Reset Input Current			- 50	μA	$V_{CC} = +5.25V, V_{RL} = 0V$
Icc	Supply Current			30	mA	All outputs and I/O pins floating , 12 MH:
ICC1	Standby Current		5		mA	Halt Mode
ICC2	Standby Current			10	μA	Stop Mode

I_{CC}2 requires loading TMR (%F1) with any value prior to STOP execution.

Use the sequence: LD TMR, #00 NOP STOP




Figure 13. External I/O or Memory Read/Write

AC CHARACTERISTICS

External I/O or Memory Read and Write Timing

				12 MHz		MHz		
Number	Symbol	Parameter	Min	Max	Min	Max	Notes*†°	
1	TdA(AS)	Address Valid to AS t Delay	35		20		2,3	
2	TdAS(A)	AS ↑ to Address Float Delay	45		- 30		2,3	
3	TdAS(DR)	AS t to Read Data Required Valid		220		180	1,2,3	
4	TwAS	AS Low Width	55		35		2,3	
5	TdAz(DS)	Address Float to DS ↓	0		. 0			
6	TwDSR	DS (Read) Low Width	185		135		1,2,3	
7	TwDSW	DS (Write) Low Width	110		80		1,2,3	
8	TdDSR(DR)	DS ↓ to Read Data Required Valid		130		75	1,2,3	
9	ThDR(DS)	Read Data to DS † Hold Time	0		0			
10	TdDS(A)	DS ↑ to Address Active Delay	45		20		2,3	
11	TdDS(AS)	DS ↑ to AS ↓ Delay	55		20		2,3	
12	TdR/W(AS)	R/₩ Valid to AS ↑ Delay	30		20		2,3	
13	TdDS(R/W)	DS ↑ to R/W Not Valid	35		20		2,3	
14	TdDW(DSW)	Write Data Valid to DS (Write) ↓ Delay	35		25		2,3	
15	TdDS(DW)	DSt to Write Data Not Valid Delay	35		20		2,3	
16	TdA(DR)	Address Valid to Read Data Required Va	lid	255		200	1,2,3	
17	TdAS(DS)	AS ↑ to DS ↓ Delay	55		40		2,3	

NOTES:

1. When using extended memory timing add 2 TpC.

2. Timing numbers given are for minimum TpC.

3. See clock cycle time dependent characteristics table.

* All units in nanoseconds (ns).

† Test Load 1

° All timing references use 2.0V for a logic "1" and 0.8V for a logic "0".




Figure 14. Additional Timing

AC CHÁRACTERISTICS

Additional Timing Table

			12 MHz		16	MHz	•
Number	Symbol	Parameter	Min	Max	Min	Max	Notes*
1	ТрС	Input Clock Period	83	1000	62.5	1000	1
2	TrC,TfC	Clock Input Rise and Fall Times		15		10	1
3	TwC	Input Clock Width	70		21		1
4	TwTinL	Timer Input Low Width	70		50		2
5	TwTinH	Timer Input High Width	3TpC		ЗТрС		2
6	TpTin	Timer Input Period	8TpC		8ТрС		2
7	TrTin,TfTin	Timer Input Rise and Fall Times		100		100	2
8A	TwiL	Interrupt Request Input Low Time	70		50		2,4
8B	Twill	Interrupt Request Input Low Time	3TpC		ЗТрС		2,5
9	TwiH	Interrupt Request Input High Time	3TpC		3TpC		2,3

NOTES:

1. Clock timing references use 3.8V for a logic "1" and 0.8V for a logic "0".


2. Timing references use 2.0V for a logic "1" and 0.8V for a logic "0".

3. Interrupt request via Port 3.

4. Interrupt request via Port 3 (P31-P33).

5. Interrupt request via Port 3 (P30).

* Units in nanoseconds (ns).



AC CHARACTERISTICS

Handshake Timing

			12MHz,		
Number	Symbol	Parameter	Min	Max	Notes†'
1	TsDI(DAV)	Data In Setup Time	0		
2	ThDI(DAV)	Data In Hold Time	145		
3	TwDAV	Data Available Width	110		
4	TdDAVIf(RDY)	DAV ↓ Input to RDY ↓ Delay	20	115	1,2
5	TdDAVOf(RDY)	DAV ↓ Output to RDY ↓ Delay	0		1,3
6	TdDAVIr(RDY)	DAV † Input to RDY † Delay		115	1,2
7	TdDAVOr(RDY)	DAV ↑ Output to RDY ↑ Delay	0		1,3
8	TdDO(DAV)	Data Out to DAV ↓ Delay	Трс		1
9	TdRDY(DAV)	RDY ↓ Input to DAV ↑ Delay	0	130	1

NOTES:

1. Test load 1

2. Input handshake

3. Output handshake

All timing references use 2.0V for a logic "1" and 0.8V for a logic "0".
Units in nanoseconds (ns).



Z86C21/Z86E21 CMOS CMOS Z8[®] 8K ROM MCU

June 1987


FEATURES

- Complete microcomputer, 8K bytes of ROM, 256 bytes of RAM, 32 I/O lines, and up to 56K bytes addressable external space each for program and data memory.
- 256-byte register file, including 236 general-purpose registers, 4 I/O port registers, and 16 status and control registers.
- ¹⁰ Minimum instruction execution time of 0.6 μ s, average of 1.0 μ s.
- Vectored, priority interrupts for I/O, counter/timers, and UART.
- Full-duplex UART and two programmable 8-bit counter/ timers, each with a 6-bit programmable prescaler.

- **E** Register Pointer so that short, fast instructions can access any of 16 working-register groups in .6 μ s.
- On-chip oscillator which accepts crystal or external clock drive.
- Standby modes—Halt and Stop
- Single + 5V power supply—all pins TTL-compatible.
- 12 and 16 MHz.
- CMOS process
- Z86E21 compatible field—programmable version same feature set.

GENERAL DESCRIPTION

The Z86C21 microcomputer (Figures 1 and 2) introduces a new level of sophistication to singlechip architecture. Compared to earlier single-chip microcomputers, the Z86C21 offers faster execution; more efficient use of memory; more sophisticated interrupt, input/output and bit-manipulation capabilities; and easier system expansion.



General Purpose Microcontroller

Under program control, the Z86C21 can be tailored to the needs of its user. It can be configured as a stand-alone microcomputer with 8K bytes of internal ROM, a traditional microprocessor that manages up to 112K bytes of external memory, or

Field Programmable Version

The Z86E21 is a pin compatible Onetime Programmable version of the Z86C21. The Z86E21 contains 8K bytes of EPROM memory in place of the 8K bytes of masked ROM on the Z86C21. The

ARCHITECTURE

Z86C21 architecture is characterized by a flexible I/O scheme, an efficient register and address space structure and a number of ancillary features that are helpful in many applications.

Microcomputer applications demand powerful I/O capabilities. The **Z86C21** fulfills this with 32 pins dedicated to input and output. These lines are grouped into four ports of eight lines each and are configurable under software control to provide timing, status signals, serial or parallel I/O with or without handshake, and an address/data bus for interfacing external memory.

Because the multiplexed address/data bus is merged with the I/O-oriented ports, the **Z86C21** can assume many different memory and I/O configurations. These configurations range from a self-contained microcomputer to a a parallel-processing element in a system with other processors and peripheral controllers linked by the Z-BUS bus. In all configurations, a large number of pins remain available for I/O.

Z86E21 also contains a programmable memory protect feature to provide program security by disabling all external accesses to the internal EPROM array.

microprocessor that can address 120K bytes of external memory (Figure 3).

Three basic address spaces are available to support this wide range of configurations: program memory (internal and external), data memory (external) and the register file (internal). The 256-byte random-access register file is composed of 236 general-purpose registers, 4 I/O port registers, and 16 control and status registers.

To unburden the program from coping with real-time problems such as serial data communication and counting/timing, an asynchronous receiver/transmitter (UART) and two counter/timers with a large number of user-selectable modes are offered on-chip. Hardware support for the UART is minimized because one of the on-chip timers supplies the bit rate.




Figure 3. Functional Block Diagram

STANDBY MODE

The Z86C21's standby modes are:

Stop

Halt

The Stop instruction stops the internal clock and clock oscillation; the Halt instruction stops the internal clock but not clock oscillation.

PIN DESCRIPTION

AS. Address Strobe (output, active Low). Address Strobe is pulsed once at the beginning of each machine cycle. Addresses output via Port 1 for all external program or data memory transfers are valid at the trailing edge of \overline{AS} . Under program control, \overline{AS} can be placed in the high-impedance state along with Ports 0 and 1, Data Strobe and Read/Write.

DS. Data Strobe (output, active Low). Data Strobe is activated once for each external memory transfer.

P00-P07, P10-P17, P20-P27, P30-P37. *I/O Port Lines* (input/outputs, TTL-compatible). These 32 lines are divided into four 8-bit I/O ports that can be configured under program control for I/O or external memory interface (Figure 3).

ADDRESS SPACE

Program Memory. The 16-bit program counter addresses 64K bytes of program memory space. Program memory can be located in two areas: one internal and the other external (Figure 4). The first **8192** bytes consist of on-chip mask-programmed ROM. At addresses **8192** and greater, the **Z86C21** executes external program memory fetches.

The first 12 bytes of program memory are reserved for the interrupt vectors. These locations contain six 16-bit vectors that correspond to the six available interrupts.

Data Memory. The **Z86C21** can address **56K** bytes of external data memory beginning at location 4096 (Figure 5). External data memory may be included with or separated from the external program memory space. \overline{DM} , an optional I/O function that can be programmed to appear on pin P3₄, is used to distinguish between data and program memory space.

Register File. The 256-byte register file includes 4 I/O port registers (R0-R3), 236 general-purpose registers (R4-R239) and 16 control and status registers (R240-R255).

A reset input releases the standby mode.

To complete an instruction prior to entering standby mode, use the instructions:

 $NOP(FF_H) + STOP(6F_H)$ $NOP(FF_H) + HALT(7F_H)$

RESET. *Reset* (input, active Low). **RESET** initializes the **Z86C21**. When **RESET** is deactivated, program execution begins from internal program location 000C_H.

R/W. *Read/Write* (output). R/W is Low when the **Z86C21** is writing to external program or data memory.

XTAL1, XTAL2. Crystal 1, Crystal 2 (time-base input and output). These pins connect a parallel-resonant crystal (12 or 20 MHz maximum) or an external singlephase clock (12 or 20 MHz maximum) to the on-chip clock oscillator and buffer.

These registers are assigned the address locations shown in Figure 6.

Z86C21 instructions can access registers directly or indirectly with an 8-bit address field. The Z86C21 also allows short 4-bit register addressing using the Register Pointer (one of the control registers). In the 4-bit mode, the register file is divided into 16 working register groups, each occupying 16 contiguous locations (Figure 6). The Register Pointer addresses the starting location of the active working-register group (Figure 7). Note: Register Bank E0-EF can only be accessed through working register and indirect addressing mode.

Stacks. Either the internal register file or the external data memory can be used for the stack. A 16-bit Stack Pointer (R254 and R255) is used for the external stack, which can reside anywhere in data memory between locations 4096 and 65535. An 8-bit Stack Pointer (R255) is used for the internal stack that resides within the 124 general-purpose registers (R4-R127).




Figure 4. Program Memory Map






Figure 6. The Register File










SERIAL INPUT/OUTPUT

Port 3 lines $P3_0$ and $P3_7$ can be programmed as serial I/O lines for full-duplex serial asynchronous receiver/transmitter operation. The bit rate is controlled by Counter/Timer 0.

The **Z86C21** automatically adds a start bit and two stop bits to transmitted data (Figure 8). Odd parity is also available as an option. Eight data bits are always transmitted, regardless

of parity selection. If parity is enabled, the eighth bit is the odd parity bit. An interrupt request (IRQ₄) is generated on all transmitted characters.

Received data must have a start bit, eight data bits and at least one stop bit. If parity is on, bit 7 of the received data is replaced by a parity error flag. Received characters generate the IRQ₃ interrupt request.



COUNTER/TIMERS

The **Z86C21** contains two 8-bit programmable counter/ timers (T_0 and T_1), each driven by its own 6-bit programmable prescaler. The T_1 prescaler can be driven by internal or external clock sources; however, the T_0 prescaler is driven by the internal clock only.

The 6-bit prescalers can divide the input frequency of the clock source by any number from 1 to 64. Each prescaler drives its counter, which decrements the value (1 to 256) that has been loaded into the counter. When the counter reaches the end of count, a timer interrupt request— IRQ_4 (T₀) or IRQ_5 (T₁)—is generated.

The counters can be started, stopped, restarted to continue, or restarted from the initial value. The counters can also be programmed to stop upon reaching zero (single-pass mode) or to automatically reload the initial value and continue counting (modulo-n continuous mode). The counters, but not the prescalers, can be read any time without disturbing their value or count mode.

The clock source for T_1 is user-definable and can be the internal microprocessor clock divided by four, or an external signal input via Port 3. The Timer Mode register configures the external timer input as an external clock (1MHz maximum), a trigger input that can be retriggerable or non-retriggerable, or as a gate input for the internal clock. The counter/timers can be programmably cascaded by connecting the T_0 output to the input of T_1 . Port 3 line P3₆ also serves as a timer output (T_{OUT}) through which T_0 , T_1 or the internal clock can be output.

I/O PORTS

The **Z86C21** has 32 lines dedicated to input and output. These lines are grouped into four ports of eight lines each and are configurable as input, output or address/data. Under software control, the ports can be programmed to provide address outputs, timing, status signals, serial I/O, and parallel I/O with or without handshake. All ports have active pull-ups and pull-downs compatible with TTL loads.

Port 1 can be programmed as a byte I/O port or as an address/data port for interfacing external memory. When used as an I/O port, Port 1 may be placed under handshake control. In this configuration, Port 3 lines $P3_3$ and $P3_4$ are used as the handshake controls RDY_1 and \overline{DAV}_1 (Ready and Data Available).

Memory locations greater than **8192** are referenced through Port 1. To interface external memory, Port 1 must be programmed for the multiplexed Address/Data mode. If more than 256 external locations are required, Port 0 must output the additional lines.

Port 0 can be programmed as a nibble I/O port, or as an address port for interfacing external memory. When used as an I/O port, Port 0 may be placed under handshake control. In this configuration, Port 3 lines $P3_2$ and $P3_5$ are used as the handshake controls $\overline{DAV_0}$ and RDY_0 . Handshake signal assignment is dictated by the I/O direction of the upper nibble $P0_4$ - $P0_7$.

For external memory references, Port 0 can provide address bits A_8 - A_{11} (lower nibble) or A_8 - A_{15} (lower and upper nibble) depending on the required address space. If the address range requires 12 bits or less, the upper nibble of Port 0 can be programmed independently as I/O while the lower nibble


Port 2 bits can be programmed independently as input or output. This port is always available for I/O operations. In addition, Port 2 can be configured to provide open-drain outputs.

Like Ports 0 and 1, Port 2 may also be placed under handshake control. In this configuration, Port 3 lines $P3_1$ and $P3_6$ are used as the handshake controls lines \overline{DAV}_2 and RDY_2 . The handshake signal assignment for Port 3 lines $P3_1$ and $P3_6$ is dictated by the direction (input or output) assigned to bit 7 of Port 2.


Port 3 lines can be configured as I/O or control lines. In either case, the direction of the eight lines is fixed as four input ($P3_0$ - $P3_3$) and four output ($P3_4$ - $P3_7$). For serial I/O, lines $P3_0$ and $P3_7$ are programmed as serial in and serial out respectively.

Port 3 can also provide the following control functions: handshake for Ports 0, 1 and 2 (\overline{DAV} and RDY); four external interrupt request signals (IRQ_0 - IRQ_3); timer input and output signals (T_{IN} and T_{OUT}) and Data Memory Select (\overline{DM}).


Port 1 can be placed in the high-impedance state along with Port 0, \overline{AS} , \overline{DS} and \overline{RW} , allowing the **Z86C21** to share common resources in multiprocessor and DMA applications. Data transfers can be controlled by assigning P3₃ as a Bus Acknowledge input, and P3₄ as a Bus Request output.




is used for addressing. When Port 0 nibbles are defined as address bits, they can be set to the high-impedance state along with Port 1 and the control signals \overline{AS} , \overline{DS} and $\overline{R/W}$.









INTERRUPTS

The **Z86C21** allows six different interrupts from eight sources: the four Port 3 lines $P3_0$ - $P3_3$, Serial In, Serial Out, and the two counter/timers. These interrupts are both maskable and prioritized. The Interrupt Mask register globally or individually enables or disables the six interrupt requests. When more than one interrupt is pending, priorities are resolved by a programmable priority encoder that is controlled by the Interrupt Priority register.

All Z86C21 interrupts are vectored through locations in program memory. When an interrupt request is granted, an interrupt machine cycle is entered. This disables all

CLOCK

The on-chip oscillator has a high-gain, parallel-resonant amplifier for connection to a crystal or to any suitable external clock source (XTAL1 = Input, XTAL2 = Output).

The crystal source is connected across XTAL1 and XTAL2, using the recommended capacitors ($C_1 \le 15$ pf) from each

GENERAL DESCRIPTION

The Z86C12 development device allows users to prototype a system with an actual hardware device and to develop the code. This code is eventually mask-programmed into the on-chip ROM for any of the 86Cxx devices (except the 86C91). Development devices are also useful in emulator appli-cations where the final system configura-tion -- memory configuration, I/O, interrupt inputs, etc. -- are unknown. The Z86C12 development device is identical to its equivalent Z86C21 microcomputer with the following exceptions:

• No internal ROM is provided, so that code is developed in off-chip memory. Five "size" inputs configure the memory boundaries.

subsequent interrupts, saves the Program Counter and status flags, and branches to the program memory vector location reserved for that interrupt. This memory location and the next byte contain the 16-bit address of the interrupt service routine for that particular interrupt request.

Polled interrupt systems are also supported. To accommodate a polled structure, any or all of the interrupt inputs can be masked and the Interrupt Request register polled to determine which of the interrupt requests needs service.

pin to ground. The specifications for the crystal are as follows:

AT cut, parallel resonant

Fundamental type, 16 MHz maximum

Series resistance, $R_s \le 100 \Omega$

• The normally internal ROM address and data lines are buffered and brought out to external pins to interface with the external memory.

D Control lines (/MAS and /MDS) are added to interface with external program memory.

The Timing and Control, I/O ports, and clock pins on the Z86C12 are identical in function to those on the 86C21. This section covers those pins that do not appear on the Z86C21 8K ROM device. The pin functions and pin assignments are shown on figure 00.

Z86C12 PIN DESCRIPTION

D0 - D7 (Inputs, TTL compatible) Data bus. These 8 lines provide the input data bus to access external memory emulating on the on-chip ROM. During read cycles in the internal memory space the data on these lines is latched in just prior to the rise of the /MDS data strobe.

A0 - A15 (Outpus TTL compatible) Address bus. During T1 these lines output the current memory address. All addresses, whether internal or external, are output.

/MAS (Output, TTL compatible) Memory Address Strobe. This line is active during every T1 cycle. The rising edge of this signal may be used to latch the current memory address on the lines A0-A15. This line is always valid; it is not tri-stated when /AS is tri-stated. /MDS (Output, TTL compatible) Memory Data Strobe. This is a timing signal used to enable the external memory to emulate the on-chip ROM. It is active only during accesses to the on-chip ROM memory space, as selected by the configuration of the SIZEn pins.

/SCLK (Output, TTL compatible) System Clock. This line is teh internal system clock.

/SYNC (Output TTL, compatible) Sync signal. This signal indicates the last clock cycle of the currently executing instruction.

/IACK (Output TTL, compatible) Interrupt Acknow-ledge. This output, when low, indicates that the Z86C12 is an interrupt cycle. /SIZE0, /SIZE1, /SIZE2, /SIZE3, SIZE4 (Inputs, TTL compatible). The /SIZEn lines control the emulation mode of the 86C12. Note that /SIZE0 - /SIZE3 are active low, while SIZE4 is active high. The functions are defined as shown in figure 00. The 86C12 should be in RESET when the state of these lines are changed. NOTE:

The SIZE pins may be configured to make the memory control signals (/MAS, /MDS, R/W, /AS, and /DS) look like the Z86C91 ROMless device, however on power-up or reset ports 0 and 1 are configured as inputs, rather than A15 - A8 and AD7 - AD0, respectively.

NAME		•	NAME	PIN	NAME	PIN		NAME	PIN
/AS	B2		A8	J5	P07	J1		P36	A7
/DS	C4		A9	K4	P10	G8		P37	A5
/MAS	E1		D0	H3	P11	G9		R/W	A1
/MDS	G3		D1	K2	P12	G10		SCLK	G2
/RESET	B3		D2	J3	P13	F8		SIZE4	F10
/SIZE0	A3		D3	К3	P14	D10		VCC	A4
/SIZE1	C5		D4	H8	P15	C10		VCC1	B6
/SIZE2	A6		D5	J10	P16	B10		VCC2	F9
/SIZE3	C6		D6	H9	P17	E9		VSS	F3
/SYNC	F1		D7	H10	P20	C9		VSS1	E2
A0	J9		IACK	F2	P21	A10		VSS2	H6
A1	H7		NC	J2	P22	B9		VSS3	E8
A10	J4		NC	C3	P23	C8		Xtal1	B5
A11	H4		NC	D8	P24	A9	` (Xtal2	A2
A12	K9		NC	H2	P25	B8			
A13	K7		NC	K1	P26	A8			
A14	K5		P00	C1	P27	C7	·		
A15	H5		P01	D3	P30	B4			
A2	K10		P02	D2	P31	B7			
A3	J8		P03	D1	P32	C2			
A4	J7		P04	E3	P33	D9			1
A5	K6		P05	G1	P34	E10			
A6	J6		P06	, H1 ++ ,- ,	P35	B1			
A7	K8								

Table 1. Z86C12 Pin Assignments

Table 2. Memory Size Configuration

SIZE4	/SIZE3	/SIZE2	/SIZE1	/SIZE0	MEMORY
0 0 0 0 0 1	1 1 1 0 1	1 1 0 1 1	1 0 1 1 1	1 0 1 1 1 1	ROMIess 2K ROM 4K ROM 8K ROM 16K ROM 32K ROM

	1	2	3	4	5	6	7	8	9	10	
A	•	• 1	•	•		•		•	•	•	
в	•	•	•			•	•	•	•		
C		. 0	•	•		•	•	•	•	-	
D	•	• .	•								
Е	•	•						•	•	•	
F	•	•	8						•		
G		•						-			
Н	•	•		•		•		• '	•	•	
J		•	•		•		۰.	-		•	
к	•,	•	•	-	•	. •	•	•		•	

TOP VIEW

141

	- 1					
TIMING	>	/RESET		+5V	_	
AND	-	R/W		GND		
CONTROL		/DS		GND		
CONTROL	4	103		Xtal1	4	CLOCK
	× >>	P00		Xtal2		CLUCK
		P01		Addiz	>	
PORT 0		P02		P20		
		P02		P21		
PROGRAM-		P03		P21		PORT 2
		P04		P22 P23		(BIT PRO-
MABLE) I/O		P05 P06		P23	A	GRAMMABLE)
UH A8-ATS		P00 P07		P24 P25		GRAMMABLE)
		PU/		P25 P26		
		P10		P26 P27		
PORT 1		P10	,	P21		
(BYTE PRO-		P12		P30	-	
GRAMMABLE)		P12		P30 P31		PORT 3
I/O OR		P13		P31 P32		SERIAL AND
AD0-AD7		P14 P15		P32 P33		PARALLEL
AUG-AUT		P15		P33		I/O CON-
		P10 P17		P34 P35		TROL
		F17		P36		INCL
		DO		P37		
	D	D1		FUI		
PROGRAM		D2		AO		
MEMORY		D3		A1		
DATA IN-		D4		A2		
PUTS		D5		A3		
		D6		Δ4	>	
		D7		A5		
	-			AG		PROGRAM
		/SIZE0		A7		MEMORY
ROM SIZE	A	/SIZE1		A8		ADDRESS
INPUTS	A	/SIZE2		A9		OUTPUTS
111-013		/SIZE3		A10		
		SIZE4		A11		
	-	0		A12		
	4	/IACK		A13		1
STATUS AND		/MAS		A14		
MEMORY CON-	- 1	/MDS		A15		
TROL		/SYNC		AIS	-	
THUL		SCLK		VCC	4	
		JULIN		VCC1		POWER
		VSS		VCC2	A	
GROUND		VSS1				
21100110		VSS2				
					1	
	1 A. 1		Z86C12		1.4	1
		L			J	

Z86C12 Pin Functions

INSTRUCTION SET NOTATION

Addressing Modes. The following notation is used to describe the addressing modes and instruction operations as shown in the instruction summary.

IRR	Indirect register pair or indirect working-register
	pair address
Irr	Indirect working-register pair only
X	Indexed address
DA	Direct address
RA	Relative address
IM	Immediate
R	Register or working-register address
r	Working-register address only
IR	Indirect-register or indirect working-register
	address
Ir	Indirect working-register address only
RR	Register pair or working register pair address
Symbols.	The following symbols are used in describing the set.
dst	Destination location or contents
SIC	Source location or contents
CC	Condition code (see list)
@	Indirect address prefix
SP	Stack pointer (control registers 254-255)
PC	Program counter
FLAGS	Flag register (control register 252)
RP	Register pointer (control register 253)

IMR Interrupt mask register (control register 251)

Assignment of a value is indicated by the symbol " \leftarrow ". For example,

dst ← dst + src

indicates that the source data is added to the destination data and the result is stored in the destination location. The notation "addr(n)" is used to refer to bit "n" of a given location. For example,

dst (7)

refers to bit 7 of the destination operand.

Flags. Control Register R252 contains the following six flags:


C	Carry flag
Z	Zero flag
S	Sign flag
V	Overflow flag
D	Decimal-adjust flag
Н	Half-carry flag

Affected flags are indicated by:

- 0 Cleared to zero
- 1 Set to one
- * Set or cleared according to operation
- Unaffected
- X Undefined

CONDITION CODES

	Value	Mnemonic	Meaning	Flags Set
	1000		Always true	
	0111	С	Carry	C = 1
,	1111	NC	No carry	C = 0
	0110	Z	Zero	Z = 1
	1110	NZ	Not zero	Z = 0
	1101	PL	Plus	S = 0
	0101	MI	Minus	S = 1
	0100	OV	Overflow	V = 1
	1100	NOV	No overflow	V = 0
	0110	EQ	Equal	Z = 1
	1110	NE	Not equal	Z = 0
	1001	GE	Greater than or equal	(S XOR V) = 0
	0001	LT	Less than	(S XOR V) = 1
	1010	GT	Greater than	[Z OR (S XOR V)] = 0
	0010	LE	Less than or equal	[Z OR (S XOR V)] = 1
	1111	UGE	Unsigned greater than or equal	C = 0
	0111	ULT	Unsigned less than	C = 1
	1011	UGT	Unsigned greater than	(C = 0 AND Z = 0) = 1
	0011	ULE	Unsigned less than or equal	(C OR Z) = 1
	0000		Never true	<u> </u>



INSTRUCTION SUMMARY

Addr Mode	Opcode	-															
	•	F	lag	s A	ffe	cte	d `	·	Addr	Mode	•	Fla	ag	s A	ffe	cte	d
dst src	Byte (Hex)	с	z	s	v	D	н	Instruction and Operation	dst	src	Byte (Hex)	Ċ	z	s	v	D	н
(Note 1)	10	*	*	*	*	0	*	JP cc,dst if cc is true	DA		cD c = 0 - F				-		-
(Note 1)	0□	*	*	*	*	0	*	PC ← dst 	RA			_					
(Note 1)	5□		*	#	0	_	,	if cc is true, PC ← PC + dst Rance: +127. –12	8		c = 0 - F						
DA IRR	D6 D4			_				LD dst,src dst ← src	r r	lm R	rC r8 r9						_
·····	EF	*			_	_			r	x	r = 0 - F C7						
R IR	B0 B1					-			r	r Ir r	E3						
R IR	60 61		*	#	0	-			R R	R IR	E4 E5						
(Note 1)	A	*	*	*	#	_			IR	IM	E7						
	(Note 1) (Note 1) DA IRR R IR R IR	(Note 1) 0□ (Note 1) 5□ DA D6 IRR D4 EF R B0 IR B1 R 60 IR 61	(Note 1) 0□ ★ (Note 1) 5□ DA D6 IRR D4 EF ★ R B0 IR B1 R 60 IR 61	(Note 1) $0\Box$ * *(Note 1) $5\Box$ *DAD6IRRD4EF*RB0IRB1R60 *IR61	(Note 1) $0\Box$ $*$ $*$ $*$ (Note 1) $5\Box$ $ *$ $*$ DAD6 $ -$ IRD4 $ -$ RB0 $ -$ IRB1 $ -$ R60 $ *$ IR61 $-$	(Note 1) $0\Box$ $* * * * *$ (Note 1) $5\Box$ $- * * 0$ DA D6 $$ IRR D4 $-$ EF $*$ R B0 $$ IR B1 $-$ R 60 $- * * 0$ IR 61 $-$	(Note 1) $0\Box$ $* * * * * 0$ (Note 1) $5\Box$ $- * * 0$ DA D6 $$ IRR D4 $-$ EF $*$ R B0 $$ IR B1 $-$ R 60 $- * * 0$ $-$ IR 61 $ -$	(Note 1) $0\Box$ $* * * * 0 *$ (Note 1) $5\Box$ $- * * 0$ DA D6 $$ IRR D4 $$ R B0 $$ IR B1 $$ R 60 $- * * 0$ IR 61 $- * * 0 $	(Note 1) $0\square$ $*$ $*$ $*$ $0 \times$ if cc is true PC \leftarrow dst(Note 1) $5\square$ $ *$ 0 JR cc, dstif cc is true, PC \leftarrow PC + dst $PC \leftarrow$ PC + dstRange: + 127, -12 LD dst, src dst \leftarrow srcRB0 $$ IRB1R $60'$ $- * * 0$ IR61	(Note 1) $0\Box$ \star \star \star \bullet if cc is true(Note 1) $5\Box$ $-\star$ \star \bullet IR DAD6 $$ $$ $PC \leftarrow dst$ RA IRRD4 $$ $PC \leftarrow dst$ $Range: + 127, -128$ LDdst,srcr $dst \leftarrow src$ rRB0 $$ R R IRB1 $$ rrIR60 $- \star \star 0$ RIR61RR	(Note 1) $0\Box$ $*$ <td>(Note 1)$0\square$$*$$*$$*$$0 \rightarrow *$$TRR$$30$(Note 1)$5\square$$*$$*$$TR$$RR$$C = 0 - F$$PC \leftarrow dst$$IRR$$30$$JR$$c,dst$$RA$$cB$$DA$$D6$$C = 0 - F$$PC \leftarrow PC + dst$$IRR$$D4$$PC \leftarrow PC + dst$$Range: + 127, -128$$LD$$dst,src$$r$$R$$r8$$R$$r$$r9$$r = 0 - F$$R$$B0$$r$$R$$R$$B0$$r$$R$$R$$B0$$r$$R$$R$$B1$$r$$r$$D7$$R$$B0$$R$$R$$R$$B1$$r$$R$$R$$R$$60'$$R$<td>(Note 1)$0\square$$*$<td>(Note 1)$0\square$$*$$*$$*$$0 \rightarrow *$$TRe = 0 - F$(Note 1)$5\square$$*$$*$$RR$$RR$$CB$$-$(Note 1)$5\square$$*$$*$$0 \rightarrow r$$RA$$cB$$-$DAD6$r$$RA$$cB$$-$IRRD4D4$Range: +127, -128$$C = 0 - F$$Range: +127, -128$LD dst,srcrIm$rC$$Range: +127, -128$RB0$r$$R$$R$RB0$r$$R$$R$RB0$r$$R$$R$RB1$r$$r$$T$$TRB0$$R$$R$$R$IRB1$r$$R$$R$$RIR60$$+$$0$$R$$RIR61$$R$$R$$R$$R$$R$IRIM$E5$$R$$R$$R$$R$IRIM$E6$$R$$R$$R$$R$</td><td>(Note 1) $0 \square$ $* * * * * 0 *$ if cc is true $c = 0 - F$ (Note 1) $5 \square$ $- * * 0$ IR 30 (Note 1) $5 \square$ $- * * 0$ IR RA cB $$ DA D6 $$ IR RA cB $$ IRR D4 $D4$ IR RA cB $$ IRR D4 IR IR RA $r = 0 - F$ $r = 0 - F$ IR B0 $$</td><td>(Note 1) $0 \square$ $* * * * * 0 *$ if cc is true $c = 0 - F$ (Note 1) $5 \square$ $- * * 0$ IRR 30 (Note 1) $5 \square$ $- * * 0$ IR RA cB $$ DA D6 $$ IR RA cB $$ IRR D4 $D4$ $PC \leftarrow PC + dst$ $Range: +127, -128$ $ID dst, src$ r Im rC $$ IRR D4 $$ $dst \leftarrow src$ r R r $r9$ IR B0 $$</td><td>(Note 1) $0 \square$ $* * * * * 0 *$ if cc is true $c = 0 - F$ (Note 1) $5 \square$ $- * * 0$ IR 30 (Note 1) $5 \square$ $- * * 0$ IR RA cB $$ DA D6 $$ IR RA $c = 0 - F$ $C = 0 - F$ DA D6 $$</td></td></td>	(Note 1) $0\square$ $*$ $*$ $*$ $0 \rightarrow *$ TRR 30 (Note 1) $5\square$ $ *$ $*$ TR RR $C = 0 - F$ $PC \leftarrow dst$ IRR 30 JR c,dst RA cB DA $D6$ $ C = 0 - F$ $PC \leftarrow PC + dst$ IRR $D4$ $ PC \leftarrow PC + dst$ $Range: + 127, -128$ LD dst,src r R $r8$ R r $r9$ $r = 0 - F$ R $B0$ $ r$ R R $B0$ $ r$ R R $B0$ $ r$ R R $B1$ r r $D7$ R $B0$ $ R$ R R $B1$ r R R R $60'$ $ R$ R <td>(Note 1)$0\square$$*$<td>(Note 1)$0\square$$*$$*$$*$$0 \rightarrow *$$TRe = 0 - F$(Note 1)$5\square$$*$$*$$RR$$RR$$CB$$-$(Note 1)$5\square$$*$$*$$0 \rightarrow r$$RA$$cB$$-$DAD6$r$$RA$$cB$$-$IRRD4D4$Range: +127, -128$$C = 0 - F$$Range: +127, -128$LD dst,srcrIm$rC$$Range: +127, -128$RB0$r$$R$$R$RB0$r$$R$$R$RB0$r$$R$$R$RB1$r$$r$$T$$TRB0$$R$$R$$R$IRB1$r$$R$$R$$RIR60$$+$$0$$R$$RIR61$$R$$R$$R$$R$$R$IRIM$E5$$R$$R$$R$$R$IRIM$E6$$R$$R$$R$$R$</td><td>(Note 1) $0 \square$ $* * * * * 0 *$ if cc is true $c = 0 - F$ (Note 1) $5 \square$ $- * * 0$ IR 30 (Note 1) $5 \square$ $- * * 0$ IR RA cB $$ DA D6 $$ IR RA cB $$ IRR D4 $D4$ IR RA cB $$ IRR D4 IR IR RA $r = 0 - F$ $r = 0 - F$ IR B0 $$</td><td>(Note 1) $0 \square$ $* * * * * 0 *$ if cc is true $c = 0 - F$ (Note 1) $5 \square$ $- * * 0$ IRR 30 (Note 1) $5 \square$ $- * * 0$ IR RA cB $$ DA D6 $$ IR RA cB $$ IRR D4 $D4$ $PC \leftarrow PC + dst$ $Range: +127, -128$ $ID dst, src$ r Im rC $$ IRR D4 $$ $dst \leftarrow src$ r R r $r9$ IR B0 $$</td><td>(Note 1) $0 \square$ $* * * * * 0 *$ if cc is true $c = 0 - F$ (Note 1) $5 \square$ $- * * 0$ IR 30 (Note 1) $5 \square$ $- * * 0$ IR RA cB $$ DA D6 $$ IR RA $c = 0 - F$ $C = 0 - F$ DA D6 $$</td></td>	(Note 1) $0\square$ $*$ <td>(Note 1)$0\square$$*$$*$$*$$0 \rightarrow *$$TRe = 0 - F$(Note 1)$5\square$$*$$*$$RR$$RR$$CB$$-$(Note 1)$5\square$$*$$*$$0 \rightarrow r$$RA$$cB$$-$DAD6$r$$RA$$cB$$-$IRRD4D4$Range: +127, -128$$C = 0 - F$$Range: +127, -128$LD dst,srcrIm$rC$$Range: +127, -128$RB0$r$$R$$R$RB0$r$$R$$R$RB0$r$$R$$R$RB1$r$$r$$T$$TRB0$$R$$R$$R$IRB1$r$$R$$R$$RIR60$$+$$0$$R$$RIR61$$R$$R$$R$$R$$R$IRIM$E5$$R$$R$$R$$R$IRIM$E6$$R$$R$$R$$R$</td> <td>(Note 1) $0 \square$ $* * * * * 0 *$ if cc is true $c = 0 - F$ (Note 1) $5 \square$ $- * * 0$ IR 30 (Note 1) $5 \square$ $- * * 0$ IR RA cB $$ DA D6 $$ IR RA cB $$ IRR D4 $D4$ IR RA cB $$ IRR D4 IR IR RA $r = 0 - F$ $r = 0 - F$ IR B0 $$</td> <td>(Note 1) $0 \square$ $* * * * * 0 *$ if cc is true $c = 0 - F$ (Note 1) $5 \square$ $- * * 0$ IRR 30 (Note 1) $5 \square$ $- * * 0$ IR RA cB $$ DA D6 $$ IR RA cB $$ IRR D4 $D4$ $PC \leftarrow PC + dst$ $Range: +127, -128$ $ID dst, src$ r Im rC $$ IRR D4 $$ $dst \leftarrow src$ r R r $r9$ IR B0 $$</td> <td>(Note 1) $0 \square$ $* * * * * 0 *$ if cc is true $c = 0 - F$ (Note 1) $5 \square$ $- * * 0$ IR 30 (Note 1) $5 \square$ $- * * 0$ IR RA cB $$ DA D6 $$ IR RA $c = 0 - F$ $C = 0 - F$ DA D6 $$</td>	(Note 1) $0\square$ $*$ $*$ $*$ $0 \rightarrow *$ $TRe = 0 - F$ (Note 1) $5\square$ $ *$ $*$ RR RR CB $-$ (Note 1) $5\square$ $ *$ $*$ $0 \rightarrow r$ RA cB $-$ DAD6 $ r$ RA cB $ -$ IRRD4D4 $ Range: +127, -128$ $C = 0 - F$ $Range: +127, -128$ LD dst,srcrIm rC $ Range: +127, -128$ RB0 $ r$ R R RB0 $ r$ R R RB0 $ r$ R R RB1 $ r$ r T T R $B0$ $ R$ R R IRB1 $ r$ R R R IR 60 $ +$ 0 $ R$ R IR 61 R R R R R IRIM $E5$ R R R R IRIM $E6$ R R R R	(Note 1) $0 \square$ $* * * * * 0 *$ if cc is true $c = 0 - F$ (Note 1) $5 \square$ $- * * 0$ IR 30 (Note 1) $5 \square$ $- * * 0$ IR RA cB $$ DA D6 $$ IR RA cB $$ IRR D4 $D4$ IR RA cB $$ IRR D4 IR IR RA $r = 0 - F$ $r = 0 - F$ IR B0 $ $	(Note 1) $0 \square$ $* * * * * 0 *$ if cc is true $c = 0 - F$ (Note 1) $5 \square$ $- * * 0$ IRR 30 (Note 1) $5 \square$ $- * * 0$ IR RA cB $$ DA D6 $$ IR RA cB $$ IRR D4 $D4$ $PC \leftarrow PC + dst$ $Range: +127, -128$ $ID dst, src$ r Im rC $$ IRR D4 $$ $dst \leftarrow src$ r R r $r9$ IR B0 $ $	(Note 1) $0 \square$ $* * * * * 0 *$ if cc is true $c = 0 - F$ (Note 1) $5 \square$ $- * * 0$ IR 30 (Note 1) $5 \square$ $- * * 0$ IR RA cB $$ DA D6 $$ IR RA $c = 0 - F$ $C = 0 - F$ DA D6 $ $

INSTRUCTION SUMMARY (Continued)

Instruction	Addr I	Node	Opcode Byte	F	lag	s A	ffe	cte	d
Instruction and Operation	dst	src	(Hex)	С	z	s	v	D	н
DA dst dst ← DA dst	R		40 41	*	*	*	х		
DEC dst	R		00						
dst ← dst – 1	IR		00		*	*	#		
DECW dst	RR		80		*	*	\$		
dst ← dst – 1	IR		81						
DI IMR (7) ← 0			. 8F	_				_	_
DJNZ r,dst	RA		rA	_		_	_		
r←r – 1			r = 0 - F						
if r ≠ 0 PC ← PC + dst Range: + 127, – 128	3								
El			9F						
⊑। IMR (7) ← 1				_			_	_	
HALT			7F						
INC dst	r		rE	_	#	\$	*	_	
dst ← dst + 1	-		r = 0 - F	,					
	R IR		20 21						
INCW dst dst ← dst + 1	RR IR		A0 A1	<u> </u>	*	*	*		
RET									
FLAGS ← @SP; SP ◄ PC ← @SP; SP ← SF			BF ←1	*	*	#	*	*	*
RLC dst			.10	4	*	*	\$	_	
	∃ ∙ ′ IR		11						
RR dst	P R IR		E0 E1	ŵ	#	#	#		
RRC dst	R اR		C0 C1	\$	*	*	*	_	
SBC dst,src dst ← dst ← src ← C	(Not	e 1)	3□	*	*	#	*	<u>,</u> 1	*
SCF C ← 1			DF	1	_		_	_	
SRA dst	ר אר ה אר		D0 D1	*	*	*	0		
SRP src RP ← src		Im	31	-	_	_	_		
STOP			6F						
SUB dst,src dst ← dst ← src	(Not	e 1)	2□	*	*	*	*	1	*
SWAP dst	⊐ R IR		F0 F1	Х	#	*	Х	_	
TCM dst,src	(Not	o 1)	6□		*	4	0	_	


	Addr	Mode	Opcode	F	lag	s A	ffe	cte	d
Instruction and Operation	dst	src	Byte (Hex)	С	z	s	v	D	н
LDC dst,src dst ← src	r Irr	lr <u>r</u> r	C2 D2			_			
LDCI dst,src dst \leftarrow src r \leftarrow r + 1; rr \leftarrow rr + 1	lr Irr	lrr Ir	C3 D3	-					
LDE dst,src dst ← src	r Irr	lrr r	82 92			·			
LDEI dst,src dst ← src r ← r + 1; rr ← rr + 1	lr Irr	lrr Ir	83 93		-				
NOP			FF				_		
OR dst,src dst ← dst OR src	(No	te 1)	4		*	*	0		
POP dst dst ← @SP; SP ← SP + 1	R IR		50 51						
PUSH src SP ← SP - 1; @SP ◄	- src	R IR	70 71	_			_		
RCF C ← 0			CF	0					
RET PC ← @SP; SP ← SP	+ 2		AF	_		-			
RL dst) R IR		90 91	*	*	*	*		
TM dst,src dst AND src	(No	te 1)	7□		*	*	0		_
XOR dst,src dst ← dst XOR src	(No	te 1)	B	_	*	*	0		

NOTE: These instructions have an identical set of addressing modes, which are encoded for brevity. The first opcode nibble is found in the instruction set table above. The second nibble is expressed symbolically by a □ in this table, and its value is found in the following table to the left of the applicable addressing mode pair.

For example, the opcode of an ADC instruction using the addressing modes r (destination) and Ir (source) is 13.

Addr	Mode	Lower
dst	src	Opcode Nibble
·· r	r	2
r	ir	3
R	R	4
R	IR	5
R	IM	6
IR	IM	7
	· · · · · · · · · · · · · · · · · · ·	


REGISTERS





~

REGISTERS (Continued)





OPCODE MAP

							Lower Nit	oble (Hex	()						
O	1	2	3	4	5	6	7	8	9	Α	в	С	D	Έ	F
6.5 DEC R ₁	6.5 DEC IR ₁	6.5 ADD r _{1.r₂}	6.5 ADD r ₁ .lr ₂	10.5 ADD R ₂ .R ₁	10.5 ADD IR ₂ .R ₁	10.5 ADD R ₁ .IM	10.5 ADD IR ₁ .IM	6.5 LD r ₁ .R ₂	6.5 LD r ₂ .R ₁	12/10.5 DJNZ r ₁ .RA	12/10.0 JR cc.RA	6.5 LD r ₁ .IM	12/10.0 JP cc.DA	6.5 INC r1	-
6.5 RLC R ₁	6.5 RLC IR ₁	6.5 ADC r ₁ .r ₂	6.5 ADC r ₁ .lr ₂	10.5 ADC R ₂ .R ₁	10.5 ADC IR ₂ .R ₁	10.5 ADC R ₁ .IM	10.5 ADC IR ₁ .IM								
6.5 INC R1	6.5 INC IR ₁	6.5 SUB r ₁ .r ₂	6,5 SUB r ₁ .lr ₂	10,5 SUB R ₂ .R ₁	10.5 SUB IR ₂ .R ₁	10.5 SUB R ₁ .IM	10,5 SUB IR ₁ .IM						а. 1		
8.0 JP IRR ₁	6.1 SRP IM	6.5 SBC r _{1.r₂}	6,5 SBC r ₁ .lr ₂	10,5 SBC R ₂ .R ₁	10.5 SBC IR ₂ ,R ₁	10.5 SBC R ₁ .IM	10.5 SBC IR ₁ ,IM						-		
8.5 DA R ₁	8.5 DA IR ₁	6.5 OR r ₁ .r ₂	6,5 OR r ₁ ,lr ₂	10,5 OR R ₂ .R ₁	10.5 OR IR ₂ .R ₁	10.5 OR R ₁ .IM	10,5 OR IR ₁ ,IM				-				
10.5 POP R ₁	10.5 POP IR ₁	6.5 AND r1.r2	6,5 AND r ₁ .lr ₂	10,5 AND R ₂ .R ₁	10,5 AND IR ₂ ,R ₁	10.5 AND R ₁ .IM	10,5 AND IR ₁ .IM								
6.5 COM R ₁	6,5 COM IR ₁	6.5 TCM r1.r2	6,5 TCM r ₁ ,lr ₂	10.5 TCM R ₂ .R ₁	10.5 TCM IR ₂ .R ₁	10.5 TCM R ₁ .IM	10.5 TCM IR ₁ .IM								6,0 STOP
10/12,1 PUSH R ₂	12/14.1 PUSH IR ₂	6.5 TM r _{1.r2}	6,5. TM r ₁ .lr ₂	10,5 TM R ₂ ,R ₁	10.5 TM IR ₂ .R ₁	10,5 TM R ₁ .IM	10.5 TM IR ₁ .IM								7,0 HALT
10.5 DECW RR ₁	10.5 DECW IR ₁	12.0 LDE r ₁ .lrr ₂	18.0 LDEI Ir ₁ .Irr ₂												6.1 DI
6.5 RL R ₁	6.5 RL IR ₁	12.0 LDE r ₂ .lrr ₁	18,0 LDEI Ir ₂ .lrr ₁												6.1 El
10.5 INCW RR ₁	10.5 INCW IR ₁	6.5 CP r ₁ .r ₂	6.5 CP r ₁ .lr ₂	10.5 CP R ₂ .R ₁	10.5 CP IR ₂ .R ₁	10.5 CP R ₁ .IM	10.5 CP IR ₁ .IM								14.0 RET
6.5 CLR R ₁	6.5 CLR IR ₁	6.5 XOR r ₁ .r ₂	6.5 XOR r ₁ .lr ₂	10.5 XOR R ₂ .R ₁	10.5 XOR IR ₂ .R ₁	10.5 XOR R ₁ .IM	10,5 XOR IR ₁ .IM								16.0 IRET
6.5 RRC R ₁	6,5 RRC IR ₁	12.0 LDC r ₁ .lrr ₂	18.0 LDCI Ir ₁ .Irr ₂			-	10,5 LD r ₁ .x.R ₂								6.5 RCF
6.5 SRA R ₁	6,5 SRA IR ₁	12.0 LDC r ₂ .lrr ₁	18,0 LDCI Ir ₂ ,Irr ₁	20.0 CALL* IRR ₁		20.0 CALL DA	10.5 LD r ₂ .x.R ₁								6.5 SCF
6.5 RR R ₁	6.5 RR IR ₁	-	6,5 LD r ₁ ,IR ₂	10.5 LD R ₂ .R ₁	10.5 LD IR ₂ .R ₁	10.5 LD R ₁ .IM	10.5 LD IR ₁ ,IM	· ·							6.5 CCF
8.5 SWAP	8.5 SWAP IR1		6,5 LD		10,5 LD R ₂ .IR ₁										6.0 NOP
	6.5 DEC R1 6.5 INC R1 8.5 DA R1 8.5 DA R1 10.5 POP R1 6.5 10.5 POP R1 6.5 IO/12.1 PUSH R2 10.5 DECW RR1 6.5 RL R1 6.5 SRA R1 6.5 SRA R1 6.5 R1 8.5	6.5 6.5 DEC IR1 6.5 RLC R1 IR1 6.5 RLC R1 IR1 8.0 6.5 INC IR1 8.0 6.1 JP IR1 10.5 IOS POP R1 10.5 POP R1 12/14.1 PUSH IR2 10.5 DOS DECW DECW RR1 10.5 DECW DECW RR1 IR1 6.5 6.5 RL IR1 6.5 RC R1 IR1 6.5 6.5 RL IR1 10.5 INCW RR1 IR1 6.5 6.5 RC RR R1 IR1 6.5 SRA R1 IR1 6.5	6.5 6.5 ADD IR1 IR1 ADD r1.r2 6.5 DEC R1 IR1 IR1 r1.r2 6.5 RLC IR1 RLC r1.r2 ADD r1.r2 6.5 RLC IR1 IR1 r1.r2 6.5 IRC IR1 IR1 r1.r2 8.0 6.1 IR1 r1.r2 8.0 6.1 6.5 SBC IR1 IR1 r1.r2 8.5 AS5 ADA OR ADA POP POP POP AND R1 IR1 IR1 IR1 r1.r2 10.5 10.5 6.5 COM R1 IR1 r1.r2 10.5 10.5 12.0 RR1 IR1 r1.r2 10.5 10.5 12.0 RL RL CL R1 IR1 r1.r2 6.5 6.5 12.0 RL IR1 r1.r2 6.5 6.5 12.0	6.5 6.5 6.5 ADD $r_{1.12}$ R_1 IR_1 $r_{1.12}$ ADD $r_{1.12}$ 6.5 RLC RLC ADC $r_{1.12}$ $r_{1.12}$ 6.5 RLC RLC ADC $r_{1.12}$ $r_{1.12}$ 6.5 RLC RLC RLC RLC RLC 8.5 RL RL RL RL RL R_1 IR_1 R_1 RL RL RL RL RL RL RL RL RL RR IRR RR RR RR RR $1RR_1$ IR_1 RR RR RR RR 10.5 RO RR RR RR RR $1R_1$ $12/14.1$ 6.5 6.5 RS RR_1 IR_1 $11/12$ $r_1.12$ $r_1.12$ $10/12.1$ $12/14.1$	6.5 6.5 6.5 6.5 10.5 PR1 IR1 ADD r1.r2 r1.r2 ADD R2R1 6.5 DEC ADC ADC r1.r2 r1.r2 R2.R1 6.5 RLC ADC ADC ADC R2.R1 6.5 R.C ADC r1.r2 r1.r12 R2.R1 6.5 R.S B.S BL R2.R1 R2.R1 8.0 R.1 IR1 r1.r2 r1.r12 R2.R1 8.0 R.1 R.S SUB SUB SUB SUB IRR1 IR1 r1.r2 r1.r12 R2.R1 R2.R1 8.5 B.S B.S SBC SBC SBC SBC IRR1 IR1 r1.r2 r1.r12 R2.R1 R2.R1 10.5 DA OR OR OR OR OR R1 IR1 r1.r2 r1.r172 r1.r172 R2.R1	6.5 6.5 6.5 6.5 10.5 ADD R1 IR1 IR1 r1.12 ADD r1.12 R2.R1 IR2.R1 6.5 6.5 ADD r1.12 R2.R1 IR2.R1 IR2.R1 6.5 6.5 ADC ADC ADC R2.R1 IR2.R1 6.5 6.5 6.5 6.5 10.5 ADC ADC R1 IR1 r1.72 R1.12 R2.R1 IR2.R1 8.0 6.1 6.5 6.5 10.5 ID5 JP SRP SBC SBC SBC SBC SBC 1R1 IR1. r1.72 R1.12 R2.R1 IR2.R1 8.5 8.5 6.5 6.5 10.5 10.5 DA DA OR OR OR OR OR R1 IR1 r1.72 r1.12 R2.R1 IR2.R1 IR2.R1 10.5 10.5 10.5 <td< td=""><td>0 1 2 3 4 5 6.5 6.5 6.5 6.5 6.5 10.5 10.5 ADD ADD ADD ADD ADD ADD ADD ADD ADC <t< td=""><td>0 1 2 3 4 5 6 7 6.5 6.5 6.5 ADD IR1 ADD IR1 ADD IR1 ADD IR1 10.5 10.5 ADD ADD R2.R1 ADD IR2.R1 ADD R1 ADD R1 ADD R1 ADC R1 AD</td><td></td><td>6.5 6.5 6.5 ADD ADD</td><td>0 1 2 3 4 5 6 7 8 9 A 6.5 6.5 6.5 6.5 6.5 10.5</td><td>0 1 2 3 4 5 6 7 8 9 A B 6.5 6.5 6.5 6.5 6.5 10.5 <td< td=""><td>0 1 2 3 4 5 6 7 8 9 A B C 6.5 6.5 6.5 6.5 6.5 10</td><td>0 1 2 3 4 5 6 7 8 9 A B C D 6.5 6.5 6.5 6.5 10.5</td><td>0 1 2 3 4 5 6 7 8 9 A B C D E 6.5 0.5 <</td></td<></td></t<></td></td<>	0 1 2 3 4 5 6.5 6.5 6.5 6.5 6.5 10.5 10.5 ADD ADD ADD ADD ADD ADD ADD ADD ADC ADC <t< td=""><td>0 1 2 3 4 5 6 7 6.5 6.5 6.5 ADD IR1 ADD IR1 ADD IR1 ADD IR1 10.5 10.5 ADD ADD R2.R1 ADD IR2.R1 ADD R1 ADD R1 ADD R1 ADC R1 AD</td><td></td><td>6.5 6.5 6.5 ADD ADD</td><td>0 1 2 3 4 5 6 7 8 9 A 6.5 6.5 6.5 6.5 6.5 10.5</td><td>0 1 2 3 4 5 6 7 8 9 A B 6.5 6.5 6.5 6.5 6.5 10.5 <td< td=""><td>0 1 2 3 4 5 6 7 8 9 A B C 6.5 6.5 6.5 6.5 6.5 10</td><td>0 1 2 3 4 5 6 7 8 9 A B C D 6.5 6.5 6.5 6.5 10.5</td><td>0 1 2 3 4 5 6 7 8 9 A B C D E 6.5 0.5 <</td></td<></td></t<>	0 1 2 3 4 5 6 7 6.5 6.5 6.5 ADD IR1 ADD IR1 ADD IR1 ADD IR1 10.5 10.5 ADD ADD R2.R1 ADD IR2.R1 ADD R1 ADD R1 ADD R1 ADC R1 AD		6.5 6.5 6.5 ADD ADD	0 1 2 3 4 5 6 7 8 9 A 6.5 6.5 6.5 6.5 6.5 10.5	0 1 2 3 4 5 6 7 8 9 A B 6.5 6.5 6.5 6.5 6.5 10.5 <td< td=""><td>0 1 2 3 4 5 6 7 8 9 A B C 6.5 6.5 6.5 6.5 6.5 10</td><td>0 1 2 3 4 5 6 7 8 9 A B C D 6.5 6.5 6.5 6.5 10.5</td><td>0 1 2 3 4 5 6 7 8 9 A B C D E 6.5 0.5 <</td></td<>	0 1 2 3 4 5 6 7 8 9 A B C 6.5 6.5 6.5 6.5 6.5 10	0 1 2 3 4 5 6 7 8 9 A B C D 6.5 6.5 6.5 6.5 10.5	0 1 2 3 4 5 6 7 8 9 A B C D E 6.5 0.5 <

LOWER OPCODE NIBBLE PIPELINE EXECUTION CYCLES 4 10,5 UPPER OPCODE NIBBLE СР MNEMONIC R₂,R₁ FIRST, OPERAND SECOND

Legend: R = 8-bit address r = 4-bit address $R_1 \text{ or } r_1 = \text{Dst} \text{ address}$ $R_2 \text{ or } r_2 = \text{Src} \text{ address}$

Sequence:

Opcode, First Operand, Second Operand

NOTE: The blank areas are not defined.

*2-byte instruction; fetch cycle appears as a 3-byte instruction

148

ABSOLUTE MAXIMUM RATINGS

Voltages on all pins with respect

to GND	
Operating Ambient	
TemperatureSee Ordering Information	
Storage Temperature	,

STANDARD TEST CONDITIONS

The DC characteristics listed below apply for the following standard test conditions, unless otherwise noted. All voltages are referenced to GND. Positive current flows into the referenced pin.

Standard conditions are as follows:

- \blacksquare + 4.5V \leq Vcc \leq +5.5V
- GND = 0V
- $0^{\circ}C \leq T_A \leq +70^{\circ}C$ for S (Standard Temperature)

DC CHARACTERISTICS

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




Figure 12. Test Load 1

Symbol	Parameter	Min		Max	Unit	Condition
VCH	Clock Input High Voltage	3.8		V _{CC}	V	Driven by External Clock Generator
V _{CL}	Clock Input Low Voltage	- 0.3		0.8	V	Driven by External Clock Generator
VIH	Input High Voltage	2.4		Vcc	V	
VIL	Input Low Voltage	-0.3	i	0.8	V	
V _{RH}	Reset Input High Voltage	3.8		V _{CC}	V	
V _{RL} ,	Reset Input Low Voltage	-0.3		0.8	V	
V _{OH}	Output High Voltage	2.4	•		V	$I_{OH} = -250 \mu A$
VOL	Output Low Voltage	. 1		0.4	V	$l_{OL} = +2.0 \text{mA}$
hr a a'	Input Leakage	- 10		10	μA	$0V \le V_{IN} \le + 5.25V$
IOL	Output Leakage	- 10	i.	10	μA	$0V \leq V_{IN} \leq + 5.25V$
IR	Reset Input Current			80	μA	$V_{CC} = +5.25V, V_{RL} = 0V$
Icc	Supply Current			50	mA	All outputs and I/O pins floating
ICC1	Standby Current			3	mA	Halt Mode
ICC2	Standby Current			10	μA	Stop Mode




Figure 13. External I/O or Memory Read/Write

AC CHARACTERISTICS

External I/O or Memory Read and Write Timing

Number Symbol		Parameter	12 Min		16 Min	MHz Max	Notes
1	TdA(AS)	Address Valid to AS ↑Delay	35		20		2,3
2	TdAS(A)	 AS ↑ to Address Float Delay	45		30		2,3
3	TdAS(DR)	AS ↑ to Read Data Required Valid		220		180	1,2,3
4	TwAS	AS Low Width	55		35		2,3
5	TdAz(DS)	Address Float to DS ↓	0		0		
6	TwDSR	 DS (Read) Low Width	185		135		1,2,3
7	TwDSW	DS (Write) Low Width	110		80		1,2,3
8	TdDSR(DR).	 DS↓ to Read Data Required Valid		130		75	1,2,3
9	ThDR(DS)	Read Data to DS 1 Hold Time	0		0		2,3
10	TdDS(A)	DS ↑ to Address Active Delay	45		35		2,3
11	TdDS(AS)	 DS ↑ to AS ↓Delay	55		25		2,3
12	TdR/W(AS)	R/W Valid to AS ↑ Delay	30	· .	20		2,3
13	TdDS(R/W)	 DS ↑ to R/W Not Valid	35		25		2,3
14	TdDW(DSW)	Write Data Valid to DS (Write) ↓ Delay	35		25		2,3
15 16	TdDS(DW) TdA(DR)	 DS ↑ to Write Data Not Valid Delay Address Valid to Read Data Required Valid	35 255		25 200		2,3 1,2,3
17	TdAS(DS)	AS to DS Delay	55		40		2,3

NOTES:

 Delay times given are for a 16 MHz crystal input frequency. For lower frequencies, the change in clock periods must be added to the delay time.

 Data Strobe Width is given for a 16 MHz crystal input frequency. For lower frequencies the change in three clock periods must be added to obtain the minimum width. The Data Strobe Width varies according to the instruction being executed.

 Address Strobe and Data Strobe to Data In Valid delay times represent memory system access times and are given for a 16 MHz crystal input frequency. For lower frequencies, the change in four clock periods must be added to TdAS (DI) and the change in three clock periods added to TdDS(DI). * All units in nanoseconds (ns).

† Test Load 1

° All timing references use 2.0V for a logic "1" and 0.8V for a logic "0".




Figure 14. Additional Timing

AC CHARACTERISTICS

Additional Timing Table


Number Symbol Par		r Symbol Parameter				MHz Max	16 Min	MHz Max	Notes
1	ТрС	Input Clock Period			83	1000	62.5	1000	.1
2	TrC,TfC	Clock Input Rise and Fall Times				15		10	1
3	TwC	Input Clock Width			70		21		1
4	TwTinL	Timer Input Low Width			70		50		2
5	TwTinH	Timer Input High Width			3TpC		3TpC		2
6	TpTin	Timer Input Period	8TpC		8TpC		8TpC		2
7	TrTin,TfTin	Timer Input Rise and Fall Times		100		100		100	2
8A	TwiL	Interrupt Request Input Low Time	100		70		50		2,4
8B	TwlL	Interrupt Request Input Low Time	ЗТрС		ЗТрС		ЗТрС		2,5
9	TwiH	Interrupt Request Input High Time	3TpC		3TpC		3TpC		2,3


NOTES:

1. Clock timing references use 3.8V for a logic "1" and 0.8V for a logic "0".

2. Timing references use 2.0V for a logic "1" and 0.8V for a logic "0".

3. Interrupt request via Port 3.







AC CHARACTERISTICS

Handshake Timing

Numb	er Symbol	Parameter		12 Min	MHz Max	16 Min	MHz Max	Notes
1	TsDI(DAV)	Data In Setup Time		0		0		
2	ThDI(DAV)	Data In Hold Time		160		145		
3	TwDAV	Data Available Width		120		110		
4	TdDAVIf(RDY)	DAV ↓ Input to RDY ↓ Delay			120		115	1,2
5	TdDAVOf(RDY)	DAV \downarrow Output to RDY \downarrow Delay	 	0		0		1,3
6	TdDAVIr(RDY)	DAV 1 Input to RDY 1 Delay			120		115	1,2
7	TdDAVOr(RDY)	DAV ↑ Output to RDY ↑ Delay		0		0		1,3
8	TdDO(DAV)	Data Out to DAV ↓ Delay		30		30	-	1
9	TdRDY(DAV)	Rdy ↓ Input to DAV ↑ Delay		0	140	0	130	· 1

NOTES:

1. Test load 1

2. Input handshake

3. Output handshake

† All timing references use 2.0V for a logic "1" and 0.8V for a logic "0".

* Units in nanoseconds (ns).



Product Specification

November 1987

Z36C91 CMOS ROMIess Z8[®] Microcomputer

FEATURES

- Complete microcomputer, 24 I/O lines, and up to 64K bytes of addressable external space each for program and data memory.
- 256-byte register file, including 236 general-purpose registers, 3 I/O port registers, and 16 status and control registers.
- □ Vectored, priority interrupts for I/O, counter/timers, and UART.
- On-chip oscillator that accepts crystal or external clock drive.

umaters to a materacaturbater.

- Full-duplex UART and two programmable 8-bit counter/timers, each with a 6-bit programmable prescaler.
- □ Register Pointer so that short, fast instructions can access any one of the sixteen working-register groups.
- □ Single + 5V power supply—all I/O pins TTL compatible.
- □ 12 and 16 MHz
- CMOS process
- Standby modes—Halt and Stop

GENERAL DESCRIPTION

The Z86C91 is a CMOS ROMless version of the Z8 single-chip microcomputer. It offers all the outstanding features of the Z8 family architecture except an on-chip program ROM. Use of external memory rather than a

preprogrammed ROM enables this Z8 microcomputer to be used in low volume applications or where code flexibility is required.




Figure 1. Pin Functions

+ 5 V 40 D P36 C 39 🔲 P3, XTAL2 2 XTAL1 Г 38 P27 3 P37 37 **N** P2 P3n 36] P25 5 RESET 6 35] P2₄ R/W **r** 34 **P**2. 7 Ē **P**22 DS 33 8 Γ ĀŜ 32 P21 9 P35 Z86C91 31 D P20 10 MCU GND 11 30 □ P3₃ 29 P32 12 **□** P34 P00 13 28 D P17 P01 27 P16 14 D P1₅ P02 Г 15 26 P03 Г 25 □ P14 16 P13 E 24 P0₄ 17 23 D P12 P05 18 22 D P1, P06 C 19 P07 20 21 P10

Figure 2a. 40-pin Dual-In-Line Package (DIP), Pin Assignments The Z86C91 can provide up to 16 output address lines, thus permitting an address space of up to 64K bytes of data or program memory. Eight address outputs (AD₀-AD₇) are provided by a multiplexed, 8-bit, Address/Data bus. The remaining 8 bits can be provided by the software configuration of Port 0 to output address bits A_8-A_{15} .

Available address space can be doubled (up to 128K bytes) by programming bit 4 of Port 3 (P3₄) to act as a data memory select output (\overline{DM}). The two states of \overline{DM} together with the 16 address outputs can define separate data and memory address spaces of up to 64K bytes each.

There are 256 bytes of RAM located on-chip and organized as a register file of 236 general-purpose registers, 16 control and status registers, and three I/O port registers. This register file can be divided into sixteen groups of 16 working registers each. Configuring the register file in this manner allows the use of short format instructions; in addition, any of the individual registers can be accessed directly.

The pin functions and the pin assignments of the Z86C91 package are illustrated in Figures 1 and 2.




Figure 2b. 44-pin Chip Carrier, Pin Assignments




Figure 3. Functional Block Diagram

ARCHITECTURE

Architecture is characterized by a flexible I/O scheme, an efficient register and address space structure and a number of ancillary features that are helpful in many applications.

Microcomputer applications demand powerful I/O capabilities. The Z86C91 fulfills this with 24 pins available for input and output. These lines are grouped into three ports of eight lines each and are configurable under software control to provide timing, status signals, serial or parallel I/O with or without handshake, and an address bus for interfacing external memory.

Three basic address spaces are available: program memory, data memory and the register file (internal). The 256-byte

POWER DOWN INSTRUCTIONS

The Z86C91 has two instructions to reduce power consumption during standby operation. HALT turns off the processor and UART while the counter/timers and external interrupts IRQ0, IRQ1, and IRQ2 remain active.

When an interrupt occurs the processor resumes execution

PIN DESCRIPTION

AS. Address Strobe (output, active Low). Address Strobe is pulsed once at the beginning of each machine cycle. Addresses output via Port 1 for all external program or data memory transfers are valid at the trailing edge of AS.

DS. Data Strobe (output, active Low). Data Strobe is activated once for each external memory transfer.

P0₀-P0₇, P2₀-P2₇, P3₀-P3₇. *I/O Port Lines* (input/outputs, TTL-compatible). These 24 lines are divided into three 8-bit I/O ports that can be configured under program control for I/O or external memory interface (Figure 3).

P10-P17. Address/Data Port (bidirectional). Multiplexed

address $(A_0 - A_7)$ and data $(D_0 - D_7)$ lines used to interface with program and data memory.

random-access register file is composed of 236

general-purpose registers, three I/O port registers, and 16

To unburden the program from coping with real-time

problems such as serial data communication and

counting/timing, an asynchronous receiver/transmitter

(UART) and two counter/timers with a large number of

user-selectable modes are offered on-chip. Hardware

support for the UART is minimized because one of the

on-chip timers supplies the bit rate. Figure 3 shows the block

after servicing the interrupt. STOP turns off the clock to the

entire Z86C91 and reduces the standby current to 10

microamps. The stop mode is terminated by reset, which

causes the processor to restart the application program at

control and status registers.

diagram.

address 12.

RESET. *Reset* (input, active Low). **RESET** initializes the Z86C91. After RESET the MCU is in the extended memory mode. When **RESET** is deactivated, program execution begins from program location 000C_H.

R/W. *Read/Write* (output). R/W is Low when the Z86C91 is writing to external program or data memory.

XTAL1, XTAL2. Crystal 1, Crystal 2 (time-base input and output). These pins connect a parallel-resonant crystal to the on-chip clock oscillator and buffer.

ADDRESS SPACES

Program Memory. The Z86C91 addresses 64K bytes of external program memory space (Figure 4).

The first 12 bytes of program memory are reserved for the interrupt vectors. These locations contain six 16-bit vectors that correspond to the six available interrupts. Program execution begins at location $000C_H$ after a reset.

Data Memory. The Z86C91 can address 64K bytes of external data memory. External data memory may be included with or separated from the external program memory space. \overline{DM} , an optional I/O function that can be programmed to appear on pin P3₄, is used to distinguish between data and program memory space.

Register File. The 256-byte register file includes three I/O port registers (R0, R2, R3), 236 general-purpose registers

(R4-R239) and 16 control and status registers (R240-R255). These registers are assigned the address locations shown in Figure 5.

Z86C91 instructions can access registers directly or indirectly with an 8-bit address field. This also allows short 4-bit register addressing using the Register Pointer (one of the control registers). In the 4-bit mode, the register file is divided into sixteen working-register groups, each occupying 16 contiguous locations (Figure 5). The Register Pointer addresses the starting location of the active working-register group (Figure 6).

Note: Register Bank E0-EF can only be accessed through working register and indirect addressing modes.

155

Stacks. Either the internal register file or the external data memory can be used for the stack. A 16-bit Stack Pointer (R254 and R255) is used for the external stack, which can

reside anywhere in data memory. An 8-bit Stack Pointer (R255) is used for the internal stack that resides within the 236 general-purpose registers (R4-R239).





Figure 4. Z86C91 Program Memory Map




SERIAL INPUT/OUTPUT

Port 3 lines $P3_0$ and $P3_7$ can be programmed as serial I/O lines for full-duplex serial asynchronous receiver/transmitter operation. The bit rate is controlled by Counter/Timer 0, with a maximum rate of 93.75K bits/second at 12 MHz.

The Z86C91 automatically adds a start bit and two stop bits to transmitted data (Figure 7). Odd parity is also available as an option. Eight data bits are always transmitted, regardless

of parity selection. If parity is enabled, the eighth data bit is used as the odd parity bit. An interrupt request (IRQ4) is generated on all transmitted characters.

Received data must have a start bit, eight data bits, and at least one stop bit. If parity is on, bit 7 of the received data is replaced by a parity error flag. Received characters generate the IRQ3 interrupt request.



COUNTER/TIMERS

The Z86C91 contains two 8-bit programmable counter/timers (T_0 and T_1), each driven by its own 6-bit programmable prescaler. The T_1 prescaler can be driven by internal or external clock sources; however, the T_0 prescaler is driven by the internal clock only.

The 6-bit prescalers can divide the input frequency of the clock source by any number from 1 to 64. Each prescaler drives its counter, which decrements the value (1 to 256) that has been loaded into the counter. When the counter reaches the end of count, a timer interrupt request—IRQ4 (T_0) or IRQ5 (T_1)—is generated.

The counters can be started, stopped, restarted to continue, or restarted from the initial value. The counters can also be programmed to stop upon reaching zero (single-pass mode)

I/O PORTS

The Z86C91 has 24 lines available for input and output. These lines are grouped into three ports of eight lines each and are configurable as input, output or address. Under software control, the ports can be programmed to provide or to automatically reload the initial value and continue counting (modulo-n continuous mode). The counters, but not the prescalers, can be read any time without disturbing their value or count mode.

The clock source for T₁ is user-definable; it can be either the internal microprocessor clock divided by four, or an external signal input via Port 3. The Timer Mode register configures the external timer input as an external clock, a trigger input that can be retriggerable or nonretriggerable, or as a gate input for the internal clock. The counter/timers can be programmably cascaded by connecting the T₀ output to the input of T₁. Port 3 line P3₆ also serves as a timer output (T_{OUT}) through which T₀, T₁ or the internal clock can be output.

address outputs, timing, status signals, serial I/O, and parallel I/O with or without handshake. All ports have active pull-ups and pull-downs compatible with TTL loads.

Port 1 is a dedicated Z-BUS[®] compatible memory interface. The operations of Port 1 are supported by the Address Strobe (\overline{AS}) and Data Strobe (\overline{DS}) lines, and by the Read/Write (R/\overline{W}) and Data Memory (\overline{DM}) control lines. The low-order program and data memory addresses (A_0 - A_7) are output through Port 1 (Figure 8) and are multiplexed with data in/out (D_0 - D_7). Instruction fetch and data memory read/write operations are done through this port.

Port 1 cannot be used as a register nor can a handshake mode be used with this port.

The Z86C91 wakes up with the 8 bits of Port 1 configured as address outputs for external memory. If more than eight address lines are required, additional lines can be obtained by programming Port 0 bits as address bits. The

Port 0 can be programmed as a nibble I/O port, or as an address port for interfacing external memory (Figure 9). When used as an I/O port, Port 0 can be placed under handshake control. In this configuration, Port 3 lines $P3_2$ and $P3_5$ are used as the handshake controls DAV₀ and RDY₀. Handshake signal assignment is dictated by the I/O direction of the upper nibble $P0_4$ - $P0_7$.

For external memory references, Port 0 can provide address bits A_8 - A_{11} (lower nibble) or A_8 - A_{15} (lower and upper nibbles) depending on the required address space. If the address range requires 12 bits or less, the upper nibble of Port 0 can be programmed independently as I/O while the lower nibble is used for addressing.

Port 0 lines are configured as address lines A_8 - A_{15} after a Reset. If one or both nibbles are needed for I/O operation, they must be configured by writing to the Port 0 Mode register.


Port 2 bits can be programmed independently as input or output (Figure 10). This port is always available for I/O operations. In addition, Port 2 can be configured to provide open-drain outputs.

Like Port 0, Port 2 may also be placed under handshake control. In this configuration, Port 3 lines $P3_1$ and $P3_6$ are used as the handshake controls lines \overline{DAV}_2 and RDY_2 . The handshake signal assignment for Port 3 lines $P3_1$ and $P3_6$ is dictated by the direction (input or output) assigned to bit 7 of Port 2.

Port 3 lines can be configured as I/O or control lines (Figure 11). In either case, the direction of the eight lines is fixed as four input ($P3_0$ - $P3_3$) and four output ($P3_4$ - $P3_7$). For serial I/O, lines $P3_0$ and $P3_7$ are programmed as serial in and serial out, respectively.

Port 3 can also provide the following control functions: handshake for Ports 0 and 2 (DAV and RDY); four external interrupt request signals (IRQ0-IRQ3); timer input and output signals (T_{IN} and T_{OUT}) and Data Memory Select (DM).

least-significant four bits of Port 0 can be configured to supply address bits A_8 - A_{11} for 4K byte addressing or both nibbles of Port 0 can be configured to supply address bits A_8 - A_{15} for 64K byte addressing.



To permit the use of slow memory, an automatic wait mode of two oscillator clock cycles is configured for bus timing after each reset. The initialization routine could include reconfiguration to eliminate this extended timing mode.






Figure 9. Port 0







INTERRUPTS

The Z86C91 allows six different interrupts from eight sources: the four Port 3 lines $P3_0$ - $P3_3$, Serial In, Serial Out, and the two counter/timers. These interrupts are both maskable and prioritized. The Interrupt Mask register globally or individually enables or disables the six interrupt requests. When more than one interrupt is pending, priorities are resolved by a programmable priority encoder that is controlled by the Interrupt Priority register.

All interrupts are vectored through locations in program memory. When an interrupt request is granted, an interrupt machine cycle is entered. This disables all subsequent

CLOCK

The on-chip oscillator has a high-gain, parallel-resonant amplifier for connection to a crystal or to any suitable external clock source (XTAL1 = Input, XTAL2 = Output).

The crystal source is connected across XTAL1 and XTAL2, using the recommended capacitance ($C_L = 15$ pf maximum) from each pin to ground. The specifications for the crystal are as follows:

interrupts, saves the Program Counter and status flags, and accesses the program memory vector location reserved for that interrupt. This memory location and the next byte contain the 16-bit address of the interrupt service routine for that particular interrupt request. The Z86C91 takes 26 system clock cycles to enter an interrupt subroutine.

Polled interrupt systems are also supported. To accommodate a polled structure, any or all of the interrupt inputs can be masked and the Interrupt Request register polled to determine which of the interrupt requests needs service.

- AT cut, parallel-resonant
- Fundamental type
- Series resistance, $R_s \le 100\Omega$
- 16 MHz maximum

INSTRUCTION SET NOTATION

Addressing Modes. The following notation is used to describe the addressing modes and instruction operations as shown in the instruction summary.

IRR Irr X	Indirect register pair or indirect working-register pair address Indirect working-register pair only Indexed address	indica data a notatio locatio
DA	Direct address	IUCali
RA	Relative address	
IM R	Immediate Register or working-register address	refers
r IR	Working-register address only Indirect-register or indirect working-register	Flags flags:
lr RR	address Indirect working-register address only Register pair or working register pair address	C Z S
Symbols.	The following symbols are used in describing the set.	V D
dst src cc @	Destination location or contents Source location or contents Condition code (see list) Indirect address prefix	H Affec 0 1
SP PC FLAGS	Stack pointer (control registers 254-255) Program counter Flag register (control register 252)	* X

- RP Register pointer (control register 253)
- IMR Interrupt mask register (control register 251)

Assignment of a value is indicated by the symbol "←". For example,

dst ← dst + src

ates that the source data is added to the destination and the result is stored in the destination location. The ion "addr(n)" is used to refer to bit "n" of a given ion. For example,

dst (7)

s to bit 7 of the destination operand.

s. Control Register R252 contains the following six

С	Carry flag
Z	Zero flag
S	Sign flag
V	Overflow flag
D	Decimal-adjust flag
н	Half-carry flag

cted flags are indicated by:

- Cleared to zero
- Set to one
- Set or cleared according to operation
- Unaffected
- Undefined

CONDITION CODES

Value	Mnemonic	Meaning	Flags Set
1000		Always true	
0111	С	Carry	C = 1
1111	NC	No carry	C = 0
0110	Z	Zero	Z = 1
1110	NŻ	Not zero	Z = 0
1101	PL	Plus	S = 0
0101	MI	Minus	S = 1
0100	OV	Overflow	V = 1
1100	NOV	No overflow	V = 0
0110	EQ	Equal	Z = 1
1110	NE	Not equal	Z = 0
1001	GE	Greater than or equal	(S X O R V) = 0
0001	LT	Less than	(S XOR V) = 1
1010	GT	Greater than	[Z OR (S XOR V)] = 0
0010	LE	Less than or equal	[Z OR (S XOR V)] = 1
1111	UGE	Unsigned greater than or equal	C = 0
0111	ULT	Unsigned less than	C = 1
1011	UGT	Unsigned greater than	(C = 0 AND Z = 0) = 1
0011	ULE	Unsigned less than or equal	(C OR Z) = 1
0000		Never true	<u></u>




Figure 12. Instruction Formats

INSTRUCTION SUMMARY

INSTRUCTION	SUIVIIVIA	ART															
	Addr Mod		١	Flag	gs /	Affe	ecte	d		Addr	Mode	Opcode	FI	ag	s A	ffe	cted
Instruction and Operation	dst src	– Byte (Hex)	C	; z	S	v	D	н	Instruction and Operation	dst	src	Byte (Hex)	c	z	s	۷	DН
ADC dst,src dst ← dst + src + C	(Note 1)	1□	4	* *	*	*	0	\$	DEC dst dst ← dst - 1	R IR		00 01		*	*	#	
ADD dst,src dst ← dst + src	(Note 1)	0□	*	* *	*	*	0	*	DECW dst dst ← dst - 1	RR IR		80 81		*	*	*	
AND dst,src dst ← dst AND src	(Note 1)	5□		- 7	*	0			DI IMR (7) ← 0			8F					
CALL dst SP ← SP – 2 @SP ← PC; PC ← dst	DA IRR	D6 D4					·		DJNZ r,dst r ← r – 1 if r ≠ 0	RA		rA = 0 - F					
CCF C ← NOT C		EF	*						PC ← PC + dst Range: + 127, - 128			•.					· .
CLR dst dst ← 0	R	B0 B1						* 	EI IMR (7) ← 1		7	9F					
COM dst	 R	60		- *	*	0		·	HALT			7F					<u> </u>
dst ← NOT dst	IR	61				-			INC dst	r		rE		*	*	*	
CP dst,src dst – src	(Note 1)	A□	*	* *	*	*			dst ← dst + 1	R		r = 0 - F 20 21					
DA dst dst ← DA dst	R IR	40 41	#	* *	*	х			INCW dst dst ← dst + 1	RR IR		A0 A1		*	*	*	

INSTRUCTION SUMMARY (Continued)

Instruction	Addr	Mode	Opcode Byte	F	Flags Affected								
and Operation	dst	src	(Hex)	С	Z	s	V	D	н				
IRET			BF	*	*	*	*	*	*				
FLAGS ← @SP; SP ←													
PC ← @SP; SP ← SP	+ 2;1	MR (7)	·←1										
JP cc,dst	DA		cD		<u> </u>								
if cc is true			c = 0 - F										
PC ← dst	IRR		30										
JR cc,dst	RA		сВ			_		_					
if cc is true,			c = 0 - F										
PC ← PC + dst													
Range: +127, -128													
LD dst,src		Im	rC										
	r	lm R											
dst ← src	r R	r	r8 r9										
		'	r = 0 - F										
	r	X	C7										
•	x	r	D7										
	r	' Ir	E3										
	lr	r	F3										
	B	Ŕ	E4										
	R	IR	E5										
	R	IM	E6			,							
	IR	IM	E7										
	IR	R	F5										
LDC dst,src	r	Irr	C2										
dst ← src	Irr	r	D2			1.							
LDCI dst,src	lr	Irr	C3				<u> </u>						
dst ← src	Irr	lr	D3										
r ← r + 1; rr ← rr +													
1							-						
LDE dst,src	r	irr	82										
dst ← src	Irr	r	92										
LDEI dst,src	lr Ing	lrr	83										
dst ← src	Irr	ir	93										
r←r + 1; rr ← rr + 1													
NOP			FF	—									
OR dst,src	(Not	te 1)	4		*		0		<u> </u>				
dst ← dst OR src	(,,,,,)				**	•	J						
					· · ·								
POP dst	R		50										
dst ← @SP;	IR		51										
SP.← SP + 1													
PUSH src		R	70					—					
SP ← SP - 1; @SP ←	-src	IR	71										
RCF			CF '	0									
C←0			05	0									
RET	_		AF										
$PC \leftarrow @SP; SP \leftarrow SP$	+ 2												
RL dst	R		90	*	*	*	*						
	IR		91	•		÷**	**		÷				

Instruction	Addr Mo	•	Flags Affected
and Operation	dst s	Byte rc (Hex)	CZSVDH
RLC dst []≁ <mark>R</mark> IR	10 11	* * * *
RR dst	P R IR	E0 E1	* * * *
RRC dst	ר קר קר וא	C0 C1	* * * *
SBC dst,src dst ← dst ← src ← C	(Note 1) 3□	* * * * 1 *
SCF C ← 1		DF	1
SRA dst	ר ר וR	D0 D1	* * * 0
SRP src RP ← src	Ir	m 31	
STOP	·	6F	······································
SUB dst,src dst ← dst ← src	(Note 1) 2🗆	* * * * 1 *
SWAP dst	R IR	F0 F1	× * * × — —
TCM dst,src (NOT dst) AND src	(Note 1) 6 .	— * * 0 — —
TM dst,src dst AND src	(Note 1) 7□	* * 0,
XOR dst,src dst ← dst XOR src	(Note 1) B🗆	— * * 0 — —

NOTE: These instructions have an identical set of addressing modes, which are encoded for brevity. The first opcode nibble is found in the instruction set table above. The second nibble is expressed symbolically by a □ in this table, and its value is found in the following table to the left of the applicable addressing mode pair.

For example, the opcode of an ADC instruction using the addressing modes r (destination) and Ir (source) is 13.

Addr	Mode	Lower
dst	src	Opcode Nibble
r ,	r	2
ŗ	lr	3
R	R	4
R	, IR	5
R	IM	6
IR	IM	7

REGISTERS

R240 SIO Serial I/O Register (F0_H: Read/Write)

D7 D6 D5 D4 D3 D2 D1 D0


SERIAL DATA (D0 = LSB)


R244 TO Counter/Timer 0 Register


(F4_H: Read/Write)

D7 D6 D5 D4 D3 D2 D1 D0

 T_0 INITIAL VALUE (WHEN WRITTEN) — (RANGE: 1 · 256 DECIMAL 01 00 HEX) T_0 CURRENT VALUE (WHEN READ)










OPCODE MAP

| | | | |
 |
 |
 |
 | oble (Hex) | | |
 | | | | |
|--|--|--|---
--

--

--
---|--
--|---|---|--|---|--|---|---|
| 0 | 1 | 2 | 3 | 4
 | 5
 | 6
 | 7
 | 8 | 9 . | Α | в
 | С | D | Е | F |
| 6.5
DEC
R ₁ | 6.5
DEC
IR ₁ | 6.5
ADD
r ₁ .r ₂ | 6.5
ADD
r ₁ .lr ₂ | 10.5
ADD
R ₂ .R ₁
 | 10.5
ADD
IR ₂ .R ₁
 | 10.5
ADD
R ₁ .IM
 | 10.5
ADD
IR ₁ .IM
 | 6.5
LD
r ₁ .R ₂ | 6.5
LD
r ₂ .R ₁ | 12/10.5
DJNZ
r ₁ .RA | 12/10.0
JR
cc.RA
 | 6.5
LD
r ₁ .IM | 12/10.0
JP
cc.DA | 6.5
INC
r1 | |
| 6.5
RLC
R ₁ | 6.5
RLC
IR ₁ | 6.5
ADC
r _{1.} r ₂ | 6.5
ADC
r ₁ .lr ₂ | 10.5
ADC
R ₂ ,R ₁
 | 10,5
ADC
IR ₂ ,R ₁
 | 10,5
ADC
R ₁ ,IM
 | 10,5
ADC
IR ₁ ,IM
 | - | | |
 | | | | |
| 6.5
INC
R ₁ | 6,5
INC
IR ₁ | 6,5
SUB
r ₁ .r ₂ | 6,5
SUB
r ₁ ,lr ₂ | 10,5
SUB
R ₂ ,R ₁
 | 10,5
SUB
IR ₂ ,R ₁
 | 10,5
SUB
R ₁ ,IM
 | 10,5
SUB
IR ₁ ,IM
 | | | |
 | | | | |
| 8.0
JP
IRR ₁ | 6,1
SRP
IM | 6,5
SBC
r ₁ .r ₂ | 6,5
SBC
r ₁ .lr ₂ | 10,5
SBC
R ₂ .R ₁
 | 10,5
SBC
IR ₂ .R ₁
 | 10,5
SBC
R ₁ .IM
 | 10,5
SBC
IR ₁ .IM
 | | | |
 | | | | |
| 8.5
DA
R1 | 8,5
DA
IR ₁ | 6,5
OR
r ₁ ,r ₂ | 6,5
OR
r ₁ ,lr ₂ | 10,5
OR
R ₂ ,R ₁
 | 10,5
OR
IR ₂ ,R ₁
 | 10,5
OR
R ₁ .IM
 | 10,5
OR
IR ₁ ,IM
 | | | |
 | | | | |
| 10,5
POP
R ₁ | 10.5
POP
IR ₁ | 6,5
AND
r ₁ ,r ₂ | 6,5
AND
r ₁ ,lr ₂ | 10,5
AND
R ₂ ,R ₁
 | 10,5
AND
IR ₂ ,R ₁
 | 10.5
AND
R ₁ .IM
 | 10,5
AND
IR ₁ ,IM
 | | | |
 | | | | - |
| 6,5
COM
R ₁ | 6,5
COM
IR ₁ | 6,5
TCM
r ₁ ,r ₂ | 6,5
TCM
r ₁ .lr ₂ | · 10,5
TCM
R ₂ ,R ₁
 | 10,5
TCM
IR ₂ ,R ₁
 | 10,5
TCM
R ₁ ,IM
 | 10,5
TCM
IR ₁ ,IM
 | | | |
 | | | | 6,0
STO |
| 10/12,1
PUSH
R ₂ | 12/14,1
PUSH
IR ₂ | 6,5
TM
r ₁ ,r ₂ | 6,5
TM
r ₁ ,lr ₂ | 10,5
TM
R ₂ ,R ₁
 | 10,5
TM
IR ₂ ,R ₁
 | 10,5
TM
R ₁ ,IM
 | 10,5
TM
IR ₁ ,IM
 | | | 4. | |
 | | ·
· | | 7.0
HAL |
| 10,5
DECW
RR ₁ | 10,5
DECW
IR ₁ | 12,0
LDE
r ₁ ,Irr ₂ | 18,0
LDEI
Ir ₁ ,Irr ₂ |
 |
 |
 |
 | | | | |
 | | | | 6.1
DI |
| 6.5
RL
R ₁ | 6,5
RL
IR ₁ | 12,0
LDE
r ₂ ,Irr ₁ | 18,0
LDEI
Ir ₂ ,Irr ₁ |
 |
 | · .
 |
 | | · . · | |
 | | | | 6.1
El |
| 10,5
INCW
RR ₁ | 10,5
INCW
IR ₁ | 6,5
CP
r ₁ ,r ₂ | 6,5
CP
r ₁ .lr ₂ | 10,5
CP
R ₂ ,R ₁
 | 10,5
CP
IR ₂ ,R ₁
 | 10.5
CP
R ₁ .IM
 | 10,5
CP
IR ₁ ,IM
 | | - | |
 | - | | | 14.0
RET |
| 6,5
CLR
R ₁ | 6,5
CLR
IR ₁ | 6,5
XOR
r _{1,} r ₂ | 6,5
XOR
r ₁ ,lr ₂ | 10,5
XOR
R ₂ ,R ₁
 | 10,5
XOR
IR ₂ .R ₁
 | 10.5
XOR
R ₁ .IM
 | 10,5
XOR
IR ₁ ,IM
 | | | | |
 | | | - | 16.0
IRE |
| 6,5
RRC
R ₁ | 6,5
RRC
IR ₁ | 12,0
LDC
r ₁ ,lrr ₂ | 18,0
LDCI
Ir ₁ ,Irr ₂ |
 |
 | -
 | 10,5
LD
r ₁ .x.R ₂
 | | | |
 | | | | 6.5
RCF |
| 6,5
SRA
R ₁ | 6,5
SRA
IR ₁ | 12,0
LDC
r ₂ .lrr ₁ | 18,0
LDCI
Ir ₂ ,Irr ₁ | 20,0
CALL*
IRR ₁
 |
 | 20.0
CALL
DA
 | 10,5
LD
r ₂ ,x,R ₁
 | | | |
 | | | | 6.5
SCF |
| 6.5
RR
R ₁ | 6,5
RR
IR ₁ | | 6,5
LD
r ₁ ,IR ₂ | 10,5
LD
R ₂ ,R ₁
 | 10,5
LD
IR ₂ ,R ₁
 | 10,5
LD
R ₁ .IM
 | 10,5
LD
IR ₁ ,IM
 | | | | |
 | | | | 6.5
CCF |
| 8,5
SWAP
R ₁ | 8,5
SWAP
IR ₁ | | 6,5
LD
Ir ₁ ,r ₂ |
 | 10,5
LD
R ₂ ,IR ₁
 |
 |
 | | V | | |
 | V | V | | 6.0
NOP |
| <u> </u> | | | |
 |
 |
 |
 | | | ~ | |
 | | \sim | | - |
| | . : | 2 | |
 | . :
 | 3
 |
 | | | 2 | |
 | | 3 | | 1 |
| | | | |
 |
 | E
 | Bytes per
 | Instructio | n | |
 | | | | |
| | | | OPC | WER
CODE
IBLE
 |
 |
 |
 | | | | | | | | | | | | | | | | |
 | | | | |
| | 6.5
DEC
R1
6.5
RLC
R1
8.0
JP
JP
R1
8.5
DA
R1
8.5
DA
R1
0.5
POP
R1
6.5
COM
R1
10/12.1
PUSH
R2
10.5
DECW
RR1
6.5
RL
R1
6.5
RL
R1
6.5
RL
R1
8.7
SRA
R1
6.5
RR
R1
6.5
RR
R1
6.5
RR
R1
8.5
SRA
R1
6.5
SRA
R1
8.5
SRA
R1
8.5
SWAP | 6.5 5.5 DEC IR1 6.5 RLC R1 IR1 6.5 RLC R1 IR1 6.5 IRC INC R1 8.0 6.5 INC R1 10.5 SRP 10.5 IOC POP IR1 10.5 OA POP R1 10.5 IOCS POP R1 10.5 IOS DECW RR1 R1 10.5 IOS IOS INCW RR1 R1 IR1 6.5 G.5 RC R1 IR1 IOS INCW RR1 R1 IR1 6.5 G.5 RC R1 6.5 RCC R1 IR1 6.5 G.5 RRC R1 | 6.5 6.5 ADD R1 IR1 IR1 ADD 6.5 DEC ADD r1.r2 6.5 RLC RLC ADD R1 IR1 IR1 r1.r2 6.5 RLC RLC ADD R1 IR1 IR1 r1.r2 6.5 6.5 ADC RI INC INC SUB r1.r2 8.0 A.1 6.5 SUB IR1 IR1 Ir1.r2 8.5 A.5 A.5 DA DA OR R1 IR1 IR1 r1.r2 6.5 A.5 A.5 A.5 DA DA OR RI R1 IR1 IR1 r1.r2 6.5 A.5 A.5 A.5 DA DA RI r1.r2 10.5 10.5 I.2.0 RI RR1 IR1 r | 6.5 6.5 6.5 ADD r1.1/2 ADD R1 IR1 IR1 r1.1/2 ADD r1.1/2 ADD 6.5 B.5 B.5 ADC ADC ADC ADC R1 IR1 IR1 r1.1/2 r1.1/2 r1.1/2 6.5 B.5 6.5 ADC r1.1/2 r1.1/2 8.0 S.1 B.5 B.5 B.5 SBC SBC 10.5 JP SSP B.5 ADA OR OR 8.5 8.5 6.5 6.5 6.5 SBC SBC 10.5 10.5 6.5 6.5 6.5 SBC SC 90 POP AND r1.1/2 r1.1/2 r1.1/2 r1.1/2 10.5 10.5 6.5 6.5 6.5 6.5 6.5 POP POP AND r1.1/2 r1.1/2 r1.1/2 10.5 10.5 12.0 18.0 </td <td>6.5 6.5 6.5 6.5 10.5 DEC DEC ADD r1.r2 r1.r2 R2.R1 6.5 6.5 6.5 6.5 10.5 R2.R1 6.5 6.5 6.5 ADC ADC R2.R1 6.5 6.5 6.5 10.5 R2.R1 R2.R1 8.0 6.1 6.5 6.5 10.5 R2.R1 8.5 8.5 6.5 6.5 10.5 R2.R1 8.5 8.5 6.5 6.5 10.5 R2.R1 10.5 10.5 ADA OR OR OR R1 IR1 r1.r2 r1.r1/2 R2.R1 10.5 10.5 6.5 6.5 10.5 COM<td>6.5 6.5 6.5 ADD ADC ADC<td>6.5 6.5 6.5 6.5 10.5 10.5 ADD
ADD
R1 10.5 ADD
R1 10.5 ADD
R1 10.5 ADD
R1 10.5 ADD
R1 10.5 ADD
R1 10.5 ADD
R1 ADD
R1 R1.C ADC
R1 ADD
R1 ADD
R1<td>6.5 6.5 6.5 6.5 10.5 10.5 10.5 ADD ADD R1 IR1 r1.r2 r1.r12 r1.r12 R2.R1 IR2.R1 R1.II R1.III R1.III R1.IIII R1.IIII</td><td>6.5 6.5 6.5 6.5 10.</td><td>6.5 6.5 6.5 10</td><td>6.5 6.5 6.5 6.5 10.5 10.5 10.5 10.5 0.5 6.5 6.5 10</td><td>6.5 6.5 6.5 6.5 6.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10</td><td>6.5 6.5 6.5 6.5 10.5 <td< td=""><td>65 65 65 65 105</td><td>65 6.5 6.5 6.5 10.5</td></td<></td></td></td></td> | 6.5 6.5 6.5 6.5 10.5 DEC DEC ADD r1.r2 r1.r2 R2.R1 6.5 6.5 6.5 6.5 10.5 R2.R1 6.5 6.5 6.5 ADC ADC R2.R1 6.5 6.5 6.5 10.5 R2.R1 R2.R1 8.0 6.1 6.5 6.5 10.5 R2.R1 8.5 8.5 6.5 6.5 10.5 R2.R1 8.5 8.5 6.5 6.5 10.5 R2.R1 10.5 10.5 ADA OR OR OR R1 IR1 r1.r2 r1.r1/2 R2.R1 10.5 10.5 6.5 6.5 10.5 COM <td>6.5 6.5 6.5 ADD ADC ADC<td>6.5 6.5 6.5 6.5 10.5 10.5 ADD
ADD
R1 10.5 ADD
R1 10.5 ADD
R1 10.5 ADD
R1 10.5 ADD
R1 10.5 ADD
R1 10.5 ADD
R1 ADD
R1 R1.C ADC
R1 ADD
R1 ADD
R1<td>6.5 6.5 6.5 6.5 10.5 10.5 10.5 ADD ADD R1 IR1 r1.r2 r1.r12 r1.r12 R2.R1 IR2.R1 R1.II R1.III R1.III R1.IIII R1.IIII</td><td>6.5 6.5 6.5 6.5 10.</td><td>6.5 6.5 6.5 10</td><td>6.5 6.5 6.5 6.5 10.5 10.5 10.5 10.5 0.5 6.5 6.5 10</td><td>6.5 6.5 6.5 6.5 6.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10</td><td>6.5 6.5 6.5 6.5 10.5 <td< td=""><td>65 65 65 65 105</td><td>65 6.5 6.5 6.5 10.5</td></td<></td></td></td> | 6.5 6.5 6.5 ADD ADC ADC <td>6.5 6.5 6.5 6.5 10.5 10.5 ADD
ADD
R1 10.5 ADD
R1 10.5 ADD
R1 10.5 ADD
R1 10.5 ADD
R1 10.5 ADD
R1 10.5 ADD
R1 ADD
R1 R1.C ADC
R1 ADD
R1 ADD
R1<td>6.5 6.5 6.5 6.5 10.5 10.5 10.5 ADD ADD R1 IR1 r1.r2 r1.r12 r1.r12 R2.R1 IR2.R1 R1.II R1.III R1.III R1.IIII R1.IIII</td><td>6.5 6.5 6.5 6.5 10.</td><td>6.5 6.5 6.5 10</td><td>6.5 6.5 6.5 6.5 10.5 10.5 10.5 10.5 0.5 6.5 6.5 10</td><td>6.5 6.5 6.5 6.5 6.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10</td><td>6.5 6.5 6.5 6.5 10.5 <td< td=""><td>65 65 65 65 105</td><td>65 6.5 6.5 6.5 10.5</td></td<></td></td> | 6.5 6.5 6.5 6.5 10.5 10.5 ADD
ADD
R1 10.5 ADD
R1 10.5 ADD
R1 10.5 ADD
R1 10.5 ADD
R1 10.5 ADD
R1 10.5 ADD
R1 ADD
R1 R1.C ADC
R1 ADD
R1 ADD
R1 <td>6.5 6.5 6.5 6.5 10.5 10.5 10.5 ADD ADD R1 IR1 r1.r2 r1.r12 r1.r12 R2.R1 IR2.R1 R1.II R1.III R1.III R1.IIII R1.IIII</td> <td>6.5 6.5 6.5 6.5 10.</td> <td>6.5 6.5 6.5 10</td> <td>6.5 6.5 6.5 6.5 10.5 10.5 10.5 10.5 0.5 6.5 6.5 10</td> <td>6.5 6.5 6.5 6.5 6.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10</td> <td>6.5 6.5 6.5 6.5 10.5 <td< td=""><td>65 65 65 65 105</td><td>65 6.5 6.5 6.5 10.5</td></td<></td> | 6.5 6.5 6.5 6.5 10.5 10.5 10.5 ADD ADD R1 IR1 r1.r2 r1.r12 r1.r12 R2.R1 IR2.R1 R1.II R1.III R1.III R1.IIII R1.IIII | 6.5 6.5 6.5 6.5 10. | 6.5 6.5 6.5 10 | 6.5 6.5 6.5 6.5 10.5 10.5 10.5 10.5 0.5 6.5 6.5 10 | 6.5 6.5 6.5 6.5 6.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10 | 6.5 6.5 6.5 6.5 10.5 <td< td=""><td>65 65 65 65 105</td><td>65 6.5 6.5 6.5 10.5</td></td<> | 65 65 65 65 105 | 65 6.5 6.5 6.5 10.5 |



Legend: R = 8-bit address r = 4-bit address $R_1 \text{ or } r_1 = \text{Dst} \text{ address}$ $R_2 \text{ or } r_2 = \text{Src} \text{ address}$

Sequence: Opcode, First Operand, Second Operand

NOTE: The blank areas are not defined.

*2-byte instruction; fetch cycle appears as a 3-byte instruction

ABSOLUTE MAXIMUM RATINGS

Voltages on all pins except RESET

with respect to GND	0.3V to +7.0V
Operating Ambient	1
Temperature	.See Ordering Information
Storage Temperature	−65°C to +150°C

STANDARD TEST CONDITIONS

The DC characteristics listed below apply for the following standard test conditions, unless otherwise noted. All voltages are referenced to GND. Positive current flows into the referenced pin.

Standard conditions are as follows:

- $+4.5V \le V_{CC} \le +5.5V$
- GND = 0V
- $0^{\circ}C \leq T_A \leq +70^{\circ}C$ for S (Standard temperature)
- $-40 \degree C \le T_A \le +100 \degree C$ for E (Extended temperature)

DC CHARACTERISTICS

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





Figure 14. Test Load 1

Symbol	Parameter	Min	Тур	Max	Unit	Condition
V _{CH}	Clock Input High Voltage	3.8		VCC	V	Driven by External Clock Generator
V _{CL}	Clock Input Low Voltage	-0.3		0.8	V	Driven by External Clock Generator
VIH	Input High Voltage	2.0		V _{CC}	V	
VIL	Input Low Voltage	-0.3		0.8	V	
V _{RH}	Reset Input High Voltage	3.8		V _{CC}	V	•
V _{RL}	Reset Input Low Voltage	-0.3		0.8	V	
VOH	Output High Voltage	2.4			V	$I_{OH} = -250 \mu A$
VOH	Output High Voltage	VCC -100mV	,		V	$I_{CC} = -100\mu A$
V _{OL}	Output Low Voltage			0.4	V	$I_{OL} = +2.0 \text{ mA}$
IIL (Input Leakage	- 10		10	μA	$V_{IN} = 0V, 5.25V$
IOL	Output Leakage	- 10		10	μA	$V_{IN} = 0V, 5.25V$
IIR	Reset Input Current			- 50	μA	$V_{CC} = +5.25V, V_{RL} = 0V$
lcc	Supply Current			30	mA	All outputs and I/O pins floating
ICC1	Standby Current		5		mA	Halt Mode
ICC2	Standby Current			10	μÂ	Stop Mode





AC CHARACTERISTICS

External I/O or Memory Read and Write Timing

Numb	er Symbol	Parameter	12 Min	MHz Max	1G Min	MHz Max	Notes
1	TdA(AS)	Address Valid to AS ↑Delay	35		20		2,3
2	TdAS(A)	AS ↑ to Address Float Delay	45		30		2,3
3	TdAS(DR)	AS ↑ to Read Data Required Valid		220		180	1,2,3
4	TwAS	AS Low Width	55		35		2,3
5	TdAz(DS)	Address Float to DS ↓	Q		0	-	
6	TwDSR	DS (Read) Low Width	185		135		1,2,3
7	TwDSW	DS (Write) Low Width	110		80		1,2,3
8	TdDSR(DR).	DS \downarrow to Read Data Required Valid		130		75	1,2,3
9	ThDR(DS)	Read Data to DS ↑ Hold Time	0 N	1 .	0		2,3
10	TdDS(A)	DS↑ to Address Active Delay	45	÷	35		2,3
11	TdDS(AS)	 DS ↑ to AS ↓Delay	55		25		2,3
12	TdR/W(AS)	R/W Valid to AS ↑ Delay	30		20	,	2,3
13	TdDS(R/W)	 DS ↑ to R/W Not Valid	35		25		2,3
14	TdDW(DSW)	Write Data Valid to DS (Write) \downarrow Delay	35		25		2,3
15	TdDS(DW)	$\overline{\text{DS}}$ \uparrow to Write Data Not Valid Delay	35		25		2,3
16	TdA(DR)	Address Valid to Read Data Required Valid		255	•	200	1,2,3
17	TdAS(DS)	AS ↑ to DS ↓ Delay	55		40		2,3

NOTES:

1. When using extended memory timing add 2 TpC.

2. Timing numbers given are for minimum TpC.

See clock cycle time dependent characteristics table.

4. 16 MHz timing is preliminary and subject to change.

* All units in nanoseconds (ns).

† Test Load 1

° All timing references use 2.0V for a logic "1" and 0.8V for a logic "0".




Figure 16. Additional Timing

AC CHARACTERISTICS

Additional Timing Table

Numbe	er Symbol	Parameter	8 A Min	/Hz Max	12 Min	MHz Max	16 Min	MHz Max	Notes
1	ТрС	Input Clock Period	125	1000	83	1000	62.5	1000	1
2	TrC,TfC	Clock Input Rise and Fall Times		25		15		⁻ 10	1
3	TwC	Input Clock Width	37		70		21		1
4	TwTinL	Timer Input Low Width	100		70		50		2
5	TwTinH	Timer Input High Width	ЗТрС		ЗТрС	1	ЗТрС		2
6	TpTin	Timer Input Period	8TpC		8TpC		8TpC	-	2
7	TrTin,TfTin	Timer Input Rise and Fall Times		100		100		100	2
8A	TwiL	Interrupt Request Input Low Time	100		70		50		2,4
8B	TwiL	Interrupt Request Input Low Time	3TpC		ЗТрС		ЗТрС		2,5
9	TwlH	Interrupt Request Input High Time	ЗТрС		ЗТрС		ЗТрС		2,3

NOTES:

Clock timing references use 3.8V for a logic "1" and 0.8V for a logic "0".
 Timing references use 2.0V for a logic "1" and 0.8V for a logic "0".

3. Interrupt request via Port 3.

Interrupt request via Port 3 (P31-P33)
 Interrupt request via Port 3 (P30)
 16 MHz timing is preliminary and subject to change.
 Units in nanoseconds (ns).




Figure 17a. Input Handshake Timing




Figure 17b. Output Handshake Timing

AC CHARACTERISTICS

Handshake Timing

Numb	er Symbol	Parameter	· ·	8, 12, Min	16 MHz Max		Notes
1	TsDI(DAV)	Data In Setup Time		0			
2	ThDI(DAV)	Data In Hold Time	•2	145			
3	TwDAV	Data Available Width	1.	110			
4	TdDAVIf(RDY)	DAV ↓ Input to RDY ↓ Delay			115		1,2
5	TdDAVOf(RDY)	DAV \downarrow Output to RDY \downarrow Delay		0		· · · ·	1,3
. 6	TdDAVIr(RDY)	DAV 1 Input to RDY 1 Delay			115		1,2
7	TdDAVOr(RDY)	DAV 1 Output to RDY 1 Delay		0			1,3
8	TdDO(DAV)	Data Out to DAV ↓ Delay		Трс			1
9	TdRDY(DAV)	Rdy ↓ Input to DAV ↑ Delay		, O	130		1

NOTES:

1. Test load 1

2. Input handshake

Output handshake
 16 MHz timing is preliminary and subject to change.

† All timing references use 2.0V for a logic "1" and 0.8V for a logic "0".
 * Units in nanoseconds (ns).



Z8 Family Design Handbook

MEMORY SPACE AND REGISTER

ORGANIZATION

Memory Space

The Z8 can address up to 126K bytes of program and data memory separately from the on chip registers. The 16-bit program counter provides for 64K bytes of program memory, the first 2K bytes of which are internal to the Z8. The remaining 62K bytes of program memory are located externally and can be implemented with RCM, EPRCM, or RAM.

The 62K bytes of data memory are also located external to the Z8 and begin with location 2048. The two address spaces, program memory and data memory, are individually selected by the Data Memory Select output (\overline{IM}) which is available from Port 3.

The Program Memory Map and the Data Memory Map are shown in Figure 2.




Figure 2 Program Memory Map And Data Memory Map

External memory access is accomplished by the Z8 through its I/O Ports. when less than 256 bytes of external memory are required, Port 1 is programmed for the multiplexed address/data mode (ADØ-AD7). In this configuration 8-bits of address and 8-bits of data are time multiplexed on the 8 I/O lines for memory transfers. The memory "handshake" control lines are provided by the Address Strobe (AS), Data Strobe (DS), and the Read/Write (R/W) pins on the Z8. If program and data are included in the external memory space, the Data Memory Select (DM) function may be programmed into the Port 3 Mode register. When this is done, the IM signal is available on line 4 of the Port 3 (P34) to select between program and data memory for external memory operations.

Port 0 is used to provide the additional address bits for external memory beyond the first 256 locations up to a full 16-bits of external memory address. It becomes immediately obvious that the first 8-bits of external memory address from Port 1 must be latched externally to the Z8 so that program or data may be transferred over the same 8 lines during the external memory transaction machine cycle. The AS, DS, and R/W control lines simplify the required interface logic. The timing for external memory transactions is given in Figure 3.

Registers

The Z8 has 144 8-bit registers including four Port registers (RO-R3), 124 general purpose registers (R4-R127), and 16 control and status register (R240-R255). The 144 registers are all located in the same 8-bit address space to allow any Z8 instruction to operate on them. The 124 general purpose registers can function as accumulators, address pointers, or index registers. The registers are read when they are referenced as source registers, and written when they are referenced as destination registers. Registers, or indirectly through another register with an 8-bit address, or with a 4-bit address and Register Pointer.

The entire Z8 register space may be divided into 16 contiguous Working Register Areas, each having 16 registers. A control register, called the Register Pointer, may be loaded with the most significant nibble of a Working Register Area address. The Register Pointer provides for the selection of the Working Register Area, and allows registers within that area to be selected with a 4-bit address.

The Z8 register organization is shown in Figure 4.

Stacks

The Z8 provides for stack operations through the use of a stack pointer, and the stack may be located in the internal register space or in the external data memory space. The "stack selection" bit (D2) in the Port 0-1 Mode control register selects an internal or external stack. When the stack is located internally, register 255 contains an 8-bit stack pointer and register 254 is available as a general purpose register. If an external stack is used, register 255 or registers 254 and 255 may be used as the stack pointer depending on the anticipated "depth" of the stack. When registers 254 and 255 are both used, the stack pointer is a full 16-bits wide. The CALL, IRET, RET, PUSH, and POP instructions are Z8 instructions which include implicit stack operations.

I/O STRUCTURE

Parallel I/O

The 28 microcomputer has 32 lines of I/Oarranged as four 8-bit ports. All of the I/Oports are TTL compatible and are configurable as input, output, input/output, or address/data. The handshake control lines for Ports 0, 1, and 2 are bits from Port 3 that have been programmed through a Mode control register, except for AS, DS, and R/W which are available as separate 28 pins. The I/O ports are accessed as separate internal registers by the 28. Ports 0 and 1 share one Mode control register, and Ports 2 and 3 each have a Mode control register for configuring the port.

Port 0 can be programmed to be an I/O port or as an address output port. More specifically Port 0 can be configured to be an 8-bit I/O port, or a 4-bit address output port (A8-A11) for external memory and one 4-bit I/O port, or an 8-bit address output port (A8-A15) for external memory.

Port 1 can be programmed as an I/O port (with or without handshake), or an address/data port (ADØ-AD7) for interfacing with external memory. If Port 1 is programmed to be an address/data port, it cannot be accessed as a register.

Port 2 can be configured as individual input or output bits, and Port 3 can be programmed to be parallel I/O bits, and/or serial I/O bits, and/or handshake control lines for the other ports. Figure 5 shows the port Mode registers.

The off chip expansion capability using Ports 0 and 1 offers the added feature of being Z-Bus compatible. All Z-Bus compatible peripheral chips that are available now, and will be available in the future, will interface directly with the Z8 multiplexed address/data bus.

Serial I/O

As memtioned in the last section, Port 3 can be programmed to be a serial I/O port with bits 0 and 7, the serial input and serial output lines respectively. The serial I/O capability provides for full duplex asynchronous serial data at rates up to 62.5K bits per second. The transmitted format is one start bit, eight data bits including odd parity (if parity is enabled), and two stop bits. The received data format is one start bit, eight data bits and at least one stop bit. If parity is enabled, the eighth data bit received (bit 7) is replaced by a parity error flag which indicates a parity error if it is set to a ONE.

Timer/Counter T₀ is the baud rate generator and runs at 16 times⁰ the serial data bit rate. The receiver is double duffered and an internal interrupt (IRQ3) is generated when a character is loaded into the receive buffer register. A different internal interrupt (IRQ4) is generated when a character is transmitted.

COUNTER/TIMERS

The Z8 has two 8-bit programmable counter/ timers, each of which is driven by a programmable 6-bit prescaler. The T_1 prescaler can be driven by internal or external clock sources, and the T_0 prescaler is driven by the internal clock only. The two prescalers and the two counters are loaded through four control registers (see Figure 4) and when a counter/timer reaches the "end of count" a timer interrupt is generated (IRQ4 for T_0 , and IRQ5 for T_1). The counter/timers can be programmed to stop upon reaching the end of count, or to reload and continue counting. Since either counter (one at a time) can have its output available external to the Z8, and Counter/Timer T_1 can have an external input, the two counters can be cascaded.

Port 3 can be programmed to provide timer outputs for external time base generation or trigger pulses.

INTERRUPT STRUCTURE

The Z8 provides for six interrupts from eight different sources including four Port 3 lines (P30-P33), serial in, serial out, and two counter/timers. These interrupts can be masked and prioritized using the Interrupt Mask Register (register 251) and the Interrupt Priority Register (register 249). All interrupts can be disabled with the master interrupt enable bit in the Interrupt Mask Register.

Each of the six interrupts has a 16-bit interrupt vector that points to its interrupt service routine. These six 2-byte vectors are placed in the first twelve locations in the program memory space (see Figure 2).

When simultaneous interrupts occur for enabled interrupt sources, the Interrupt Priority Register determines which interrupt is serviced first. The priority is programmable in a way that 1s described by Figure 6.

When an interrupt is recognized by the Z8, all other interrupts are disabled, the program counter and program control flags are saved, and the program counter is loaded with the corresponding interrupt vector. Interrupts must be re-enabled by the user upon entering the service

A Programmer's Guide to the Z8^m Microcomputer

Application Note

Doll Freund

October 1980

This application note describes the important features of the Z8, with software examples that illustrate its power and ease of use. It is divided into sections by topic; the reader need not read each section sequentially, but may skip around to the sections of current interest.

It is assumed that the reader is familiar with the Z8 and its assembly language, as described in the following documents:

Z8 Technical Manual (03-3047-02)

Z8 PLZ/ASM Assembly Language Programming Manual (03-3023-02)

Any instruction which can reference or modify an 8-bit register can do so to any of the 144 registers in the Z8, regardless of the inherent nature of that register. Thus, I/O ports, control, status, and general-purpose registers may all be accessed and manipulated without the need for special-purpose instructions. Similarly, instructions which reference or modify a 16-bit register pair can do so to any of the valid 72 register pairs. The only exceptions to this rule are:

- The DJNZ (decrement and jump if non-zero) instruction may successfully operate on the general-purpose RAM registers (%04-%7F) only.
- Six control registers are write-only registers and therefore, may be modified only by such instructions as LOAD, POP, and CLEAR. Instructions such as OR and AND require that the current contents of the operand be readable and therefore will not function properly on the write-only registers. These registers are the following: the timer/counter prescaler registers PRE0 and PRE1, the port mode registers P01M, P2M, and P3M, the interrupt priority register IPR.



SECTION

1

Introduction

The Z8 is the first microcomputer to offer both a highly integrated microcomputer on a single chip and a fully expandable microprocessor for I/O-and memory-intensive applications. The Z8 has two timer/counters, a UART, 2K bytes internal ROM, and a 144-byte internal register file including 124 bytes of RAM, 32 bits of I/O, and 16 control and status registers. In addition, the Z8 can address up to 124K bytes of external program and data memory, which can provide full, memorymapped I/O capability.

SECTION Accessing Register Memory

The Z8 register space consists of four I/O ports, 16 control and status registers, and 124 general-purpose registers. The generalpurpose registers are RAM areas typically used for accumulators, pointers, and stack area. This section describes these registers and how they are used. Bit manipulation and stack operations affecting the register space are discussed in Sections 4 and 5, respectively.

2.1 Registers and Register Pairs. The Z8 supports 8-bit registers and 16-bit register pairs. A register pair consists of an even-numbered register concatenated with the next higher numbered register (%00 and %01, %02 and %03, ... %7E and %7F, %F0 and %F1, ... %FE and %FF). A register pair must be addressed by reference to the even-numbered register. For example,

%F1 and %F2 is not a valid register pair; %F0 and %F1 is a valid register pair, addressed by reference to %F0.

Register pairs may be incremented (INCW) and decremented (DECW) and are useful as pointers for accessing program and external data memory. Section 3 discusses the use of register pairs for this purpose. 2. Accessing Register Memory (Continued) **2.2 Register Pointer.** Within the register addressing modes provided by the Z8, a register may be specified by its full 8-bit address (0-%7F, %F0-%FF) or by a short 4-bit address. In the latter case, the register is viewed as one of 16 working registers within a working register group. Such a group must be aligned on a 16-byte boundary and is addressed by Register Pointer RP (%FD). As an example, assume the Register Pointer contains %70, thus pointing to the working register group from %70 to %7F. The LD instruction may be used to initialize register %76 to an immediate value in one of two ways:

LD %76,#1 !8-bit register address is given by instruction (3 byte instruction)!

address is given by Register

Pointer (2 byte instruction)!

or LD R6.#1

1 !4-bit working register address is given by instruction; 4-bit working register group The address calculation for the latter case is illustrated in Figure 1. Notice that 4-bit working-register addressing offers code compactness and fast execution compared to its 8-bit counterpart.

To modify the contents of the Register Pointer, the Z8 provides the instruction

SRP #value


Execution of this instruction will load the upper four bits of the Register Pointer; the lower four bits are always set to zero. Although a load instruction such as

LD RP,#value

could be used to perform the same function, SRP provides execution speed (six vs. ten cycles) and code space (two vs. three bytes) advantages over the LD instruction. The instruction

SRP #%70

is used to set the Register Pointer for the above example.





2.3 Context Switching. A typical function performed during an interrupt service routine is context switching. Context switching refers to the saving and subsequent restoring of the program counter, status, and registers of the interrupted task. During an interrupt machine cycle, the Z8 automatically saves the Program Counter and status flags on the stack. It is the responsibility of the interrupt service routine to preserve the register space. The recommended means to this end is to allocate a specific portion of the register file for use by the service routine. The service routine thus preserves the register space of the interrupted task by avoiding modification of registers not allocated as its own. The most efficient scheme with which to implement this function in the Z8 is to allocate a working register group (or portion thereof) to the interrupt service routine. In this way, the preservation of the interrupted task's registers is solely a matter of saving the Register Pointer on entry to the service routine, setting the Register Pointer to its own working register group, and restoring the Register Pointer prior to exiting the service routine. For example,

assume such a register allocation scheme has been implemented in which the interrupt service routine for IRQ0 may access only working register Group 4 (registers %40-%4F). The service routine for IRQ0 should be headed by the code sequence:

PUSH RP	Ipreserve Register Pointer of
	interrupted task!

SRP #%40 !address working register group 4!

Before exiting, the service routine should execute the instruction

POP RP

to restore the Register Pointer to its entry value.

It should be noted that the technique described above need not be restricted to interrupt service routines. Such a technique might prove efficient for use by a subroutine requiring intermediate registers to produce its outputs. In this way, the calling task can assume that its environment is intact upon return from the subroutine. 2. Accessing Register Memory (Continued) **2.4 Addressing Mode.** The Z8 provides three addressing modes for accessing the register space: Direct Register, Indirect Register, and Indexed.

2.4.1 Direct Register Addressing. This addressing mode is used when the target register address is known at assembly time. Both long (8-bit) register addressing and short (4-bit) working register addressing are supported in this mode. Most instructions supporting this mode provide access to single 8-bit registers. For example:

LD %FE,#HI STACK

!load register %FE (SPH) with the upper 8-bits of the label STACK!

- AND 0,MASK_REG !AND register 0 with register named MASK_REG!
- OR 1,R5 !OR register 1 with working register 5!

Increment word (INCW) and decrement word (DECW) are the only two Z8 instructions which access 16-bit operands. These instructions are illustrated below for the direct register addressing mode.

INCW	RR0	lincrement working register	
		pair RO, R1:	

 $RI \leftarrow RI + I$ $RO \leftarrow RO + carry!$

DECW %7E

!decrement working register pair %7E, %7F: %7F ← %7F - 1 %7E ← %7E - carry!

Note that the instruction

INCW RR5

will be flagged as an error by the assembler (RR5 not even-numbered).

2.4.2 Indirect Register Addressing. In this addressing mode, the operand is pointed to by the register whose 8-bit register address or 4-bit working register address is given by the instruction. This mode is used when the target register address is not known at assembly time and must be calculated during program execution. For example, assume registers %60-%7F contain a buffer for output to the serial line via repetitive calls to procedure SERIAL_OUT. SERIAL_OUT expects working register 0 to hold the output character. The following instructions illustrate the use of the indirect addressing mode to accomplish this task:

LD R1,#%20

!working register 1 is the byte counter: output %20 bytes!

LD R2,#%60

!working register 2 is the buffer pointer register!

out_again: LD R0.@R2

- !load into working register 0 the byte pointed to by working register 2!
- INC R2 !increment pointer!

CALL SERIAL_OUT

loutput the byte! DJNZ R1,out <u>again</u>

!loop till done!

Indirect addressing may also be used for accessing a 16-bit register pair via the INCW and DECW instructions. For example,

- INCW @R0 !increment the register pair whose address is contained in
 - working register 0!

DECW @%7F

!decrement the register pair whose address is contained in register %7F!

The contents of registers R0 and %7F should be even numbers for proper access; when referencing a register pair, the least significant address bit is forced to the appropriate value by the Z8. However, the register used to point to the register pair need not be an evennumbered register.

Since the indirect addressing mode permits calculation of a target address prior to the desired register access, this mode may be used to simulate other, more complex addressing modes. For example, the instruction

SUB 4, BASE(R5)

requires the indexed addressing mode which is not directly supported by the Z8 SUBtract instruction. This instruction can be simulated as follows:

LD R6,#BASE

lworking register 6 has the base address!

ADD R6,R5 !calculate the target address!

SUB 4,@R6 !now use indirect addressing to perform the actual subtract!

Any available register or working register may be used in place of R6 in the above example.

2.4.3 Indexed Addressing. The indexed addressing mode is supported by the load instruction (LD) for the transference of bytes between a working régister and another register. The effective address of the latter register is given by the instruction which is offset by the contents of a designated working (index) 2. Accessing Register Memory (Continued)

register. This addressing mode provides efficient memory usage when addressing consecutive bytes in a block of register memory, such as a table or a buffer. The working register used as the index in the effective address calculation can serve the additional role of counter for control of a loop's duration.

For example, assume an ASCII character buffer exists in register memory starting at address BUF for LENGTH bytes. In order to determine the logical length of the character string, the buffer should be scanned backward until the first nonoccurrence of a blank character. The following code sequence may be used to accomplish this task:

LD RO,#LENGTH

> !length of buffer! Istarting at buffer end, look for lst non-blank!

loop:

LD R1,BUF-1(R0)CP

R1,#''

JR . ne.found

!found non-blank!

DJNZ R0, loop

!look at next! all_blanks: !length = 0!found:

5 instructions

12 bytes

1.5 μ s overhead

10.5 μ s (average) per character tested

At labels "all__blanks" and "found," R0 contains the length of the character string. These labels may refer to the same location, but they are shown separately for an application where special processing is required for a string of zero length. To perform this task without indexed addressing would require a code sequence such as:

SECTION **Accessing Program and External Data** Memory 3

In a single instruction, the Z8 can transfer a byte between register memory and either program or external data memory. Load Constant (LDC) and Load Constant and Increment (LDCI) reference program memory; Load External (LDE) and Load External and Increment (LDEI) reference external data memory. These instructions require that a working register pair contain the address of the byte in either program or external data memory to be accessed by the instruction (indirect working register pair addressing mode). The register byte operand is specified by using the direct working register addressing mode in LDC and

LD R1.#BUF + LENGTH - 1 LD

RO.#LENGTH

!starting at buffer end, look for 1st non-blank!

loop1:

ČР

IR ne,found1

@R1,#''

[found non-blank] DEC RI !dec pointer! DJNZ R0,loopl

lare we done?! all_blanks1: !length = 0!

found1:

6 instructions

13 bytes

 $3 \mu s$ overhead

9.5 μ s (average) per character tested

The latter method requires one more byte of program memory than the former, but is faster by four execution cycles (1 μ s) per character tested.

As an alternate example, assume a buffer exists as described above, but it is desired to scan this buffer forward for the first occurrence of an ASCII carriage return. The following illustrates the code to do this:

LD RO,#-LENGTH

> Istarting at buffer start, look for 1st carriage return (=%0D)!

next:

LD rl,BUF + LENGTH(R0) CP R1,#%0D JR eq,cr !found it! INC RO !update counter/index! IR nz,next !try again! cr: ADD RO,#LENGTH

!R0 has length to CR!

- 7 instructions
- 16 bytes

1.5 μ s overhead

 $12 \ \mu s$ (average) per character tested

LDE or the indirect working register addressing mode in LDCI and LDEI. In addition to performing the designated byte transfer, LDCI and LDEI automatically increment both the indirect registers specified by the instruction. These instructions are therefore efficient for performing block moves between register and either program or external data memory. Since the indirect addressing mode is used to specify the operand address within program or external data memory, more complex addressing modes may be simulated as discussed earlier in Section 2.4.2. For example, the instruction

LDC R3, BASE(R2)

requires the indexed addressing mode, where

3. Accessing Program and External Data Memory (Continued) BASE is the base address of a table in program memory and R2 contains the offset from table start to the desired table entry. The following code sequence simulates this instruction with the use of two additional registers (R0 and R1 in this example).

- LD RO,#HI BASE
- LD R1,#LO BASE
- IRRO has table start address! ADD R1,R2
- ADC R0,#0
- !RR0 has table entry address! LDC R3,@RR0

!R3 has the table entry!

3.1 Configuring the Z8 for I/O Applications vs. Memory Intensive Applications. The Z8 offers a high degree of flexibility in memory and I/O intensive applications. Thirty-two port bits are provided of which 16, 12, eight, or zero may be configured as address bits to external memory. This allows for addressing of 62K, 4K or 256 bytes of external memory, which can be expanded to 124K, 8K, or 512 bytes if the Data Memory Select output (DM) is used to distinguish between program and data memory accesses. The following instructions illustrate the code sequence required to configure the Z8 with 12 external addressing lines and to enable the Data Memory Select output. LD P01M,#%(2)00010010 !bit 3-4: enable AD₀-AD₇; bit 0-1: enable A₈-A₁₁! LD P3M,#%(2)00001000 !bit 3-4: enable DM!

The two bytes following the mode selection of ports 0 and 1 should not reference external memory due to pipelining of instructions within the Z8. Note that the load instruction to P3M satisfies this requirement (providing that it resides within the internal 2K bytes of memory).

3.2 LDC and LDE. To illustrate the use of the Load Constant (LDC) and Load External (LDE) instructions, assume there exists a hardware configuration with external memory and Data Memory Select enabled. The following module illustrates a program for tokenizing an ASCII input buffer. The program assumes there is a list of delimiters (space, comma, tab, etc.) in program memory at address DELIM for COUNT bytes (accessed via LDC) and that an ASCII input buffer exists in external data memory (accessed via LDE). The program scans the input buffer from the current location and returns the start address of the next token (i.e. the address of the first nondelimiter found) and the length of that token (number of characters from token start to next delimiter).

	Z8ASM LOC		2.0 CODI	Ξ	STMT	SOURCE S	TATEMENT	-	
					1 2 3 4	~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~	:=	6	
	P 0000 P 0003		3B 0 A	2C 0D	56	DELIM	\$SECTION ARRAY	[COUNT	BYTE] :=
		•			8	8. j 1. j.		['',	';' , ',' , '.' , %OA , %OD]
	P 0006				9 10	scan !######	PROCEDUE		*****
					11 12 13	Purpos			the next token within an
,					14 15 16	Input	=	W	ddress of current location ithin input buffer in external emory.
	•				17				
					18 19 20	Output	=	RRO = a	ddress of start of next token ddress of new token's ending elimiter
					21				ength of token
					22			R3 = e	nding delimiter
					23			R6,R7,R	8,R9 destroyed
					25	*****	*****	******	*********
					26	ENTRY			•
	P 0006	В0	E2		27		clr	R2	!init. length counter!
	P 0008	82	30		28		DO LDE	R3.@RRO	get byte from input buffer!
	P 000A		ΕO		30		incw	RRO	lincrement, pointer!
	P 000C		0021		31		call	check	<pre>!look for non-delimiter!</pre>
	P 000F P 0012		0015		32 33		IF C TH EXIT		!found token start!
					34		FI		.round boken boar of
	P 0015	8D	0008	31	35		OD		

3. Accessing Program and	P 0018 48	36 E0 37		ld	R4,RO		
External Data	P 001A 58	E1 38		ld DO	R5,R1 !RR4	= token starting a	ddr!
Memory (Continued)	P 001C 2E P 001D 82 P 001F D6 P 0022 7D	40 30 41 002E' 42 0028' 43		inc LDE call IF NC	R3,@RR0 !get	2. length counter! 5 next input byte! 9k for delimiter!	
	P 0025 8D	002D' 44		EXIT		nd token end!	
	P 0028 A0 P 002A 8D	45 E0 46 001C' 47		FI incw OD	RRO !poi	nt to next byte!	
	P 002D AF P 002E		END	ret scan	1		
	P 002E	51 52	check	PROCEDU		· · · · · · · · · · · · · · · · · · ·	
*		53 54				**************************************	* * * * * * * *
		55 56		5e -		able until table	
		57 58	input	=	DELIM = star	rt address of table	
		59 60 61) • _		COUNT = len	gth of that table b be scrutinized	
		62 63 64	outpu	t = .		= 1 => input byte limiter (no match f	ound)
		65 66 67				= 0 => input byte ter (match found) `destroyed	
		68 69		*******	****	*****	****
		70					******
	P 002E 6C P 0030 7C	00* 71 00* 72 73		ld ld	R6,#HI DELI R7,#LO DELI		+ 1
	P 0032 8C	06 74 75	hono	ld	R8,#COUNT	!R8 = length o	
	P 0034 C2 P 0036 A0 P 0038 A2	75 96 76 E6 77 93 78		LDC incw cp	R9,@RR6 RR6 R9,R3	get table ent point to next R3 = delimite	entry!
	P 003A 6B P 003C 8A P 003E DF	03 79 F6 80 81)	jr djnz scf	eq,bye R8,here	lyes. carry = lnext entry! ltable done. R	0!
		82 83				not a delimit	er!
	P 003F AF P 0040	84 85 86	END	ret check			
	_) END	SCAN			۲
	0 ERROR ASSEMBLY C						
	27 instructions	5					
	before toker	e is a function of th n start (x) and the 23 μs overhead +	number of	characters in		, (
	(average) p	er token					
	3.3 LDCI. A co	ommon functior	n perform	ied in Z8		two program bytes for	
	applications is space. The mos		-			his approach is also tl ique for initializing le	
	tion is the codi					registers on 14 conse	

consecutive registers or 14 consecutive work-

ing registers. For a larger register block, the

tion is the coding of a sequence of "load

register with immediate value" instructions

(each occupying three program bytes for a

178

3. Accessing Program and Memory (Continued)

LDCI instruction provides an economical means of initializing consecutive registers from External Data an initialization table in program memory. The following code excerpt illustrates this technique of initializing control registers %F2 through %FF from a 14-byte array (INIT__tab) in program memory: SRP #%00 IRP not %F0! LD R6,#HI INIT_tab LD R7,#LO INIT_tab LD R8,#%F2 !1st reg to be initialized! LD R9,#14 !length of register block!

loop:

LDCI @R8,@RR6

lload a register from the init table!

DJNZ R9.loop

Icontinue till done!

7 instructions

14 bytes

7.5 µs overhead

7.5 μ s per register initialized

Bit Manipulations

4

SECTION

Support of the test and modification of an individual bit or group of bits is required by most software applications suited to the Z8 microcomputer. Initializing and modifying the Z8 control registers, polling interrupt requests, manipulating port bits for control of or communication with attached devices, and manipulation of software flags for internal control purposes are all examples of the heavy use of bit manipulation functions. These examples illustrate the need for such functions in all areas of the Z8 register space. These functions are supported in the Z8 primarily by six instructions:

Test under Mask (TM)

Test Complement under Mask (TCM)

- AND
- OR
- XOR

Complement (COM)

These instructions may access any Z8 register, regardless of its inherent type (control, I/O, or general purpose), with the exception of the six write-only control registers (PRE0, PRE1, P01M, P2M, P3M, IPR) mentioned earlier in Section 2.1. Table 1 summarizes the function performed on the destination byte by each of the above instructions. All of these instructions, with the exception of COM, require a mask operand. The "selected" bits referenced in Table 1 are those bits in the destination operand for which the corresponding mask bit is a logic 1.

3.4 LDEI. The LDEI instruction is useful for moving blocks of data between external and register memory since auto-increment is performed on both indirect registers designated by the instruction. The following code excerpt illustrates a register buffer being saved at address %40 through %60 into external memory at address SAVE:

LD R10.#HI SAVE lexternal memory! LD R11.#LO SAVE laddress! LD R8,#%40 Istarting register! I.D R9,#%21 Inumber of registers to save in external data memory! loop: LDEI @RR10.@R8 linit a register! DJNZ R9, loop luntil done! 6 instructions 12 bytes $6 \,\mu s$ overhead 7.5 µs per register saved

Opcode	Use
ТМ	To test selected bits for logic 0
TCM	To test selected bits for logic 1
AND	To reset all but selected bits to logic 0
OR	To set selected bits to logic 1
XOR	To complement selected bits
COM	To complement all bits

Table 1. Bit Manipulation Instruction Usage

The instructions AND, OR, XOR, and COM have functions common to today's microprocessors and therefore are not described in depth here. However, examples of the use of these instructions are laced throughout the remainder of this document, thus giving an integrated view of their uses in common functions. Since they are unique to the Z8, the functions of Test under Mask and Test Complement under Mask, are discussed in more detail next.

4.1 Test under Mask (TM). The Test under Mask instruction is used to test selected bits for logic 0. The logical operation performed is

destination AND source

Neither source nor destination operand is modified; the FLAGS control register is the only register affected by this instruction. The zero flag (Z) is set if all selected bits are logic 0; it is reset otherwise. Thus, if the selected destination bits are either all logic 1 or a combination of 1s and 0s, the zero flag would be cleared by this instruction. The sign flag (S) is either set or reset to reflect the result of the

4. Bit Manipulations (Continued) AND operation; the overflow flag (V) is always reset. All other flags are unaffected. Table 2 illustrates the flag settings which result from the TM instruction on a variety of source and destination operand combinations. Note that a given TM instruction will never result in both the Z and S flags being set.

4.2 Test Complement under Mask. The Test Complement under Mask instruction is used to test selected bits for logic 1. The logical operation performed is

(NOT destination) AND source.

Destination (binary) 10001100 01111100 10001100 11111100 00011000 01000000	Source	1	Flags			
(binary)	(binary)	Z	S	v		
10001100	01110000	1	0	0		
01111100	01110000	0	0	0		
10001100	11110000	0	1	0		
11111100	11110000	0	1	0		
00011000	10100001	1	0	0		
0100000	10100001	1	0	0		
					-	

Table 2. Effects of the TM Instruction

SECTION 5

Stack Operations

The Z8 stack resides within an area of data memory (internal or external). The current address in the stack is contained in the stack pointer, which decrements as bytes are pushed onto the stack, and increments as bytes are popped from it. The stack pointer occupies two control register bytes (%FE and %FF) in the Z8 register space and may be manipulated like any other register. The stack is useful for subroutine calls, interrupt service routines, and parameter passing and saving. Figure 2 illustrates the downward growth of a stack as bytes are pushed onto it.

5.1 Internal vs. External Stack. The location of the stack in data memory may be selected to be either internal register memory or external data memory. Bit 2 of control register P01M (%F8) controls this selection. Register pair SPH (%FE), SPL (%FF) serves as the stack pointer for an external stack. Register SPL is the stack pointer for an internal stack. In the




Figure 2. Growth of a Stack

As in Test under Mask, the FLAGS control register is the only register affected by this operation. The zero flag (Z) is set if all selected destination bits are 1; it is reset otherwise. The sign flag (S) is set or reset to reflect the result of the AND operation; the overflow flag (V) is always reset. Table 3 illustrates the flag settings which result from the TCM instruction on a variety of source and destination operand combinations. As with the TM instruction, a given TCM instruction will never result in both the Z and S flags being set.

Destination	Source	Flags				
(binary)	(binary)	Z	S	V		
10001100	01110000	0	0	0		
01111100	01110000	. 1	0	0		
10001100	11110000	0	0	0		
11111100	11110000	1	0	0		
00011000	10100001	0	1	0		
01000000	10100001	0	1	0		

Table 3. Effects of the TCM Instruction

latter configuration, SPH is available for use as a data register. The following illustrates a code sequence that initializes external stack operations:

LD P01M, #%(2)0000000

lbit 2: select external stack! LD SPH,#HI STACK LD SPL,#LO STACK

5.2 CALL. A subroutine call causes the current Program Counter (the address of the byte following the CALL instruction) to be pushed onto the stack. The Program Counter is loaded with the address specified by the CALL instruction. This address may be a direct address or an indirect register pair reference. For example,

LABEL 1: CALL %4F98

ldirect addressing: PC is loaded with the hex value 4F98;

address LABEL 1 + 3 is pushed onto the stack!

LABEL 2: CALL @RR4

lindirect addressing: PC is loaded with the contents of working register pair R4, R5; address LABEL 2+2 is pushed onto the stack! 5. Stack Operations (Continued) LABEL 3: CALL @%7E

lindirect addressing: PC is loaded with the contents of register pair %7E, %7F; address LABEL 3+2 is pushed onto the stack!

5.3 RET. The return (RET) instruction causes the top two bytes to be popped from the stack and loaded into the Program Counter. Typically, this is the last instruction of a subroutine and thus restores the PC to the address following the CALL to that subroutine.

5.4 Interrupt Machine Cycle. During an interrupt machine cycle, the PC followed by the status flags is pushed onto the stack. (A more detailed discussion of interrupt processing is provided in Section 6.)

5.5 IRET. The interrupt return (IRET) instruction causes the top byte to be popped from the stack and loaded into the status flag register, FLAGS (%FC); the next two bytes are then popped and loaded into the Program Counter. In this way, status is restored and program execution continues where it had left off when the interrupt was recognized.

5.6 PUSH and POP. The PUSH and POP instructions allow the transfer of bytes between

SECTION Interrupts

65

The Z8 recognizes six different interrupts from four internal and four external sources, including internal timer/counters, serial I/O, and four Port 3 lines. Interrupts may be individually or globally enabled/disabled via Interrupt Mask Register IMR (%FB) and may be prioritized for simultaneous interrupt resolution via Interrupt Priority Register IPR (%F9). When enabled, interrupt request processing automatically vectors to the designated service routine. When disabled, an interrupt request may be polled to determine when processing is needed.

6.1 Interrupt Initialization. Before the Z8 can recognize interrupts following RESET, some initialization tasks must be performed. The initialization routine should configure the Z8 interrupt requests to be enabled/disabled, as required by the target application and assigned a priority (via IPR) for simultaneous enabled-interrupt resolution. An interrupt request is enabled if the corresponding bit in the IMR is set (= 1) and interrupts are globally enabled (bit 7 of IMR = 1). An interrupt request is disabled if the corresponding bit in the IMR is reset (= 0) or interrupts are globally disabled (bit 7 of IMR = 0).

A RESET of the Z8 causes the contents of the Interrupt Request Register IRQ (%FA) to be held to zero until the execution of an EI the stack and register memory, thus providing program access to the stack for saving and restoring needed values and passing parameters to subroutines.

Execution of a PUSH instruction causes the stack pointer to be decremented by 1; the operand byte is then loaded into the location pointed to by the decremented stack pointer. Execution of a POP instruction causes the byte addressed by the stack pointer to be loaded into the operand byte; the stack pointer is then incremented by 1. In both cases, the operand byte is designated by either a direct register address or an indirect register reference. For example:

- PUSH R1!direct address: push working
register 1 onto the stack!POP5!direct address: pop the top
stack byte into register 5!PUSH @R4!indirect address: pop the top
stack byte into the byte
pointed to by working reg-
ister 4!PUSH @17!indirect address: push onto
 - the stack the byte pointed to by register 17!

instruction. Interrupts that occur while the Z8 is in this initial state will not be recognized, since the corresponding IRQ bit cannot be set. The EI instruction is specially decoded by the Z8 to enable the IRQ; simply setting bit 7 of IMR is therefore *not* sufficient to enable interrupt processing following RESET. However, subsequent to this initial EI instruction, interrupts may be globally enabled either by the instruction

!enable interrupts!

or by a register manipulation instruction such as

OR IMR,#%80

ΕI

To globally disable interrupts, execute the instruction

DI !disable interrupts!

This will cause bit 7 of IMR to be reset.

Interrupts *must* be globally disabled prior to any modification of the IMR, IPR or enabled bits of the IRQ (those corresponding to enabled interrupt requests), unless it can be *guaranteed* that an enabled interrupt will not occur during the processing of such instructions. Since interrupts represent the occurrence of events asynchronous to program execution, it is highly unlikely that such a guarantee can be made reliably.

181

6. Interrupts 6.2 Vectored Interrupt Processing. Enabled

(Continued)

interrupt requests are processed in an automatic vectored mode in which the interrupt service routine address is retrieved from within the first 12 bytes of program memory. When an enabled interrupt request is recognized by the Z8, the Program Counter is pushed onto the stack (low order 8 bits first, then high-order 8 bits) followed by the FLAGS register (#%FC). The corresponding interrupt request bit is reset in IRO, interrupts are globally disabled (bit 7 of IMR is reset), and an indirect jump is taken on the word in location 2x, 2x + 1 (x = interrupt request number, $0 \le x \le 5$). For example, if the bytes at addresses %0004 and %0005 contain %05 and %78 respectively, the interrupt machine cycle for IRQ2 will cause program execution to continue at address %0578.

When interrupts are sampled, more than one interrupt may be pending. The Interrupt Priority Register (IPR) controls the selection of the pending interrupt with highest priority. While this interrupt is being serviced, a higherpriority interrupt may occur. Such interrupts may be allowed service within the current interrupt service routine (nested) or may be held until the current service routine is complete (non-nested).

To allow nested interrupt processing, interrupts must be selectively enabled upon entry to an interrupt service routine. Typically, only higher-priority interrupts would be allowed to nest within the current interrupt service. To do this, an interrupt routine must "know" which interrupts have a higher priority than the current interrupt request. Selection of such nesting priorities is usually a reflection of the priorities established in the Interrupt Priority Register (IPR). Given this data, the first instructions executed in the service routine should be to save the current Interrupt Mask Register, mask off all interrupts of lower and equal priority, and globally enable interrupts (EI). For example, assume that service of interrupt requests 4 and 5 are nested within the service of interrupt request 3. The following illustrates the code required to enable IRQ4 and IRO5:

	INT	MASK_3		:=	%(2) 00110000
GLOBAL					
IRQ3_servi	ce	PR	OCEDURE	2	ENTRY
Iservice rout	ine for	IRQ3!			
	PUSH	IMR			!save Interrupt Mask Register!
		!i	nterrupts	were alob	ally disabled during the interrupt
					DI is needed prior to modification of IMR!
	AND		MASK		!disable all but IRO4 & 5!
	EI				
	11	ا	ervice inte	errupt	
				-	lly enabled now — must disable them prior to
			nodificatic		
	DI	· . 1	nounicatic		
	POP	IMR			Inostano antru IMPI
		IMU			!restore entry IMR!
END IDOO	IRET				
END IRQ3_	service	e '			1

Note that IRQ4 and IRQ5 are enabled by the above sequence only if their respective IMR bits = 1 on entry to IRQ3_service.

The service routine for an interrupt whose processing is to be completed without interruption should not allow interrupts to be nested within it. Therefore, it need not modify the IMR, since interrupts are disabled automatically during the interrupt machine cycle.

The service routine for an enabled interrupt is typically concluded with an IRET instruction, which restores the FLAGS register and Program Counter from the top of the stack and globally enables interrupts. To return from an interrupt service routine without re-enabling interrupts, the following code sequence could be used:

POP FLAGS

RET

IFLAGS - @SP!

!PC **-** @SP!

This accomplishes all the functions of IRET, except that IMR is not affected.

6.3 Polled Interrupt Processing Disabled interrupt requests may be processed in a polled mode, in which the corresponding bits of the Interrupt Request Register (IRQ) are examined by the software. When an interrupt request bit is found to be a logic 1, the interrupt should be processed by the appropriate

6. Interrupts (Continued)	service routine. During a interrupt request bit in t cleared by the software a interrupts on that line to the current one. If more request is to be processe polling should occur in	he IRQ must be in order for subsequent be distinguished from than one interrupt ed in a polled mode,	IRQ0, IRQ1 that establis low, IRQ4, sequence li	ities. For example, assume that and IRQ4 are to be polled and shed priorities are, from high to IRQ0, IRQ1. An instruction ke the following should be used to rvice the interrupts:
	Poll interrupt inputs he TCM JR CALL TEST0: TCM JR CALL TEST1: TCM JR	ere! IRQ, #%(2)00010000 NZ, TEST0 IRQ4_service IRQ, #%(2)00000001 NZ, TEST1 IRQ0_service IRQ, #%(2)00000010 NZ, DONE		IRQ4 need service?! Ino! Iyes! IRQ0 need service?! Ino! Iyes! IRQ1 need service?! Ino!
	CALL DONE: !!	IRQ1_service		lyes!
	IRQ4service !!	PROCEDURE	ENTRY	
	AND !! RET END IRO4_service	IRQ, #%(2)11101111		Iclear IRQ4!
· ·	END INQ4service			
	IRQ0service !!	PROCEDURE	ENTRY	
	AND !! RET	IRQ, #%(2)11111110		!clear IRQ0!
2 · · · · · · · · · · · · · · · · · · ·	END IRQ0_service		x .	
	IRQ1service !!	PROCEDURE	ENTRY	
	AND !! RET	IRQ, #%(2)11111101		!clear IRQ1!
	END IRQ1service !!			

SECTION Timer/Counter Functions

7

The Z8 provides two 8-bit timer/counters, T_0 and $T_1,$ which are adaptable to a variety of application needs and thus allow the software (and external hardware) to be relieved of the bulk of such tasks. Included in the set of such uses are:

- Interval delay timer
- Maintenance of a time-of-day clock
- Watch-dog timer
- External event counting
- Variable pulse train output
- Duration measurement of external event
- Automatic delay following external event detection

Each timer/counter is driven by its own 6-bit prescaler, which is in turn driven by the internal Z8 clock divided by four. For T_1 , the internal clock may be gated or triggered by an external event or may be replaced by an external clock input. Each timer/counter may operate in either single-pass or continuous mode where, at end-of-count, either counting stops or the counter reloads and continues counting. The counter and prescaler registers may be altered individually while the timer/ counter is running; the software controls whether the new values are loaded immediately or when end-of-count (EOC) is reached.

Although the timer/counter prescaler registers (PRE0 and PRE1) are write-only, there is a technique by which the timer/ 7. Timer/ Counter Functions (Continued) counters may simulate a readable prescaler. This capability is a requirement for high resolution measurement of an event's duration. The basic approach requires that one timer/ counter be initialized with the desired counter and prescaler values. The second timer/ counter is initialized with a counter equal to the prescaler of the first timer/counter and a prescaler of 1. The second timer/counter must be programmed for continuous mode. With both timer/counters driven by the internal clock and started and stopped simultaneously, they will run synchronous to one another: thus. the value read from the second counter will always be equivalent to the prescaler of the first.

7.1 Time/Count Interval Calculation To determine the time interval (i) until EOC, the equation

 $i = t \times p \times v$

characterizes the relation between the prescaler (p), counter (v), and clock input period (t); t is given by

1/(XTAL/8)

where XTAL is the Z8 input clock frequency; p is in the range 1-64; v is in the range 1-256. When programming the prescaler and counter registers, the maximum load value is truncated to six and eight bits, respectively, and is therefore programmed as zero. For an input clock frequency of 8 MHz, the prescaler and counter register values may be programmed to time an interval in the range

 $l \mu s \times l \times l \le i \le l \mu s \times 64 \times 256$

 $1 \ \mu s \leq i \leq 16.384 \ ms$

To determine the count (c) until EOC for T_1 with external clock input, the equation

 $c = p \times v$

characterizes the relation between the $T_{\rm l}$ prescaler (p) and the $T_{\rm l}$ counter (v). The divide-by-8 on the input frequency is bypassed in this mode. The count range is

 $1 \times 1 \le c \le 64 \times 256$

 $l \leq c \leq 16,384$

7.2 TOUT Modes. Port 3, bit 6 (P3₆) may be configured as an output (T_{OUT}) which is dynamically controlled by one of the following:

T0

🖬 T₁

Internal clock

When driven by T_0 or T_1 , T_{OUT} is reset to a logic 1 when the corresonding load bit is set in timer control register TMR (%F1) and toggles on EOC from the corresponding counter.

When T_{OUT} is driven by the internal clock, that clock is directly output on P3₆.

While programmed as T_{OUT} , P3₆ is disabled from being modified by a write to port register %03; however, its current output may be examined by the Z8 software by a read to port register %03.

7.3 T_{IN} **Modes.** Port 3, bit 1 (P3₁) may be configured as an input (T_{IN}) which is used in conjunction with T_1 in one of four modes:

External clock input

Gate input for internal clock

Nonretriggerrable input for internal clock

Retriggerable input for internal clock

For the latter two modes, it should be noted that the existence of a synchronizing circuit within the Z8 causes a delay of two to three internal clock periods following an external trigger before clocking of the counter actually begins.

Each High-to-Low transition on T_{IN} will generate interrupt request IRQ2, regardless of the selected T_{IN} mode or the enabled/disabled state of T_1 . IRQ2 must therefore be masked or enabled according to the needs of the application.

The "external clock input" T_{IN} mode supports the counting of external events, where an event is seen as a High-to-Low transition on T_{IN} . Interrupt request IRQ5 is generated on the nth occurrence (single-pass mode) or on every nth occurrence (continuous mode) of that event.

The "gate input for internal clock" T_{IN} mode provides for duration measurement of an external event. In this mode, the T₁ prescaler is driven by the Z8 internal clock, gated by a High level on T_{IN} . In other words, T_1 will count while T_{IN} is High and stop counting while T_{IN} is Low. Interrupt request IRQ2 is generated on the High-to-Low transition on TIN. Interrupt request IRO5 is generated on TI EOC. This mode may be used when the width of a High-going pulse needs to be measured. In this mode, IRQ2 is typically the interrupt request of most importance, since it signals the end of the pulse being measured. If IRQ5 is generated prior to IRQ2 in this mode, the pulse width on T_{IN} is too large for T₁ to measure in a single pass.

The "nonretriggerable input" T_{IN} mode provides for automatic delay timing following an external event. In this mode, T_1 is loaded and clocked by the Z8 internal clock following the first High-to-Low transition on T_{IN} after T_1 is enabled. T_{IN} transitions that occur after this point do not affect T_1 . In single-pass mode, the

7. Timer/ Counter Functions (Continued) enable bit is reset on EOC; further T_{IN} transitions will not cause T_1 to load and begin counting until the software sets the enable bit again. In continuous mode, EOC does not modify the enable bit, but the counter is reloaded and counting continues immediately; IRQ5 is generated every EOC until software resets the enable bit. This T_{IN} mode may be used, for example, to time the line feed delay following end of line detection on a printer or to delay data sampling for some length of time following ing a sample strobe.

The "retriggerable input" $T_{\rm IN}$ mode will load and clock $T_{\rm I}$ with the Z8 internal clock on every occurrence of a High-to-Low transition on $T_{\rm IN},\,T_{\rm I}$ will time-out and generate interrupt request IRQ5 when the programmed time interval (determined by $T_{\rm I}$ prescaler and load register values) has elapsed since the last High-to-Low transition on $T_{\rm IN}$. In single-pass mode, the enable bit is reset on EOC; further $T_{\rm IN}$ transitions will not cause $T_{\rm I}$ to load and begin counting until the software sets the enable bit again. In continuous mode, EOC does not modify the enable bit, but the counter is reloaded and counting continues immedi-

ately; IRQ5 is generated at every EOC until the software resets the enable bit. This $T_{\rm IN}$ mode may provide such functions as watch-dog timer (e.g., interrupt if conveyor belt stopped or clock pulse missed), or keyboard time-out (e.g., interrupt if no input in x ms).

7.4 Examples. Several possible uses of the timer/counters are given in the following four examples.

7.4.1 Time of Day Clock. The following module illustrates the use of T_1 for maintenance of a time of day clock, which is kept in binary format in terms of hours, minutes, seconds, and hundredths of a second. It is desired that the clock be updated once every hundredth of a second; therefore, T_1 is programmed in continuous mode to interrupt 100 times a second. Although T_1 is used for this example, T_0 is equally suited for the task.

The procedure for initializing the timer (TOD_INIT), the interrupt service routine (TOD) which updates the clock, and the interrupt vector for T_1 end-of-count (IRQ_5) are illustrated below. XTAL = 7.3728 MHz is assumed.

Z8ASM Loc	2.0 OBJ COD	E STM	r source st	FATEMENT			
			1 TIMER1 2 CONSTANT 3 HOUR 4 MINUTE 5 SECOND 6 HUND 7	:=' := := :=	R12 R13 R14 R15 N PROGRAM		
P 0000	000F'		8 GLOBAL 9 !IRQ5 in 10 11 IRQ_5 12	aterrupt \$ABS ARRAY	vector! 10 [1 WORD]	:= [TOD]	
P 000C	÷		13 14 TOD_INI: 15 ENTRY	\$REL F	PROCEDURE	. (· · · · ·
P 0000	E6 F3	93	16 17 18	LD	PRE1,#%(2)	<pre>!bit 2-7: prescal bit 1: internal</pre>	clock;
P 0003		00	19 20 21	LD	T1,#0	bit 0: continuou !(256) time-out : 1/100 second!	-
P 0006 P 0009 P 000A	8F		22 23 24	OR DI OR	TMR,#%0C IMR,#%20	<pre>!load, enable T1 !enable T1 intern</pre>	
P 000D P 000E P 000F	9F		25 26 27 END	EI RET TOD_INI			· · · · · · · · · · · · · · · · · · ·
P 000F			28 29 TOD 30 ENTRY	PROCEDU	RE		
P 000F	70 FD	- · · ·				to %1F contains	
P 0011 P 0013 P 0014 P 0017 P 0019	FE A6 EF EB 13	64	33 the tin 34 35 36 37 38	ne of da SRP INC CP JR CLR	y clock! #%10 HUND HUND,#100 NE,TOD_EX: HUND	!1 more .0 !full secon T !jump if no	nd yet?!
P 001B P 001C P 001F	EE A6 EE	3C	39 40 41	INC CP JR	SECOND SECOND,#60 NE,TOD_EX		te yet?!

7. Timer/ Counter Functions (Continued)	P 0021 B0 EE P 0023 DE P 0024 A6 ED 3C P 0027 EB 03 P 0029 B0 ED P 0028 CE P 0022 50 FD P 0022 BF P 0022 F	42 CLR 43 INC 44 CP 45 JR 46 CLR 47 INC 48 TOD_EXIT: 49 POP 50 IRET 51 END TOD 52 END TIMER1	SECOND MINUTE,#60 NE,TOD_EXIT MINUTE HOUR RP	<pre>!1 more minute! !full hour yet?! !jump if no! !restore entry RP!</pre>
	O ERRORS ASSEMBLY COMPLETE			
	TOD_INIT: 7 instructions 15 bytes 16 μs	TOD: 17 instr 32 byte 19.5 μs	s	nterrupt response time

7.4.2 Variable Frequency, Variable Pulse Width Output. The following module illustrates one possible use of T_{OUT}. Assume it is necessary to generate a pulse train with a 10% duty cycle, where the output is repetitively high for 1.6 ms and then low for 14.4 ms. To do this, T_{OUT} is controlled by end-of-count from T₁, although T₀ could alternately be chosen. This example makes use of the Z8 feature that allows a timer's counter register to be modified without disturbing the count in progress. In continuous mode, the new value is loaded when T_1 reaches EOC. T_1 is first loaded and enabled with values to generate the short interval. The counter register is then immediately modified with the value to generate the long interval; this value is loaded into the counter automatically on T_1 EOC. The prescaler selected value must be the same for both long and short intervals. Note that the

initial loading of the T_1 counter register is followed by setting the T_1 load bit of timer control register TMR (%F1); this action causes T_{OUT} to be reset to a logic 1 output. Each subsequent modification of the T_1 counter register does not affect the current T_{OUT} level, since the T_1 load bit is NOT altered by the software. The new value is loaded on EOC, and T_{OUT} will toggle at that time. The T_1 interrupt service routine should simply modify the T_1 counter register with the new value, alternating between the long and short interval values.

In the example which follows, bit 0 of register %04 is used as a software flag to indicate which value was loaded last. This module illustrates the procedure for T_1/T_{OUT} initialization (PULSE_INIT), the T_1 interrupt service routine (PULSE), and the interrupt vector for T_1 EOC (IRQ_5). XTAL = 8 MHz is assumed.

	Z8ASM Loc	2.0 OBJ CODE	STMT SOUR	CESTATEMENT		
			1 TIM 2 3 GLO	\$SECTION	V PROGRAM	
		-		Q5 interrupt \$ABS	vector! 10	
	P 0000	0017	6 IRQ_ 7	_5 ARRAY	[1 WORD] :	= [PULSE]
•	P 000C		8 9 PUL: 10 ENT	\$REL SE_INIT	PROCEDURE	
	P 0000	E6 F3 O		LD		0000011 bit 2-7: prescaler = 64; bit 1: internal clock; bit 0: continuous mode!
	P 0003 P 0006 P 0009	E6 F2 1	0 15	LD LD DI	P3M,#00 ! T1,#25	bit 5: let P36 be Tout! !for short interval!
	P 000A P 000D	46 FB 2	0 18	OR LD	IMR,#%(2)00 TMR,#%(2)10 !	
	P 0010	E6 F2 E	22 23 24 !Se 1 25	t long interv LD ear alternati	val counter, T1,#225	bit 3: enable †1; bit 2: load T1 ! to be loaded on T1 EOC!

186

7. Timer/ Counter	P 0013 B0 04	27 28	CLR	%04	!= 0 : 25 next; = 1 : 225 next !	
Functions	P 0015 9F P 0016 AF	29 30	EI RET			
(Continued)	P 0016 AF P 0017	31 END 32	PULSE_I	NIT		
	P 0017	33 34 PULSE 35 ENTRY	PROCEDU	RE		
	P 0017 E6 F2 E1 P 001A B6 04 01 P 001D 6B 03 P 001F E6 F2 19	36 37 38 39	LD XOR JR LD	T1,#225 %04,#1 Z,PULSE_EXIT T1,#25	Inew load value! Iwhich value next?! Ishould be 225! Ishould be 25!	
	P 0022 BF P 0023	40 PULSE_E 41 42 END 43 END	XIT: IRET PULSE TIMER2			
	O ERRORS ASSEMBLY COMPLETE					
	PULSE_INIT: 10 instructions 23 bytes 23 µs		PULSE: 5 instrue 12 bytes 25 µs (a		arrupt response time	

7.4.3 Cascaded Timer/Counters. For some applications it may be necessary to measure a greater time interval than a single timer/ counter can measure (16.384 ms). In this case, $T_{\rm IN}$ and $T_{\rm OUT}$ may be used to cascade T_0 and




Figure 3. Cascaded Timer/Counters

 $T_{\rm I}$ to function as a single unit. T_{OUT} , programmed to toggle on T_0 end-of-count, should be wired back to $T_{\rm IN}$, which is selected as the external clock input for T_1 . With T_0 programmed for continuous mode, T_{OUT} (and therefore $T_{\rm IN}$) goes through a High-to-Low transition (causing T_1 to count) on every other T_0 EOC. Interrupt request IRQ5 is generated when the programmed time interval has elapsed. Interrupt requests IRQ2 (generated on every $T_{\rm IN}$ High-to-Low transition) and IRQ4 (generated on T_0 EOC) are of no importance in this application and are therefore disabled.

To determine the time interval (i) until EOC, the equation

 $i = t \times p0 \times v0 \times (2 \times p1 \times v1 - 1)$

characterizes the relation between the T_0 prescaler (p0) and counter (v0), the T_1 prescaler (p1) and counter (v1), and the clock input period (t); t is defined in Section 7.1. Assuming XTAL = 8 MHz, the measurable time interval range is

 $l \mu s \times l \times l \times (2 \times l - 1) \le i \le l \mu s \times 64 \times 256 \times (2 \times 64 \times 256 - 1)$ $l \mu s \le i \le 536.854528 s$

Figure 3 illustrates the interconnection between T_0 and T_1 . The following module illustrates the procedure required to initialize the timers for a 1.998 second delay interval:

7. Timer/ Counter	Z8ASM 2.0 LOC OBJ CODE	STMT SOURCE STATEMENT	
Functions (Continued)	* • •	1 TIMER3 MODULE 2 GLOBAL	
	P 0000	3 TIMER_16 4 ENTRY	PROCEDURE
	P 0000 E6 F3 28	5 LD 6 7 8	PRE1,#%(2)00101000 !bit 2-7: prescaler = 10; bit 1: external clock; bit 0: single-pass mode!
	P 0003 E6 F7 00 P 0006 E6 F2 64 P 0009 E6 F5 29	9 LD 10 LD 11 LD 12	P3M,#00 !bit 5: let P36 be Tout! T1,#100 !T1 counter register! PRE0,#%(2)00101001 !bit 2-7: prescaler = 10;
	P 000C E6 F4 64 P 000F 8F	13 14 LD 15 DI	bit 0: continuous mode! T0,#100 !T0 counter register!
	P 0010 56 FB 2E P 0013 46 FB 20 P 0016 9F	16 AND 17 18, OR 19 EI	IMR,#%(2)00101011 !disable IRQ2 (Tin); and IRQ4 (TO) ! IMR,#%(2)00100000 !enable IRQ5 (T1)!
	P 0017 E6 F1 4F	20 LD 21 22 23	<pre>TMR,#%(2)01001111 !bit 6-7: Tout controlled by T0; bit 4-5: Tin mode is ext.</pre>
		24 25 26 27	clock input; bit 3: enable T1; bit 2: load T1; bit 1: enable T0;
	P 001A AF P 001B	28 29 RET 30 END TIMER_16 31 END TIMER3	bit 0: load TO !
	O ERRORS ASSEMBLY COMPLETE		
1	11 instructions 27 bytes 26.5 μs		

7.4.4 Clock Monitor. T_1 and T_{IN} may be used to monitor a clock line (in a diskette drive, for example) and generate an interrupt request when a clock pulse is missed. To accomplish this, the clock line to be monitored is wired to P3₁ (T_{IN}). T_{IN} should be programmed as a retriggerable input to T_1 , such that each falling edge on T_{IN} will cause T_1 to reload and continue counting. If T_1 is programmed to time-out after an interval of one-and-a-half times the clock period being monitored, T_1 will time-out and generate interrupt request IRQ5 only if a clock pulse is missed. The following module illustrates the procedure for initializing T_1 and T_{IN} (MONITOR_INIT) to monitor a clock with a period of 2 μ s. XTAL = 8 MHz is assumed. Note that this example selects single-pass rather than continuous mode for T_1 . This is to prevent a continuous stream of IRQ5 interrupt requests in the event that the monitored clock fails completely. Rather, the interrupt service routine (CLK_ERR) is left with the choice of whether or not to re-enable the monitoring. Also shown is the T_1 interrupt vector (IRQ_5).

	8ASM OC		2.0 CODI	E	STMT S	SOURCE	STATEMENT			
		. •			1	TIMER	4 MODULE			
					2	111111		N PROGRAM		
					3	GLOBA				-
					. 4	! IRQ5	interrupt			
					5		\$ABS	10		
Р	0000	001	51		6	IRQ_5	ARRAY	[1 WORD]	:=	[CLK_ERR]
					8		\$REL			
Р	000C				9	MONIT	OR_INIT	PROCEDURE		
					10	ENTRY				
Р	0000	Еб	F3	04	• 11		LD	PRE1,#%(2)		
					12				!bit	2-7: prescaler = 1;
					13					1: external clock;
					14					0: single-pass mode!
Р	0003		F7	00	15		LD	P3M,#00	!bit	5: let P36 be Tout!
Р	0006	E6	F2	03	16 17		LD	T1,#3		IT1 load register, = 1.5 # 2 usec I

7. Timer/ Counter Functions (Continued)	P 0009 8F P 000A 56 FB 3B P 000D 46 FB 20 P 0010 9F	18 DI 19 AND IMR,#%(2)00111011 !disable IRQ2 (Tin)! 20 OR IMR,#%(2)00100000 !enable IRQ5 (T1)! 21 EI 22
(commucu)	P 0011 E6 F1 38	23 LD TMR,#%(2)00111000 24 !bit 4-5: Tin mode is 25 retrig. input; 26 bit 3: enable T1 !
		26 bit 3: enable T1 !
	P 0014 AF	27 RET
	P 0015	28 END MONITOR_INIT 29 30
	P 0015	31 CLK_ERR PROCEDURE 32 ENTRY
	•	33 !! !handle the missed clock! 34
	P 0015 46 F1 08	35 !if clock monitoring should continue! 36 OR TMR,#%(2)00001000
	P 0018 BF P 0019	737 !bit 3: enable T1 ! 38 IRET 39 END CLK_ERR 40 END TIMER4
		40 END TIMER4
	O ERRORS ASSEMBLY COMPLETE	
	MONITOR_INIT:	CLK_ERR:
	9 instructions 21 bytes 21.5 µs	2 + instructions 4 + bytes 18.5 + μs including interrupt response time

I/O Functions

SECTION

8

The Z8 provides 32 I/O lines mapped into registers 0-3 of the internal register file. Each nibble of port 0 is individually programmable as input, output, or address/data lines $(A_{15}-A_{12}, A_{11}-A_8)$. Port 1 is programmable as a single entity to provide input, output, or address/data lines (AD_7-AD_0) . The operating modes for the bits of Ports 0 and 1 are selected by control register P01M (%F8). Selection of I/O lines as address/data lines supports access to external program and data memory; this is discussed in Section 3. Each bit of Port 2 is individually programmable as an input or an

Function	Bit	Signal	
Handshake	(P3 ₁ P3 ₂ P3 ₃ P3 ₄ P3 ₅ P3 ₆	DAV2/RDY2 DAV0/RDY0 DAV1/RDY1 RDY1/DAV1 RDY0/DAV0 RDY2/DAV2	
Interrupt Request	$\left\{ \begin{array}{l} P3_0\\ P3_1\\ P3_2\\ P3_3 \end{array} \right.$	IRQ3 IRQ2 IRQ0 IRQ1	
Counter/ Timer	{ P3 ₁ P3 ₆	T _{IN} T _{OUT}	
Data Memory Select Status Out Serial I/O	{ P3 ₄ { P3 ₀ { P3 ₇	DM Serial In Serial Out	

Table 4. Port 3 Special Functions

output bit. Port 2 bits programmed as outputs may also be programmed (via bit 0 of P3M) to all have active pull-ups or all be open-drain (active pull-ups inhibited). In Port 3, four bits ($P3_0-P3_3$) are fixed as inputs, and four bits ($P3_4-P3_7$) are fixed as outputs, but their functions are programmable. Special functions provided by Port 3 bits are listed in Table 4. Use of the Data Memory select output is discussed in Section 3; uses of T_{IN} and T_{OUT} are discussed in Section 7.

8.1 Asynchronous Receiver/Transmitter

Operation. Full-duplex, serial asynchronous receiver/transmitter operation is provided by the Z8 via P37 (output) and P30 (input) in conjunction with control register SIO (%F0), which is actually two registers: receiver buffer and transmitter buffer. Counter/Timer T₀ provides the clock for control of the bit rate.

The Z8 always receives and transmits eight bits between start and stop bits. However, if parity is enabled, the eighth bit (D_7) is replaced by the odd-parity bit when transmitted and a parity-error flag (= 1 if error) when received. Table 5 illustrates the state of the parity bit/parity error flag during serial I/O with parity enabled.

Although the Z8 directly supports either odd parity or no parity for serial I/O operation, even parity may also be provided with additional software support. To receive and transmit with even parity, the Z8 should be configured for serial I/O with odd parity disabled. The Z8 software must calculate parity

189

8. I/O Functions	Character Loaded Into SIO	Transmitted To Serial Line	Received From Serial Line	Character Transferred To SIO	Note*
(Continued)	11000011	01000011	01000011	01000011	no error
	11000011	01000011	01000111	11000111	error
	01111000	11111000	11111000	01111000	no error
	01111000	11111000	01111000	11111000	error

Table 5. Serial I/O With Odd Parity

* Left-most bit is D7

and modify the eighth bit prior to the load of a character into SIO and then modify a parity error flag following the load of a character from SIO. All other processing required for serial I/O (e.g. buffer management, error handling, etc.) is the same as that for odd parity operations.

To configure the Z8 for Serial I/O, it is necessary to:

- Enable P30 and P37 for serial I/O and select parity,
- Set up T₀ for the desired bit rate,
- Configure IRO3 and IRO4 for polled or automatic interrupt mode,
- Load and enable T₀.

To enable P30 and P37 for serial I/O, bit 6 of P3M (R247) is set. To enable odd parity, bit 7 of P3M is set; to disable it, the bit is reset. For example, the instruction

P3M,#%40 LD

will enable serial I/O, but disable parity. The instruction

P3M,#%C0 LD

will enable serial I/O, and enable odd parity.

In the following discussions, bit rate refers to all transmitted bits, including start, stop, and parity (if enabled). The serial bit rate is given by the equation:

bit rate =

input clock frequency

 $(2 \times 4 \times T_0 \text{ prescaler} \times T_0 \text{ counter} \times 16)$

The final divide-by-16 is incurred for serial communications, since in this mode T₀ runs at 16 times the bit rate in order to synchronize the data stream. To configure the Z8 for a specific bit rate, appropriate values must first be selected for T₀ prescaler and T₀ counter by the above equation; these values are then programmed into registers T₀ (%F4) and PRE0 (%F5) respectively. Note that PRE0 also controls the continuous vs. single-pass mode for T₀; continuous mode should be selected for serial I/O. For example, given an input clock frequency of 7.3728 MHz and a selected bit rate of 9600 bits per second, the equation is

satisfied by T_0 counter = 2 and prescaler = 3. The following code sequence will configure the T₀ counter and T₀ prescaler registers:

LD $T_0, #2$ $!T_0$ counter = 2! LD

PRE0, #%(2)00001101

!bit 2-7: prescaler = 3; bit 0: continuous mode!

Interrupt request 3 (IRO3) is generated whenever a character is transferred into the receive buffer; interrupt request 4 (IRO4) is generated whenever a character is transferred out of the transmit buffer. Before accepting such interrupt requests, the Interrupt Mask. Request, and Priority Registers (IMR, IRQ, and IPR) must be programmed to configure the mode of interrupt response. The section on Interrupt Processing provides a discussion of interrupt configurations.

To load and enable T_0 , set bits 0 and 1 of the timer mode register (TMR) via an instruction such as

OR TMR, #%03

This will cause the T₀ prescaler and counter registers (PRE0 and T_0) to be transferred to the T_0 prescaler and counter. In addition, T_0 is enabled to count, and serial I/O operations will commence.

Characters to be output to the serial line should be written to serial I/O register SIO (%F0). IRQ4 will be generated when all bits have been transferred out.

Characters input from the serial line may be read from SIO. IRQ3 will be generated when a full character has been transferred into SIO.

The following module illustrates the receipt of a character and its immediate echo back to the serial line. It is assumed that the Z8 has been configured for serial I/O as described above, with IRQ3 (receive) enabled to interrupt, and IRQ4 (transmit) configured to be polled. The received character is stored in a circular buffer in register memory from address %42 to %5F. Register %41 contains the address of the next available buffer position and should have been initialized by some earlier routine to #%42.

8. I/O Functions	Z8ASM Loc	2.0 OBJ CODE	STMT	SOURCE ST	ATEMENT		r .
(Continued)				SERIAL_I CONSTANI		MODULE	
			3	next_ad	dr	:= %41	
			4	start		:= %42	
			5			:= %1E	
			6	\$SECTION	PROGRAI	M[
			- 7	GLOBAL			
			8			6	
	P 0006	00001	9 10		SABS	WORD] := [GET_	CHARACTER]
	1 0000	0000	11	T IIQ	ANNAL L	WORD1 .= [GE1_	CHARACIERJ
			12		\$REL	0	
	P 0000		13			PROCEDURE	ENTRY
			14				
						eive interrupt se	
						character and wai	t for
			17		mpletion		
	P 0000	E4 F0 F			ld	SIO,SIO	lecho!
			19			cular buffer!	
	P 0003	F5 F0 4			ld	@next_addr,SIO	leave in huffer!
	P 0005		22		inc		!point to next position!
	P 0008				cp	next_addr,#start	
	1 0000	10 11 0	24		сþ	nexo_addi ; = boai b	!wrap-around yet?!
	P 000B	EB 03	25		jr	ne,echo_wait	Ino.1
	P 000D		2 26		ĭd		lyes. point to start!
			27			echo complete!	
				echo_wai	t:	· · · · · · · · · · · · · · · · · · ·	
	P 0010				tem	IRQ,#%10	!transmitted yet?!
	P 0013	EB FB	30		jr	nz,echo_wait	Inot yet!
	P 0015	56 FA E	31 F 32		and	IRQ,#%EF	clear IRQ4!
	P 0015		r 32 33		and IRET	INQ, # MEF	!return from interrupt!
	P 0010		34		GET CHAI	RACTER	ileculi ilom incellupti
	1 0019			END	SERIAL		×
1							
	0 E	RRORS					

O ERRORS ASSEMBLY COMPLETE

10 instructions

25 bytes

35.5 µs + 5.5 µs for each additional pass through the echo_wait loop, including interrupt response time

8.2 Automatic Bit Rate Detection. In a typical system, where serial communication is required (e.g. system with a terminal), the desired bit rate is either user-selectable via a switch bank or nonvariable and "hard-coded" in the software. As an alternate method of bit-rate detection, it is possible to automatically determine the bit rate of serial data received by measuring the length of a start bit. The advantage of this method is that it places no requirements on the hardware design for this function and provides a convenient (automatic) operator interface.


In the technique described here, the serial channel of the Z8 is initialized to expect a bit rate of 19,200 bits per second. The number of bits (n) received through Port pin P30 for each bit transmitted is expressed by

n = 19,200/b

where b = transmission bit rate. For example, if the transmission bit rate were 1200 bits per second, each incoming bit would appear to the receiving serial line as 19,200/1200 or 16 bits.

The following example is capable of disting-

uishing between the bit rates shown in Table 6 and assumes an input clock frequency of 7.3728 MHz, a T_0 prescaler of 3, and serial I/O enabled with parity disabled. This example requires that a character with its low order bit = 1 (such as a carriage return) be sent to the serial channel. The start bit of this character can be measured by counting the number of zero bits collected before the low order 1 bit. The number of zero bits actually collected into data bits by the serial channel is less than n (as given in the above equation), due to the detection of start and stop bits. Figure 4 illustrates the collection (at 19,200



8. I/O Functions	Bit Rate	Number of Bits Received Per Bit Transmitted		Bits Collected ata Bits	To	Counter
(Continued)		· · ·	dec	binary	dec	binary
	19200	1	0	0000000	1	00000001
	9600	2	. 1	0000001	2	00000010
	4800	4	3	00000011	4	00000100
	2400	8	7	00000111	8	00001000
	1200	16	13	00001101	16	00010000
	600	32	25	00011001	32	00100000
	300	64	49	00110001	64	01000000
×	150	128	97	01100001	128	1000000

Table 6. Inputs to the Automatic Bit Rate Detection Algorithm

bits per second) of a zero bit transmitted to the Z8 at 1,200 bits per second. Notice that only $13 \circ$ of the 16 zero bits received are collected as data bits.

Once the number of zero bits in the start bit has been collected and counted, it remains to translate this count into the appropriate T_0 counter value and program that value into T_0 (%F4). The patterns shown in the two binary columns of Table 6 are utilized in the algorithm for this translation.

As a final step, if incoming data is to commence immediately, it is advisable to wait until the remainder of the current "elongated" character has been received, thus "flushing" the serial line. This can be accomplished either via a software loop, or by programming T_1 to generate an interrupt request after the appropriate amount of time has elapsed. Since a character is composed of eight bits plus a minimum of one stop bit following the start bit, the length of time to delay may be expressed as

$(9 \times n)/b$

where n and b are as defined above. The following module illustrates a sample program for automatic bit rate detection.

Z8ASM Loc		2.0 CODE	3	STMT S	SOURCE STATEMENT	
				1 2 3 4	bit_rate EXTERNAL DELAY PROCEDU GLOBAL	MODULE RE
P 0000				56	main PROCEDU ENTRY	RE
YP 0000	85			7	di	ldicable interventel
P 0001		FB	77	8	and	!disable interrupts! IMR,#%77 !IRQ3 polled mode!
P 0004		FA	F7	9		IRQ,#%F7 !clear IRQ3!
P 0007		F7	40	10	ld	P3M,#%40 !enable serial I/O!
P 000A		F4	01	11	10	TO,#1
P 000D		F5	0D	12	ld	PRE0,#(3 SHL 2)+1 !bit rate = 19,200;
		1		13		continuous count mode!
P 0010	B0	EO		14	clr	RO !init. zero byte counter!
P 0012	E6	F1	03	15	ld	TMR,#3 !load and enable TO!
				16		
				17	<pre>!collect input</pre>	bytes by counting the number of null
				18	characters rec	eived. Stop when non-zero byte received!
				19	collect:	
P 0015		FA	08	20	ТМ	IRQ,#%08 !character received?!
P 0018	-	FB		21	jr	z, collect !not yet!
P 001A		F0		22	ld	R1,SIO (!get the character!
P 001C		FA	F7	23	and	IRQ,#%F7 !clear interrupt request!
P 001F P 0020		05		24	inc	R1 !compare to 0!
P 0020 P 0022		05 E0	08	25	djnz add	R1, bitloop !(in 3 bytes of code)!
P 0022		EE	00	27	jr	R0,#8 !update count of 0 bits! collect
1 0025	01	55		28	bitloop:	ladd in zero bits from low
				29	51010000	end of 1st non-zero byte!
P 0027	EO	E1		30	- RR	R1
P 0029	7B	03		31	jr	c.count_done
P 002B	0 E			32	inc	RÓ –
P 002C	8B	F9		33	jr	bitloop
				34		
		t.		35		of zero bits collected!
				36	Itranslate RO t	o the appropriate TO counter value!
D 0005	10	07		37		!RO has count of zero bits!
P 002E		07		38	ld	R1,#7
P 0030		80 F0		39	ld	R2,#%80 !R2 will have TO counter value!
P 0032	90	EO		40 41	RL	RO
P 0034	00	EO			loop: RL	RO
F 0054	20	E0		42	TOOD: VP	no

8. I/O Functions (Continued)	P 0036 7B 04 43 jr c,done P 0038 E0 E2 44 RR R2 P 003A 1A F8 45 djnz r1,loop 46
	P 003C 29 F4 47 done: ld T0,R2 !load value for detected 48 bit rate!
	49 !Delay long enough to clear serial line of bit stream! P 003E D6 0000* 50 call DELAY 51 !clear receive interrupt request!
	P 0041 56 FA F7 52 and $IRQ, #%F7$ 53
•	P 0044 54 END main 55 END bit_rate
	O ERRORS ASSEMBLY COMPLETE

30 instructions 68 bytes

Execution time is variable based on transmission bit rate.

8.3 Port Handshake. Each of Ports 0, 1 and 2 may be programmed to function under input or output handshake control. Table 7 defines the port bits used for the handshaking and the mode bit settings required to select handshaking. To input data under handshake control, the Z8 should read the input port when the DAV input goes Low (signifying that data is available from the attached device). To output data under handshake control, the Z8 should write the output port when the RDY input goes Low (signifying that the previously output data has been accepted by the attached device). Interrupt requests IRO0, IRO1, and IRO2 are generated by the falling edge of the handshake signal input to the Z8 for Port 0, Port 1, and Port 2 respectively. Port handshake operations may therefore be processed under interrupt control.

Consider a system that requires communication of eight parallel bits of data under handshake control from the Z8 to a peripheral device and that Port 2 is selected as the output port. The following assembly code illustrates the proper sequence for initializing Port 2 for output handshake.

- CLR P2M !Port 2 mode register: all Port 2 bits are outputs!
- OR %03,#%40 !set DAV2: data not available!
- LD P3M,#%20
 - !Port 3 mode register: enable Port 2 handshake!
- LD %02,DATA

!output first data byte; DAV2 will be cleared by the Z8 to indicate data available to the peripheral device!

Note that following the initialization of the output sequence, the software outputs the first data byte without regard to the state of the RDY2 input; the Z8 will automatically hold $\overline{DAV2}$ High until the RDY2 input is High. The peripheral device should force the Z8 RDY2 input line Low after it has latched the data in response to a Low on $\overline{DAV2}$. The Low on RDY2 will cause the Z8 to automatically force $\overline{DAV2}$ High until the next byte is output. Subsequent bytes should be output in response to interrupt request IRQ2 (caused by the High-to-Low transition on RDY2) in either a polled or an enabled interrupt mode.

Port 0	Port 1	Port 2
$\begin{cases} P3_2 = \overline{DAV} \\ P3_5 = RDY \end{cases}$	$P3_3 = \overline{DAV}$ $P3_4 = RDY$	$P3_1 = \overline{DAV}$ $P3_6 = RDY$
$\begin{cases} P3_2 = RDY \\ P3_5 = DAV \end{cases}$	$P3_3 = RDY P3_4 = DAV$	$P3_1 = RDY P3_6 = DAV$
set bit 6 & reset bit 7 of P01M (program high nibble as input)	set bit 3 & reset bit 4 of P01M (program byte as input)	set bit 7 of P2M (program high bit as input)
{reset bits 6, 7 of P01M {(program high nibble⁻as output)	reset bits 3, 4 of P01M (program byte as output)	reset bit 7 of P2M (program high bit as output)
set bit 5 of Port 3 (P3 ₅); set bit 2 of P3M	set bit 4 of Port 3 (P3 ₄); set bits 3, 4 of P3M	set bit 6 of Port 3 (P3 ₆); set bit 5 of P3M
	$\begin{cases} P3_2 = \overline{DAV} \\ P3_5 = RDY \\ P3_5 = RDY \\ P3_5 = \overline{DAV} \\ P3_5 = \overline{DAV} \end{cases}$ set bit 6 & reset bit 7 of P01M (program high nibble as input) $\begin{cases} reset bits 6, 7 of P01M \\ (program high nibble as output) \\ set bit 5 of Port 3 (P3_5); \end{cases}$	$\begin{cases} P3_2 = \overline{DAV} & P3_3 = \overline{DAV} \\ P3_5 = RDY & P3_4 = RDY \\ P3_2 = RDY & P3_3 = RDY \\ P3_5 = \overline{DAV} & P3_3 = RDY \\ P3_5 = \overline{DAV} & P3_4 = \overline{DAV} \\ \end{cases}$ $\begin{cases} \text{set bit 6 & reset bit 7 of} & \text{set bit 3 & reset bit 4 of} \\ P01M (\text{program high} & \text{input}) & \text{input} \\ \text{(program high nibble as input)} & \text{reset bits 3, 4 of P01M} \\ (\text{program high nibble as output}) & \text{(program byte as output)} \\ \text{set bit 5 of Port 3 (P3_5);} & \text{set bit 4 of Port 3 (P3_4);} \end{cases}$

Table 7. Port Handshake Selection


SECTION 9

Arithmetic Routines

This section gives examples of the arithmetic and rotate instructions for use in multiplication, division, conversion, and BCD arithmetic algorithms.

9.1 Binary to Hex ASCII. The following module illustrates the use of the ADD and SWAP arithmetic instructions in the conversion of a 16-bit binary number to its hexadecimal ASCII representation. The 16-bit number is viewed as a string of four nibbles and is pro-

cessed one nibble at a time from left to right, beginning with the high-order nibble of the lower memory address, %30 is added to each nibble if it is in the range 0 to 9; otherwise %37 is added. In this way, %0 is converted to %30, %1 to %31, . . . %A to %41, . . . %F to %46. Figure 5 illustrates the conversion of RR0 (contents = %F2BE) to its hex ASCII equivalent; the destination buffer is pointed to by RR4.



Assembly complete

15 instructions 34 bytes 120.5 µs (average) Routines (Continued)

9. Arithmetic 9.2 BCD Addition. The following module illustrates the use of the add with carry (ADC) and decimal adjust (DA) instructions for the addition of two unsigned BCD strings of equal length. Within a BCD string, each nibble represents a decimal digit (0-9). Two such digits are packed per byte with the most

> D٥ D7

віт

n-

significant digit in bits 7-4. Bytes within a BCD string are arranged in memory with the most significant digits stored in the lowest memory location. Figure 6 illustrates the representation of 5970 in a 6-digit BCD string, starting in register %33.

Do

D٥ D-

REGISTER	0 0 5 %33	9 7 0 %34 %35
	Figure 6. Unsigne	d BCD Representation
Z8ASM 2.0 LOC OBJ CODE	STMT SOURCE STATEMENT	
P 0000	1 ARITH MODULE 2 CONSTANT 3 BCD_SRC := R1 4 BCD_DST := R0 5 BCD_LEN := R2 6 GLOBAL 7 BCDADD PROCEDU1 8 I####################################	RE ####################################
	9 Purpose = 10 11 12	To add two packed BCD strings of equal length. dst < dst + src
	12 Input = 14 15 16 17	R0 = pointer to dst BCD string. R1 = pointer to src BCD string. R2 = byte count in BCD string (digit count = (R2)#2).
	18 Output = 19 20 21 22	BCD string pointed to by RO is the sum. Carry FLAG = 1 if overflow. RO , R1 as on entry. R2 = 0
	24 ENTRY	***************************************
P 0000 02 12 P 0002 02 02 P 0004 CF	25 26 add 27 add 28 ref	BCD_SRC,BCD_LEN !start at least ! BCD_DST,BCD_LEN !significant digits! !carry = 0!
P 0005 00 E1	29 add_again: 30 dec 31	BCD_SRC !point to next two
P 0007 00 E0	32 dec 33	src digits! BCD_DST !point to next two dst digits!
P 0009 E3 31 P 000B 13 30 P 000D 40 E3 P 000F F3 03 P 0011 2A F2	34 1d 35 ADC 36 DA 37 1d 38 djnz	R3,@BCD_SRC !get src digits! R3,@BCD_DST !add dst digits! R3 !decimal adjust! @BCD_DST,R3 !move to dst! BCD_LEN,add_again !loop for next
P 0013 AF	39 40 ret 41	digits! !all done!
P 0014	42 END BCDADD 43 END ARITH	

O ERRORS ASSEMBLY COMPLETE

11 instructions

20 bytes

Execution time is a function of the number of bytes (n) in input BCD string: 20 µs + 12.5 (n - 1) µs

9. Arithmetic Routines (Continued)

9.3 Multiply. The following module illustrates an efficient algorithm for the multiplication of two unsigned 8-bit values, resulting in a 16-bit product. The algorithm repetitively shifts the multiplicand right (using RRC), with the low-order bit being shifted out (into the carry flag). If a one is shifted out, the multiplier is added

to the high-order byte of the partial product. As the high-order bits of the multiplicand are vacated by the shift, the resulting partialproduct bits are rotated in. Thus, the multiplicand and the low byte of the product occupy the same byte, which saves register space, code, and execution time.

Z8ASM 2.99 LOC OBJ CODE	INTERNAL RELEASE STMT SOURCE STATEMEN	T
P 0000	1 ARITH MODULE 2 CONSTANT 3 MULTIPLIER 4 PRODUCT_LO 5 PRODUCT_HI 6 COUNT 7 GLOBAL 8 MULT PROCEDU	:= R1 := R3 := R2 := R0
1 0000	9 1*************	
ан Алтана Алтана Алтана	10	To perform an 8-bit by 8-bit unsigned binary multiplication.
	13 Input = 14 15	R1 = multiplier R3 = multiplicand
	16 Output = 17	RR2 = product R0 destroyed
P 0000 0C 09 P 0002 B0 E2 P 0004 CF P 0005 C0 E2 P 0007 C0 E3 P 0009 FB 02	18 ************************************	<pre>************************************</pre>
P 000B 02 21 P 000D 0A F6 P 000F AF P 0010	26 ĀDD 27 NEXT: djnz 28 ret 29 END MULT 30 END ARITH	PRÓDUCT_HI,MULTIPLIER COUNT,LOOP
0 errors Assembly complete		
9 instructions 16 bytes 92.5 μs (average)		

9.4 Divide. The following module illustrates an efficient algorithm for the division of a 16-bit unsigned value by an 8-bit unsigned value, resulting in an 8-bit unsigned quotient. The algorithm repetitively shifts the dividend left (via RLC). If the high-order bit shifted out is a one or if the resulting high-order dividend byte is greater than or equal to the divisor, the divisor is subtracted from the high byte of the dividend. As the low-order bits of the dividend are vacated by the shift left, the resulting partial-quotient bits are rotated in. Thus, the quotient and the low byte of the dividend occupy the same byte, which saves register space, code, and execution time.

9. Arithmetic Routines	Z8ASM Loc	2.0 OBJ CODE	STMT	SOURCE	STATEMENT			1		
(Continued)	P 0000		2 3 4 5 6 7 8	DIVID GLOBAL DIVIDE	OR END_HI END_LO PROCEDU		R0 R1 R2 R3			2
			9 10 11	Purpo		To per		16-bit by	*********** 8-bit uns	
			12 13 14	Input	=		-bit di 16-bit	ivisor dividend	,	
			15 16 17 18 19	Outpu		R2 = Carry	8-bit r flag = =	quotient remainder 1 if over 0 if no o	verflow	
			20 21		*****	******	*****	* * * * * * * * * * * *	*********	* * * * * * 1
1	P 0000	0C 08	22 23		ld	COUNT,	#8	!L00P	COUNTER!	
	P 0002 P 0004 P 0006 P 0007	BB 02 DF	24 25 26 27 28 29	!CHECK !WON'T	IF RESUL cp jr FIT. OV SCF ret		R, DIVII	DEND_HI	= 0 (FOR) = 1!	RLC)!
	P 0008 P 000A P 000C P 000E P 0010 P 0012 P 0014 P 0015	10 E2 7B 04 A2 12 BB 03 22 21 DF	30 31 32 33 34 35 36 37 38 39	LOOP: subt: next:	!RESUL RLC Jr cp Jr SUB SCF djnz	UGT,ne DIVIDE	ND_LO ND_HI R,DIVII xt ND_HI,I !	IDIVID! DEND_HI ICARRY DIVISOR TO BE SHI	FTED INTO	RESULT!
	r 00,15	OK II	, 40	-	-	COUNT,	LUUP	ino il	ags affect	201
	P 0017	10 E3	42	!ALL	DONE! RLC	DIVIDE	ND_LO			
	P 0019 P 001A		43 44 45 46	END DI END AR				! CARRY	= 0: no o	verflow!
· · · · · ·		RRORS LY COMPLETE	:		ана селото 1. С. А. 1.					
	15 instru 26 bytes									
	1∠4.5 µs	(average)								

section

Conclusion

This Application Note has focused on ways in which the Z8 microcomputer can easily yet effectively solve various application problems. In particular, the many sample routines illustrated in this document should aid the reader in using the Z8 to greater advantage. The major features of the Z8 have been described so that the user can continue to expand and explore the Z8's repertoire of uses.

Z8® Subroutine Library

Zilog

Application Note

April 1982

INTRODUCTION

This application note describes a preprogrammed Z8601 MCU that contains a bootstrap to external program memory and a collection of general-purpose subroutines. Routines in this application note can be implemented with a Z8 Protopack and a 2716 EPROM programmed with the bootstrap and subroutine library.

In a system, the user's software resides in external memory beginning at hexidecimal address 0800. This software can use any of the subroutines in the library wherever appropriate for a given application. This application example makes certain assumptions about the environment; the reader should exercise caution when copying these programs for other cases.

Following RESET, software within the subroutine library is executed to initialize the control registers (Table 1). The control register selections can be subsequently modified by the user's program (for example, to use only 12 bits of Ports 0 and 1 for addressing external memory). Following control register initialization, an EI

Name	Address	Initial Value	Meaning
TMR	F1H	OOH	TO and T1 disabled
P2M	F6H	FFH	P2 ₀ -P2 ₇ : inputs
P3M	F7H	10H	P2 pull-ups open drain;
			P3 ₀ -P3 ₃ : inputs;
			P35-P37 : outputs;
			Р3 ₄ : DM
PO1M	F8H	D7H	P1 ₀ -P1 ₇ : AD ₀ -AD ₇ ;
			PO0-PO7 : A8-A15;
			normal memory timing;
			internal stack
IRQ	FAH	OOH	no interrupt requests
IMR	FBH	OOH	no interrupts enabled
RP	FDH	ООН	working register file OOH-OFH
SPL	FFH	65H	1st byte of stack is reqister 64H

Table 1. Control Register Initialization

instruction is executed to enable interrupt processing, and a jump instruction is executed to transfer control to the user's program at location 0812_H. The interrupt vectors for IRQ₀ through IRQ5 are rerouted to locations O800_H through O80F_H, respectively, in three-byte increments, allowing enough room for a jump instruction to the appropriate interrupt service routine. That is, IRQ_{0} is routed to location $O800_{H}$, IRQ_{1} to $0803_{\rm H}$, IRQ_2 to $0806_{\rm H}$, IRQ_3 to $0809_{\rm H}$, IRQ_4 to OBOCH, and IRQ5 to OBOFH. Figure 1 illustrates the allocation of Z8 memory as defined by this application note.

The subroutines available to the user are referenced by a jump table beginning at location 001BH. Entry to a subroutine is made via the jump table. The 32 subroutines provided in the library are grouped into six functional classifications. These classifications are described below, each with a brief overview of the functions provided by each category. Table 2 defines one set of entry addresses for each subroutine in the library.

- Binary Arithmetic: Multiplication and division of unsigned 8- and 16-bit quantities.
- o BCD Arithmetic: Addition and subtraction of variable-precision floating-point BCD values.

- Conversion Algorithms: BCD to and from decimal ASCII, binary to and from decimal ASCII, binary to and from hex ASCII.
- Bit Manipulations: Packs selected bits into the low-order bits of a byte, and optionally uses the result as an index into a jump table.
- Serial I/O: Inputs bytes under vectored interrupt control, outputs bytes under polled interrupt control. Options provided include:

odd or even parity BREAK detection echo input editing (backspace, delete)

- auto line feed
- Timer/Counter: Maintains a time-of-day clock with a variable number of ticks per second, generates an interrupt after a specified delay, generates variable width, variable frequency pulse output.

The listings in the "Canned Subroutine Library" provide a specification block prior to each subroutine, explain the subroutine's purpose, lists the input and output parameters, and gives pertinent notes concerning the subroutines. The following notes provide additional information on data' formats and algorithms used by the subroutines.




Figure 1. "ROMLess Z8" Subroutine Library Memory Usage Map

1. Although the user is free to modify the conditions selected in the Port 3 Mode register (P3M, F7_H), P3M is a write-only register. This subroutine library maintains an image of P3M in its register P3M__save $(7F_H)$. If software outside of the subroutine package is to modify P3M, it should reference and modify P3M_save prior to modification of P3M. For example, to select P32/P35 for handshake, the following instruction sequence could be used:

> OR P3M_save, #O4H LD P3M, P3M_save

- 2. For many of the subroutines in this library, the location of the operands (source/destination) is flexible between register memory, external memory (code/data), and the serial channel (if enabled). The description of each parameter in the specification blocks tells what the location options are.
 - The location designation "in reg/ext memory" implies that the subroutine allows the operand to exist in register or in external data memory. The address of such an operand is contained in the designated register pair. If the high byte of that pair is 0, the operand is in register memory at the address held in the low byte of the register pair. Otherwise, the operand is in external data memory (accessed via LDE).
 - The location designation "in reg/ext/ser memory" implies the same considerations as above with one enhancement: if both bytes of the register pair are 0, the operand exists in the serial channel. In this case, the register pair is not modified (updated). For example, rather than storing a destination ASCII string in memory, it might be desirable to output the string to the serial line.
- 3. The BCD format supported by the following arithmetic and conversion routines allows representation of signed variable-precision BCD numbers. A BCD number of 2n digits is represented in n+1 consecutive bytes, where the byte at the lowest memory address (byte 0) represents the sign and post-decimal digit count, and the bytes in the n higher memory locations (bytes 1 through n) represent the magnitude of the BCD number. The address of byte 0 and the value n are passed to the subroutines in specified working registers.

Digits are packed two per byte with the mostsignificant digit in the high-order nibble of byte 1 and the least-significant digit in the low-order nibble of byte n. Byte 0 is organized as two fields:

Bit 7 represents sign: 1 = negative; 0 = positive.

Bits 0-6 represent post-decimal digit count.

For example:

- byte 0 = 05_{H} = positive, with five postdecimal digits
 - = 80_H = negative, with no postdecimal digits
 - = 90_H = negative, with 16 postdecimal digits
- 4. The format of the decimal ASCII character string expected as input to the conversion routines "dascbcd" and "dascwrd" is defined as:

(+ 1 -) (<digit>) [(<digit>)]

in which

- () Parentheses mean that the enclosed times or can be omitted.
- [] Brackets denote that the enclosed element is optional.

Table 3 illustrates how various input strings are interpreted by the conversion routines.

5. The format of the decimal ASCII character string output from the conversion routine "bcddasc" operating on an input BCD string of 2n digits is

1 sign of character (+ 1 -)
2n-x pre-decimal digits
1 decimal point if x does not equal 0
x post-decimal digits

- The format of the decimal ASCII character string output from the conversion routine "wrddassc" is
 - 1 sign character (determined by bit 15 of input word)

6 pre-decimal digits

no decimal point

no post-decimal digits 🚿

Table 2. Subroutine Entry Points

411140	to, o dibigliod billidi y division
div_16	16/16 unsigned binary division
multiply	8x8 unsigned binary multiplication
mult_16	16x16 unsigned binary multiplication

BCD Arithmetic Routines

0021 0024

0027	bcdadd	BCD addition	
002A	bcdsub	BCD subtraction	

Conversion Routines

002D	bcddasc	BCD to decimal ASCII
0030	dascbcd	Decimal ASCII to BCD
0033	bcdwrd	BCD to binary word
0036	wrdbcd	Binary word to BCD
0039	bythasc	Binary byte to hexadecimal ASCII
003C	wrdhasc	Binary word to hexadecimal ASCII
003F	hascwrd	Hexadecimal ASCII to binary word
0042	wrddasc	Binary word to decimal ASCII
0045	dascwrd	Decimal ASCII to binary word

Bit Manipulation Routines

0048	clb	Collect bits in a byte
004B	tmj	Table jump under mask

Serial Routines

004E	ser_init	Initialize serial I/O
0051	ser_input	IRQ3 (receive) service
0054	ser_rlin	Read line
0057	ser_rabs	Read absolute
005A	ser_break	Transmit BREAK
005D	ser_flush	Flush (clear) input buffer
0060	ser_wlin	Write line
0063	ser wabs	Write absolute
0066	ser_wbyt	Write byte
0069	ser_disable	Disable serial I/O

Timer/Counter Routines

006C	tod_i	Initialize for time-of-day clock
006F	tod	Time-of-day IRQ service
0072	delay	Initialize for delay interval
0075	pulse i	Initialize for pulse output
0078	pulse	Pulse IRQ service

7. Procedure name: ser input

The conclusion of the algorithm for BREAK detection requires the Serial Receive Shift register to be cleared of the character currently being collected (if any). This requires a software wait loop of a one-character duration. The following explains the algorithm used (code lines 464 through 472, Part II):

1 character time = $\frac{(128xPRE0xT0)}{XTAL} \frac{\sec}{bit} \times 10 \frac{bit}{char}$ = $\frac{1280xPRE0xT0}{XTAL} \frac{\sec}{char}$

A software loop equal to one character time is needed:

1 character time =
$$\frac{2}{XTAL} \frac{\sec}{\text{cycle}} \times n \frac{\text{cycle}}{100p}$$

= $\frac{2n}{XTAL} \frac{\sec}{100p}$

Solve for n:

$$\frac{(1280 \times PRE0 \times T0)}{XTAL} = \frac{2n}{XTAL}$$

$$n = 640 \times PRE0 \times TO$$

The register pair SERhtime, SER1time was initialized during ser init to equal the product of the prescaler and the counter selected for the baud rate clock. That is,

SERhtime, SER1time = PRE0 x TO

The instruction sequence

inlop: ld rSERtmpl, #53 (6 cycles)

lpl: djnz rSERtmpl, lpl (12/10 cycles taken/not taken)

executes in

$$6 + (52 \times 12) + 10$$
 cycles = 640 cycles

8. BREAK detection on the serial input line requires that the receive interrupt service routine be entered within a half-a-bit time, since the routine reads the input line to detect a true (=1) or false (=0) stop bit. Since the interrupt request is generated halfway through reception of the stop bit, half-a-bit time remains in which to read the stop bit level. Interrupt priorities and interrupt nesting should be established appropriately to ensure this requirement.

$$1/2$$
 bit time = $\frac{(128 \times PRE0 \times T0)}{XTAL \times 2}$ sec

Table 3. Decimal ASCII Character String Interpretation

	•			
Input String	Sign	Pre-Decimal Digits	Post-Decimal Digits	Terminator
	· · · · · · · · · · · · · · · · · · ·	•		
+1234.567,	+	1234	567	,
++•789+	_	· .	789	+
1234	+	1234		•
4976-	+		4976	- -
1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 -				

NOTE: The terminator can be any ASCII character that is not a valid ASCII string character.

ROMLESS Z8 SUBROUTINE LIBRARY PART I

ZRASM 3.02 LOC OBJ CODE ST	1T SOURCE STATEMENT	
	1 2 3 PART_I MODULE	
	5 6 !'ROMLESS Z8' SU 7	JBROUTINE LIBRARY PART I
	8 Initialize: a) 9	Port 0 & Port 1 set up to address 64K external memory; internal stack below allocated RAM for subroutines:
	12 c) 13 d)	normal memory timing; IMR, IRQ, TMR, RP cleared; Port 2 inputs open-drain pull-ups;
	15 f) 16 g) 17 h) 18	Data Memory select enabled; EI executed to 'unfreéze' IRQ; Jump to \$0812.
	21 conditions 22 via direct	s free to modify the initial s selected for a, b, and c above, modification of the Port 0 & 1 ster (PO1M, %F8).
	25The user i26selected i27However, p28register.29an image c30If softwar	s free to modify the conditions n the Port 3 Mode register (P3M, \$F7). lease note that P3M is a write-only This subroutine library maintains of P3M in its register P3M save (\$7F). e outside of the subroutine package
	32 P3M_save, 33 example, t	fy P3M, it should reference and modify prior to modification of P3M. For o select P32/P35 for handshake, use tion sequence such as:
	36 OF 37 LI 38	P3M,P3M_save
	39 This is in 40 counter su	portant if the serial and/or timer/ broutines are to be used, since these ay modify P3M.

44 !Access to GLOBAL subroutines in this library should 45 be made via a CALL to the corresponding_entry in the Цĥ jump table which begins at address %000F. The jump 47 table should be referenced rather than a CALL to the ЦŔ actual entry point of the subroutine to avoid future conflict in the event such entry points change in 49 50 potential future revisions. 51

52 Each GLOBAL subroutine in this listing is headed by a comment block specifying its PURPOSE and calling 53 54 sequence (INPUT and OUTPUT parameters). For many of the subroutines in this library, the location of the operands (sources/destinations) is quite flexible 55 56 between register memory, external memory (code/data), and the serial channel (if enabled). The description 57 58 59 of each parameter specifies what the location choices 60 are: 61_

62 - The location designation 'in reg/ext memory' implies that the subroutine allows that the operand exist in either register or external data memory 63 64 The address of such an operand is contained 66 in the designated register pair. If the high byte of that pair is zero, the operand is in register memory 67 68 at the address given by the low byte of the register pair. Otherwise, the operand is in external data 69 memory (accessed via LDE). 70

65

71

72 - The location designation 73 'in reg/ext/ser memory' implies the same considerations as above with one enhancement: if both bytes of the reg. pair are zero, the operand exists in the serial channel. In this case, the register pair is not modified (updated). For example, rather 74 75 76 77 than storing a destination ASCII string in memory, it 78 79 might be desirable to output such to the serial line. 80 1

	CONSTANT					
83 84	!Register	Usage!				
85 86	RAM_START	•	:=	%7F		
87			:=	RAM_STAR		. ·
88			:=	P3M_save TEMP_3-1		
89 90	TEMP_1		:=	TEMP 2-1		
91	TEMP ⁴		:=	TEMP_2-1 TEMP_1-1		
92	-					Formand
93 94	!The foll by the S	lerial F	Routines	ONLY. T	hev are	erenced
95	availabl	e as ge	eneral re	egisters	to the us	ser
96				make use	of the	
97 98	Serial R	outines	5 !			
99	SER char		:=	TEMP 4-1		
100			:=	SER_char		
101 102	SER_tmp1 SER_put		:=	SER tmp2 SER tmp1		
103	SER len		:= .	SER put-		
104	SER_buf		:=	SER_len_		
105	SER_imr		:=	SER_buf-		
106 107	SER_cfg !Serial C	onfigur	:= ation Da	SER_imr-	•1	
	bit 7 : =	1 => od	d parity	/ on		
109			d parity en parit		1	
110	(bit 6,7			ned)		
111 112	bit 5 : u bit 4 : u	ndefine				
113	bit 3 : =	1 => in	put edit		· · · ·	
114	bit 2 : =	1 => au	to line	feed ena	bled	
115	bit 1 : = bit 0 : =	1 => Dr 1 => in	put echo	on en	abled	1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 -
117	1	3				
118		=	% 80			
119 120		= ` =	%40 %08			
	-	=	%04			
122		= '	\$02			
123 124		= .	%01 :=	SER cfg-	1	
	SER_get SER_flg		:=	SER get-		
126	!Serial S	tatus F	lags	-		
127	bit $7 : =$	1 => se	rial I/C) disable	d	
128 129	bit 7 : = bit 6 : u bit 5 : u	ndefine ndefine	d			
130	bit 4 : =	1 => pa	rity err			
131			EAK dete		1	
132 133				er overf er not e		
134			put buff		mpoy	
135	1					
		=	%80 %10			
138		=	\$08			
139	bo :	= '	%04			
140	bne :	=	%02			
141 142	bf :	=	%01			
143	RAM_TMR		:=	RAM_STAR	T-%10	
144 145	SERltime		:=	SER flg-	1	
175	obait or ale		•-	DEW_ITR-	1	

146	SERhtime	:=	SERlti	me-1	
147 148				odified/ref	
149 150		imer/Counte			y are
151	who does	not intend	to make u	s to the us	er
152		unter Routi			
154	TOD tic	:=	RAM TM	IR-2	
155	TOD imr	:=	TOD_ti		
156	TOD_hr	:=	TOD_im	1r-1	
157	TOD_min	:=	TOD_hr		
158 159	TOD_sec	:=	TOD_mi		
160	TOD_tt PLS 1	:=	TOD_se TOD_tt		
161	PLS_tmr	:=	PLS-1-		
162	PLS ²	:=	PLS_tm		
163	-		_		
164	RAM END	:=	PLS_2		
165 166	STACK	:=	RAMEN	U .	
167	!Equivaler	t working	register e	quates	,
168		e register			
169					
170		file %70 -			
171 172	RAM_START	• • • • •	% 70	for SRP!	
173	rP3Msave	:=	R 15		
174	rTEMP 3	:=	R14		
175	rTFMP 2	:=	R13		
176	rTEMP_1	:=	R12		
177	rrTEMP_1	:=	RR12		
178 179	rTEMP Th rTEMP 11	:=	R 12 R 13		
180	rTEMP 4	.=	R11		
	rSERchar	:=	R10		
182	rSERtmp2	:=	R9 .		
183	rSERtmp1	:=	R8		
184	rrSERtmp	:=	RR8		
186	rSERtmpl rSERtmph	:=	R9 R8		
	rSERput	:=	R7		
188	rSERlen	:=	R 6		
	rrSERbuf	:=	RR4		
190	rSERbufh	:=	R4		
191 192	rSERbufl rSERimr	:=	R5 R2		
193	rSERcfg		R3 R2		
194	rSERget	:=	R1		
195	rSERflg	:=	RO		
196					
197 198	Incriator	Fil- #60	der.		
190	!register RAM TMRr	file %60 - :=	%6F! %60	!for SRP!	
200	rTODtic	.=	R 13	. IOI DIFT	
201	rTODimr	:=	R12		
202	rTODhr	:=	R 1 1		
203	rTODmin	:=	R10		
204	rTODsec rTODtt	:=	R9		
205 206	rPLS 1	:=	R8 R7		
207	rPLStmr	:=	R6		
	rPLS 2	• • • =	R5		

	210 211 212 213 214 215 216 217 218 220 221 222 223 224 225 226 227 228 229 230 231 232 233	GLOBAL	PROCEDURE PROCEDURE PROCEDURE PROCEDURE PROCEDURE PROCEDURE PROCEDURE PROCEDURE PROCEDURE PROCEDURE PROCEDURE PROCEDURE PROCEDURE PROCEDURE PROCEDURE PROCEDURE PROCEDURE PROCEDURE PROCEDURE		
P 0000 0800 P 0002 0803 P 0004 0806 P 0006 0809 P 0008 080C P 000A 080F	232 233 234 235	Interrupt vect IRQ O ARRAY IRQ ARRAY IRQ ARRAY IRQ ARRAY IRQ ARRAY IRQ ARRAY IRQ ARRAY	tors! [1 word] := [1 word] := [1 word] := [1 word] := [1 word] := [1 word] :=	[%0800] [%0803] [%0806] [%0809] [%080C] [%080F]	

				244 C 245	GLOBAL					
P	0000			246 !	Jump Ta INTER	able! PROCEDU	RE			,
P P	000C 000F	8D	007B	240 E 249 250 E 251		JP ENTER	INIT			
P P P	000F 0012 0015	31	43 29 39 38 5A 49	252	copyrigh	nt ARRAY	[* BYTE]	:= '	(C)1980ZILOG'	
P	0018	30 40	4F 47	254					$e^{-i\omega t}$	
P	00 1B			255 ! 256 J 257 E		ine Entr PROCEDUI	ry Points RE	1		
					Binary	Arithmet	cic Routir	nes!		
Ρ	001B	8D	0099'	260 261 262		JP	divide		16/8 unsigned binary	
Ρ	001E	8D	00B7 '	263 264		JP	div_16		division! !16/16 unsigned binary division!	
Ρ	0021	8D	00E2'	265		JP	multiply		!8x8 unsigned binary	
Ρ	0024	8D	00F6'	266 267 268 269		JP	mult_16		multiplication! !16x16 unsigned binary multiplication!	
					BCD Ari	thmetic	Routines	I N		
P	0027	8D	0114'	272 273		JP	bcdadd		!BCD addition!	
P	002A	8D	0117 '	274 275		JP	bcdsub		!BCD subtraction!	
				276 !	Convers	sion Rout	ines!			
Ρ	002D	8D	0205'	277 278 279		JP	bcddasc		!BCD to decimal ASCII!	
Ρ	0030	8D	0363'	280 281		JP	dascbcd		!Decimal ASCII to BCD!	
P	0033	8D	0284'	282		JP	bcdwrd		!BCD to binary word!	-
Ρ	0036	8D	02CD'	283 284 285		JP	wrdbcd		!binary word to BCD!	
Ρ	0039	8D	0250'	286		JP	bythasc		!Bin. byte to Hex ASCII!	
Ρ	003C	8D	0257	287 288 280		JP	wrdhasc		!Bin. word to hex ASCII!	
Ρ	003F	8D	0319'	289 290 291		JP	hascwrd		!Hex ASCII to bin word!	
Р	0042	8D	03BE'	292		JP	wrddasc		!Bin. word to dec ASCII!	
Ρ	0045	8D	034D'	293 294 295		JP	dascwrd		!dec ASCII to bin word!	
				296 !	Bit Man	ipulatio	on Routine	es!		
Ρ	0048	8D	04A1'	297		JP	clb		<pre>!collect bits in a byte!</pre>	
Ρ	004B	8D	04B9'	299 300		JP	tjm	r	!Table Jump Under Mask!	
					Serial	Routines	s !			
Ρ	004Ę	8D	0000#	303 304		JP	ser_init		!initialize serial I/O!	

-									
F	° 0051	8D	000	0#	305 306		JP	ser_input	!IRQ3 (receive) service!
F	₽×0054	8D	000	0*	307 308		JP	ser_rlin	!read line!
F	o 0057	8D	000	0#	309 310		JP	ser_rabs	!read absolute!
F	005A	8D	000	0 #	311 312		JP	ser_break	!transmit BREAK!
F	005D	8D	000	08	313 314		JP	ser_flush	!flush (clear) input buffer!
Ē	0060 o	8D	000	0 #	315 316 317		JP	ser_wlin	!write line!
F	9 0063	8D	000	0#	318 319		JP	ser_wabs	!write absolute!
F	0066	8D	000	0 #	320 321		JP	ser_wbyt	!write byte!
·F	0069	8D	000	0*	322 323		JP	ser_disable	!disable serial I/O!
						!Timer/	Counter	Routines!	
F	006C	8D	000	0#	326 327		JP	tod_i	linit for time of day!
F	006F	8D	000	0 *	328 329		JP	tod	<pre>!tod IRQ service!</pre>
F	0072	8D	000	0#	330 331		JP	delay	init for delay interval
F	0075	8D	000	0 #	332 333		JP	pulse_i	!init for pulse output!
F	0078	8D	000	0*	334 335		JP	pulse	<pre>!pulse IRQ service!</pre>
F	007B				336	END	JUMP		
F	007B				339	!Initia INIT ENTRY	lization PROCEDU		
F	° 007B	E6	F8	D7	342 343 344 345 346		LD	P01M,#%(2)11010	0111 !internal stack; ADO-A15; normal memory timing !
F	007E	E6	7F	10	347 348 349 350 351		LD	P3M_save,#%(2)(
F F F F F F F F	 0087 0089 0082 0082 0082 0082 0092 0092 0095 	E6 B0 B0 B0 B0 E6 9F	7F FF F6 F8 F0 70	F7 65 FF 80	352 353 354 355 355 3557 358 359 360 361		LD LD CLR LD CLR CLR CLR LD EI	P3M,P3M save SPL,#STACK TMR P2M,#%FF IRQ IMR RP SER_flg,#%80	<pre>!set up Port 3 ! !stack pointer ! !reset timers! !all inputs! !reset int. requests! !disable interrupts ! !register pointer! !serial disabled! !globally enable interrupts !</pre>
	0096	8D	081	2	362 363	`	JP	\$0812	
F	0099				364	END	INIT		

	397 CONSTANT	
	398 div_LEN	:= R10
	399 DIVĪSOR	:= R11
	400 dividend HI	:= R12
	401 dividend LO	:= R13
	402 GLOBAL	
P 0099	403 divide PROCEDU	R F
1 0099	404 !**********	***************************************
	405 Purpose =	To perform a 16-bit by 8-bit unsigned
	405 1010030 =	binary division.
	408	Dinary division.
		Did O bib divisor
	408 Input =	R11 = 8-bit divisor
	409	RR12 = 16-bit dividend
· · · · · ·	410	
	411 Output =	R13 = 8-bit quotient
· · · ·	412	R12 = 8-bit remainder
	413	Carry flag = 1 if overflow
	414	= 0 if no overflow
	415	R11 unmodified
	416 ***********	***************************************
	417 ENTRY	
P 0099 A9 7C	418 ld	TEMP 1,div LEN !save caller's R10!
P 009B AC 08	419 1d	div LEN,#8 !LOOP COUNTER!
F UU9B AC US	419 10 420	div_LEN,#6 FLOOP GOUNTER:
		T NTLL FIT TN O DITCH
		T WILL FIT IN 8 BITS!
P 009D A2 BC	422 cp	DIVISOR, dividend_HI
P 009F BB 02	423 jr	UGT,LOOP TCARRY = 0 (FOR RLC)!
	424 !overflow!	
P OOA1 DF	425 SCF	!CARRY = 1!
P OOA2 AF	426 ret	
	427	
P 00A3 10 ED	428 LOOP: RLC	dividend LO !DIVIDEND * 2!
P 00A5 10 EC	429 RLC	dividend ⁻ HI
P 00A7 7B 04	430 .jr	c,subt
P 00A9 A2 BC	431 cp	DIVISOR, dividend HI
P OOAB BB 03	432 jr	UGT.next $!CARRY = 0!$
P 00AD 22 CB	433 subt: SUB	dividend HI, DIVISOR
P OOAF DF	434 SCF	TO BE SHIFTED INTO RESULT!
P OOBO AA F1	435 next: djnz	div LEN,LOOP Ino flags affected!
F OODO AA FI	435 next: 0jn2	div_Lew, Looi ino liags allectedi
P 00B2 10 ED	438 RLC	dividend_LO
	439	!CARRY = 0: no overflow!
P 00B4 A8 7C	440 ld	div_LEN,TEMP_1 !restore caller's R10!
P OOB6 AF	441 ret	- · · · · ·
P 00B7	442 END divide	

		444 C	ONSTANT			
			d16 LEN	:= R7		
		446	dvsr hi	:= R8		
		447	dvsr lo	:= R9		
		448	rem hi	:= R10	·	
		449	remīlo	:= R11		
		450	quot_hi	:= R12		
			quot ⁻ lo	:= R13		
		452 G	LOBAT			
P 00B7			iv 16 PROCEDU			
		454 !	****		***********	
		455	Purpose =	To perform a 16	-bit by 16-bit unsigned	
		456		binary division	€	
		457				
		458	Input =	RR8 = 16-bit di		
		459		RR12 = 16-bit d	ividend	
		460				
		461	Output =	RR12 = 16-bit	quotient	
		462		RR10 = 16-bit 1	remainder	
		463		RR8 unmodified		
		464 #	****	*****	******************	
		465 E	NTRY			
P 00B7 79	7C	466	1d	TEMP 1,d16 LEN	!save caller's R10!	
P 00B9 7C	10	467	1d	d16 LEN,#16	LOOP COUNTER!	
P OOBB CF		468	ref	, ····	<pre>!carry = 0!</pre>	
P OOBC BO	EA	469	clr	rem hi	· · · · · · ·	
P OOBE BO	EB	470	clr	rem lo		
P 00C0 10	ED		lp 16: rlc	quot lo		
P 00C2 10	EC	471 0	rlc	quot hi		
P 00C2 10	EB	473	rlc	rem Io		
P 00C6 10	EA		rlc	rem hi		
		474				
P 00C8 7B	0A RA	475	jr	c,subt_16		
P OOCA A2	8A	476	cp	dvsr_hi,rem_hi		· · · ·
P OOCC BB	OB	477	jr	ugt,skp_16		
P OOCE 7B	04	478	jr	ult,subt_16		
P OODO A2	9B	479	ср	dvsr_lo,rem_lo		
P 00D2 BB	05	480	jr	ugt,skp_16	2.0. ¹	
P 00D4 22	B9		ubt_16: sub	rem_lo,dvsr_lo		
P 00D6 32	8 A	482	sbc	rem_hi,dvsr_hi		
P OOD8 DF		483	scf			
P 00D9 7A	E5	484 s	kp 16: djnz	d16 LEN,dlp 16	ino flags affected!	
P 00DB 10	ED	485	- rlc	quot_lo —		
P 00DD 10	EC	486	rlc	quot hi		
P 00DF 78	7C	487	1d	d16 TEN, TEMP 1		
P OOE1 AF		488	ret			
P 00E2		489 E	ND div 16			
		491 C	ONSTANT			
			MULTIPLIER	:= R11		
			PRODUCT LO	:= R13		
			PRODUCT HI	:= R12		×
			mul LEN	:= R10		
		496 G				
P 00E2			ultiply	PROCEDURE		
1 0062		100 U	222222222222222222 2727572	38555555555555555555555555555555555555	**********************	
			Purpose =		-bit by 8-bit unsigned	
		500	ru: pose =	binary multipli		
		500		orner? morethin		
			Input -	R11 = multiplies	r · · ·	
			Input =	R11 = multiplie		
		503		R13 = multiplic	and	
	-	504	0	BB10		
			Output =	RR12 = product R11 unmodified		
		506		K11 Unmodified	***********************	

		508 E				
P 00E2 A9	7C	509	1d	TEMP_1,mul_LEN	<pre>!save caller's R10!</pre>	
P OOE4 AC	09	510	ld	mul_LEN,#9	18 BITS!	
P 00E6 B0	EC	511	clr	PRODUCT_HI	INIT HIGH RESULT BYTE!	
P 00E8 CF		512	RCF	·	!CARRY = 0!	
P 00E9 CO	EC	513 L		PRODUCT HI	· · · · · · · · · · · · · · · · · ·	
P OOEB CO	ED	514	RRC	PRODUCT LO		
P OOED FB	02	515	jr	NC.NEXT	·	
P 00EF 02	CB	516	ADD	PRODUCT HI, MULT	IPLIER	11
P OOF1 AA	F6	517 N		mul LEN,LOOP1		
					Inestone collemie Riot	
P 00F3 A8	. 10	518	ld	mui_Lew, IEMP_1	Irestore caller's R10!	
P OOF5 AF		519 500 F	ret	••		
P 00F6		520 E	ND multipl	У		

	522 CONSTANT	
	523 m16_LEN	:= R7
	524 plier_hi	:= R8
	525 plier_lo	:= R9
	526 prod_hi	:= R10
	527 prod_lo	:= R11
	528 mult hi	:= R12
	529 mult_lo	:= R13
	530 GLOBAT	
P 00F6	531 mult_16 PROCEDU	RE
	532 !**********	***********************************
	533 Purpose =	To perform an 16-bit by 16-bit unsigned
	534	binary multiplication.
	535	
	536 Input =	RR8 = multiplier
	537	RR12 = multiplicand
4	538	
	539 Output =	RQ10 = product (R10, R11, R12, R13)
	540	RR8 unmodified
	541	Zero $FLAG = 0$ if result > 16 bits
	542	= 1 if result fits in 16
	543	(unsigned) bits (RR12 = result)
	544 ***********************************	*************************************
P 00F6 79 7C	545 ENIRI 546 ld	TEMP 1 m16 LEN LEAVE COlleges P71
P 00F8 7C 11	540 Id 547 Id	TEMP 1,m16 LEN !save caller's R7! m16 TEN,#17 !16 BITS!
P OOFA BO EA	547 IU 548 elr	prod hi
P OOFC BO EB	549 clr	prod lo !init product!
P OOFE CF	550 rcf	1CARRY = 0!
P OOFF CO' EA	551 loop16: rrc	prod hi
P 0101 C0 EB	552 rrc	prod lo !bit 0 to carry!
P 0103 C0 EC	553 rrc	mult ⁻ hi !multiplicand / 2!
P 0105 C0 ED	554 rre	mult lo
P 0107 FB 04	555 jr	nc,next16
P 0109 02 B9	556 add	prod lo,plier lo
P 010B 12 A8	557 adc	prod hi, plier hi
P 010D 7A F0	558 next16: djnz	m16 LEN, loop16 !next bit!
P 010F 78 7C	559 1d	m16 LEN, TEMP 1 !restore caller's R7!
P 0111 Å9 7C	560 ld	TEMP 1, prod hi !test product!
P 0113 44 EB 70	561 or	TEMP 1, prod lo ! bits 31 - 16!
P 0116 AF	562 ret	
P 0117	563 END mult_16	

BCD Arithmetic Routines

		593!The BCD format supported by the following arithmetic and conversion routines allows representation594and conversion routines allows representation595of signed magnitude variable precision BCD596numbers. A BCD number of 2n digits is597represented in n+1 consecutive bytes where598the byte at the lowest memory address599('byte 0') represents the sign and post-600decimal digit count, and the bytes in the601next n higher memory locations ('byte 1'602through 'byte n') represent the magnitude603of the BCD number. The address of 'byte 0'604and the value n are passed to the subroutines605in specified working registers. Digits are606packed two per byte with the most607significant digit in the high order nibble608of 'byte 1' and the least significant digit609in the low order nibble of 'byte n'. 'Byte 0'610is organized as two fields:611bit 7 represents sign:612= 1 => negative613= 0 => positive614bit 6-0 represent post-decimal digit615count616For example:617'byte 0'= \$05 => positive, with 5 post-decimal digits618= \$80 => negative, with no post-decimal digits619= \$80 => negative, with 16 post-decimal digits620= \$80 => negative, with 16 post-decimal digits631= \$90 => negative, with 16 post-decimal digits <tr <tr="">632!<td></td></tr> <tr><td></td><td></td><td>522 CONSTANT 523 bcd_LEN := R12 524 bcd_SRC := R14 525 bcd_DST := R15 526 GLOBAL 527 bcdsub PROCEDURE 528 jss###################################</td><td></td></tr> <tr><td>EE</td><td>80</td><td>547 ENTRY 548 xor @bcd_SRC,#%80 !complement sign of 549 subtrahend!</td><td></td></tr> <tr><td></td><td></td><td>550 !fall into bcdadd! 551 END bcdsub</td><td></td></tr>				522 CONSTANT 523 bcd_LEN := R12 524 bcd_SRC := R14 525 bcd_DST := R15 526 GLOBAL 527 bcdsub PROCEDURE 528 jss###################################		EE	80	547 ENTRY 548 xor @bcd_SRC,#%80 !complement sign of 549 subtrahend!				550 !fall into bcdadd! 551 END bcdsub	
		522 CONSTANT 523 bcd_LEN := R12 524 bcd_SRC := R14 525 bcd_DST := R15 526 GLOBAL 527 bcdsub PROCEDURE 528 jss###################################													
EE	80	547 ENTRY 548 xor @bcd_SRC,#%80 !complement sign of 549 subtrahend!													
		550 !fall into bcdadd! 551 END bcdsub													

P 0117

P 0117 B7

P 011A

	653	GLOBAL			
P 011A			PROCEDUF	E	
	655				************************
	656	Purpose	=		d BCD strings of
	657			equal length. dst < dst + s	-
	658 659			ust (== ust + s	
	660	Input =		R15 - address of	destination BCD
	661	Input -	ν.		register memory).
,	662			R14 = address of	
	663				register memory).
1 A.	664			R12 = BCD digit	
	665				
	666	Output	=	Destination BCD	string contains the sum.
	667			Source BCD strin	g may be modified.
	668			R12, R14, R15 un	modified if no error
	669			R13 modified.	
	670			Carry FLAG = 1 i	f overflow or format
	671				error.
			*******	***************	***************
		ENTRY			
	674			ing pre-decimal	zeroes
P 011A E6 7E	02 675		14	TEMP_3,#2	
P 011D D8 EE	676		1.d	R13, bed SRC	
P 011F C9 7B			1d	TEMP_4, 5cd_LEN	
P 0121 04 7B	7B 678		add	TEMP 4, TEMP 4	!total digit count!
P 0124 E5 ED	7D 679		1d	TEMP 2, @R13	!get_sign/post_dec #!
P 0127 56 7D P 012A 24 7D	7F 680		and	TEMP 2, #%7F	lisolate post dec #!
P 012A 24 7D P 012D 7D 0203	7B 681 5' 682		sub	TEMP ⁴ , TEMP ₂ ult, ba err	<pre>!pre-dec digit cnt! !format error!</pre>
P 0130 6B 1A	683		jp jr	z,ba 1	Ino pre-dec. digits!
P 0132 70 EC			push	R12	Isave!
P 0134 C7 CD	01 685		ld	R12,1(R13)	!leading byte!
P 0137 76 EC	F0 686		tm	R12,#%F0	!test leading digit!
P 013A 50 EC	687		рор	R12	Irestore!
P 013C EB OE	688		jr	nz,ba 1	ino more leading 0's!
P 013E B0 7C	689		clr	TEMP T	
P 0140 D6 0463	1 690	•	call	rdl -	!rotate left!
P 0143 21 ED	691		inc	@R13	!update post dec #!
P 0145 4D 0203	692		jp	ov,ba err	!oops!
P 0148 00 7B	693		dec	TEMP 4	ldec pre-dec #!
P 014A EB E6	694	a - 1	jr	nz,ba_2	!loop!
P 014C D8 EF	695	ba_1:	ld	R13,bcd_DST	
P 014E 00 7E	696	- ·	dec	TEMP_3	ISRC and DST done?!
P 0150 EB CD	697		jr	nz,ba_3	!do DST!
				letion complete!	
B 0150 52 DE					nge if necessary!
P 0152 E3 DF	700		ld	R13,@bcd_DST	licolata post dos Al
P 0154 56 ED P 0157 E5 EE	7F 701		and	R13, #%7F	!isolate post dec #!
	7D 702		ld	TEMP 2,@bcd_SRC TEMP 2,#%7F	!isolate post dec #!
P 015A 56 7D P 015D A4 7D	7F 703 ED 704		and		tisolate bost acc #t
P 0160 70 ED	705		cp push	R13, TEMP_2 R13	!save!
P 0162 7B 39	705		jr	•	IDST > SRC!
P 0164 BB 18	708			ult,ba_4 ugt,ba_5	IDST < SRCI
	708	Idecimal	jr points	in same position	
	709			ignitude!	-
P 0166 D8 EC	710		ld	R13, bcd LEN	· · · · · · · · · · · · · · · · · · ·
P 0168 E9 7C	711		ld	TEMP 1, Ded SRC	
P 016A F9 7B	712	,	ld	TEMP 4, bed DST	
P 016C 20 7C	713	•	inc	TEMP 1	
P 016E 20 7B	714		inc	TEMP_4	
P 0170 E5 7C	7E 715		ld	TEMP_3,@TEMP_1	!get SRC byte!
P 0173 A5 7B	7E 716		сp	TEMP_3,@TEMP_4	<pre>!compare DST byte!</pre>

-									
Р	0176	BB	06		717		jr	ugt,ba 5	!SRC > DST!
	0178		23		718		jr	ult,ba 4	ISRC < DSTI
Ρ	017A		FO		719		djnz	R13,ba_6	!loop!
Ρ	017C	8B	1F		720	· _	jr	ba_4	!DST > or = SRC!
n	0175	D0	FC					d destination ope	erands!
P P	017E 0180		EC			ba_5:	ld	R13,bcd_LEN R13	!include flag/size byte!
P	0181		ED		723		inc add	bed SRC,R13	include itag/size byter
P	0183		FD		725		add	bed DST, R13	
P	0185		EE			ba 7:	dec	bed SRC	
P	0187		EF		727		dec	bed DST	
P	0189		ΕE	7C	728		ld	TEMP 1,@bcd SRC	
Ρ	018C	E5	EF	7B	729		ld	TEMP 4, @bcd DST	
	018F	-	7B	ΕE	730		ld	@bcd_SRC,TEMP_4	
P	0192		7 C	EF	731		1d		!one byte swapped!
	0195		EE		732		djnz	R13,ba 7	
-	0197		7D		733		1d	R13, TEMP_2	
P P	0199 019B		7D ED		734 735		pop push	TEMP_2 R13	
r	0195	10	ED			lexchand	ge comple		• •
Р	019D	50	ED			ba 4:	pop	R13	!restore!
•	01)2	50	22					decimal digit co	
					739			ost decimal digit	
					740		TEMP 2		!
Ρ	019F	24	ΕD	7D 🗋	741		sub 🗌	TEMP_2,R13	
Ρ	01A2	CO	7 D		742		rrc	TEMP_2	!alignment offset!
Ρ	01A4	FB	09		743		jr	nc,ba_8	!digits word aligned!
·		~ ~			744	!rotate			RC post decimal digit!
	0146	-	EE		745		1d	R13, bcd_SRC	
	0148		ED		746		dec	OR13	!dec post dec digit #!
P	01AA 01AC		7C 0485		747		clr call	TEMP_1 rdr	
	0140	0	040.			Idetermi		dition or subtra	etion!
Р	01AF	E5	ΕE	7B		ba 8:	1d	TEMP 4,@bcd SRC	
	01B2		EF	7B	751		xor	TEMP 4, @bcd DST	
		- ,		•		!get sta		dresses!	C
Ρ	01B5		EC		753	-	ld	R13,bcd_LEN	
	01B7		7 D	ED	754		sub	R13, TEMP_2	
	01BA		45		755		jr	z,ba_14	!done already!
_	01BC		ED		756		add	bed SRC, R13	
Ρ	01BE	02	FC		757	Incodul	add	bcd_DST,bcd_LEN	
Р	0100	CE			759	!ready!	rcf		!carry = 0!
P	0101		EF	7C		ba 11:	ld	TEMP_1,@bcd_DST	icarry = 01
P	0104		7B	80	761		tm	TEMP 4, #%80	!add or sub?!
P	0107		05		762		jr	z,ba 9	!add!
	0109	35	ĒĒ	7C	763		sbc	TEMP 1, @bcd SRC	•
Ρ	0.100	8B	03		764		jr	ba_10 -	· · · · ·
Ρ	01CE	15	ΕE	7C	765	ba_9:	ade	TEMP_1,@bcd_SRC	
P	01D1		7C			ba_10:	da	TEMP_1	. 1
P	01D3	-	7C	EF	767		1d	@bcd_DST,TEMP_1	
P P	01D6 01D8		EF		768		dec	bed_DST bed_SRC	
-	01D8		EE E5		769 770		dec djnz	R13, ba 11	
r	UIDA	DA	E-5			Inconaga		y thru TEMP 2 byt	es of DST!
Р	01DC	D8	7 D		772		ld ld	R13, TEMP 2	
P	OIDE				773		inc	R13	!may be zero!
Ρ	0 1 D F		02		774		djnz	R13,ba_12	/
Ρ	01E1	8B	09		775		jr	ba_13 -	
Ρ	01E3	17	EF	00		ba_12:	adc	@bcd_DST,#0	
P	01E6	41	EF		777		da	ebcd_DST	
	01E8		EF		778		dec	bed_DST	
Ρ	01EA	DA	F7		779		djnz	R13,ba_12	
						× *			-

P	OIEC	FB	13	781	ba 13: !Rotate	jr out leas	e complete! nc,ba 14 st significant po room for carry at	
Р	01EE	E5	EF 7C	784	U	1d	TEMP 1,@bcd DST	9
P	01F1	56	7C 7F	785		and	TEMP 1, #%7F	
Р	01F4	6D	0203	786		jp	z,ba err	Ino post dec digits!
P	01F7	E6	7C 10	787		ld	TEMP 1,#%10	
	01FA		EF	788		1d	R13, Ded_DST	
-	01FC		0485'	789		call	rdr	
	01FF		EF	790		dec	@bcd_DST	!dec digit cnt!
	0201				ba_14:	rcf	_	
P	0202	AF		792 793		ret		
P	0203	DF		794	ba err:	scf		
P	0204	AF		795	,	ret		
Ρ	0205			796	END	bcdadd		

Conversion Routines

P 0205	821 CONSTANT 822 bca LEN 823 bca SRC 824 GLOBAL 825 bcddasc PROCEDUF 826 !####################################	<pre>:= R12 := R13 RE To convert a variable length BCD string to decimal ASCII. RR14 = address of destination ASCII string (in reg/ext/ser memory). R13 = address of source BCD string (in register memory). R12 = BCD digit count / 2 ASCII string in designated destination buffer. Carry FLAG = 1 if input format error or serial disabled, = 0 if no error. R12, R13, R14, R15 modified. Input BCD string ummodified.</pre>
	843 *************	
$ \begin{array}{cccccc} P & 0205 & E6 & 7C & 2D \\ P & 0208 & E7 & ED & 80 \\ P & 0200 & E6 & 7C & 2B \\ P & 0210 & E5 & ED & 7E \\ P & 0213 & 56 & 7E & 7F \\ P & 0213 & 56 & 7E & 7F \\ P & 0214 & 24 & 7E & EC \\ P & 0214 & 24 & 7E & EC \\ P & 0214 & 24 & 7E & EC \\ P & 0214 & 24 & 7E & EC \\ P & 021D & 50 & 7E \\ P & 021F & 7B & 35 \\ P & 0221 & D6 & 03F4 \\ P & 0224 & 7B & 30 \\ P & 0226 & A6 & EC & 00 \\ P & 0228 & 6B & 22 \\ P & 0228 & 76 & 7E & 01 \\ P & 0228 & EB & 04 \\ P & 0230 & DE \\ P & 0234 & F0 & 7D \\ P & 0234 & F0 & 7D \\ P & 0234 & F0 & 7D \\ P & 0234 & F0 & 7D \\ P & 0234 & F0 & 7D \\ P & 0234 & F0 & 7D \\ P & 0234 & F0 & 7D \\ P & 0234 & F0 & 7D \\ P & 0234 & F0 & 7D \\ P & 0234 & F0 & 7D \\ P & 0234 & F0 & 7D \\ P & 0234 & F0 & 7D \\ P & 0234 & F0 & 7D \\ P & 0234 & F0 & 7D \\ P & 0234 & F0 & 7D \\ P & 0234 & 67 & C & 30 \\ P & 0234 & 67 & C & 30 \\ P & 0244 & 06 & 03F4 \\ P & 0249 & 6B & 0B \\ P & 0249 & 6B & 0B \\ P & 0249 & 6B & 0B \\ P & 0249 & 6B & 0B \\ P & 0249 & 6B & 0B \\ P & 0249 & 6B & 0B \\ P & 0249 & 6B & 0B \\ P & 0249 & 6B & 0B \\ P & 0249 & 6B & 0B \\ P & 0249 & 6B & 0B \\ P & 0249 & 6B & 0B \\ P & 0249 & 6B & 0B \\ P & 0249 & 6B & 0B \\ P & 0249 & 6B & 0B \\ P & 0249 & 6B & 0B \\ P & 0250 & D6 & 03F4 \\ P & 0255 & DF \\ P & 0256 & AF \\ P & 0257 \\ \end{array}$	844 ENTRY 845 1d 846 tm 847 jr 848 1d 849 bcd_d1: 850 and 851 add 852 push 853 sub 854 pop 855 jr 856 call 857 jr 856 call 857 jr 860 bcd_d4: 861 jr 862 inc 863 1d 864 bcd_d3: 865 id 866 and 867 cp 868 jr 869 add 870 call 871 dec 872 jr 873 djnz 874 bcd_d6: 875 call 876 jr 878 bcd_d5: 878 bcd_d5: scf	TEMP 1,#'-' !minus sign! @bca_SRC,#%80 !src negative?! nz,bcd_d1 !yes! TEMP 1,#'+' !positive sign! TEMP 3,#%7F !isolate post dec cnt! bca_LEN,bca_LEN !total digit count! bca_LEN,TEMP_3 !pre-dec digit cnt! TEMP 3 !total digit count! ult,bcd d2 !format error! put_dest !sign to dest.! c,bcd d2 !serial error! bca_LEN,#0 !any pre-dec digits?! z,bcd d6 !no. start with '.'! TEMP_3,#1 !need next byte?! nz,bcd d3 !not yet.! bca_SRC !update pointer! TEMP 2,@bca_SRC !get next byte! TEMP 1,#%0F !isolate digit! TEMP 1,#%30 !convert to ASCII! put_dest !to destination! TEMP 1,#%30 !convert to ASCII! put_dest !to destination! TEMP 1,#'.' !time for dec. pt.! put_dest !to destination! bca_LEN,bcd_d4 !next digit!
P 0257	881 GLOBAL 882 wrdhasc PROCEDUR 883 !############# 884 Purpose = 885 886 Input = 887 888 889	RE To convert a binary word to Hex ASCII. RR12 = source binary word. RR14 = address of destination ASCII string (in reg/ext/ser memory).
P 0257 D6 025C' P 025A C8 ED P 025C	890 Note =	All other details same as for bythasc. ************************************

P 025C	· .	898 CONSTAN 899 bna SR 900 GLOBAL 901 bythasc 902 !******	C	:= R12 RE	
		903 Purpos	e =	To convert a bir	ary byte to Hex ASCII.
		904 905 Input 906 907 908	-		of destination ASCII reg/ext/ser memory). ary byte.
		909 Output	=	ASCII string in	designated
		910		destination buff	
		911 912		Carry = 1 if err R14, R15 modifie	or (serial only).
		913 ******	*******	*****	********
		914 ENTRY			
P 025C B0	7E	915	clr		binary to ASCII!
P 025E E6 P 0261 F0	7D 02 EC	916 bca_go: 917 bca_go1		TEMP_2,#2 bna SRC	!look at next nibble!
P 0263 C9	7C	918	1d	TEMP 1, bna SRC	. Iook do nexo nibbie:
P 0265 56	7C OF	919	and	TEMP_1,#%0F	isolate low nibble!
P 0268 06	7C 30	920	ADD	TEMP_1,#%30	convert to ASCII!
P 026B A6 P 026E 7B	7C 3A 09	921 922	ср	TEMP 1,#%3A ult,Skip	1>9?1 Inol
P 0270 DF	09	923	jr SCF	urc,skip	lin case error!
P 0271 76	7E 01	924	TM	MODE,#1	linput is BCD?!
P 0274 EB	ÓD	925	JR	NZ,bca_ex	lyes. error.!
P 0276 06	7C 07	926	ADD	TEMP_1,#%07	!input hex. adjust!
P 0279 D6	03F4'	927 skip:	call	put_dest	!put byte in dest!
P 027C 7B P 027E 00	05 7 D	928 929	jr dec	c,bca ex TEMP 2	lerrorl
P 0280 EB	DF	930	jr	nz,bca go1	<pre>!loop till done!</pre>
P 0282 CF		931	RCF		<pre>!carry = 0: no error!</pre>
P 0283 AF P 0284		932 bca_ex: 933 END	ret bythasc		!done!

P	0284		935 CONSTANT 936 bcd adr 937 bcd_cnt 938 GLOBAL 939 bcdwrd PROCE 940 !*********	:= R14 := R15 DURE	8
			940 Purpose = 942 943 944	To convert a variable length BCD string to a signed binary word. Only pre-decimal digits are converted.	• ·
			945 Input = 946 947 948	R14 = address of source BCD string (in register memory). R15 = BCD digit count / 2	
×.			949 Output = 950 951 952	RR12 = binary word Carry FLAG = 1 if input format error or dest overflow, = 0 if no error.	
			953	R14,R15 modified.	
			954 ************************************	**********	I
P	0284 B0 0286 B0 0288 E5 0288 56 0288 56 0290 24 0290 24 0293 7B 0295 E5 0298 E6 0298 E6 0298 E6 0296 A6 0296 A6 0296 A6 0244 F0 0244 F0 0244 F0 0246 B0 0246 B0 0246 B0 0296 B0 0298 B0 0298 B0 0298 B0 0298 B0 0298 B0 0298 B0 0298 B0 0298 B0 0298 B0 0298 B0 0298 B0 0298 B0 0298 B0 0298 B0 0298 B0 0298 B0 0298 B0 0298 B0 0298 B0 0299 B0 00 000 000 000 000 000 00000000000	ED EE 7B 7B 7F FF 7B EF 37 EE 7B 7E 02 EF 00 12 7D 7D 7C 042C'	956 clr 957 clr 958 ld 959 and 960 add 961 sub 962 jr 963 ld 964 bcd_w3: ld 965 inc 966 ld 967 bcd_w1: cp 968 jr 969 swap 970 ld 971 call	R12 !init destination! R13 TEMP 4, @bcd adr !get sign/post_length! TEMP 4, #%7F !isolate post Tength! bcd_cnt, bcd_cnt !# bcd digits! bcd_cnt, TEMF 4 !# pre-dec digits! ult, bcd w2 !format error! TEMP 4, @bcd adr !remember sign! TEMP 3, #2 !digits per byte! bcd adr !src address! TEMP 2, @bcd adr !get next src byte! bcd_cnt, #0 !digit count = 0?! z, bcd w4 !conversion complete! TEMP 1, TEMP 2 bcd_bin !accumulate in binary!	
<u> </u>	02AC 7B 02AE 00 02B0 00 02B2 EB 02B4 8B 02B6 DF 02B7 76 02BA EB 02BC 76 02BF 6B 02C1 6B 02C1 60 02C3 60 02C2 06 02C2 16 02C2 AF 02CC AF 02CD	1E EF 7E EB E2 E2 7B 80 0A 7B 80 0A EC ED ED 01 EC 00	972 jr 973 dec 974 dec 975 jr 976 jr 977 bcd_w4: scf 978 tm 979 jr 980 bcd_w5: tm 981 jr 982 com 983 com 984 add 985 adc 986 bcd_w6: rcf 987 bcd_w2: ret 988<	c,bcd w2 bcd cnt TEMP 3 TEMP 3 nz,bcd w1 bcd_w3 R12,#%80 R12,#%80 R12,#%80 R12,#%80 R12,#%80 R12,#%80 R12,#%80 R12,#%80 R12,#%80 R12,#%80 R12,#%80 R12,bcd_w2 R12 R13 R13,#1 R12,#0 R12 two's complement Icarry = 0! d	

			990 GLOBAL			
P 02CD			991 wrdbcd	PROCEDU	RE	
			992 !****	********	**************	*****************
			993 Purpo	se =		gned binary word
			994		to a variable l	ength BCD string.
			995			- · · · · · · · · · · · · · · · · · · ·
÷			996 Input	=		of destination BCD
			997			(in register memory)
			998		RR12 = source b	
			999		R15 = BCD digit	count / 2
			1000 1001 Outpu		BCD etring in d	lestination buffer
			1001 00000	6 =		if dest overflow
			1002			if no error.
			1004		R12, R13, R14, R15	
			1005 ******	*******		**********************
			1006 ENTRY		· .	
P 02CD B	I EE		1007	clr	@bcd adr	!init sign/post dec cnt!
P 02CF 76	5 EC	80	1008	tm	R12, 7%8 0	!is input word negative?
P 02D2 6E			1009	jr	z,wrd_b0	
P 02D4 47		80	1010	or	@bcd_adr,#%80	!set result negative!
P 02D7 60			1011	com	R13	
P 02D9 60			1012	com	R12	
P 02DB 06		01	1013	add	R13,#1	
P 02DE 16		00	1014	adc	R12,#0	!RR12 two's complement!
P 02E1 10			1015 wrd_b0		R13	thit 15 not mognitudol
P 02E3 10 P 02E5 EE			1016	rlc inc	R12	!bit 15 not magnitude!
P 02E6 E9			1018	ld	bed adr TEMP 1,bed adr	!update dest pointer!
P 02E8 F			1019	ld	TEMP 2, bcd cnt	Idest byte count!
P 02EA 0		7C	1020	add	TEMP 1, bed ent	
P 02ED 00			1021	dec	TEMP 1	!= bcd end addr!
P O2EF B	É E		1022 wrd b1	: clr	@bcd_adr	!initialize dest!
P 02F1 EE	Ξ		1023 -	inc	bed adr	
P 02F2 F/	A FB		1024	djnz	bed ent, wrd b1	
P 02F4 E6	5 7E	0F	1025	1d	TEMP 3,#15	<pre>!source bit count!</pre>
P 02F7 70			1026 wrd_b3		TEMP_3	
P 02F9 10			1027 -	rlc	R13	
P 02FB 10			1028	rlc	R12	!bit 15 to carry!
P 02FD E			1029	14	bcd_adr,TEMP_1	!start at end!
P 02FF F8	3 7D		1030	ld ·	bed_ent,TEMP_2	Idest byte count!
D 0301 E		75				d string # 2) + carry!
P 0301 E		7E 7E	1032 wrd_b2 1033	adc	TEMP_3,@bcd_adr TEMP_3,@bcd_adr	
P 0307 40		15	1034	da	TEMP 3, ebed_adr	1 = 2 + Carryr
P 0309 F		EE	1035	ld	@bcd adr, TEMP 3	
P 030C 00			1036	dec	bed adr	!next two digits!
P 030E F			1037	djnz	bcd cnt, wrd b2	!loop for all digits!
P 0310 50			1038	pop	TEMP 3	!restore src bit cnt!
P 0312 7	3 04		1039	jr	c, wrd ex	<pre>!dest. overflow!</pre>
P 0314 00			1040	dec	TÉMP_3	
P 0316 EI			1041	jr ,	nz,wrd_b3	Inext bit!
P 0318 AF	7		1042 wrd_ex		-	
P 0319	χ.		1043 END	wrdbed	х	1 · · · · · · · · · · · · · · · · · · ·

		1045 GLOBAL	· · · ·
P-0319		1046 hascwrd PROCE	DURE
		1047 1##############	************
		1048 Purpose =	To convert a variable length Hex
		1049	ASCII string to binary.
		1050	
		1051 Input =	RR14 = address of source ASCII
		1052	string (in reg/ext/ser memory).
		1053	• • •
		1054 Output =	RR12 = binary word (any overflow
		1055	high order digits are truncated
		1056	without error).
		1057	Carry FLAG = 1 if input error
		1058	(serial only)
		1059	(SER flg indicates cause)
		1060	= 0 if no error
		1061	R14, R15 modified
		1062	
		1063 Note =	The ASCII input string processing is
		1064	terminated with the occurrence of a
		1065	non-hex ASCII character.

		1067 ENTRY	
P 0319 B0	7 E	1068 clr	TEMP_3
P 031B B0	EC	1069 clr	R12
P 031D B0	ED	1070 clr	R13 !init output!
P 031F D6	03DA '	1071 has_c1: call	get_src !get input!
P 0322 7B	28	1072 jr	c,has_ex1 !error!
P 0324 D6	040D'	1073 call	ver asc !verify hex ASCII!
P 0327 7B	22	1074 jr	c,has_ex !end conversion!
P 0329 A6	7C 39	1075 ср	TEMP_1,#%39
P 032C 3B	03	1076 jr	ule,has_c2
P 032E 26	7C 37	1077 sub	TEMP_1,#%37
		1078 !Shift left o	
5 0004 Fo			ibble in least significant nibble!
P 0331 F0	ED	1080 has_c2: swap	R13
P 0333 D9	7D	1081 Id	TEMP_2, R13
P 0335 56	ED FO	1082 and	R13, 7 %FO
P 0338 56	7C OF 7C ED	1083 and	TEMP 1,#%OF
P 033B 44	EC ED	1084 or	R13, TEMP_1
P 033E F0 P 0340 56	EC FO	1085 swap	R12
P 0343 56	7D 0F	1086 and	R12,#%FO
P 0345 56 P 0346 44	7D OF 7D EC	1087 and 1088 or	TEMP 2,#%0F R12 TEMP 2
P 0349 8B	70 EC D4	1088 or 1089 jr	R12,TEMP_2 has c1 !loop!
P 0349 CF	27	1090 has ex: rcf	ino error!
P 0346 CF P 034C AF		1090 has ext ret	110 600001
P 034D		1092 END hasew	rd
. טדנט			

Ρ	03	4D

	1094	GLOBAL		
P 034D		dascwrd PROCEDU	RE	* *
	1096 1097 1098 1099	Purpose =	To convert a variable length decimal ASCII string to signed binary.	**
	1100 1101 1102		RR14 = address of source ASCII string (in reg/ext/ser memor	y).
	1103 1104 1105 1106 1107 1108 1109 1110	· ·	RR12 = binary word R8,R9,R10,R11 holds the packed BCD version of the result. Carry FLAG = 1 if input error (serial only (SER_flg indicates cause) or dest overflow = 0 if no error)
	1111		R14, R15 modified	
	1112 1113 1114 1115 1116 1117 1118 1119 1120 1121	Note =	The ASCII input string processing is terminated with the occurrence of a non-decimal ASCII character. Decimal ASCII string may be no more than 6 digits in length, else Carry will be returned. Post decimal digits are not included in the binary result.	÷.
P 034D CC P 034F DC P 0351 D4 P 0354 D6 P 0354 D6 P 0359 EC P 0358 04 P 0355 FC P 0360 8D P 0363	1122 03 1123 08 1124 FD ED 1125 0363' 1126 F3 1127 08 1128 FD EE 1129 03 1130 0284' 1131	ld add call jr ld add	R12,#3 !6 digits! R13,#8 !temp addr =! R13,RP !R8 thru R11! dascbcd !convert to bcd! c,has ex1 !error! R14,#8 R14,RP R15,#3 bcdwrd !convert to binary!	

P 0363	1134 CONSTA 1135 dab_L1 1136 dab_D2 1137 GLOBĀL 1138 dasebec 1139 !****** 1140 Purpos 1141 1142	EN ST I PROCEDUF		######################################	· 2
	1143 Input 1144 1145 1146 1147 1148 1149 Output		string (i RR14 = address string R12 = BCD digit BCD string in c	designated destination).
	1150 1151 1152 1153 1154 1155 1156		digits are trun Carry FLAG = 1	(serial only) lg indicates cause) or overflow	
P 0363 70 EC	1157 1158 Note = 1159 1160 1161 ####### 1162 ENTRY 1163		terminated with non-decimal ASC	******************	!
P 0365 70 ED P 0367 B1 ED P 0369 D1 ED P 0364 CA FB P 036C B1 ED P 036C B1 ED P 0376 50 ED P 0372 E6 7E P 0375 B0 7B	1164 1165 das_g1: 1166 1167 1168 1169 1170 01 1171 1172	push clr inc djnz clr pop pop ld	dab_LEN dab_DST dab_DST dab_DST dab_LEN,das_g1 dab_DST dab_DST dab_LEN TEMP_3,#1 TEMP_4	<pre>!save! !init. destination! !init.! !restore! !for ver asc! !bit 0 => digit seen;</pre>	
P 0377 D6 03E P 037A 7B 41 P 037C 56 7C P 037F 76 7B P 0382 EB 0F P 0384 A6 7C P 0387 6B EE P 0389 A6 7C P 038C EB 07	1176 7F 1177 03 1178 1179 2B 1180 1181 2D 1182	jr (and tm jr (jr jr cp	get_src c,dab_ex1 TEMP_1,#%7F TEMP_4,#%03 nz,das_g5 TEMP_1,#'+' z,das_g2 TEMP_1,#'-'	<pre>bit 1 => dec pt seen; bit 7 => overflow! !get input byte! !serial error! !7-bit ASCII! !check status! !sign char not valid! !positive?! !yes. no affect! !negative?!</pre>	;
P 038E B7 ED P 0391 8B E4 P 0393 5B 0A P 0395 A6 7C P 0398 EB 05 P 0394 46 7B P 0394 8B 05 P 0394 46 7B P 039F D6 040 P 03A2 7B 16 P 03A4 46 7B P 03A4 46 7B P 03A4 EB 09 P 03AC 76 7B P 03AF 6B C6	1192 01 1193	xor (jr c jr r jr r jr r jr c jr c call v jr c call r tm r	nz, das g4 gdab DST, #%80 das g2 ni, das g6 TEMP 1, #'.' nz, das g6 TEMP 4, #%03 ias g2 ver asc c, dab ex TEMP 4, #%01 cdl nz, das g7 TEMP 4, #%02 z, das g2	<pre>!not sign char! !complement sign! !get next input! !dec pt has been seen! !is char dec pt?! !nope.! !dec pt and digit seen !get next input! !is bcd digit?! !end conversion.! !digit seen! !new digit to dest! !overflow! !post dec digit?! !no. get next input!</pre>	

the second second second second second second second second second second second second second second second s		and the second second second second second second second second second second second second second second secon			
P 03B1 21 P 03B3 8B P 03B5 46 P 03B8 8B	ED C2 7B 80 BD	1198 1199 1200 das_g7 1201 1202	inc jr 7: or jr	@dab_DST das_g2 TEMP_4,#%80 das_g2	<pre>!inc post dec cnt! !get next input! !set overflow! !get next input!</pre>
P 03BA E4 P 03BD AF P 03BE	7B FC	1203 dab_ex 1204 dab_ex 1205 END		FLAGS, TEMP_4	lcarry = 0 or 11
P 03BE		1207 GLOBAI 1208 wrddas 1209 !****	e PROCEDU	**************	******
		1210 Purpo 1211 1212		decimal ASCII	igned binary word to
		1213 Input 1214 1215 1216	; 	RR12 = source 1 RR14 = address memory)	of dest (in reg/ext/ser
		1217 Outpu 1218 1219	it =	R8,R9,R10,R11 H version of the	
		1220		R12, R13, R14,	
		1222 ENTRY			
P 03BE 70	EE	1223	push	R14	
P 03C0 70	ĒF	1224	push	R15	!save dest addr!
P 03C2 EC	08	1225	ĺd	R14,#8	
P 03C4 04	FD EE	1226	add	R14, RP	!R8,9,10 & 11 temp!
P 03C7 FC	03	1227	ld	R15,#3	!temp byte length!
P 03C9 D6	02CD'	1228	call	wrdbcd	<pre>!convert input word!</pre>
P 03CC 50	EF	1229	pop	R15	turnhaun dash addat
P 03CE 50 P 03D0 CC	EE 03	1230	pop	R14	Irestore dest addr!
P 03D0 CC	03	1231 1232	ld ld	R12,#3 R13,#8	<pre>!length of temp!</pre>
P 03D4 04	FD ED	1233	add	R13, RP	laddr of temp!
P 03D7 8D	0205	1234	jp	beddase	!convert to ASCII!
P O3DA		1235 END	wrddasc		1

استجهار الألامية بيريانا المتقمسان البريسانية					
P 03DA	1238	GLOBAL get src	PROCEDU	for PART II on	•
I UJDA	1239	1	*******	*************	******************
	1240	Purpose		To get source by	
	1241			reg/ext/ser memo	ory into TEMP_1.
	1242				
	1243	Output	=		if error (serial)
	1244 1245			TEMP 1 = source	if all ok
	1245			RR14 updated.	byte.
		*******	********		****************
	1248	ENTRY			
P 03DA CF	1249		rcf		<pre>!set good return code!</pre>
P 03DB EE	1250		inc	R14	!test R14 = 0!
	06 1251		djnz	R14,get_s1	!src in ext memory!
P 03DE FE	1252		inc	R15	!test R15 = 0!
	OE 1253		djnz	R15,get_s2	!src in reg memory! !src in ser memory!
	0000# 1254 EB 1255	get s1:	jp push	ser_get R11	Isave user's!
	BE 1255	get_si.	lde	R11,@RR14	iget byte!
	70 1257		ld	TEMP 1, R11	Imove to common!
	EB 1258		pop	R11	Irestore user's!
	EE 1259		incw	RR14	!update src ptr!
P O3EE AF	1260		ret		
		get_s2:	1d	TEMP_1,@R15	!get byte!
P 03F2 FE	1262		inc	R15	!update src ptr!
P 03F3 AF	1263	END	ret sro		
P 03F4	1265	END	get_src		
		GLOBAL		!for PART II onl	Ly!
P 03F4	1267	put dest	· ·	PROCEDURE	-
		1 * * * * * * * *	********		********************
	1269	Purpose	9 =		ation byte from TEMP_1
	1270			into reg/ext/ser	memory
	1271	0	1. Start 1.	DD11 undeted	*
	1272 1273	Output		RR14 updated.	**********************
	1274				•
P 03F4 EE	1275		inc	R14	!test R14 = 0!
P 03F5 EA	06 1276		djnz	R14, put s1	!dest in ext memory!
P 03F7 FE	1277		inc	R15	!test R15 = 0!
P 03F8 FA	0E 1278		djnz	R15,put_s2	!dest in reg memory!
	0000# 1279		jp .	ser_output	!dest in ser memory!
		put_s1:		R11	!save user's!
· •	70 1281		ld	R11, TEMP 1	
	BE 1282 EB 1283		lde	@RR14,R17	Inostono usonisi
	EB 1283 EE 1284		pop incw	R11 RR14	!restore user's!
P 0405 AC	1285		ret		e de la construcción de la construcción de la construcción de la construcción de la construcción de la constru
		put s2:	ld	@R15,TEMP 1	
P 040B FE	1287		inc	R15	
P 040C AF	1288	-	ret	·	
P 040D	1289	END	put_dest	5	•

······	1291 CONSTANT 1292 MODE 1293 char 1294 INTERNAL	:= TEMP_3 := TEMP_1
P 040D	1295 ver asc PROCEDU	RE
	1297	To verify input character as valid hex or decimal ASCII.
	1299 1300 Input = 1301 1302 1303	TEMP 1 = 8-bit input TEMP 3 = 0 => test for hex, 1 => test for decimal
	1304 Output = 1305	Carry FLAG = 0 if no error 1 if error.
	1306 ***********	****************
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	1307 ENTRY 1308 and 1309 cp 1311 cp 1312 jr 1313 tm 1314 jr 1315 and 1316 cp 1317 jr 1318 cp 1319 ver ok:	<pre>char,#%7F !7-bit ASCII! char,#'0' !range start: '0'! ult,ver err !no good! char,#'9'+1 !dec range end: '9'! ult,ver ok !all's well! MODE,#1 !dec or hex?! nz,ver erc !no good! char,#LNOT('a'-'A') !insure upper case! char,#'A' !check A-F range! ult,ver err !no good! char,#'F'+1 !end hex range!</pre>
P 042A EF P 042B AF P 042C	1320 ver_erc: ccf 1321 ver_err: ret 1322 END ver_asc	!complement carry!
P 042C	1327 Purpose = 1328 1329 Input = 1330 1331 Output = 1332 **************	RE To convert next bcd digit to binary. TEMP_1 = digit RR12 = RR12 * 10 + digit
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	1333 ENTRY 1334 and 1335 cp 1336 jr 1337 add 1338 adc 1337 add 1338 adc 1339 jr 1340 push 1341 push 1342 add 1343 adc 1344 jr 1345 add 1346 adc 1347 jr 1348 add 1349 adc 1350 jr 1351 pop 1352 add 1353 pop 1354 adc 1355 ret 1356 -	TEMP 1, #%OF !isolate digit! TEMP 1, #9 !verify valid! ugt, bcd b1 !error! R13, R13 R12, R12 !2x! c, bcd b1 !overflow! R12 R13 R13, R13 R12, R12 !4x! c, bcd b2 !overflow! R13, RT3 R12, R12 !8x! c, bcd b2 !overflow! R13, TEMP 1 R12, #0 !8x + d! c, bcd b2 !overflow! R13, TEMP 1 R12, #0 ! 10x + d!
P 045D 50 7C P 045F 50 7C P 0461 DF P 0462 AF P 0463	1357 bcd_b2: pop 1358 pop 1359 bcd_b1: scf 1360 ret 1361 END bcd_bin	TEMP_1 TEMP_1 !restore stack! !error!

P 0463			1363 CONSTAN 1364 s_len 1365 s_adr 1366 INTERNA 1367 rdl 1368 rdt	L	:= := RE	R12 R13	****
				Digit L			
			1371 Input 1372 1373 1374	=	R13 =	BCD string BCD string bit 3-0 =	
			1375 Output 1376 1377 1378 1379 1380 1381		new di TEMP_1 Zero F R12, R	git insert bit 3-0 = of high bit 7-4 = LAG = 1 if 13 unmodif	TEMP_1 <> 0
			1382 ******* 1383 ENTRY	*******	******	*******	***************
P 0463 P 0465 P 0467	02 DC F1 ED		1384 1385 1386 rdl_01:		s_len s_adr, @s_adr	_	!address of units place!
P 0469 P 046C P 046F P 0472	57 ED 56 7C 45 ED	F0 0F 7C	1387 1388 1389 1390	ld and and or	@s_adr TEMP_1 TEMP_1	,∦%OF ,€s_adr	!isolate digit! !isolate new digit!
P 0475 P 0478 P 0478 P 047B P 047D	E4 7D 00 ED	ED 7C	1391 1392 1393 1394	ld ld dec djnz	@s_adr TEMP_1 s_adr s_len,	,TEMP_2	<pre>!save new byte! !back-up pointer! !loop till done!</pre>
P 047F P 0482 P 0484 P 0485	50 EC	OF	1395 1396 1397 1398 END	and pop ret rdl	TEMP_1 s_len		<pre>!old high order digit! !restore R12!</pre>
P 0485			1403 Rotate	PROCEDUI	******	****	*****
			1404 1405 Input 1406 1407 1408	=	R13 = 1	BCD string BCD string bit 7-4 =	
			1400 1409 Output 1410 1411 1412 1413	=	new dig positio R12 un	git insert on. modified	ed right one digit; ed in high order
			1414 *****	*******	R13 moo		***************************************
P 0485 P 0487 P 0488 P 0488 P 048A	DE F1 ED	7E	1415 ENTRY 1416 1417 rdr_01: 1418 1419	push inc swap ld	s_len s_adr @s_adr TEMP 3	,@s adr	
P 048D P 0490 P 0493	57 ED 56 7C	0F F0 7C	1420 1421 1422	and and or	€s adr TEMP 1	,#%0F	!isolate digit! !isolate new digit!
P 0496 P 0499		ED 7C	1423 1424	ld ld		,TEMP 1 ,TEMP 3	!save new byte!
P 049C P 049E P 04A0	CA E9 50 EC	, -	1425 1426 1427	djnz pop ret	s_len, s_len		<pre>!loop till done! !restore R12!</pre>
P 04A1			1428 END	rdr			

Bit Manipulation Routines

P 04A1		1460 CONSTANT 1461 tjm_bits 1462 tjm_mask 1463 GLOBAL 1464 clb PROCEDU 1465 !******************	:= R12 := R13 RE
,		1466 Purpose = 1467 1468 1469 1470	To collect selected bits in a byte into adjacent bits in the low order end of the byte. Upper bits in byte are set to zero.
	· ·	1471 Input = 1472 1473 1474	<pre>R12 = input byte R13 = mask. Bit = 1 => corresponding</pre>
		1475 Output = 1476	R12 = collected bits
		1477 Note = 1478 1479 1480	For example: Input : R12 = %(2)01110110 R13 = %(2)10000101
		1481	Output : $R12 = $ %(2)00000010
		1482 ************************************	***************************************
P 04A1 E6 P 04A4 B0 P 04A6 90 P 04A8 90 P 04A8 FB P 04AA FB	7C 08 7D EC ED 06 EC	1484 ld 1485 clr 1486 next1: rl 1487 rl 1488 jr 1488 rr	TEMP 1,#8!bit count!TEMP 2!bits collected here!tjm bits!bit 7 to bit 0!tjm mask!bit 7 to carry!nc,no select!don't use this bit!tjm bts!don't use this bit!
P 04AE 90 P 04B0 10	EC 7D	1490 rl 1491 rlc	tjm bits !bit 7 to 0 and carry! TEMP_2 !collect source bit!
P C4B2 OO P O4B4 EB P O4B6 C8 P O4B8 AF P O4B9	7C F0 7D	1492 no_select: 1493 dec 1494 jr 1495 ld 1496 ret 1497 END clb	TEMP_1 nz,next1 !repeat! R12,TEMP_2

		1499 CONS	STANT				
		1500 tjr	n tabh	:=	R14		
		1501 tjr	n tabl	:=	R15		
		1502 tjr	n tab	:=	RR14		
		1503 GLO	BAL				
P 04B9		1504 tjm	PROCEDU				
		1505 ! ##!	**********			*************	
		1506 Pur	pose =	To take	a jump to a	routine address	
		1507	-			tate of selected	
		1508			a source by		
		1509			ected! by a d		
		1510				ion of a mask.	
		1511				are packed into	
		1512		adjacen	t bits in the	e low order end	of
		1513		the byt	e. This valu	ue is then doubl	ed,
		1514		and use	d as an inde	x into the jump	
		1515		table.		· · · · · · · · · · · · · · · · · · ·	
		1516					
		1517 In	out =	RR14 =	address of ju	ump table in	
	· · · · ·	1518			program memo	ory.	~
	,	1519		R12 = i	nput data		
		1520		R13 = m			
		1521 ****		*********	*********	*********	**!
		1522 ENT	RY			1	
P 04B9	D6 04A1'	1523	call	clb	100	llect selected b	its!
P 04BC	02 CC	1524	add	tjm bit	.s,tjm bits !«	collected bits #	2!
P O4BE	16 EE 00	1525	adc	tjm tab	h,#0 !in	case carry!	
P 04C1	02 FC	1526	add	tjm tab	l,tjm bits		
P 04C3	16 EE 00	1527	adc	tjm tab	h,#0 !tjr	m tab points to.	!
P 04C6	C2 DE	1528	ldc	tjm mas	k,@tjm tab !	table entry!	
P 04C8	AO EE	1529	incw	tjm tab	. –		
P 04CA	C2 FE	1530	ldc			get table entry.	
P 04CC	E8 ED	1531	ld	tjm tab	h,tjm mask !	into tjm tab!	•
		1532		- -	· · · ·		
P 04CE	30 EE	1533	jp	etjm ta	ib İbye	e!	~*
		1534		· · ·			
P 04D0		1535 END	tjm		• •		
		1536 END	PART_I				
			—				

0 errors Assembly complete

ROMLESS Z8 SUBROUTINE LIBRARY PART II

Z8ASM LOC	3.02 OBJ CODE	STMT	SOURCE STA	TEMENT				
		1				·.		
		2 3 4		DULE				
			!'ROMLESS	Z8' SUBRC	DUTINE LIBRARY	PART I	Ľ	
		10	CONSTANT !Register	Usage!				
		11 12 13	RAM_START	:=	%7F			
		14 15 16 17	P3M_save TEMP_3 TEMP_2 TEMP_1 TEMP_4	:= := := :=	RAM_START P3M_save-1 TEMP_3-1 TEMP_2-1 TEMP_1-1			
		19 20 21 22 23 24	The follo by the Se available who does	wing regist rial Routin as general not intend	cers are modif: hes ONLY. The registers to to make use of	y are the user		
, **		27 28 29 30 31 32 33 34		:= := := := := := nfiguration => odd par				·
		37 38 39 40 41 42	(bit 6,7 bit 5 : un bit 4 : un bit 3 : =1 bit 2 : =1 bit 1 : =1 bit 0 : =1	defined => input e => auto li	lefined) editting on ine feed enable letection enabl			
		45 46 47 48 50 51 52 53 54	op := ep := ie := al := be := ec := SER get SER_flg !Serial St bit 7 : =1	\$40 \$08 \$04 \$02 \$01 := := atus Flags => serial	SER_cfg-1 SER_get-1 I/O disabled			
		56 57 58 59 60 61 62	bit 2 : =1 bit 1 : =1 bit 0 : =1 !	defined => parity => BREAK d => input b => input b => input b	ouffer overflow ouffer not emp			
		64 65 66 67	sd := pe := bd := bo := bne := bf :=	%10 %08 %04 %02		X.		

70	RAM_TMR	:=	RAM_START-%10
71 72	SERltime	:=	SER flg-1
73	SERhtime	:= '	SERItime-1
. 74			
75	!The foll	owing register	s are modified/referenced
76 77		fimer/Counter Ro	outines ONLY. They are egisters to the user
78	who does	not intend to	make use of the
79 80	Timer/Co	ounter Routines	1
81	TOD tic	:=	RAM TMR-2
82	TOD imr	:=	TOD tic-1
83	TOD_hr	:=	TOD imr-1
84 85	TOD_min TOD_sec	:=	TOD_hr-1 TOD_min-1
86	TOD_tt	:=	TOD sec-1
87	PLS_1	: =	TOD tt-1
88 89	PLS_tmr PLS_2	:=	PLS_1-1
- 90	125_2	:=	PLS_tmr-1
91	RAM_END	:=	PLS 2
92	STACK	:=	RAMEND
93 94	IFouivale	nt working reg	ister equates
95	for abov	e register layo	out!
96			
97		file %70 - %7H	
90.	RAM_START	r :=	%70 !for SRP!
100	rP3Msave	:=	R15
101	rTEMP_3 rTEMP ⁻²	:=	R14
102 103	rTEMP_2	:=	R13 R12
104	rrTEMP_1	:=	RR12
105	riemp in	:=	R 12
	rTEMP ¹¹ rTEMP ⁴	:=	R13
	rSERchar	:=	R 1 1 R 1 0
109	rSERtmp2	:=	R9
	r SERtmp1	:=	R8
	rrSERtmp rSERtmpl	:=	RR8 R9
	rSERtmph	:=	R8
-114	rSERput	:=	R7
	rSERlen rrSERbuf		R6
117	rSERbufh	:=	RR4 R4
	rSERbufl	:=	R5
	rSERimr	:=	R3
120 121	rSERcfg rSERget	:=	R2 R1
	rSERflg	:=	RO
123			
124	Inoniates	file dies der	
	RAM TMRr	file %60 - %6F :=	1 \$60 !for SRP!
127	rTODtic	:=	R13
	rTODimr	:=	R12
	rTODhr rTODmin	:=	R11 R10
	rTODsec	:=	R9
132	rTODtt	:=	R8
	rPLS 1	:=	R7
-	rPLStmr rPLS 2	:=	R6 R5
	· • • • • - •	• -	N J

Serial Routines

Seriar Mouthes		
	164 CONSTANT	
	165 si PTR	:= RR14
	166 si_TMP1	:= R11
	167 si TMP2	:= R13
	168 GLOBAL	PROCEDURE
P 0000	169 ser init 170 !************	
	171 serial initiali	
	172	20 · · · · · · · · · · · · · · · · · · ·
	173 Purpose =	To initialize the serial channel and
	174	RAM flags for serial I/O. Serial
	175	input occurs under interrupt control.
	176	Serial output occurs in a polled mode.
	177	
	178 Input =	RR14 = address of parameter list in
-	179	program memory (if $R14 = 0$,
	180 181	use defaults): 1 byte = Serial Configuration Data
	182	(see definition of SER cfg)
	183	1 byte = IMR mask for nestable
	184	interrupts
	185	1 word = address of circular input
	186	buffer (in reg/ext memory)
	187	1 byte = Length of input buffer
	188	1 byte = Baud rate counter value
	189	1 byte = Baud rate prescaler value
	190	(unshifted)
	191 102 Output	Somial T/O ecomptions initialized
	192 Output = 193	Serial I/O operations initialized. R11, R12, R13, R14, R15 modified.
	194	kil, kiz, kij, ki4, kij modilicu.
	195 Note =	Defaults:
	196	Input echo on
	197	Input editting on
	198	BREAK detection enabled
	199	No parity
	200 201	Auto line feed on
	202	Input Buffer Address = SER_char Input buffer length = 1 byte
	203	Baud Rate = 9600 (assuming
	204	XTAL = 7.3728 MHz
	205	
	206	The instruction at %0809 must result
	207	in a jump to the jump table entry for
	208	ser_input.
	209 210	If BREAK detection is disabled, and a
	211	BREAK occurs, it will be received as a
	212	continuous string of null characters.
	213	
		The new stars light is used as for an and
	214	The parameter list is not referenced
	215	following initialization.
	215 216 *************	
P 0000 FF	215 216 ************************************	following initialization. ************************************
P 0000 EE P 0001 FA 04	215 216 **************** 217 ENTRY 218 inc	following initialization. ************************************
P 0001 EA 04	215 216 ******************** 217 ENTRY 218 inc 219 djnz	following initialization. ************************************
P 0001 EA 04	215 216 ******************** 217 ENTRY 218 inc 219 djnz	following initialization. ************************************
P 0001 EA 04 P 0003 EC 00# P 0005 FC 51# P 0007 BC 72	215 216 *********************** 217 ENTRY 218 inc 219 djnz 220 ld 221 ld 222 si_1: ld	following initialization. ************************************
P 0001 EA 04 P 0003 EC 00* P 0005 FC 51* P 0007 BC 72 P 0009 DC 05	215 216 ************************************	following initialization. ************************************
P 0001 EA 04 P 0003 EC 00# P 0005 FC 51# P 0007 BC 72 P 0009 DC 05 P 0008 C3 BE	215 216 ************************************	following initialization. ************************************
P 0001 EA 04 P 0003 EC 00* P 0005 FC 51* P 0007 BC 72 P 0009 DC 05 P 0008 C3 BE P 000D DA FC	215 216 ************************************	following initialization. ************************************
P 0001 EA 04 P 0003 EC 00# P 0005 FC 51# P 0007 BC 72 P 0009 DC 05 P 0008 C3 BE	215 216 ************************************	following initialization. ************************************

P 0012 56 F1 FC P 0015 B8 72 P 0017 56 EB 80 P 001A 46 EB 40 P 001D 56 7F 3F P 0020 44 EB 7F P 0023 E4 7F F7	228!initializePort 3 Mode Register for serial229ANDTMR,#%FC!disable TO!230ldsiTMF1,SER cfg !configurati231ANDsi_TMP1,#%80!odd parity232ORsi <tmp1,#%40< td="">!P30/7 = Sir233ANDP3M save,#%3F!mask off ol234ORP3M_save,si_TMP1 !new select235LDP3M,P3M save!to write-or</tmp1,#%40<>	on data! select! /Sout! d settings!
P 0026 BC F4 P 0028 C2 DE P 002A C3 BE P 002C C2 BE P 002E D6 0000# P 0031 C9 6E P 0033 D9 6F P 0035 90 EB P 0037 DF P 0038 10 EB P 003A B9 F5	236237 !initialize TO!238ld239ldc240ldci241ldc242call243ld244ld245rl244si245rl246scf247rlc248si249si249si241si242si243si244si245si246scf247rlcsiTMP11SHL 2!	er! er! EAK! n !
P 003C 8F P 003D B0 71 P 003F B0 77 P 0041 B0 70	248ldPRE0,si_TMP1249!initializeRAMflags and pointers!250DI!disable int251clrSER get!input buffe252clrSER_put!empty!253clrSER_flg!no errors!254254	
P 0043 56 FA E7 P 0046 56 FB EF P 0049 46 FB 08 P 0042 9F	255 !initialize interrupts!256AND257and258or259EI	4 (xmt)!
P 004D 46 F1 03 P 0050 AF P 0051	260 !go! 261 or TMR,#%03 !load/enable 262 ret 263 END ser_init 264 265	T0!
P 0051 0F 00 P 0053 007A 01 P 0056 02 03	266267 !Defaults for serial initialization!268269 ser_def RECORD [cfg_, imr	
	270 buf_ WORD 271 len_, ctr_, pre_ BYTE 272 := 273 [ec+al+ie+be, \$00, SER_char, 1, \$02,]

P 0058

		275	CONSTANT	
		276		:= R13
			GLOBAL	
		278	ser rlin	PROCEDURE
			·** <u>*</u> *******	***********
			read line	
		281 282	Purpose =	To return input from serial channel
		283	Turpose -	up to 'carriage return' character or
		284		maximum length requested or BREAK.
		285		
		286	Input =	RR14 = address of destination buffer
		287 288		(in reg/ext memory) R13 = maximum length
		289		K13 = maximum ieugen
		290	Output =	Input characters is destination buffer.
		291		RR14 = unmodified
		292	Carton - Constantino - Constantino - Constantino - Constantino - Constantino - Constantino - Constantino - Const	R13 = length returned
		293		Carry Flag = 1 if any error, = 0 if no error.
		294		
		295 296		R12 indicates read status
		297	Note =	1. Return will be made to the calling
		298		program only after the requisite
		299		characters have been received from
		300	1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1	the serial line.
		301		0 TO insuch additions is smalled a
		302		2. If input editting is enabled, a 'backspace' character will cause
		303 304		the previous character (if any) in the
		305		the destination buffer to be deleted;
		306		a 'delete' character will cause all
		307		previous characters (if any) in the
		308		destination buffer to be deleted.
		309 310		3. If parity (odd or even) is enabled,
		311		the parity error flag (R14) will be set
		312		if any character returned had a parity error. (Bit 7 of each character may
		313		error. (Bit 7 of each character may
		314		then be examined if it is desirable to
		315 316		know which character(s) had the error).
		317		4. The status flags 'BREAK detected',
		318		'parity error', and 'input buffer
		319		overflow' will be returned
		320		as part of R12, but will be cleared in
		321		SER_stat.
		322 323		5. The staus flags: 'input buffer full'
		324		and 'input buffer not empty' will be
		325		updated in SER stat.
		326	*********	*****************
			ENTRY	
B 0	7 E	328	clr ser read:	TEMP_3 !flag => read line!
70	EE	330		R14 !save original!
70	EF	331		R15 !dest. pointer!
70	ED	332		rli len !and length!
) D6	0170'		rli_4: call	ser_get !get input character!
3 7B	48	334		c,rli 3 !error!
5 76 8 6B	72 CO 08	335 336	tm jr	SER cfg,#op LOR ep !parity enabled?! z,rli 1 !no!
76	7C 80	337	tm	TEMP 1,#%80 !parity error?!
6B	03	338	jr	z,rlī 1 !no!
	-		~	· -

1

234

P 0058

P 005A P 005C P 005E P 0060 P 0063 P 0065 P 0068 P 006A P 006D

	P 006F		70		339		or	SER flg,#pe		lyes. set e	rror flag!	
I				00*	340 rli	_1:	call	put_dest		istore in b		
	0075		7E	00	341		сp	TEMP_3,#0		!read line?	1	
F			31	_	342		jr	nz,rli_2		Inol		
F			7C	7F	343		and	TEMP_1,#%7F		!ignore par		
F			72	08	344		tm	SER_cfg,#ie		!input edit	ting on?!	•
F	o 0080	0 08	21		345		jr	z,rTi_9		!no.!		
F			70	75	346 !in 347	put						
F		6B	7C 3E	7F	347 348		ep jr	TEMP_1,#%7F z,rli 6		!char = del	ete?!	
F			70	08	349		ep	TEMP_1,#%08		!yes! !char = bac	kanaaaal	
Ē			17	00	350		jr	nz,rIi 9		!no. contin		
F			7ċ		351		pop	TEMP 1		get origin		
F			7C		352		push	TEMP 1		1800 0. 1810	ar rengon.	
F	0090	A4	ED	7C	353		cp	TEMP 1, rli 1	len	lany charac	ters?!	
F		6B	30		354		jr	eq,rli 6	· ·	Inone!		
P					355		inc	rli len		!undo last	decrement!	
P		26	EF	02	356		sub	R15,#2		!backspace		
P					357		inc	R14		ireg or ext		
P			02		358		djnz	R14,rli 7		!ext!		
P			<u>C</u> 2	·	359		jr	rli_4 –		!reg!		
P		-	EE	00	360 rli	_7:	sbc	R14,#0				
·P	00A1	8B	BD		361		jr	r1 <u>i_</u> 4				
Р	00A3	00	ED		362	<u>.</u> .	a					
P			7C	0.0	363 rli	_9:	dec	rli_len		lin case cr		
P			03	OD	364		cp	TEMP_1,#%0D		lcarriage r	eturn?!	
P			0.5		365 366		jr inc	z,rlī 3 rli lēn		<pre>!end input!</pre>		
P			B3		367 rli	2.	djnz			!restore!		
P			7C		368 rli		pop	rli_len,rli_ TEMP 1		<pre>!loop for mail loriginal local</pre>		
P			ÉD	70	369	_J•	sub	TEMP_1,rli_1	en	!# chars re		
Р	00B2	D8	70	•	370		ld	rli Ien, TEMP	2 1	tell calle		
Р	00B4	C8	70		371		1d	R12, SER flg	- '	Ireturn read	i status!	
Р	00B6	56	70	E3	372		and	SER flg,#LNO	T (p	e LOR bd LO	R bo)	
					373			_ 0,		reset for i		
Ρ	00B9				374		rcf			good return		
Ρ	OOBA		EC	9C	375		tm	R12,#pe LOR	bd L	OR bo LOR so	1	
P	OOBD		01		376		jr	z,rli_5		ino error!		
P P					377	-	scf			set error n	return!	
P	0000		EF		378 rli	_5:	рор	R15				
P	00C2 00C4		ΕE		379 380		pop	R14		original bu	ffer addr!	
	0004	AI.			381		ret					
P	0005	50	ΕD		382 rli	6.		rli len			χ.	
P	0007		EF		383	_0.	pop	R15				
P	0009		ĒĒ		384		pop	R14				
P	COCB		8D		385		jr	ser read		start over!		
Р	OOCD				386 END		ser rli					
					388 GLUE	SAL	-				2	
Ρ	OOCD				389 ser			PROCEDURE				
					390 ! **	ផែងដ	****	**********	****	*******	****	
					391 read	l ab:	solute					
			-		392							
						pose	9 =	To return inp				
					394			of maximum le				
					395			is not termin				
					396			a 'carriage a		n'. BREAK	MITT	
					397 398			terminate rea	au.)			
						;e =		All other det	tails	are as for	'ser rlin'.	
		1			400 ####		********	88888888888888888888888888888888888888	***	*******	*********	
					401 ENTE			1			- 1 - Teg	
Ρ	OOCD	E6	7 E	01	402		1d .	TEMP 3,#1	!	flag => rea	d absolute!	
Ρ	00D0	8B	88		403		jr	ser_read				
Ρ	00D2				404 END		ser_rabs	∎ [−] .				

·					· · · · · · · · · · · · · · · · · · ·
P 00D2			406 GLOBAL 407 ser_input	PROCEDURE	
			409 Interrupt serv		**************************************
			410	·	
			411 Purpose = 412 413		3 by inputting current next available position ffer.
			414 415 Input = 416	None.	
			417 Output = 418 419	New character SER_stat , SER	inserted in buffer. _put updated.
			420 Note = 421 422 423		ity enabled, the software igth data bit with a lag.
			424 425 426 427 428 429 430	the received ch the serial inpu detect a potent BREAK is define	tection is enabled, and naracter is null, ut line is monitored to tial BREAK condition. ed as a zero start bit zero data bits and a
			431 432 433 434	3. If 'buffer f buffer overflow	full' on entry, 'input w' is flagged.
			434 435 436 437 438		no is on, the character is It to the output serial
			439 440	nested interrup	fied to allow selected ots (see ser_init). ***********************
P 00D2 E4 P 00D5 70	03 FB	78	442 ENTRI 443 ld 444 push	SER_tmp1,%03 imr	<pre>!read stop bit level! !save entry imr!</pre>
P 00D7 54	73	FΒ	445 and	imr,SER_imr	!allow nesting!
P 00DA 9F P 00DB 70	FD		446 ei 447 push	rp	!save user's!
P 00DD 31	70		448 srp	#RAM_STARTr	
P 00DF A8 P 00E1 76	FO E2	02	449 ld 450 tm	rSERchar,SIO	!capture input! !break detect enabled?!
P 00E4 6B P 00E6 B0	2F E9	υz	450 tm 451 jr 452 clr	rSERcfg,#be z,ser_30 rSERtmp2	inope.!
P 00E8 76	E2	80	453 tm	rSERcfg,#op	<pre>!odd parity enabled?!</pre>
P 00EB 6B P 00ED 9C	02 80		454 jr 455 ld	z,ser_23 rSERtmp2, #% 80	1no.1
P OOEF A2	Ã9		456 ser 23: cp		np2 !8 received bits = 0?!
P OOF1 EB	22		457 jr	ne,ser_30	Inol
P 00F3 76 P 00F6 EB	E8 1D	01	458 tm 459 jr	rSERtmp1,#1 nz,ser 30	!test stop bit! !not BREAK!
			460 lis BREAK. Wai	t for marking!	. HOU DELAK!
P 00F8 46	EO	08	461 or	rSERflg,#bd	!set BREAK flag!
P 00FB 76 P 00FE 6B	03 FB	01	462 ser_24: tm 463 jr	%03,#1 z,ser 24	!marking yet?! !not yet!
					eive shift register!
P 0100 70	6E		465 push	SERhtime	
P 0102 70 P 0104 8C	6F 35		466	SERltime rSERtmp1,#53	Isave PREO x TO!
P 0106 8A P 0108 80	FE 6E		468 lp1: djnz 469 decw	rSERtmp1,1p1 SERhtime	!delay 640 cycles!
-					

P	010A	EB	F8		470 471	jr	nz,in_loop	delay (128x10xPRE0xT0)!
					472			2
Р	0100	50	6F		473	DOD	SERltime	: 2 :
P		-	6E			pop		Incohome DDEO - TOI
P			FA	57	474	pop	SERhtime	PRE0 x TO!
-				F7	475	and		!clear int req!
P	0113	8B	49		476	jr	ser_i5	!bye!
-					477			
P	0115		EO	01	478 ser_30		rSERflg,#bf	!buffer full?!
P		EB	4 A		479	jr	nz,ser_i1	!yes.overflow!
P	011A		E2	01	480	tm	rSERcfg,#ec	lecho on?!
P	011D	6B	0 A		481	jr	z,ser_i0	inol
P		A9	FO		482	ld	SIO,rSERchar	lechol
P	0121	66	FA	10	483 ser_i6	: tem	IRQ,#%10	!poll!
Р	0124		FΒ		484 —	jr	nz,ser i6	!loop!
Р			FΑ	EF	485	and	IRQ,#LNOT %10	!clear irq bit!
Р	0129		E2	40	486 ser i0	: tm	rSERcfg,#ep	!even parity?!
Р	0120	6B	14		487 -	jr	z,ser 22	!no parity!
					488 !calcu	late pari	ty error flag!	
Р	012E	8C	07		489	ld	rSERtmp1,#7	
Р	0130	BO	E9		490	clr	rSERtmp2	<pre>!count 1's here!</pre>
P	0132	СО	ΕÅ		491 ser 20	: rrc	rSERchar	!bit to carry!
Р	0134	16	E9	00	492 -	adc	rSERtmp2,#0	!update 1's count!
P	0137		F9		493	djnz		!loop till done!
P	0139		E9	01	494	and	rSERtmp2,#1	!1's count even or odd?!
P	0130		Ā9 .	01	495	xor	rSERchar, rSERtm	n2
P	013E	_	EA		496	rre	rSERchar	!parity error flag!
P	0140		ĒA		497	rre	rSERchar	!to bit 7!
P	0142		E4		498 ser 22		rSERtmph,rSERbu	
P	0144		Ë5		499	. 10 1d	r SERtmpl, r SERbu	
P	0146		97		500	add		
P	0148		91		501	inc	rSERtmph	t !next char address! !in external memory?!
P	0140	<u> </u>	1E		502		•	
P	0149 014B		9A			djnz	rSERtmph,ser i2	
P	014B			00	503	1d		har !store char in buf!
P		-	ΕO	02	504 ser_i3		rSERflg,#bne	!buffer not empty!
	0150				505	inc	rSERput	!update put ptr!
P	0151		76		506	cp	rSERput,rSERlen	
P	0153		02		507	jr	ne,ser_i4	Inol
P	0155		E7		508	clr	rSERput	!set to start!
P	0157		71		509 ser_i4			if equal, then full!
P	0159		03		510	jr	ne,ser_i5	
P	015B		EO	01	511	or	rSERflg,#bf	
P			FD		.512 ser_i5		rp	!restore user's!
P	0160				513	di		
P	0161		FΒ		514	pop	imr	!restore entry imr!
Р	0163	BF			515	iret		
-					516			
P	0164		ΕO	04	517 ser_i1	: or	rSERflg,#bo	!buffer overflow!
Р	0167	8B	F5		518 -	jr	ser_i5	
				• `	519			
Р	0169	16	E8	00	520 ser i2	: adc	rSERtmph,#0	
Р	016Č	92	A 8		521 -	lde		har !store in buf!
Р	016E	8B	DD		522	jr	ser i3	
Ρ	0170				523 END	ser inp		
					-		,	

P 0170	525 GLOBAL 526 ser_get		
	2-1 -	*******	***************************************
	528 Purpos 529	e =	To return one serial input character.
	530 Input 531	= .	None.
	532 Output 533 534 535 536 537	=	Carry FLAG = 1 if BREAK detected or serial not enabled or buffer overflow = 0 otherwise TEMP_1 = character
	538 Note = 539 540		This routine will not return control until a character is available in the input buffer or an error is detected.
	541 ******	*******	***************************************
	542 ENTRY		
P 0170 70 FD P 0172 31 70 P 0174 DF	543 544 545	push srp scf	rp !save caller's rp! #RAM_STARTr !point to subr. RAM! !in case error!
P 0175 76 E0 8	3C 546 ser_g1: 547 548 549	tm	rSERflg,#sd LOR bd LOR bo !serial disabled or BREAK detected or buffer overflow?!
P 0178 EB 24	550	jr	nz, ser g6 !yes.!
	02 551	tm	rSERflg,#bne !buffer not empty?!
P 017D 6B F6	552	jr	z,ser_g1 !empty. wait!
P 017F D8 E5	553	1d	rTEMP 11, rSERbufl
P 0181 C8 E4	554	ld	rTEMP_1h,rSERbufh
P 0183 8F P 0184 02 D1	555 556	di add	!prevent IRQ3 conflict! rTEMP 11,rSERget !next char address!
P 0186 CE	557	inc	rTEMP 1h !input buffer in!
P 0187 CA 18	558 559	djnz	rTEMP_1h,ser_g3 !external memory! !register memory!
P 0189 E3 CD P 018B 56 E0 I	560 FE 561 ser g4:	ld ·	rTEMP 1, @rTEMP 11 !get char!
P 018B 56 E0 I P 018E 1E	FE 561 ser_g4: 562	and inc	rSERfTg,#LNOT bf !buffer not full! rSERget !update get pointer!
P 018F A2 16	563	cp	rSERget,rSERlen !wrap-around?!
P 0191 EB 02	564	jr	ne,ser_g2 !no.!
P 0193 B0 E1	565	clr	rSERget !yes. set to start!
P 0195 A2 17 P 0197 EB 03	566 ser_g2: 567	cp jr	rSERget,rSERput !buffer empty if get! ne,ser g5 !and put =!
	FD 568	and	rSERfig,#LNOT bne !buffer empty now!
P 019C CF	569 ser g5:		!set good return!
P 019D 9F	570 -	ei	!re-enable interrupts!
P 019E 50 FD P 01A0 AF	571 ser_g6: 572 573	pop ret	rp !restore caller's rp!
P 01A1 16 EC 0		adc	rTEMP 1h,#0 !rrTEMP 1 has char addr!
P 01A4 82 CC	575	lde	rTEMP 1,@rrTEMP 1 !get Char!
P 01A6 8B E3	576	jr	ser_g4 Iclean up!
P 01A8	577 END	ser_get	

01A8				579 GLOBAL 580 ser break	PROCEDURE
				581 !********	* * * * * * * * * * * * * * * * * * * *
				582 break trans 583	smission
				584 Purpose = 585	To transmit BREAK on the serial line.
				586 Input = 587	RR14 = break length
				588 Output = 589	None.
ŗ				590 Note = 591 592 593	BREAK is defined as: serial out (P37) = 0 for 2 x 28 cycles/loop x RR14 loops
				594 595	XTAL
``				596 597 598 599	RR14 should yield at least 1 bit time so that the last 'clr SIO' will have been preceded by at least 1 bit time of spacing. Therefore, RR14 shou
				600 601	be greater than or equal to
				602 603	4 x 16 x PREO x TO
				604	28
				605 ************************************	***************************************
				607 ser b1:	
0148		FO		608 clr	
01AA 01AC		EE FA		609 dec 610 jr	ew RR14 nz,ser b1
UTAG	ЕD	гн			last null to be fully transmitted!
014E	8D	023	81	612 jp	ser ol
01B1		-			_break _
				615 GLOBAL	
01B1				616 ser flush	PROCEDURE
• • • •					**************************************
				618 input flush	1
				619 620 Purpose =	To fluch (clean) the second linest
				620 Purpose = 621 622	To flush (clear) the serial input buffer of characters.
				623 Input =	None
				624 625 Output = 626	Empty input buffer.
			•	627 Note =	This routine might be useful to clear
				628 629	all past input after a BREAK has been detected on the line.
				630 ********	
				631 ENTRY	
01B1	8F			632 di 633 634	!disable interrupts! !(to avoid collision with serial input)!
01B2	BO	71		635 clr	
01B4	BO	77		636 clr	SER_put != buffer end!
01B6		70	80	637 and	
01B9				638 ei 639 ret	!re-enable interrupts!
01BA					

	64	2 CONSTAN	Т		
ì	64	3 wli le	n	:= R13	
1	64	4 GLOBAL			
P 01BB		5 ser wli	n	PROCEDURE	
1 0,00		6 !*****		**************	*******************
		7 write 1			
	64		1110		
	64	-	· - ·	To output a abo	racter string to serial
			e =		
	65				th either a 'carriage
	65				er or the maximum length
	65			specified.	
	65				
	65	4 Input	=		of source buffer
	65	5		(in reg/	ext memory)
	65	6		R13 = length	
	. 65	7			
	65	8 Output	=	RR14 = updated	
	65				if serial not enabled,
	66				if no error.
	66				utput (not including
	. 66	•			auto line feed)
	66				auto line leca,
	66			Tf outo line fo	ad in anablad . a
					ed is enabled, a
	66				cter will be output
	66	-		following each	
	66	· · · · · · · · · · · · · · · · · · ·		(ser_wlin only)	
	66		*******	***************	**********************
		9 ENTRY			
P 01BB B0	7E 67	0	clr	TEMP 3	!flag => write line!
	67	1		-	
P 01BD DF	67	2 write:	scf		!in case error!
P 01BE 76	70 80 67	3	tm	SER flg,#sd	<pre>!serial disabled?!</pre>
P 01C1 EB	30 67		jr 🕔	nz, wli 1	lyes. error!
P 01C3 70	ED 67		push	wli len	.,
P 01C5 D6		6 wli 4:	call	get_src	
P 01C8 D6	020B' 67		call	serToutput	write the character!
P 01CB 7B	1E 67		jr	c,wIi 2	<pre>!serial disabled!</pre>
P O1CD A6	7E 00 67		•	TEMP 3, #0	write line?!
P 01D0 EB	17 68		cp jr	nz,wli 5	ino, absolute.!
P 01D2 56					!mask off parity!
	7C 7F 68		and	TEMP_1,#%7F	
P 01D5 A6	7C OD 68		ep	TEMP_1,#%0D	!line done?!
P 01D8 EB	OF 68		jr	nz,wIi_5	lyes.!
P 01DA 00	ED 68		dec	wli_len	
P 01DC 76	72 04 68		tm	SER_cfg,#al	!auto line feed?!
P 01DF 6B	0A 68	36	jr	z,wli_2	!disabled!
P 01E1 E6	7C 0A 68	7	ld	TEMP 1,#%OA	!output line feed!
P 01E4 D6	020B' 68	8	call	ser output	
P 01E7 8B	02 68		jr	wli ⁻ 2	
P 01E9 DA		0 wli 5:	djnz	wli len,wli 4	!loop!
P 01EB 50		1 wli 2:	pop	TEMP 1	!original length!
P 01ED 24	ED 7C 69		sub	TEMP 1, wli len	
P 01F0 D8	70 69		ld	wli Ien, TEMP 1	Ireturn output count!
P 01F2 CF	69		rcf		ino error!
P 01F3 AF		5 wli 1:	ret		
P 01F4		6 END	ser wli	n	
FUIF4	. 09	O END	ser_wil		

P 01F4	698 GLOBAL 699 ser wabs PROCEDURE 700 !***#********************************
	703Purpose =To output a character string to serial704line for the length specified. (Output705is not terminated with the output of706a 'carriage return').707707
	707 Note = All other details are as for 'ser wlin'. 709 ************************************
P 01F4 E6 7E 01 P 01F7 8B C4 P 01F9	711 ld TEMP_3,#1 712 jr write 713 END ser_wabs
P 01F9	715 ser wbyt PROCEDURE 716 !####################################
	718719 Purpose =720721721722722723724
	725 Input = R12 = character to output 726 R12 = character to output 727 Note = Equivalent to ser win with length = 1. 728 RARRARIZERSERSERSERSERSERSERSERSERSERSERSERSERSE
P 01F9 C9 7C P 01FB D6 020B' P 01FE 76 72 04 P 0201 6B 3E P 0203 A6 EC 0D P 0206 EB 39 P 0208 E6 7C 0A	729 ENTRY 730 ld TEMP_1,R12 731 call ser_output !output it! 732 tm SER cfg,#al !auto line feed?! 733 jr z,ser 05 !not enabled! 734 cp R12,#%OD !char = car.ret?! 735 jr nz,ser 05 !nope! 736 ld TEMP 1,#%OA !output line feed! 737 !fall into ser output! !sutput line feed!
P 020B	738 END ser_wbyt

020B			740 GLOBAL 741 ser output 742 !************	!for PART I! PROCEDURE
			743	To output one character to the serial line.
			745 746 Input =	TEMP_1 = character
			747 748 Output = 749 750	Carry FLAG = 1 if serial disabled = 0 otherwise.
			751 Note = 752 753	 If even parity is enabled, the eigth data bit is modified prior to character output to SIO.
			754 755 756	2. IRQ4 is polled to wait for completion of character transmission before control
			757 758 **********	returns to the calling program. ************************************
			759 ENTRY	
020B DF 020C 76	70	80	760 scf 761 tm	!in case error! SER flg,#sd !serial disabled?!
020C 78	70 30	80	762 jr	nz, ser 05 !yes. error!
0211 76	72	40	763 tm	SER_cfg,#ep !even parity enabled?!
0214 6B	1F		764 jr 765 !calculate pa	z,sēr_o2 !no.just output! ritv!
0216 70	7 E		766 push	TEMP 3
0218 E6	7E	07	767 ld	TEMP_3,#7
021B B0	7 D		768 clr	TEMP ² TEMP ¹ Icharacter bit to carry
021D C0 021F 16	7C 7D	00	769 ser_04: rrc 770 adc	TEMP_1 !character bit to carry TEMP_2,#0 !count 1's!
0222 00	7E	00	771 dec	TEMP_3
0224 EB	F7		772 jr	nz, ser 04 !next bit!
0226 56 0229 56	7 D 7 C	01 FE	773 and 774 and	TEMP_2,#01 !1's count odd/even!
0229 50 022C 44	7D	7C	775 or	TEMP_1,#%FE TEMP_1,TEMP 2
022F C0	70	10	776 rrc	TEMP 1
0231 CO	7C		77 <u>7</u> rrc	TEMP ⁻¹ !parity bit in D7!
0233 50 0235 E4	7E 7C	FO	778 pop 779 ser o2: ld	TEMP 3 SIO,TEMP 1 !output character!
0238 66	FA	10	780 ser o1: tcm	IRQ,#%10 !check IRQ4!
023B EB	FB		781 — jr	nz,ser_o1 !wait for complete!
023D 56 0240 CF	FA	EF	782 and 783 rcf	IRQ,#%EF !clear IRQ4! !all ok!
0240 CF 0241 AF			783 rcf 784 ser 05: ret	.uli ok.
0242				utput
0242			787 GLOBAL 788 ser disable	PROCEDURE
			789 !********	***************************************
			790 disable	
			791 792 Purpose = 793	To disable serial I/O operations.
			794 Input = 795	None.
			796 Output =	Serial I/O disabled.
			797 ***********	***************************************
0242 8F	-		798 ENTRY 799 di	!avoid IRQ3 conflict!
0242 81	70	80	800 or	SER_flg,#sd
			801	!set serial disabled!
0246 56	F 1	FC	802 and	TMR,#%FC
0249 56	FB	E7	803 804 and	!disable TO! IMR,#%E7
		1	805	!disable IRQ3,4!
024C 56	7 F	BF	806 and	P3M_save,#%BF
0088 58	75	57	807 808 1d	!P30/7 normal i/o pins! P2M P2M save
024F E4 0252 9F	7F	F7	808 ld 809 ei	P3M,P3M_save !re-enable interrupts!
0253 AF			810 ret	

Timer/Counter Routines

·		
	840 CONSTANT	
	841 TMP :=	R13
	842 PTR :=	RR14
	843 PTRh :=	R14
	844 GLOBAL	
P 0254	845 tod i PROCE	DURE
	846 !**********	***************************************
<u>``</u>	847 time of day :	initialize
	848	
	849 Purpose =	To initialize TO or T1 to function as
	850	a time of day clock.
	851	
	852 Input =	RR14 = address of parameter list in
	853	program memory:
	854	1 byte = IMR mask for nestable
	855	interrupts
	856	1 byte = # of clock ticks per second
	857	1 byte = counter $#$: = %F4 => T0
	858	= %F2 => T1
	859	1 byte = Counter value
	860	
		1 byte = Prescaler value (unshifted)
	861	
	862	TOD_hr, TOD_min, TOD_sec, TOD_tt
	863	initialized to the starting time of
	864	hours, minutes, seconds, and ticks
	865	respectively.
	866	
	867 Output =	Selected timer is loaded and
	868	enabled; corresponding interrupt
	869	is enabled.
	870	R13, R14, R15 modified.
	871	
	872 Note =	The cntr and prescaler values provided
	873	are those values which will generate an
	874	interrupt (tick) the designated # of
	875	times per second.
	876	
	877	For example:
	878	for XTAL = 8 MHZ, $entr = 250$ and
	879	prescaler = 40 yield a .01 sec interval;
	880	the 2nd byte of the parameter list
	881	should = 100 .
	882	
		For TO the instruction at %080C or
	883	
	883 884	for T1 the instruction at %080F must
	884	for T1 the instruction at %080F must result in a jump to the jump table entry
	884 885	result in a jump to the jump table entry
	884 885 886	
	884 885 886 887	result in a jump to the jump table entry for 'tod'.
	884 885 886 887 888	result in a jump to the jump table entry for 'tod'. The parameter list is not referenced
	884 885 886 887 888 888	result in a jump to the jump table entry for 'tod'. The parameter list is not referenced following initialization.
	884 885 886 887 888 889 889 890 **********	result in a jump to the jump table entry for 'tod'. The parameter list is not referenced
	884 885 886 887 888 889 890 *********** 891 ENTRY	result in a jump to the jump table entry for 'tod'. The parameter list is not referenced following initialization.
P 0254 DC 6C	884 885 886 887 888 890 ************* 891 ENTRY 892 1d	<pre>result in a jump to the jump table entry for 'tod'. The parameter list is not referenced following initialization. ************************************</pre>
P 0256 C3 DE	884 885 886 887 888 899 890 #************************************	result in a jump to the jump table entry for 'tod'. The parameter list is not referenced following initialization. ************************************
P 0256 C3 DE P 0258 C3 DE	884 885 886 887 888 890 **************** 891 ENTRY 892 1d 893 1dci 894 1dci	result in a jump to the jump table entry for 'tod'. The parameter list is not referenced following initialization. ************************************
P 0256 C3 DE P 0258 C3 DE P 025A E6 7B 6C	884 885 886 887 888 890 ************** 891 ENTRY 892 1d 893 1dci 894 1dci 894 1dci	result in a jump to the jump table entry for 'tod'. The parameter list is not referenced following initialization. ************************************
P 0256 C3 DE P 0258 C3 DE P 025A E6 7B 6C P 025D 8D 02B2'	884 885 886 887 888 899 890 ******************* 891 ENTRY 892 1d 893 1dci 893 1dci 894 1dci 895 1d 895 1d	<pre>result in a jump to the jump table entry for 'tod'. The parameter list is not referenced following initialization. ####################################</pre>
P 0256 C3 DE P 0258 C3 DE P 025A E6 7B 6C	884 885 886 887 888 890 ************** 891 ENTRY 892 1d 893 1dci 894 1dci 894 1dci	<pre>result in a jump to the jump table entry for 'tod'. The parameter list is not referenced following initialization. ####################################</pre>

P	0260				899 900	GLOBAL	PROCEDU	RF	
	0200				901	1354555	********	***	***************
					902	Interru	ot servi	ce - time of day	
					903	2		· · · · · · · · · · · · · · · · · · ·	
					904	Purpose	e = .	To update the t	ime of day clock.
					905	*******	********	***************	
					906	ENTRY			· · · · ·
P	0260	70	FΒ		907		push	imr	!save entry imr!
Р	0262	54	6C	FB	908		and	imr,TOD imr	allow nested interrupts
Р	0265	9F			909		ei		!enable interrupts!
Р		70	FD		910		push	rp	!save rp!
Ρ	0268		60		911		srp	#RAM_TMRr	<pre>!point to our set!</pre>
Р	026A			• •	912		inc	r TODEt	!ticks/second!
Ρ		A2	8D		913		cp	rTODtt,rTODtic	<pre>!second complete?!</pre>
Р		EB	13		914		jr	ne,tod_ex	!nope.!
Р	026F		E8		915		clr	rTODtt	
Ρ	0271	9E			916		inc	rTODsec	!seconds!
P	0272		E9	3C	917		cp	rTODsec,#60	!minute complete?!
P		EB	0B		918		jr	ne,tod_ex	!nope.!
P		BO	E9		919		clr	rTODsec	• • • • • • •
P		AE			920		inc	rTODmin	!minutes!
Ρ	027A		ΕA	3C	921		cp	rTODmin,#60	!hour complete?!
P	027D		03		922		jr	ne,tod_ex	!nope.!
P		BO	ΕA		923		clr	rTODmin	!hours!
P	0281	BF			924		inc	rTODhr	inoursi
_					925				••
P	0282		FD		926	tod_ex:		rp	!restore rp!
P		8F			927		di		!disable interrupts!
P		50	FΒ		928		pop	imr	<pre>!restore entry imr!</pre>
P		BF			929	END	iret		
Р	0288				930	END	tod		

		1				
		932 GLOBAL				
P 0288	-	933 nulse i	PROCEDU	IRE		
. 0200		037 1 # # # # #	*******	*************	*****	
		935 Purpos			one of the timers	
		936	·• -		variable frequency/	
		937		variable pulse		
		938		variable puise	widen output.	
			2	PP1H - oddnogg	of parameter list in	
			.=			
		940			m memory:	
		941			value for low interval ter # : = %F4 => TO	
		942		i byte = count	= %F4 => 10 = $\%F2 => T1$	
		943		4 h-1.4		
		944			value for high interval	
		945		byte = prese	caler (unshifted)	
		946				
		947 Output	. =	Selected timer		
		948			sponding interrupt	
		949			36 is enabled as Tout.	
		950		R13, R14, R15 1	modified.	
		951				
		952 Note =	:		list is not referenced	
		953		following init:	ialization.	
		954				
		955		The value of	Prescaler x Counter	
		956		must be > 26 (:	=%1A) for proper	
		957		operation.		
		958 ####################################	*******	****************		
		959 ENTRY				
0288 DC	65	960	LD	TMP, #PLS 2		
028A C3	DE	961	ldci	@TMP,@PTR	!low interval cntr!	
028C C3	DE	962	ldci	@TMP,@PTR	!timer addr!	
028E C3	DE	963	ldci	@TMP,@PTR	!high interval cntr!	
0290 80	EE	964	decw	PTR		
0292 80	EE	965	decw	PTR	!back to flag!	
0294 56	F1 3F	966	and	TMR,#%3F	will be modifying TMR	!
0297 56	7F DF	967	and	P3M save,#%DF	!P36 = Tout!	
029A E4	7F F7	968	ld	P3M, P3M save		
029D E6	7B 01	969	ld	TEMP 4, #%1	!flag for pre ctr!	
02A0 8D	02B2	970	jp	pre ctr	!set up timerT	
02A3	0202	971 END	pulse i			
02		972	puroc_1			
		973				
		974 GLOBAL			1	
02A3		075 00180	PROCEDU	IRE	s	
0245		975 purse				
		977 Purpos	ле <u>=</u>		counter load value e pulse output generatior	.
		978 979		to continue the	e burse ouchas Remenacion	••
		9/9				
		981 ENTRY	· · · · · · · · · · · · · · · · · · · ·	- • ·		
	·- ·-·	982 !exchar	-			
02A3 B4	65 67	983	xor	PLS_1,PLS_2		
02A6 B4	67 65	984	xor	PLS_2,PLS_1		
02A9 B4	65 67	985	xor	PLS_1,PLS_2		
		986 !exchar				
02AC F5	67 66	987	ld	@PLS_tmr,PLS_1	<pre>!load new value!</pre>	
02AF BF		988	iret			
02B0		989 END	pulse			
-						

P 02B0

991	GLOBAL	
	delay PROCEDUN	RE
,,,,	1************	************************************
994	Purpose =	To generate an interrupt after a
995		designated amount of time.
996		
997	Input =	RR14 = address of parameter list in
998		program memory:
999		1 byte = counter # : = %F4 => T0 = %F2 => T1
1000 1001		1 byte = Counter value
1001		1 byte = Prescaler value and count mode
1002		(to be loaded as is into
1003		PREO or PRE1).
1005		
1006	Output =	Selected timer is loaded and
1007		enabled; corresponding interrupt
1008		is enabled.
1009		R13, R14, R15 modified.
1010		
1011	Note =	This routine will initialize the timer
1012		for single-pass or continuous mode
1013		as determined by bit 0 of byte 3 in
1014		the parameter list.
1015	1	The caller is responsible for provid-
1016		ing the interrupt service routine.
1017		The newspoter ligt is not noteronand
1018 1019		The parameter list is not referenced following initialization.
1019	*************	**************************************
	ENTRY	•
1022		TEMP 4
	!fall into pre o	
1024		
	•	

P 02B0 B0 7B

P 02B2

P 02B2	1026 INTERNA 1027 pre_ctr 1028 !******	PROCEDU	RE *****	*******
	1029 Purpose 1030 1031 1032		To get counter a	nd prescaler values ist and modify control riately.
	1033 Input	=		or 'delay'
	1034			for 'pulse'
	1035		= TOD 10	nr => for 'tod' Hassassassassassassassas
	1036 *****	*****		
P 02B2 C2 DE	1037 ENTRY 1038	ldc	TMP,@PTR	1T0 or T1!
P 02B4 A0 EE	1039	incw	PTR	
P 02B6 E6 7D 8C	1040	1d	TEMP 2,#%8C	!for TMR!
P 02B9 E6 7E 20	1041	1d	TEMP 3,#%20	!for IMR!
P 02BC A6 ED F2	1042	сp	TMP,₩T1	
P 02BF 6B 06	1043	jr	eq,pre_1	lis for T1!
P 02C1 E6 7D 43	1044	1d	TEMP_2,#%43	Ifor TMR!
P 02C4 E6 7E 10	1045	1d	TEMP 3, #%10	Ifor IMR!
P 02C7 C3 DE	1046 pre_1:	ldci ldc	@TMP,@PTR PTRh,@PTR	!init counter! !prescaler!
P 02C9 C2 EE P 02CB A6 7B 00	1047	cp	TEMP 4,#0	!shift prescaler?!
P 02CE 6B 12	1048	jr	eq, pre 2	ino!
P 02D0 DF	1050	scf	od) p: o_c	!internal clock!
P 02D1 10 EE	1051	rlc	PTRh	
P 02D3 DF	1052	scf		!continuous mode!
P 02D4 10 EE	1053	rle	PTRh	
P 02D6 A6 7B 6C	1054	cp	TEMP_4,#TOD_imr	
P 02D9 EB 0A	1055	jr	ne,pre_3	!for 'pulse'!
P 02DB 60 7E	1056	com	TEMP 3	!insure no self-nesting!
P 02DD 54 7E 6C P 02E0 60 7E	1057 1058	and	TOD_Imr,TEMP_3 TEMP 3	insure no seri-nesting:
P 02E0 60 7E P 02E2 56 7D 0F	1050 1059 pre 2:	com and	TEMP 2,#%0F	ino Tout mode mod!
P 02E5 F3 DE	1060 pre 3:	ld	@TMP,PTRh	!init prescaler!
P 02E7 44 7D F1	1061	or	TMR, TEMP 2	!init tmr mode!
P OZEA 8F	1062	di	· -	
P 02EB 44 7E FB	1063	or	imr, TEMP_3	!enable interrupt!
P O2EE 9F	1064	ei		
P 02EF AF	1065	ret		<i>F</i>
P 02F0	1066 END 1067 END PAR	pre_ctr		
	IUUI END FAR	*_**		

O errors Assembly complete

A Comparison of Microcomputer Units

Zilog

Benchmark Report

May 1981

INTRODUCTION

The microcomputer industry has recently developed single-chip microcomputers that incorporate on one chip functions previously performed by peripherals. These microcomputer units (MCUs) are aimed at markets requiring a dedicated computer. This report describes and compares the most powerful MCUs in today's market: the Zilog Z8611, the Intel 8051, and the Motorola MC6801. Table 1 lists facts that should be considered when comparing these MCUs.

FEATURES	Zilog Z8611	Intel 8051	Motorola MC6801
On-Chip ROM	4K×8	4K×8	2K×8
General-Purpose Registers	124	128	128
Special-Function Registers Status/Control I/O ports	16 4	16 4	17 4
I/O Parallel lines Ports Handshake	32 Four 8-bit Hardware on three ports	32 Four 8-bit None	29 Three 8-bit,one 5-bit Hardware on one port
Interrupts Source External source Vector Priority Maskable	8 4 6 48 Programmable orders 6	5 2 5 2 Programmable orders 5	7 2 7 Nonprogrammable 6
External Memory	120K bytes	124K bytes	64K bytes
Stack Stack pointer Internal stack	16-Bit Yes, uses 8-bits	8-Bit Yes	16-Bit Yes
External stack	Yes	No	Yes

Table 1. MCU Comparison

Table 1. MCU Comparison (Continued)

	T		T
FEATURES	Zilog Z8611	Intel 8051	Motorola MC6801
Counter/			
Timers			
Counters	Two 8-bit	Two 16-bit	One 16-bit
obalicera	110 0-010	or two 8-bit	
Prescalers	Two 6-bit	No prescale	None
Trescalers	100 0-010	with 16-bits;	NOTE
	· · · · ·		
		5-bit prescale with 8-bits	
	1	WICH O-DICS	
Addressing	·		
-			
Modes	Yes		N-
Register		Yes	No
Indirect Register	Yes	Yes	No
Indexed	Yes	Yes	Yes
Direct	Yes	Yes	Yes
Relative	Yes	Yes	Yes
Immediate	Yes	Yes	Yes
Implied	Yes	Yes	Yes
	τ.		
Index	·		
Registers	124, Апу	1, Uses the	1, Uses
	general-	accumulator	16-bit index
	purpose	for 8-bit	register
	register	offset	
Serial Communication Interface Full duplex			
UART Interrupts	Yes	Yes	Yes
for transmit	A CONTRACT OF A CONTRACT OF A CONTRACT OF A CONTRACT OF A CONTRACT OF A CONTRACT OF A CONTRACT OF A CONTRACT OF		and the second second second second second second second second second second second second second second second
and receive	One for each	One for both	One for both
Registers			
Double buffer	Receiver	Receiver	Transmitter/Receiver
Serial Data Rate	62.5K b/s	187.5K b/s	62.5K b/s
	@8 MHz	@12 MHz	@4 MHz
	93.5K b/s		-
	@12 MHz	-	
	G12 1112		· · · · · · · · · · · · · · · · · · ·
Speed			A second s
Instruction	The second second second second second second second second second second second second second second second se		
execution average	2.2 Usec	1.5 Usec	3.9 Usec
chocusion average	1.5 Usec @12 MHz	113 0000	
Longest			
instruction	4.25 Usec	4 Usec	10 Usec
118010001011	2.8 Usec @12 MHz	4 0500	lo usec
	2.0 USEC WIZ FIIZ		
Clock Frequency	8 and 12 MHz	12 MHz	4 MHz
Power Down	Saves first	Saves first	Saves first
Mode	124 registers	128 registers	64 registers
Context	Saves PC	Saves PC;	Saves PC, PSW,
Switching	and flags	programmer	accumulators,
	and flags	programmer must save all	and Index

(Continued) Zilcq Intel Motorola FEATURES 8051 Z8611 MC6801 40-Pin 40-Pin (68701) Development 40-Pin (8751) Protopack (8613) 64-Pin (8612) 40-Pin ROMless (Z8681) Eprom 4K bytes (2732) 4K bytes 2K bytes 2K bytes (2716) Availability Now TRA Nnw

Table 1. MCU Comparison

ARCHITECTURAL OVERVIEW

This section examines three chips: the on-chip functions and data areas manipulated by the Zilog, Intel and Motorola MCUs. The three chips have somewhat similar architectures. There are, however, fundamental differences in design criteria. The 8051 and the MC6801 were designed to maintain compatability with older products, whereas the Z8611 design was free from such restrictions and could experiment with new ideas. Because of this, the accumulator architectures of the MC6801 and the 8051 are not as flexible as that of the Z8611, which allows any register to be used as an accumulator.

Memory Spaces

The Z8611 CPU manipulates data in four memory spaces:

- 60K bytes of external data memory
- 60K bytes of external program memory
- 4K bytes of internal program memory (ROM)
- 144-byte register file

The 8051 CPU manipulates data in four memory spaces:

- 64K bytes of external data memory
- 60K bytes of external program memory
- 4K bytes of internal program memory
- 148-byte register file

The MC6801 manipulates data in three memory spaces:

- 62K bytes of external memory
- 2K bytes of internal program memory
- 149-byte register file

On-Chip ROM. All three chips have internal ROM for program memory. The ZB611 and the 8051 have 4K bytes of internal ROM, and the MC6801 has 2K bytes. In some cases, external memory may be

required with the MC6801 that is not necessary with the Z8611 or the 8051.

On Chip RAM. All three chips use internal RAM as registers. These registers are divided into two catagories: general-purpose registers and special function registers (SFRs).

The 124 general-purpose registers in the Z8611 are divided into eight groups of 16 registers each. In the first group, the lowest four registers are the I/O port registers. The other registers are general purpose and can be accessed with an 8-bit address or a short 4-bit address. Using the 4-bit address saves bytes and execution time. Four-bit short addresses are discussed later. The generalpurpose registers can be used as accumulators, address pointers, or Index registers.

The 128 general-purpose registers in the 8051 are grouped into two sets. The lower 32 bytes are allocated as four 8-register banks, and the upper registers are used for the stack or for general purpose. The registers cannot be used for indexing or as address pointers.

The MC6801 also has a 128-byte, general-purpose register bank, which can be used as a stack or as address pointers, but not as Index registers.

As pointed out in Table 1, any of the Z8611 general-purpose registers can be used for indexing; the MC6801 and the 8051 cannot use registers this way. The Z8611 can use any register as an accumulator; the MC6801 and the 8051 have fixed accumulators. The use of registers as memory pointers is very valuable, and only the Z8611 can use its registers in this way.

The number of general-purpose registers on each chip is comparable. However, because of its flexible design, the Z8611 clearly has a more powerful register architecture. The Z8611 has 20 special function registers used for status, control, and I/O. These registers include:

- Two registers for a 16-bit Stack Pointer (SPH, SPL)
- One register used as Register Pointer for working registers (RP)
- One register for the status flags (FLAGS)
- One register for interrupt priority (IPR)
- One register for interrupt mask (IMR)
- One register for interrupt request (IRQ)
- Three mode registers for the four ports (PO1M, P2M, P3M)
- Serial communications port used like a register (SIO)
- Two counter/timer registers (TO, T1)
- One Timer Mode Register (TMR)
- Two prescaler registers (PREO, PRE1)
- Four I/O ports accessed as registers (PORTO, PORT1, PORT2, PORT3)

The 8051 also has 20 special function registers used for status, control, and I/0. They include:

- One register for the Stack Pointer (SP)
- Two accumulators (A,B)
- One register for the Program Status Word (PSW)
- Two registers for pointing to data memory (DPH, DPL)
- Four registers that serve as two 16-bit counter/timers (THO, TH1, TLO, TL1)
- o One mode register for the counter/timers
 (TMOD)
- One control register for the counter/timers (TCDN)
- One register for interrupt enable (IEC)
- One register for interrupt priority (IPC)
- One register for serial communications buffer (SBUF)
- One register for serial communications control (SCON)
- o Four registers used as the four I/O ports (PO, P1, P2, P3)

The MC6801 has 21 special function registers used for status, control, and I/O. These include:

- One register for RAM/EROM control
- o One serial receive register
- One serial transmit register
- One register for serial control and status
- One serial rate and mode register
- One register for status and control of port 3
- One register for status and control of the timer
- Two registers for the 16-bit timer
- Two registers for 16-bit input capture used with timer
- Two registers for 16-bit output compare used with timer
- Four data direction registers associated with the four I/O ports

.

Four I/O ports

The special function registers in the three chips seem comparable in number and function. However, upon closer examination, the SFRs of the MC6801 prove less efficient than those of the Z8611. The MC6801 has five registers associated with the I/O ports, whereas the Z8611 uses only three registers for the same functions. The MC6801 uses four registers to perform the serial communication function, whereas the Z8611 uses only one register and part of another.

The 8051 uses two registers for the accumulators; the Z8611 is not limited by this restriction. The 8051 also uses two registers for the serial communication interface, whereas the Z8611 accomplishes the same job with one register. Another two registers in the 8051 are used for data pointers; these are not necessary in the Z8611 since any register can be used as an address pointer.

The Z8611 uses registers more efficiently than either the MC6801 or the 8051. The registers saved by this optimal design are used to perform the functions needed for enhanced interrupt handling and for register pointing with short addresses. The Z8611 also supplies the extra register required for the external stack. These features are not available on the 8051 or the MC6801.

External Memory. All three chips can access external memory. The Z8611 and the 8051 can generate signals used for selecting either program or data memory. The Data Memory strobe (the signal used for selecting data or program memory) gives the Z8611 access to 120K bytes of external memory (60K bytes in both program and data memory). The 8051 can use 124K bytes of external memory (64K bytes of external data memory and 60K bytes of external program memory). The MC6801 can access only 62K bytes of external memory and does not distinguish between program and data memory. Thus, the Z8611 and the 8051 are clearly able to access more external memory than the MC6801.

On-Chip Peripheral Functions

In addition to the CPU and memory spaces, all chips provide an interrupt system and extensive I/O facilities including I/O pins, parallel I/O ports, a bidirectional address/ data bus, and a serial port for I/O expansion.

Interrupts. The Z8611 acknowledges interrupts from eight sources, four are external from pins IRQ_0 -IRQ₃, and four are internal from serial-in, serial-out, and the two counter/timers. All interrupts are maskable, and a wide variety of priorities are realized with the Interrupt Mask Register and the Interrupt Priority Registers (see Table 1). All Z8611 interrupts are vectored, with six vectors located in the on-chip ROM. The vectors are fixed locations, two bytes long, that contain the memory address of the service routine.

The 8051 acknowledges interrupts from five sources: two external sources (from INTO and INT1) and three internal sources (one from each of the internal counters and one from the serial I/O port). All interrupts can be disabled individually or globally. Each of the five sources can be assigned one of two priorities: high or low. All 8051 interrupts are vectored. There are five fixed locations in memory, each eight bytes long, allocated to servicing the interrupt.

The MC6801 has one external interrupt, one nonmaskable interrupt, an internal interrupt request, and a software interrupt. The internal interrupts are caused by the serial I/O port, timer overflow, timer output compare, and timer input capture. The priority of each interrupt is preset and cannot be changed. The external interrupt can be masked in the Condition Code register. The MC6801 vectors the interrupt to seven fixed addresses in ROM where the 16-bit address of the service routine is located.

When an interrupt occurs in the 8051, only the Program Counter is saved; the user must save the flags, accumulator, and any registers that the interrupt service routine might affect. The MC6801 saves the Program Counter, acumulators, Index register, and the PSW; the user must save all registers that the interrupt service routine might affect. The Z8611 saves the Program Counter and the Flags register. To save the 16 working registers, only the Register Pointer register need be pushed onto the stack and another set of working registers is used for the service routine. For more detail on working registers and interrupt context switching, see the <u>Z8 Technical Manual</u> (03-3047-02).

With regard to interrupts, the Z8611 is clearly superior. The Z8611 requires only one command to save all the working registers, which greatly increases the efficiency of context switching.

I/O Facilities. The Z8611 has 32 lines dedicated to I/O functions. These lines are grouped into four ports with eight lines per port. The ports can be configured individually under software control to provide input, output, multiplexed address/data lines, timing, and status. Input and output can be serial or parallel, with or without handshake. One port can be configured for serial transmission and four ports can be configured for parallel transmission. With parallel transmission, ports 0, 1, and 2 can transmit data with the handshake provided by port 3.

The 8051 also has 32 I/O lines grouped together into four ports of eight lines each. The ports can be configured under program control for parallel or serial I/O. The ports can also be configured for multiplexed address/data lines, timing, and status. Handshake is provided by user software.

The MC6801 has 29 lines for I/O (three 8-bit ports and one 5-bit port). One port has two lines for

handshake. The ports provide all the signals needed to control input and output either serially or in parallel, with or without multiplexed address/data lines. They can be used to interface with external memory.

The main differences in I/O facilities are the number of 8-bit ports and the hardware handshake. The Z8611 and the 8051 have four 8-bit ports, whereas the MC6801 has three 8-bit ports and an additional 5-bit port. The Z8611 has hardware handshake on three ports, the MC6801 has hardware handshake on only one port, and the 8051 has no hardware handshake.

Counter/timers. The Z8611 has two 8-bit counters and two 6-bit programmable prescalers. One prescaler can be driven internally or externally; the other prescaler is driven internally only. Both timers can interrupt the CPU when counting is completed. The counters can operate in one of two modes: they can count down until interrupted, or they can count down, reload the initial value, and start counting down again (continuously). The counters for the Z8611 can be used for measuring time intervals and pulse widths, generating variable pulse widths, counting events, or generating periodic interrupts.

The 8051 has two 16-bit counter/timers for measuring time intervals and pulse widths, generating pulse widths, counting events, and generating periodic interrupts. The counter/timers have several modes of operation. They can be used as 8-bit counters or timers with two 5-bit programmable prescalers. They can also be used as 16-bit counter/timers. Finally, they can be set as 8-bit modulo-n counters with the reload value held in the high byte of the 16-bit register. An interrupt is generated when the counter/timer has completed counting.

The MC6801 has one 16-bit counter which can be used for pulse-width measurement and generation. The counter/timer actually consists of three 16-bit registers and an 8-bit control/status register. The timer has an input capture register, an output compare register, and a free-running counter. All three 16-bit registers can generate interrupts.

Serial Communications Interface. The Z8611 has a programmable serial communication interface. The chip contains a UART for full-duplex, asynchronous, serial receiver/ transmitter operation. The bit rate is controlled by counter/timer 0 and has a maximum bit rate of 93.500 b/s. An interrupt is generated when an assembled character is transferred to the receive buffer. The transmitted character generates a separate interrupt. The receive register is double-buffered. A hardware parity generator and detector are optional.

The 8051 handles serial I/O using one of its parallel ports. The 8051 bit rate is controlled

by counter/timer 1 and has a maximum bit rate of 187,500 b/s. The 8051 generates one interrupt for both transmission and receipt. The receive register is double-buffered.

The MC6801 contains a full-duplex, asynchronous, serial communication interface. The bit rate is controlled by a rate register and by the MCU's clock or an external clock. The maximum bit rate is 62,500 b/s. Both the transmit and the receive registers are double-buffered. The MC6801 generates only one interrupt for both transmit and receive operations. No hardware parity generation or detection is available, although it does have automatic detection of framing errors and overrun conditions.

The 8051 and the MC6801 generate only one interrupt for both transmit and receive, whereas the Z8611 has a separate interrupt for each. The ability to generate separate interrupts greatly enhances the use of serial communications, since separate service routines are often required for transmitting and receiving.

Other differences between the Z8611, MC6801, and the 8051 occur in the hardware parity detector, the double-buffering of registers, framing error detectors and overrun conditions. The 8051 has a faster data rate than either the Z8611 or the MC6801. The MC6801 has the advantage of a hardware framing error detector and automatic detection of overrun conditions. The MC6801 also has both its transmit and receive registers double-buffered. The Z8611 has a hardware parity detector. For detection of framing errors and overrun conditions, a simple, low-overhead software check is available that uses only two instructions. See Z8600 Software Framing Error Detection Application Brief (document #617-1881-0004).

INSTRUCTION ARCHITECTURE

The architecture of the Z8611 is designed specifically for microcomputer applications. This fact is manifest in the instruction composition. The arduous task of programming the MC6801 and the 8051 starkly contrasts that of programming the Z8611.

Addressing Modes

The Z8611 and the 8051 both have six addressing modes: Register, Indirect Register, Indexed, Direct, Relative, and Immediate. The MC6801 has five addressing modes: Accumulator, Indexed, Direct, Relative, and Immediate. A quick comparison of these addressing modes reveals the versatility of the Z8611 and the 8051. The addressing modes of the MC6801 have several restrictions, as shown in Table 1. While the 8051 has all the addressing modes of the Z8611, its use of them is restricted. The Z8611 allows many more combinations of addressing modes per instruction, because any of its registers can be used as an accumulator. For example, the instructions to clear, complement, rotate, and swap nibbles are all accumulator oriented in the 8051 and operate on the accumulator only. These same commands in the Z8611 can use any register and access it either directly, with register addressing, or with indirect register addressing.

Indexed Addressing. All three chips differ in their handling of indexing. The Z8611 can use any register for indexing. The 8051 can use only the accumulator as an Index register in conjunction with the data pointer or the Program Counter. The MC6801 has one 16-bit Index register. The address located in the second byte of an instruction is added to the lower byte of the Index register. The carry is added to the upper byte for the complete address. The MC6801 requires the index value to be an immediate value.

The MC6801 has only one 16-bit Index register and an immediate 8-bit value from the second byte of the instruction. Hence, the Indexed mode of the MC6801 is much more restrictive than that of the Z8611. The 8051 must use the accumulator as its only Index register, loading the accumulator with the register address each time a reference is made. Then, using indexing, the data is moved into the accumulator, eradicating the previous index. This forces a stream of data through the accumulator and requires a reload of the index before access can be made again. The Z8611 is clearly superior to both the MC6801 and the 8051 in the flexibility of its indexed addressing mode.

Short and Long Addressing. Short addressing helps to optimize memory space and execution speed. In sample applications of short register addressing, an eight percent decrease in the number of bytes used was recorded.

All three chips have short addressing modes, but the Z8611 has short addressing for both external memory and register memory. The 8051 has short addressing for the lowest 32 registers only.

The Z8611 has two different modes for register addressing. The full-byte address can be used to provide the address, or a 4-bit address can be used with the Register Pointer. To use the working registers, the Register Pointer is set for a particular bank of 16 registers, and then one of the 16 registers is addressed with four bits. Another feature for addressing external memory is the use of a 12-bit address in place of a full 16-bit address. To use the 12-bit address, one port supplies the eight multiplexed address/data lines and another port supplies four bits of the second port can be used for I/O. This feature allows access to a maximum of 10K bytes of memory.

1

The 8051 uses short addresses by organizing its lowest 32 registers into four banks. The bank select is located in a 2-bit field in the PSW, with three bits addressing the register in the bank.

The MC6801 uses extended addressing for addressing external memory. With a special, nonmultiplexed expansion mode, 256 bytes of external memory can be accessed without the need for an external address latch. The MC6801 uses one 8-bit port for the address and another port for the data.

Stacks

The Z8611 and the MC6801 provide for external stacks, which require a 16-bit Stack Pointer. Internal stacks use only an 8-bit Stack Pointer. The 8051 uses only a limited internal stack requiring an 8-bit Stack Pointer. Using an external stack saves the internal RAM registers for general-purpose use.

Summary

The stack structure of the Z8611 and the MC6801 is better than that of the 8051. In most applications, the 8051 is more flexible and easier to program than the MC6801. The Z8611 is easier to use than either the 8051 or the MC6801 because of its register flexibility and its numerous combinations of addressing modes. The 8051 features a unique 4 μ n multiply and divide command. The MC6801 has a multiply, but it takes 10 μ s to perform it.

In summary, the Z8611 has the most flexible addressing modes, the most advanced indexing capabilities, and superior space- and time-saving abilities with respect to short addressing.

DEVELOPMENT SUPPORT

All three vendors provide development support for their products. This section discusses the different support features, including development chips, software, and modules.

Chips

Zilog offers an entire family of microcomputer chips for product development and final product. The Z8611 is a single-chip microcomputer with 4K bytes of mask-programmed ROM. For development, two other chips are offered. The Z8612 is a 64-pin, development version with full interface to external memory. The Z8613 is a prototype version that uses a functional, piggy-back, EPROM protopak. The Z8613 can use either a 4K EPROM (2732) or a 2K EPROM (2716). Zilog also offers a ROMless version in a 40-pin package that has all the features of the Z8611 except on-board ROM (Z8681).

Intel offers a similar line of development chips

with its 8051 family. The 8031 has no internal ROM and the 8751 has 4K of internal EPROM.

Motorola offers the MC6801, MC6803, MC6803NR, and MC68701. These are all similar except the MC68701 has 2K bytes of EPROM and the MC6801 has 2K bytes of ROM. The MC6803 has no internal ROM and the MC6803NR has neither ROM nor RAM on board.

The Z8613 and the MC68701 are both available now, but the 8751 is still unavailable (as of April 1981).

Software

Development software includes assemblers, and conversion programs. All manufacturers offer some or all of these features.

Since the MC6801 is compatible with the 6800, there is no need for a new assembler. The Z8611 and the 8051 both offer assemblers for their products. The Zilog PLZ/ASM assembler generates relocatable and absolute object code. PLZ/ASM also supports high-level control and data statements, such as IF... THEN...ELSE. Intel offers an absolute macroassembler, ASM51, with their product. They also offer a program for converting 8048 code to 8051 code.

Modules

The Z8611 development module has two 64-pin development versions of the 40-pin, ROM-masked Z8611. Intel offers the EM-51 emulation board, which contains a modified 8051 and PROM or EPROM in place of memory. Motorola has the MEX6801EVM evaluation board for program development. All three development boards are available now.

ADDITIONAL FEATURES

Additional features include Power Down mode, selftesting, and family-compatibility.

Power Down Mode

All three microcomputers offer a Power Down mode. The Z8611 and the 8051 save all of their registers with an auxilary power supply. The MC6801 uses an auxiliary power supply to save only the first 64 bytes of its register file.

The Z8611 uses one of the crystal input pins for the external power supply to power the registers in Power Down mode. Since the XTAL2 input must be used, an external clock generator is necessary and is input via XTAL1. The 8051 and the MC6801 both have an input reserved for this function. The MC6801 uses the $V_{\rm CC}$ standby pin, and the 8051 uses the $V_{\rm Dd}$ pin.

Family Compatibility

Another strength of the Z8611 is its expansion bus, which is completely compatible with the Ziloq Z-BUSTM. This means that all Z-BUS peripherals can be used directly with the Z8611.

The MC6801 is fully compatible with all MC6800 family products. The 8051 is software compatible with the older 8048 series and all others in that family.

BENCHMARKS

The following benchmark tests were used in this report to compare the Z8611, 8051, and MC6801:

- o Generate CRC check for 16-bit word.
- o Search for a character in a block of memory.
- o Execute a computed GOTO jump to one of eight locations depending on which of the eight bits is set.
- o Shift a 16-word five places to the right.
- o Move a 64-byte block of data from external memory to the register file.
- o Toggle a single bit on a port.
- o Measure the subroutine overhead time.

These programs were selected because of their importance in microcomputer applications. Algorithms that reflect a unique function or feature were excluded for the sake of comparison. Although programs can be optimized for a particular chip and for a particular attribute (code density or speed) these programs were not.

The figures cited in this text are taken directly from the vendor's documentation. Therefore, the cycles given below for the MC6801 and the 8051 are in machine cycles and the Z8611 figures are given in clock cycles. The Z8611 clock cycles should be divided by six to give the instruction time in microseconds. The 8051 and MC6801 machine cycle is 1,4s, and the Z8611 clock cycle is .166,4s at 12 MHz.

Because of the lack of availability of the MC6801 and the 8051, the benchmark programs listed here have not yet been run. When these products are readily available, the programs will be run and later editions of this document will reflect any changes in the findings.

Program Listings

CRC Generation

8051		Machine Cycles	Bytes
	MOV INDEX, #8	1	2
LOOP:		1	2
	XRL A, HCHECK	1	2
	RLC A	1	ī
	MOV A, LCHECK	1	2
	XRL A, LPOLY	1	2
	RLC A	1	2 2 1 2 2 2 1 2
	MOV LCHECK, A	1	2
	MOV A, HCHECK	1	2
	XRL A, HPOLY	1	2
	RLC A	1	1 .
	MOV HCHECK, A	1	ż
	CLR C	1 .	1
	MOV A, DATA	1	2
	RLC A	1	1
	MOV DATA, A	1	2
£	DJNZ INDEX, LOOP	2	2 1 2 3
	RET	2	1
	N = 3+17X8 = 139 cycles	-	•
	@12 MHz = 139 44s		
	Instructions = 18		
	Bytes = 31		

MC6801		Machine Cycles	Bytes
LDAA	#\$08	2	2
LOOP: STAA	COUNT	3	2
LDAA	HCHECK	3	2
EORA	DATA	3	2
ROLA		2	1
LDAD	POLY	4	2
EORA	HCHECK	3	2
EORB	LCHECK	3	2
ROLB		2	1
ROLA		2	1
STAD	LCHECK	4	2
ASL	DATA	6	2 3 3 2
DEC	COUNT	6	3
BNE	LOOP	4	
RTS		- 5	1
	45X8+7 = 367 cycles MHz = 367 <i>4</i> 4s		
	structions = 15		
. Буі	.es = 28		

28611		Ciock Cycles	Bytes
10	THIDEY NO		
LD	INDEX, #8	6	2
LOOP: LD	R6, DATA	6	2
XOR	R6, HCHECK	6	2
RLC	R6	6	2
XOR	LCHECK, LPOLY	6	2
RLC	LCHECK	6	2
XOR	HCHECK, HPOLY	6	2
RLC	HCHECK	6	2
RCF		6	1
RLC	DATA	6	2 2
DJNZ	INDEX, LOOP	12 or 10	2
RET		14	1
N = 2	0+66X7+64 = 546 c	cles	
@12	MHz = 91 <i>M</i> -s		
Ins	tructions = 12		
Byt	es = 22		

Character Search Through Block of 40 Bytes

Shift 16-Bit Word to Right 5-Bits

8051			Machine	Dubaa
			Cycles	Bytes
	MOV	INDEX, #41	1	2
	MOV	DPTR, #TABLE	2	3
L00P1:	DJNZ	INDEX, LOOP 2	2	2
	SJMP	OUT	2	2
L00P2:	MOV	A, INDEX	1	2
	MOVC	A, @A+DPTR	2	1
	CJNE	A, CHARAC, LOOP1	2	3
OUT:				
	N = 3	+39X7+4 = 280 cyc	les	
	@12	MHz = 280#s		
	Ins	tructions = 7		
	Byt	es = 15		

8051			Machine Cycles	Bytes
	MOV	INDEX #5	1	2
L00P:	CLR	C	1	1
	MOV	A, WORD + 1	1	2
	RRC	Α	1	1
	MOV	WORD + 1, A	1	2
	MOV	A, WORK	1	2
	RRC	Α	1	1
	MOV	WORD, A	1	2
	DJNZ	INDEX, LOOP	2	2
	N = 1-	+9X5 = 46 Cycles		· · · · · · · · · · · · · · · · · · ·
	@12	MHz = 46 4 s		
	Ins	tructions = 9		
	Byt	es = 15		1

MC680	1 .			Mach	ine							•	
				Cyc	les	Bytes		MC680	1			Machine	
	LDAB	#\$40			2	2						Cycles	Bytes
	LDAA	#CHARAC			2	2			LDX	# 5	· · · ·	6	3
	LDX	#TABLE			3	3			LDAD	WORK		4	2
LOOP:	CMPA	\$0, X			4	2		LOOP:	LSRD			3	1
	BEQ	OUT			4	2	-		DEX			3	1
	INX				3	1		,	BNE	LOOP		4	2
	DECB				2	1			STAD	WORD		4	2
	BNE	LOOP			4	2			N = 1	10X5+11 = 6	1 Cycles		
OUT:	-								84	MHz = 61 44	3		
	_								Ins	structions :	= 6		
	- .								Byt	.es = 11			
	N = 7	+40X17 = 687	cvcle	88					•				
		MHz = 68744s	-,										
		tructions = 1	8					Z8611				Clock	
		es = 15										Cycles	Bytes

Z8611			Clock				
			Cycles		Bytes		
	LD	INDEX, #40	6		2		
LOOP:	LD	DATA, TABLE (INDEX)) 10		3		
	CP	DATA, CHARAC	6		2		
	JR	Z, OUT	12 or	10	2		
	DJNZ	INDEX, LOOP	12 or	10	2		
OUT:	-						
	-		,				
1.1.1	N = 6	+38X40 = 1524 cycles	3				
	@12	MHz = 254 <i>M</i> s					
	Ins	tructions = 5					

```
Bytes = 11
```

LD INDEX, #5 2 6 LOOP: CCF. 6 1 RRC WORD + 1 6 2 RRC WORD 2 6 DJNZ INDEX, LOOP 12 or 10 2 N = 6+4X30+28 = 154 Cycles @12 MHz = 26 4 s Instructions = 5 Bytes = 9

Computed GOTO

Hove 64-Byte Block

8051			Machine		8051
			Cycles	Bytes	
	MOV	INDEX, #40	1	2	
LOOP	MOV	A, DATA	1	2	LOOP:
	RLC	A	1	1	
	JC	OUT	2	2	
	MOV	A, INDEX	1	1	
	ADD	A, #3	1	2	
	MOV	INDEX, A	· 1.	. 1	
	SJMP	LOOP	2	2	
OUT	: MOV	DPTR, #TABLE	2	3	
	MOV	A, INDEX	1	1	
	JMP	@A+DPTR	2	1	
TABLE	: LCALL	ADDR1		3	
	-				
	-		_		MC680
		ADDRN	2		
		+9X7+11 = 75 Cy	c1es		1.000
		MHz = 7544-s			LOOP:
		tructions = 12			
	Byt	es = 21			
			1		
MC6801	,		Machina	¢	
1.0000			Cycles	Bytes	
	LDAB	#2	2	2	
	LDX	TABLE	3	3	
LOOP:			2	1	
	BCS	OUT	4	2	
	ABX		3	1	
	JMP	LOOP	3	2	
0UT:	LDX	0, X	5	3	
	JMP	0, X	4	3	
	N = 8X	12+14 = 110 Cyc	les		
		Hz.= 110#s			Z8611
	Inst	ructions = 8	1		
	Byte	s = 17	· · · · ·		
				. *	L00P:
Z8611			Clock		
			Cycles	Bytes	
	CLR I	NDEX	6	2	
LOOP:	INC I	NDEX	6	1	
	RLC D	ATA	6	2	
	JR N	C, LOOP	12 or	10 2	

LD

LD

JP

@ADDR

ADDR, TABLE 1, (INDEX)

N = 6+24X7+54 = **228 Cycles** @12 MHz = 38**4**5 Instructions = 7 Bytes = 15

ADDR+1, TABLE 2, (INDEX) 10

10

12

3

3

2

8051			Machine Cycles	Bytes
	MOV	INDEX, #COUNT	1	2
LOOP:	MOV	DPTR, #ADDR1	2	3
	MOVX	A, @DPTR	2	1
	INC	#ADDR1	1	1
	MOV	@ADDR2,A	1	` 1
	INC	ADDR2	1	1
	DJNZ	INDEX, LOOP	2	1
	N = 1+	9X64 = 577 Cycles		
	@12	MHz = 5774s		
	Inst	ructions = 7		
	Byte	s = 10		

(C680	1		Machina	
			Cycles	Bytes
	LDAB	#COUNT	2	2
.00P :	LDX	ADDR1	4	3
	LDAA	0, X	4	2
	INX		3	1
	STAA	ADDR1	4	2
	LDX	ADDR2	4	3
	STAA	0, X	4	2
	INX		3	1
	STX	ADDR2	4	2
	DECB		2	1
	BNE	LOOP	4	2
	N = 6	4X36+2 = 2306 C	ycles	
	84	MHz =2306 44s		
	Ins	tructions = 11		
	Byt	es = 21		

Z8611			Clock	
	2		Cycles	Bytes
	LD 🚬 🕚	INDEX, #COUNT	6	2
LOOP:	LDEI	@ADDR2, @ADDR1	18	2
	DJNZ	INDEX, LOOP	12 or 1	0 2
	N = 6+	63X30+28 = 1924	Cycles	
	@12	MHz = 321 <i>4</i> +s		
	Inst	ructions = 3		
	Byte	s = 6		

Toggle a Port Bit

Subroutine Call/Return Overhead

8051	Machine		8051	LCALL SUBR	Machine Cycles 2	Bytes 3	
	Cycles	Bytes			2		
XRL PO, #YY	2	3		-			
N = 2 Cycles			CUDD	-			
@12 MHz = 244s			SUBR :	-			
Instructions = 1		1		-			
Bytes = 3				REI	2	1	
		С. с. с. с. с. с. с. с. с. с. с. с. с. с.		N = 4 Cycles @12 MHz = 4 &s Instructions = 2			
MC6801	Machine			Bytes = 4			
	Cycles	Bytes		2,000 - 4			
LDAA PORTO	3	2					
EORA #YY	2	2	MC680	1	Machine Cycles	Duton	
STAA PORTO	3	2		JSR SUBR	9	Bytes 2	
N = 8 Cycles	,	2		-		-	
R = 0 Cycles $R = 8 \mu s$				-			
Instructions = 3			SUBR :				
			50DR -				
Bytes = 6				=			
				RTS	. 5	1	
				N = 14 Cycles @4 MHz = 14 44s			
Z8611	Clock			Instructions = 2			
	Cycles	Bytes		Bytes = 3			
XOR PORTO, #YY	10	2	,				
N = 10 Cycles			Z8611		Clock		
@12 ⁻ MHz = 1.7 #s			20011		Cycles	Bytes	
Instructions = 1				CALL @SUBR	20	2	
Byte = 2				-			
·				-			
			SUBR:	-			
				-			
				RET	14	1	
				N = 34 Cycles	17		
				@12 MHz = 5.7 ~us			
1				Instructions = 2			
				Bytes = 3			

Results

Table 2 summarizes the results of this comparison. The relative performance column lists the speeds of the MC6801 and 8051 divided by the Z8611 speeds (12 MHz). The overall performance averages the separate relative performances. The higher the number, the faster the Z8611 as compared to the MC6801 and the 8051.

The relative performance figures show that the Z8611 runs 50 percent faster than the 8051 and 250 percent faster than the MC6801. Although speed is not necessarily the most important criterion for selecting a particular product, the Z8611 proves to be an undeniably superior product when speed is added to the advantages of programming ease, code density, and flexibility.

Table	2.	Benchmark	Program	Results
-------	----	-----------	---------	---------

Benchmark Test	MC6801 (4 MHz) cycles tim	e	8051 (12 MH cycles	z)	Z8 (8 M cycles	•	Z8 (12 Mi cycles		Relative MC6801	Performance 8051
CRC Generation	367 36	7	139	139	546	137	546	91	4.03	1.53
Character Search	687 68	7	280	280	1524	382	1524	254	2.70	1.10
Computed GOTO	110 11	0	75	75	228	57	228	38	2.89	1.97
Shift Right 5 Bits	61 6	1	46	46	154	38	154	26	2.35	1.78
Move 64-byte block	2306 230	6	577	577	1924	481	1924	321	7.18	1.80
Subroutine Overhead	14 1	4	4	4	34	8.5	34	5.7	2.46	0.70
Toggle a Port Bit]	8	2	2	10	2.5	10	1.7	4.71	1.18
					Over Performa				3.76	1.44

Note: All times are given in microseconds.

Table 3.	Byte,	Instruction/Tim	Ne Comparison
----------	-------	-----------------	---------------

	Byt	es			Instru	octions		Time (mic)	rosecon	ds)
	MC6801	8051	Z8611		MC6801	8051	Z8611	MC6801	8051	Z8611
CRC Generation	28	31	22		15	18	12	367	139	91
Character Search	15	15	11		8	7	5	687	280	254
Shift Right 5 Bits	11	15	9		6	9	5	61	46	26
Computed GOTO	17	21	15	s	- 8	12	7	110	75	38
Move Block	21	10	6		11	7	3	2306	577	321
Toggle Port Bit	6	3	2		. 3	1	1	8	2	1.7
Subroutine Call	3	4	3 -		2	2	2	14	4	5.7

SUMMARY

The hardware of the three chips compared is very similar. The Z8611, however, has several advantages, the most important of which is its interrupt structure. It is more advanced than the interrupt structures of both the 8051 and the MC6801. Other advantages of the Z8611 over either the MC6801 or the 8051 include I/O facilities with parity detection and hardware handshake and a larger amount of internal ROM (the MC6801 has only 2K bytes).

Substantial differences are apparent with regard to software architecture. The addressing modes of the Z8611 are more flexible than those of either the MC6801 or the 8051. The Z8611 can use bytesaving addressing with working registers, and it has short external addresses for saving I/0 lines. It can also provide for an external stack. The register architecture (as opposed to the accumulator architecture) of the Z8611 saves execution time and enhances programming speed by reducing the byte count.

The Z8611 microcomputer stands out as the most powerful chip of the three, and concurrently, it is the easiest to program and configure.

Z86 Interrupt Request Register

Application Brief

The Interrupt Request Register (IRO, R250) stores requests from the six possible interrupt sources (IRQ⁰-IRQ⁵) in the Z8600 series microcomputer. In addition to other functions, a hardware reset to the Z8600 disables the IRQ register and resets its request bits. Before the IRQ will register requests, it must first be enabled by executing an Enable Interrupts (EI) instruction. Setting the Enable Interrupt bit in the Interrupt Mask Register (IMR, R251) is not an equivalent operation for this purpose; to enable the IRQ, an El instruction is required. The function of this El instruction is distinct from its task of globally enabling the interrupt system. Even in a polled system where IRQ bits are tested in software, it is necessary to execute the El.

liloo

October 1980

The designer must ensure that unexpected and undesirable interrupt requests will not occur after the El is executed. One method of doing this is to reset all interrupt enable bits in the IMR for levels that are possible interrupt sources; the El instruction may then be safely executed. Once El is executed, the program may immediately execute a Disable Interrupts (DI) instruction. The code necessary to perform these operations is as follows:

RESET: LD IMR, #\$XX !SET INTERRUPT MASK! EI !ENABLE GLOBAL INTER-RUPT, ENABLE IRQ!

where XX has a Ø in each bit position corresponding to the interrupt level to be disabled. If all IMR bits are to be reset, a CLR IMR instruction may be used.




Figure 1 - IRQ Reset Functional Logic Diagram

Z8 Family Software Framing Error Detection


Application Brief

October 1980

INTRODUCT I ON

Ziloc

The Zilog Z8600 UART microcomputer is a highperformance, single-chip device that incorporates on-chip ROM, RAM, parallel 1/0, serial 1/0, and a baud rate generator. The UART is capable of full-duplex, asynchronous serial communication at nine standard software-selectable baud rates from 110 to 19.2K baud; other nonstandard rates can also be obtained under software control. Odd parity generation and checking can also be selected. Three possible error conditions can occur during reception of serial data: framing error, parity error, and overrun error. A framing error condition occurs when a stop bit is not received at the proper time (Figure 1). This can result from noise in the data channel, causing erroneous detection of the previous start bit or lack of detection of a properly transmitted stop bit. The Z8600 UART does not incorporate hardware framing error detection but does facilitate a simple, low-overhead software detection method.





dition exists and the following code is used to test this:

TM P3, #%01 ! TEST FOR P30 = 1 ! JR Z, FERR ! ELSE FRAMING ERROR !

The execution time of this framing error test is only 5.5 4s at 8 MHz. In the worst case (19.2K baud), this would result in 1% overhead. Only five program bytes are required.




Fig. 2 - Z8600 Serial Input Connection

METHOD

In the middle of the stop bit time, the Z8600 UART automatically posts a serial input interrupt request on IRQ₃. The serial input can also be tested by reading Port 3 bit 0 (P3₀) as shown in Figure 2. Thus, within the interrupt service routine or polling loop, it is only necessary to test $P3_0$ in order to identify a framing error. If $P3_0$ is Low when IRQ₃ goes High, a framing error con-

Z8 is a trademark of Zilog, Inc.

CONCLUSION

While the Z8600 UART does not incorporate hardware framing error detection, this feature can be implemented in software with a maximum penalty of 1% at 19.2K baud using no additional hardware and only five bytes of program memory.



Technical Manual

November 1984

Z8® Microcomputer

Table Of Contents

Chapter 1. Z8 Family Overview

1.1	Introduction
1.2	Features
	1.2.1 Instruction Set
	1.2.2 Architecture
1.3	Microcomputers (Z8601/11)
1.4	Development Device (Z8612)
1.5	Protopack Emulator (Z8603/13)
1.6	BASIC/Debug Interpreter (Z8671)
1.7	ROM1ess Microcomputer (Z8681/82)
1.8	Applications

Chapter 2. Architectural Overview

2.1 2.2 2.3	Introduction	
	2.3.1 Register Pointer	
	2.3.2 Instruction Set	
	2.3.3 Data Types	
	2.3.4 Addressing Modes	
2.4	I/O Operations	
	2.4.1 Timers	
	2.4.2 Interrupts	
2.5	Oscillator	
2.6	Protopack	

Chapter 3. Address Spaces

3.1 3.2	Introduction
* * .	3.2.1 Error Conditions
3.4 3.5	CPU Control and Peripheral Registers

 \mathcal{Z}

3

Table Of Contents (Continued)

6.1 Introduction 329 6.2 Pin Description 329 6.3 Configuring for External Memory 330 6.4 External Stacks 331 6.5 Data Memory 331 6.6 Bus Operation 332 6.6.1 Address Strobe (ĀS) 332 6.6.2 Data Strobe (DS) 332 6.6.3 External Memory Operations 333 6.6.7 Shared Bus 333 6.8 Extended Bus Timing 334 6.9 Instruction Timing 335			Sector and
4.2 Register Addressing (R) 275 4.3 Indexed Addressing (X) 276 4.4 Indexed Addressing (X) 276 4.5 Direct Addressing (A) 277 4.6 Relative Addressing (IM) 277 4.7 Immediate Data Addressing (IM) 277 4.7 Immediate Data Addressing (IM) 278 Chapter 5. Instruction Set 5.1 functional Summary 279 5.2 Processor Flags 280 5.2.1 Carry Flag (C) 280 5.2.2 Zero Flag (S) 280 5.2.3 Sign Flag (S) 280 5.2.4 Overflow Flag (V) 281 5.2.5 Decimal-Adjust Flag (D) 281 5.4 Condition Codes 281 5.4 Notation and Binary Encoding 281 5.4 Notation Codes and Flag Settings 282 5.4.1 Assembly Language Syntax 282 5.4 Instruction Descriptions and Formats 285 Chapter 6. External Interface (ZB601, ZB611) 6.1 Introduction<	Chapt	er 4. Address Modes	4
4.3 Indirect Register Addressing (IR) 276 4.4 Indexed Addressing (OA) 276 4.5 Direct Addressing (OA) 277 4.6 Relative Addressing (IM) 278 Chapter 5. Instruction Set 5.1 functional Summary 279 5.2 Processor Flags 280 5.2.1 Carry Flag (C) 280 5.2.2 Zero Flag (Z) 280 5.2.3 Sign Flag (S) 280 5.2.4 Overflow Flag (V) 281 5.2.5 Decimal-Addressing (IH) 281 5.2.6 Half-Carry Flag (D) 281 5.2.6 Half-Carry Flag (D) 281 5.2.6 Half-Carry Flag (D) 281 5.4 Notation Codes 281 5.4 Notation Codes and Flag Settings 282 5.4 Instruction Summary 284 5.6 Instruction Summary 284 5.6 Instruction Descriptione and Formats 285 331 331 6.1 Introduction 332	4.1	Introduction	642
4.3 Indirect Register Addressing (IR) 276 4.4 Indexed Addressing (OA) 276 4.5 Direct Addressing (OA) 277 4.6 Relative Addressing (IM) 278 Chapter 5. Instruction Set 5.1 functional Summary 279 5.2 Processor Flags 280 5.2.1 Carry Flag (C) 280 5.2.2 Zero Flag (2) 280 5.2.3 Sign flag (S) 280 5.2.4 Overflow Flag (V) 281 5.2.5 Decimal Addressing (H) 281 5.2.6 Half-Carry Flag (D) 281 5.2.6 Half-Carry Flag (D) 281 5.2.6 Half-Carry Flag (D) 281 5.4 Notation and Binary Encoding 281 5.4 Notation Codes and Flag Settings 282 5.5 Instruction Summary 284 5.6 Instruction Descriptions and Formats 285 Chapter 6. External Interface (28601, Z8611) 6.1 Introduction 329 6.2 Data Memory	4.2		
4.4 Indexed Addressing (X) 276 4.5 Direct Addressing (RA) 277 4.6 Relative Addressing (RA) 277 4.7 Immediate Data Addressing (IM) 278 Chapter 5. Instruction Set 5.1 Functional Summary 279 5.2 Processor Flags 280 5.2.1 Carry Flag (C) 280 5.2.2 Zero Flag (S) 280 5.2.3 Sign Flag (S) 280 5.2.4 Overflow Flag (V) 281 5.2.5 Decimal-Adjust Flag (D) 281 5.2.6 Half-Carry Flag (H) 281 5.3 Condition Codes 281 5.4 Notation and Binary Encoding 281 5.4 Notation Codes and Flag Settings 282 5.4.1 Assembly Language Syntax 282 5.4 Instruction Descriptions and Formate 285 Chapter 6. External Interface (Z8601, Z8611) 6.1 Introduction 329 6.2 Data Memory 331 6.6.1 Address Strobe (\ovee S)	4.3	Indirect Register Addressing (IR)	
4.6 Relative Addressing (RA)	4.4		
4.7 Immediate Data Addressing (1M) 278 Chapter 5. Instruction Set 279 5.1 Functional Summary 280 5.2.1 Carry Flag (C) 280 5.2.2 Zero Flag (C) 280 5.2.3 Sign Flag (S) 280 5.2.4 Worflow Flag (V) 280 5.2.5 Decimal-Adjust Flag (D) 281 5.2.6 Half-Carry Flag (H) 281 5.2.6 Half-Carry Flag (H) 281 5.2.6 Half-Carry Flag (H) 281 5.3 Condition Codes 281 5.4 Notation and Binary Encoding 281 5.4 Notation Codes and Flag Settings 282 5.4.1 Assembly Language Syntax 282 5.4.2 Condition Codes and Flag Settings 282 5.5 Instruction Summary 284 5.6 Instruction Summary 284 5.6 Instruction Summary 284 5.6 Instruction Summary 329 6.1 Introduction 329 6.2 Data Memory	4.5	Direct Addressing (DA)	
Chapter 5. Instruction Set 57 5.1 Functional Summary 279 5.2 Processor Flags 280 5.2.1 Carry Flag (C) 280 5.2.2 Zero Flag (2) 280 5.2.3 Sign Flag (S) 280 5.2.4 Overflow Flag (V) 281 5.2.5 Decimal-Adjust Flag (D) 281 5.2.6 Half-Carry Flag (H) 281 5.3 Condition Codes 281 5.4 Assembly Language Syntax 282 5.4.1 Assembly Language Syntax 282 5.4.2 Condition Codes and Flag Settings 282 5.4 Instruction Descriptions and Formats 284 5.4 Instruction Descriptions and Formats 285 Chapter 6. External Interface (Z8601, Z8611) 6.1 Introduction 329 6.2 Pin Description 331 6.4 Hadress Strobe (AS) 332 6.5.1 Address Strobe (AS) 332 6.6.3 External Memory Operations 332 6.6.3 Externed Bus Timing	4.6	Relative Addressing (RA)	
5.1 Functional Summary 279 5.2 Processor Flags 280 5.2.1 Carry Flag (C) 280 5.2.2 Zero Flag (Z) 280 5.2.3 Sign Flag (S) 280 5.2.4 Dverflow Flag (V) 280 5.2.5 Decimal-Adjust Flag (D) 281 5.2.6 Half-Carry Flag (H) 281 5.3 Condition Codes 281 5.4 Notation and Binary Encoding 281 5.4.1 Assembly Language Syntax 282 5.4.2 Condition Codes and Flag Settings 282 5.4 Notation and Formats 282 5.5 Instruction Summary 284 5.6 Instruction Summary 284 5.6 Instruction Generation 329 6.7 Introduction 329 6.8 Configuring for External Memory 330 6.4 External Stacks 331 6.6 Bus Operation 332 6.6.1 Address Strobe (\overline{AS}) 332 6.6.2 Data Strobe (\overline{DS}) <t< td=""><td>4.7</td><td>Immediate Data Addressing (IM)</td><td></td></t<>	4.7	Immediate Data Addressing (IM)	
5.2 Processor Flags 280 5.2.1 Carry Flag (C) 280 5.2.2 Zero Flag (Z) 280 5.2.3 Sign Flag (S) 280 5.2.4 Overflow Flag (V) 281 5.2.5 Decimal-Adjust Flag (D) 281 5.2.6 Half-Carry Flag (H) 281 5.3 Condition Codes 281 5.4 Notation and Binary Encoding 281 5.4 Assembly Language Syntax 282 5.4 Assembly Language Syntax 282 5.4 Condition Codes and Flag Settings 282 5.4 Instruction Summary 284 5.4 Instruction Summary 284 5.4 Instruction Summary 285 Chapter 6. External Interface (Z8601, Z8611) 6.1 Introduction 329 6.3 Configuring for External Memory 331 6.4 External Stacks 331 6.5 Data Memory V 332 6.6.1 Address Strobe (\overline{AS}) 332 6.6.3 External Memory Operations	Chapt	er 5. Instruction Set	5
5.2.1 Carry Flag (C) 280 5.2.2 Zoro Flag (Z) 280 5.2.3 Sign Flag (S) 280 5.2.4 Overflow Flag (V) 281 5.2.5 Decimal-Adjust Flag (D) 281 5.2.6 Half-Carry Flag (H) 281 5.3 Condition Codes 281 5.4 Notation and Binary Encoding 281 5.4 Notation and Binary Encoding 281 5.4 Notation Codes and Flag Settings 282 5.4.1 Assembly Language Syntax 282 5.4.2 Condition Codes and Flag Settings 282 5.5 Instruction Summary 284 5.6 Instruction Descriptions and Formats 285 Chapter 6. External Interface (Z8601, Z8611) 529 6.1 Introduction 329 6.3 Configuring for External Memory 330 6.4 External Stacks 331 6.5 Data Memory 331 6.6 Bus Operation 332 6.6.1 Address Strobe (\ovee S) 332 6.6.	5.1	Functional Summary	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	5.2	Processor Flags	
5.2.2 Zero Flag (2) 280 5.2.3 Sign Flag (S) 280 5.2.4 Overflow Flag (V) 281 5.2.5 Decimal-Adjust Flag (D) 281 5.3 Condition Codes 281 5.4 Notation and Binary Encoding 281 5.4 Notation Codes and Flag Settings 282 5.5 Instruction Summary 284 5.6 Instruction Descriptions and Formats 285 Chapter 6. External Interface (Z8601, Z8611) 6.1 Introduction 329 6.2 Pin Description 329 6.3 Configuring for External Memory 330 6.4 External Stacks 331 6.5 Data Memory 331 6.6 Bus Operation 332 6.6.1 Address Strobe ($\overline{\Delta S}$) 332 6.6.2 Da			
5.2.2 Zero Flag (2) 280 5.2.3 Sign Flag (S) 280 5.2.4 Overflow Flag (V) 281 5.2.5 Decimal-Adjust Flag (D) 281 5.3 Condition Codes 281 5.4 Notation and Binary Encoding 281 5.4 Notation Codes and Flag Settings 282 5.5 Instruction Summary 284 5.6 Instruction Descriptions and Formats 285 Chapter 6. External Interface (Z8601, Z8611) 6.1 Introduction 329 6.2 Pin Description 329 6.3 Configuring for External Memory 330 6.4 External Stacks 331 6.5 Data Memory 331 6.6 Bus Operation 332 6.6.1 Address Strobe ($\overline{\Delta S}$) 332 6.6.2 Da		5.2.1 Carry Flag (C)	
5.2.3 Sign Flag (S) 280 5.2.4 Overflow Flag (V) 281 5.2.5 Decimal-Adjust Flag (D) 281 5.2.6 Half-Carry Flag (H) 281 5.3 Condition Codes 281 5.4 Notation and Binary Encoding 281 5.4 Notation Codes 281 5.4 Notation Codes 281 5.4 Notation Codes and Flag Settings 282 5.4.1 Assembly Language Syntax 282 5.4.2 Condition Codes and Flag Settings 282 5.5 Instruction Summary 284 5.6 Instruction Descriptions and Formats 285 Chapter 6. External Interface (Z8601, Z8611) 6.1 Introduction 329 6.3 Configuring for External Memory 330 6.4 External Stacks 331 6.5 Data Memory 331 6.6 Bus Operation 332 6.6.1 Address Strobe (\overline{AS}) 332 6.6.2 Data Strobe (\overline{OS}) 332 6.6.3 External Mem		, ·, ·, · · · · · · · ·	
5.2.4 Overflow Flag (V) 281 5.2.5 Decimal-Adjust Flag (D) 281 5.2.6 Half-Carry Flag (H) 281 5.3 Condition Codes 281 5.4 Notation and Binary Encoding 282 5.4.1 Assembly Language Syntax 282 5.4.2 Condition Codes and Flag Settings 282 5.5 Instruction Descriptions and Formats 284 5.6 Instruction Descriptions and Formats 285 Chapter 6. External Interface (Z9601, Z9611) 329 6.1 Interduction 329 6.2 Pin Description 329 6.3 Configuring for External Memory 331 6.4			
5.2.5 Decimal-Adjust Flag (D) 281 5.2.6 Half-Carry Flag (H) 281 5.3 Condition Codes 281 5.4 Notation and Binary Encoding 281 5.4 Notation and Binary Encoding 281 5.4.1 Assembly Language Syntax 282 5.4.2 Condition Codes and Flag Settings 282 5.5 Instruction Summary 284 5.6 Instruction Descriptions and Formats 285 Chapter 6. External Interface (Z9601, Z8611) 6.1 Introduction 329 6.2 Pin Description 329 6.3 Configuring for External Memory 330 6.4 External Stacks 331 6.5 Data Memory 331 6.6 Address Strobe (AS) 332 6.6.1 Address Strobe (AS) 332 6.6.2 Data Strobe (DS) 332 6.6.3 External Memory Operations 333 6.6 Strobe (DS) 332 6.7 Shared Bus 333 6.8 Extended Bus Timing </td <td></td> <td></td> <td></td>			
5.2.6 Half-Carry Flag (H) 281 5.3 Condition Codes 281 5.4 Notation and Binary Encoding 281 5.4 Notation and Binary Encoding 281 5.4.1 Assembly Language Syntax 282 5.4.2 Condition Codes and Flag Settings 282 5.5 Instruction Summary 284 5.6 Instruction Descriptions and Formats 285 Chapter 6. External Interface (Z8601, Z8611) 6.1 Introduction 329 6.2 Pin Description 329 6.3 Configuring for External Memory 331 6.4 External Stacks 331 6.5 Data Memory 331 6.6.1 Address Strobe (\overline{AS}) 332 6.6.2 Data Strobe (\overline{DS}) 332 6.6.3 External Memory Operations 332 6.6.7 Shared Bus 333 6.8 Extended Bus Timing 334 6.9 Instruction Timing 335		5, C, C, C, C, C, C, C, C, C, C, C, C, C,	
5.3 Condition Codes	•		
5.4 Notation and Binary Encoding 281 5.4.1 Assembly Language Syntax 282 5.4.2 Condition Codes and Flag Settings 282 5.5 Instruction Summary 284 5.6 Instruction Descriptions and Formats 285 Chapter 6. External Interface (Z8601, Z8611) 6.1 Introduction 329 6.2 Pin Description 329 6.3 Configuring for External Memory 330 6.4 External Stacks 331 6.5 Data Memory 331 6.6 Bus Operation 332 6.6.1 Address Strobe (\overline{AS}) 332 6.6.2 Data Strobe (\overline{DS}) 332 6.6.3 External Memory Operations 333 6.6.4 External Memory Operations 333 6.7 Shared Bus 333 6.8 Extended Bus Timing 334 6.9 Instruction Timing 335			
5.4 Notation and Binary Encoding 281 5.4.1 Assembly Language Syntax 282 5.4.2 Condition Codes and Flag Settings 282 5.5 Instruction Summary 284 5.6 Instruction Descriptions and Formats 285 Chapter 6. External Interface (Z8601, Z8611) 6.1 Introduction 329 6.2 Pin Description 329 6.3 Configuring for External Memory 330 6.4 External Stacks 331 6.5 Data Memory 331 6.6 Bus Operation 332 6.6.1 Address Strobe (\overline{AS}) 332 6.6.2 Data Strobe (\overline{DS}) 332 6.6.3 External Memory Operations 333 6.6.4 External Memory Operations 333 6.7 Shared Bus 333 6.8 Extended Bus Timing 334 6.9 Instruction Timing 335	5.3	Condition Codes	
5.4.1 Assembly Language Syntax 282 5.4.2 Condition Codes and Flag Settings 282 5.5 Instruction Summary 284 5.6 Instruction Descriptions and Formats 285 Chapter 6. External Interface (Z8601, Z8611) 6.1 Introduction 329 6.2 Pin Description 329 6.3 Configuring for External Memory 330 6.4 External Stacks 331 6.5 Data Memory 331 6.6 Bus Operation 332 6.6.1 Address Strobe (\overline{AS}) 332 6.6.2 Data Strobe (\overline{DS}) 332 6.6.3 External Memory Operations 333 6.8 External Memory Operations 333 6.8 Extended Bus Timing 334 6.9 Instruction Timing 335			
5.4.2 Condition Codes and Flag Settings 282 5.5 Instruction Summary 284 5.6 Instruction Descriptions and Formats 285 Chapter 6. External Interface (Z8601, Z8611) 6.1 Introduction 329 6.2 Pin Description 329 6.3 Configuring for External Memory 330 6.4 External Stacks 331 6.5 Data Memory 331 6.6.1 Address Strobe (\overline{AS}) 332 6.6.2 Data Strobe (\overline{DS}) 332 6.6.3 External Memory Operations 332 6.7 Shared Bus 333 6.8 Extended Bus Timing 334 6.9 Instruction Timing 335			
5.4.2 Condition Codes and Flag Settings 282 5.5 Instruction Summary 284 5.6 Instruction Descriptions and Formats 285 Chapter 6. External Interface (Z8601, Z8611) 6.1 Introduction 329 6.2 Pin Description 329 6.3 Configuring for External Memory 330 6.4 External Stacks 331 6.5 Data Memory 331 6.6.1 Address Strobe (\overline{AS}) 332 6.6.2 Data Strobe (\overline{DS}) 332 6.6.3 External Memory Operations 332 6.7 Shared Bus 333 6.8 Extended Bus Timing 334 6.9 Instruction Timing 335		5.4.1 Assembly Language Syntax	
5.5 Instruction Summary			
5.6 Instruction Descriptions and Formats 285 Chapter 6. External Interface (Z8601, Z8611) 6.1 Introduction 329 6.2 Pin Description 329 6.3 Configuring for External Memory 330 6.4 External Stacks 331 6.5 Data Memory 331 6.6 Bus Operation 332 6.6.1 Address Strobe (A5) 332 6.6.2 Data Strobe (D5) 332 6.6.3 External Memory Operations 333 6.6.4 Instruction Timing 333			
5.6 Instruction Descriptions and Formats 285 Chapter 6. External Interface (Z8601, Z8611) 6.1 Introduction 329 6.2 Pin Description 329 6.3 Configuring for External Memory 330 6.4 External Stacks 331 6.5 Data Memory 331 6.6 Bus Operation 332 6.6.1 Address Strobe (A5) 332 6.6.2 Data Strobe (D5) 332 6.6.3 External Memory Operations 333 6.6.4 Instruction Timing 333	5.5	Instruction Summary	
Chapter 6. External Interface (Z8601, Z8611) 6.1 Introduction 329 6.2 Pin Description 329 6.3 Configuring for External Memory 330 6.4 External Stacks 331 6.5 Data Memory 331 6.6 Bus Operation 331 6.6.1 Address Strobe (A5) 332 6.6.2 Data Strobe (D5) 332 6.6.3 External Memory Operations 333 6.6.4 Bus Imming 333 6.7 Shared Bus 333 6.8 Extended Bus Timing 334 6.9 Instruction Timing 335			
6.1 Introduction 329 6.2 Pin Description 329 6.3 Configuring for External Memory 330 6.4 External Stacks 331 6.5 Data Memory 331 6.6 Bus Operation 331 6.6.1 Address Strobe (A5) 332 6.6.2 Data Strobe (D5) 332 6.6.3 External Memory Operations 333 6.6.7 Shared Bus 333 6.8 Extended Bus Timing 334 6.9 Instruction Timing 335			
6.2 Pin Description	Chap	ter 6. External Interface (Z8601, Z8611)	6
6.3 Configuring for External Memory	6.1	Introduction	
6.4 External Stacks	6.2	Pin Description	
6.5 Data Memory	6.3	Configuring for External Memory	
6.5 Data Memory	6.4	External Stacks	
6.6 Bus Operation	6.5		
6.6.2 Data Strobe (DS)	6.6		
6.6.2 Data Strobe (DS)			
6.6.2 Data Strobe (DS)		6.6.1 Address Strobe (AS)	
6.6.3 External Memory Operations			
6.7 Shared Bus			
6.8 Extended Bus Timing			
6.8 Extended Bus Timing	6.7	Shared Bus	
6.9 Instruction Timing			
	6.10	Reset Conditions	

Chapter 7. External Interface (Z8681, Z8682) 7.1 Introduction 339 7.2 Pin Descriptions 339 7.3 Configuring Port 0 340 7.3.1 Z8681 Initialization 340 7.3.2 Z8682 Initialization 340 7.3.3 Read/Write Operations 341 7.4 External Stacks 342 7.5 Data Memory 342 7.6 Bus Operation 343 7.6.1 Address Strobe (AS) 343 7.6.2 Data Strobe (DS) 343 7.7 Extended Bus Timing 343 7.8 Instruction Timing 344 7.9 Z6681 Reset Conditions 344 7.10 Z8682 Reset conditions 344	2
7.1 Introduction 339 7.2 Pin Descriptions 339 7.3 Configuring Port 0 340 7.3.1 Z8681 Initialization 340 7.3.2 Z8682 Initialization 341 7.3.3 Read/Write Operations 342 7.4 External Stacks 342 7.5 Data Memory 342 7.6 Bus Operation 343 7.6.1 Address Strobe (AS) 343 7.6.2 Data Strobe (AS) 343 7.7 Extended Bus Timing 343 7.7 Extended Bus Timing 344 7.9 Z8681 Reset Conditions 344	2
7.2 Pin Descriptions	
7.3 Configuring Port 0 340 7.3.1 Z8681 Initialization 340 7.3.2 Z8682 Initialization 341 7.3.3 Read/Write Operations 341 7.4 External Stacks 342 7.5 Data Memory 342 7.6 Bus Operation 343 7.6.1 Address Strobe (AS) 343 7.6.2 Data Strobe (DS) 343 7.7 Extended Bus Timing 343 7.8 Instruction Timing 344 7.9 Z8681 Reset Conditions 344	
7.3.1 Z8681 Initialization 340 7.3.2 Z8682 Initialization 341 7.3.3 Read/Write Operations 342 7.4 External Stacks 342 7.5 Data Memory 342 7.6 Bus Operation 343 7.6.1 Address Strobe (AS) 343 7.6.2 Data Strobe (DS) 343 7.7 Extended Bus Timing 343 7.8 Instruction Timing 344 7.9 Z8681 Reset Conditions 344	
7.3.2 Z8682 Initialization 341 7.3.3 Read/Write Operations 342 7.4 External Stacks 342 7.5 Data Memory 342 7.6 Bus Operation 343 7.6.1 Address Strobe (AS) 343 7.6.2 Data Strobe (DS) 343 7.7 Extended Bus Timing 343 7.8 Instruction Timing 344 7.9 Z8681 Reset Conditions 344 7.10 Z8682 Reset Conditions 344	
7.3.2 Z8682 Initialization 341 7.3.3 Read/Write Operations 342 7.4 External Stacks 342 7.5 Data Memory 342 7.6 Bus Operation 343 7.6.1 Address Strobe (AS) 343 7.6.2 Data Strobe (DS) 343 7.7 Extended Bus Timing 343 7.8 Instruction Timing 344 7.9 Z8681 Reset Conditions 344 7.10 Z8682 Reset Conditions 344	
7.3.3 Read/Write Operations 342 7.4 External Stacks 342 7.5 Data Memory 342 7.6 Bus Operation 343 7.6.1 Address Strobe (AS) 343 7.6.2 Data Strobe (DS) 343 7.7 Extended Bus Timing 343 7.8 Instruction Timing 344 7.9 Z8681 Reset Conditions 344 7.10 Z8682 Reset Conditions 344	
7.4 External Stacks 342 7.5 Data Memory 342 7.6 Bus Operation 343 7.6.1 Address Strobe (AS) 343 7.6.2 Data Strobe (DS) 343 7.7 Extended Bus Timing 343 7.8 Instruction Timing 344 7.9 Z8681 Reset Conditions 344 7.10 Z8682 Reset Conditions 344	
7.5 Data Memory	
7.5 Data Memory	
7.6 Bus Operation	
7.6.1 Address Strobe (AS) 343 7.6.2 Data Strobe (DS) 343 7.7 Extended Bus Timing 343 7.8 Instruction Timing 344 7.9 Z8681 Reset Conditions 344 7.10 Z8682 Reset Conditions 344	
7.6.2 Data Strobe (DS) 343 7.7 Extended Bus Timing 343 7.8 Instruction Timing 344 7.9 Z8681 Reset Conditions 344 7.10 Z8682 Reset Conditions 344	
7.6.2 Data Strobe (DS) 343 7.7 Extended Bus Timing 343 7.8 Instruction Timing 344 7.9 Z8681 Reset Conditions 344 7.10 Z8682 Reset Conditions 344	
7.7 Extended Bus Timing	
7.8 Instruction Timing	
7.8 Instruction Timing	
7.9 Z8681 Reset Conditions	
7.10 Z8682 Reset Conditions	
Chapter 8. Reset and Clock	
	8
8.1 Reset	
8.2 Clock	
8.3 Power-down Operation	
8.4 Test Mode	
8.4.1 Interrupt Testing	
8.4.2 ROMless Operation	
Chapter 9. I/O Ports	Q
9.1 Introduction	
9.1 Introduction	
9.1.1. Node Pariston	
9.1.1 Mode Registers	
9.1.2 Input and Output Registers	
9.2 Port 0	
9.2 Port 0	
9.2.1 Read/Write Operations	
9.2.2 Handshake Operation	
9.3 Port 1	
9.3.1 Read/Write Operations	
9.3.2 Handshake Operation	

Table Of Contents (Continued)

		dugten pro ji
9.4	Port 2	9
	9.4.1 Read/Write Operations	
9.5	Port 3	
	9.5.1 Read/Write Operations	
9.6 9.7	Port Handshake	-
Chapt	ter 10. Interrupts	10
10.1 10.2	Introduction	
· ·	10.2.1 External Interrupt Sources	
10.3 10.4	Interrupt Request Register Logic and Timing	
	10.4.1 Interrupt Priority Register Initialization 364 10.4.2 Interrupt Mask Register Initialization 365 10.4.3 Interrupt Request Register Initialization 365	
10.5 10.6	IRQ Software Interrupt Generation	
	10.6.1 Vectored Interrupt Cycle Timing	
10.7	Polled Processing	
10.8	Reset Conditions	

	r de aire		n den sen stellen de krange versen kommen in sin sin den sindere en sin sin sindere der sindere sindere sinder Andere sindere s
Chapt	er 11.	Counter/Timers	
11.1	Introd	duction	•••••• 369
11.2	Presca	alers and Counter/Timers	••••••• 370
11.3	Counte	er/Timer Operation	• • • • • • • • • 371
	11 7 1	1 Land and Frankla Court Ditta	071
		1 Load and Enable Count Bits	
	11.2.2	2 Prescaler operations	
11.4	TOUT M	Modes	••••••
11.5	T _{TN} Mo	odes	
	10		
	11.5.1	1 External Clock Input Mode	••••••••• 374
	11.5.2	2 Gated Internal Clock Mode	••••••
	11.5.3	3 Triggered Input Mode	•••••
	11.5.4	4 Retriggerable Input Mode	• • • • • • • • • 376
11.6	Cascad	ding Counter/Timers	376
11.7	Reset	Conditions	•••••••• 376
Chapt	er 12.	Serial I/O	12
12.1	Introd	duction	
12.2	Bit Ra	ate Generation	
12.3	Receiv	ver Operation	
	12.3.1	1 Receiver Shift Register	
	12.3.2	2 Overwrites	
	12.3.3	3 Framing Errors	
	12.3.4	4 Parity	
·	_		
12.4	Iransm	mitter Operation	
	40 / 4	4.0.11	000
	12.4.1		
	12.4.2	2 Parity	
12.5	Reset	Conditions	
Appen	dix A.	Pin Descriptions and Functions	
A.1	Develo	opment Device (Z8612)	
A.2		pack Emulator (Z8603/13)	
Appen	dix B.	Control Registers	
			2
Appen	dix C.	Opcode Map	

Chapter 1 Z8 Family Overview

1.1 INTRODUCTION

This chapter provides an overview of the architecture and features of the Z8 Family of products, with particular emphasis on those features that set this microcomputer apart from earlier microcomputers. Detailed information about the architecture, address spaces and modes, instruction set, external interface, timing, input/output operations, and interrupts can be found in subsequent chapters of this manual.

1.2 FEATURES

The Z8 microcomputer introduces a new level of sophistication to single-chip architecture. Compared to earlier single-chip microcomputers, the Z8 offers faster execution; more efficient use of memory; more sophisticated interrupt, input/output and bit-manipulation capabilities; and easier system expansion.

Z8 products offer the standard on-chip functions of earlier microcomputers, including:

- 2K or 4K bytes of ROM
- 144 8-bit registers
- 32 lines of programmable I/O
- Clock oscillator
- Arithmetic logic unit
- Parallel and serial ports

Beyond these basic features, the Z8 Family offers such advanced characteristics as:

- Two counter/timers
- Six vectored interrupts
- UART for serial I/O communication
- Stack functions
- Power-down option
- TTL compatibility
- Optimized instruction set
- BASIC/Debug interpreter

All members of the Z8 Family are variations of the basic Z8 microcomputer, the Z8601/11. The Z8 Family includes a development device (Z8612), a ROMless device (Z8681/82), BASIC/Debug Interpreter (Z8671), a Protopack emulator (Z8603/13), as well

as the basic microcomputer. These products offer all the parts and development tools necessary for systems development (both hardware and software prototyping), field trials (pre-production) and full production. For prototyping and preproduction, or where code flexibility is important, the Z8603/13 Protopack, 2K and 4K EPROM-based parts are the most appropriate. The ROM-based Z8601/11 microcomputers are used in high-volume production applications after the software has been perfected. For ROMless applications, two versions of the Z8 microcomputer are available: the 40-pin Z8681/82 and the 64-pin Z8612. In addition, there is a military version of the Z8611 4K ROM device. available in both 40-pin ceramic and 44-pin leadless chip carrier packages.

The Z8671 MCU is a complete microcomputer preprogrammed with a BASIC/Debug Interpreter. This device, operating with both external ROM or RAM and on-chip memory registers, is suitable for most industrial control applications, or whenever fast and efficient program development is necessary.

The Z8 microcomputer is well-suited for dedicated control applications in real-time mode. Since speed is a key consideration in such applications, the Z8 Family is available in both 8 and 12 MHz versions, supported by either of two development modules: the Development Module $(\overline{\text{DM}})$ or the Z-SCAN 8. The Z-SCAN module provides (ICE) incircuit emulation capability.

1.2.1 Instruction Set

The Z8 instruction set, consisting of 43 basic instructions, is optimized for high-code density and reduced execution time. The 47 instruction types and six addressing modes--together with the ability to operate on bits, 4-bit words, BCD digits, 8-bit bytes, and 16-bit words--make for a code-efficient, flexible microcomputer.

1.2.2 Architecture

Z8 architecture offers more flexibility and performance than previous A/B accumulator designs. All 128 general-purpose registers, including dedicated I/O port registers, can be used as accumulators. This eliminates the bottleneck commonly found in A/B devices, particularly in highspeed applications such as disk drives, printers and terminals. In addition, the registers can be used as address pointers for indirect addressing, as index registers or for implementing an on-chip stack. Speed of execution and smooth programming are supported by a "working register area"--short 4-bit register addresses.

1.3 MICROCOMPUTERS (28601/28611)

The Z8 can be a stand-alone microcomputer with either 2K bytes (Z8601) or 4K bytes (Z8611) of internal ROM, a traditional microprocessor that can manage up to 124K bytes (Z8601) or 120K bytes (Z8611) of external memory, or a parallel processing element in a system with other processors and peripheral controllers linked by a Z-BUS. In all configurations, a large number of device pins are available for I/O. Key features of the Z8601/11 microcomputer include:

- o RCH ZK-byte (Z8601) or AK-byte (Z8611) Program Mamory. This ROM is mask-programmed during production with user-provided programs.
- o 144-byte RAM Register File. The internal register organization of the Z8 microcomputer centers around a 144-byte file composed of 124 general-purpose registers, 16 status and control registers, and 4 I/O port registers. Either an 8-bit or a 4-bit address mode can be used to access the register file. When the 4-bit mode is used, the register file is divided into 9 groups of 16 working registers each. A Register Pointer uses short-format instructions to quickly access any one of the nine groups. Use of the 4-bit addressing mode decreases access time and improves throughput.
- Progressible Counter/Timers. Two 8-bit counter/timer circuits are provided, each driven by its own prescaler. Both the counter/timers and their prescaler circuits are programmable.
- o UART (Universal Asynchronous Receiver Transmitter). A full-duplex UART is provided to control serial data communications. One of the on-chip counter/timer circuits provides the required bit rate input to enable the UART to operate at a maximum data transfer rate of 93.75K bits per second at a crystal frequency of 12 MHz.

Table 1-1 lists the basic characteristics of the members of the Z8 Family. As shown, the major differences between the products are in their physical packaging and the manner in which address space is handled. An overall description for each Z8 type is given in the following sections. Variations within each group are specified where applicable.

- o I/O Lines/Ports. The Z8 microcomputer provides 32 input/output lines, arranged as 4 8-bit ports. Under software control, the I/O ports (Ports 0, 1, 2, 3) can be programmed as input, output, or additional address lines. The I/O ports can also be programmed to provide timing, status signals, interrupt inputs and serial or parallel I/O (with or without handshake).
- o Vertored Interrupts. The Z8 MPU permits the use of six different interrupts from any of eight different cources. Four Port 3 lines (P30-P33), serial input pin (P30), the serial output pin (P37) and both counter/timer circuits may be interrupt sources. All interrupts are vectored and are both maskable end prioritized.
- o Occillator Circuit. An oscillator circuit that can be driven from an external clock or crystal is provided on the Z8 microcomputer. The oscillator will accept an input frequency of up to 12 MHz on the XTAL1 and XTAL2 pins provided.
- o **Optional Power-Down Feature.** This option permits normal input power to be removed from the chip without affecting the contents of the register file. The power-down function requires an external battery beckup system.

Pin functions and descriptions for the Z8601/11 microcomputer can be found in Chapter 6.

1.4 DEVELOPMENT DEVICE (28612)

A development device allows users to prototype a system with an actual hardware device and to develop the code that is eventually mask-programmed into the on-chip ROM of the Z8601 or Z8611 microcomputer. Development devices are also useful in applications where production volume does not justify the expense of a ROM system. The Z8612 development device is identical to its equivalent microcomputer, the Z8611, with the following exceptions:

- No internal ROM is provided, so that code is developed in an off-chip memory.
- The normally internal ROM address and data lines are buffered and brought out to external pins to interface with the external memory.
- Control lines are added to interface with external program memory.
- The device package is enlarged in order to accommodate the new control, address, and data lines.

Pin functions and descriptions for the development device can be found in the Appendix.

Product	Part Number	ROM Capacity (Bytes)	Programmable I/O Pins	Dedicated I/O Pins	PCB Footprint	Comments
2K ROM	Z8601	2K	32, 4 ports	8 Power, Control	40 Pin	Masked ROM part, used primarily for high volume production.
2K Protopack	Z8603	0	32, 4 ports	8 Power, Control plus 24 EPROM	40 Pin	Piggyback part used where program flexibility is required (prototyping).
4K ROM	Z8611	4К	32, 4 ports	8 Power, Control	40 Pin	Masked ROM part, used primarily for high volume production.
4K Develop- ment part	Z8612	0	32, 4 ports	8 Power, Control plus 24 external memory	64 Pin	ROMless part used primarily in development systems.
4K Protopack	Z8613	0	32, 4 ports	8 Power, Control plus 24 EPROM	40 Pin	Piggyback part used where program flexibility is required (prototyping).
BASIC/ Debug	Z8671	2K	32, 4 ports	8 Power, Control	40 Pin	BASIC/Debug part used in low volume applications.
ROM1ess	Z8681/82	2 0	24, 3 ports	8 Power, Control plus 8 external memory	40 Pin	Low cost ROMless production part with reduced I/O. Program memory is external

Table 1-1. Z8 Family of Products

272

1.5 PROTOPACK EMULATOR (Z8603/13)

The Protopack emulator devices, Z8603 and Z8613, are ROMLess versions of their equivalent microcomputers (Z8601 and Z8611, respectively). The emulators differ from development devices in two ways: they use the same pinout as the microcomputers, and an external ROM or EPROM can be plugged into the top of the package. The emulator package allows for flexibility of application, since it can be used in either prototype or final pc boards, yet still allows for program development.

When the final program is developed, it can be mask-programmed into the Z8601/11 which then replaces the emulator. The emulator is also useful in small volume applications where the cost of mask-programming is prohibitive or where program flexibility is desired.

Physical description for the Protopack emulator is found in the Appendix.

1.6 BASIC/DEBUG INTERPRETER (Z8671)

The Z8671 MCU is a complete microcomputer preprogrammed with a BASIC/Debug interpreter. BASIC/ Debug can directly address the Z8671's internal registers and all external memory. It can quickly examine and modify any external memory location or I/O port, and can call machine language subroutines to increase execution speed.

The Z8671 MCU has a combination of software and hardware that is ideal for most industrial control applications. Along with the functions mentioned above, this microcomputer has a self-contained line editor for interactive debugging which further speeds program development. In addition the BASIC/Debug Interpreter allows program execution on power-up or reset, without operator intervention.

Two kinds of memory exist in the Z8671 device: on-chip registers and external ROM or RAM. The BASIC/Debug interpreter is located in the 2K bytes of on-chip ROM. Maximum addressing capability is 62K bytes of external program memory and 62K bytes of data memory. In addition, 32 I/O lines, a 144byte register file, on-board UART and two counter/timers are provided.

Pin descriptions and functions are the same as those for the Z8601/11 basic microcomputer (Chapter 6).

1.7 ROMLESS MICROCOMPUTER (Z8681/82)

The Z8681 and Z8682 ROMless microcomputers provide virtually all of the functions of the standard Z8 microcomputer without the need to mask-program on-chip ROM. This microcomputer is similar to the Z8601 version except that there is no on-chip pro-Unlike the ROMless development and gram memory. Protopack devices the Z8681/82 has no additional address or address control lines nor does it carry a plug-in piggyback memory module. Use of external memory rather than internal ROM enables this Z8 device to be used in low volume applications or where code flexibility is required. The use of Ports 0 and 1 to interface external memory leaves 16 to 24 lines for I/O.

Since Port 1 is dedicated as an 8-bit multiplexed Address/Data bus, and Port 0 lines can be programmed as address bits, the resulting 16-bit addresses can directly address up to 64K bytes of memory for the Z8681 and 62K bytes for the Z8682. (The Z8682 MCU cannot address the lower 2K bytes of memory).

The address capability of the Z8681/82 can be doubled by programming output $P3_4$ of Port 3 as Data Memory (\overline{DM}) select signal. The two states of this signal can be used with the 16-bit addresses to identify two separate external address spaces, thus increasing external address space to 128K bytes for the Z8681 and 124K bytes for the Z8682.

Pin functions and descriptions for the Z8681/82 microcomputer can be found in Chapter 7.

1.8 APPLICATIONS

Z8 microcomputers are most often used in high-performance, dedicated applications. Such specialized functions were previously accomplished with TTL logic, TTL logic plus a low-end MCU, or a microprocessor and peripherals. Some typical applications include:

- Disc drive controller
- o Printer controller
- o Terminals
- o Modems
- o Industrial controllers
- o Key telephones
- Telephone switching systems
- o Arcade games and intelligent home games
- o Process control
- Intelligent instrumentation
- o Automotive mechanisms

Following are brief descriptions for a few Z8 applications.

Printers. Input data (typically transmitted via a terminal or computer) can be sent to the Z8 on either a serial or parallel port. The Z8 then transfers the data into the external RAM buffer via another parallel port, where it can operate on the data before output to the printing mechanism.

Disk. Disk operations are read or write, with input received from either the disk or the computer. Data is transferred to the buffer memory a sector (128, 256, 512, 1024 bytes) at a time via the Z8, operated on as required, and subsequently output to the disk or computer.

Terminal. Input is received from either the keyboard or a computer. The Z8 device must maintain at least an input buffer and often the screen RAM.

Chapter 2 Architectural Overview

2.1 INTRODUCTION

The Z8 is a versatile single-chip microcomputer. Because its multiplexed address/data bus is merged with several I/O-oriented ports, the Z8 can function as either an I/O-intensive or a memory-intensive microcomputer. One key advantage to this organization is that external memory can be addressed while maintaining many of the I/O lines. Figure 2-1 shows the Z8 block diagram.

2.2 ADDRESS SPACES

To provide for both I/O-intensive and memoryintensive applications, the Z8 supports three basic address spaces: o Program memory (internal and external)

- o Data memory (external)
- Register file (internal)

A maximum of 64K bytes of program memory are directly addressable. In the Z8601 and Z8611 microcomputers, internal program memory consists of a mask-programmed ROM. The size of this internal ROM is 2K bytes for the Z8601 and 4K bytes for the Z8611. In one member of the Z8 family, the Z8681, all of the program memory is externally addressable.

Data memory space is always external to the Z8 microcomputer and is 62K bytes in size for the Z8601 and Z8682, and 60K and 64K bytes in size respectively for the Z8611 and Z8681.




Figure 2-1. Z8 Block Diagram

2.3 REGISTER FILE

The Z8's register-oriented architecture centers around an internal register file composed of 124 general-purpose registers, 16 CPU and peripheral control registers, and 4 I/O port registers. All registers are eight bits. Any general-purpose register can be used as an accumulator, an address pointer, or an index, data, or stack register.

2.3.1 Register Pointer

A Register Pointer logically divides the register file into 9 working register groups of 16 registers each, which allows for fast context switching and shorter instruction formats.

2.3.2 Instruction Set

The Z8 CPU has an instruction set designed for the large register file. The instruction set provides a full complement of 8-bit arithmetic and logical operations. BCD operations are supported using a decimal adjustment of binary values, and 16-bit quantities for addresses and counters can be incremented and decremented. Bit manipulation and Rotate and Shift instructions complete the data manipulation capabilities of the Z8 system. No special I/O instructions are necessary since the I/O is mapped into the register file.

2.3.3 Data Types

The Z8 CPU supports operations on bits, BCD digits, bytes, and 2-byte words.

Bits in the register file can be tested, set, cleared, and complemented. Bits within a byte are numbered from 0 to 7 with bit 0 being the least significant (right-most) bit (Figure 2-2).




Figure 2-2. Bits in Register

Manipulation of BCD digits packed two-to-a-byte is accomplished by a Decimal Adjust instruction and a Swap instruction. Decimal Adjust is used after a binary addition or subtraction on BCD digits. Logical, Shift, Rotate and Load instructions operate on bytes in the register file. Bytes in data memory are only affected by Load instructions.

Sixteen-bit arithmetic instructions (Increment Word and Decrement Word) operate on words in the register file.

2.3.4 Addressing Modes

The addressing modes of the Z8 CPU are:

- Register
- Indirect Register
- Immediate
- Direct Address
- Indexed (with a short 8-bit displacement)
- Program Counter Relative

Register, Indirect Register, and Immediate addressing modes are available for Load, Arithmetic, Logical, Shift, Rotate, and Stack instructions. Conditional Jumps use both Direct Address and Program Counter Relative, while Jump and Call instructions use Direct Address and Indirect Register addressing modes.

2.4 I/O OPERATIONS

The Z8 has 32 pins dedicated to input and output. These lines are grouped into four ports of eight lines each. Ports can be programmed as input, output, or bidirectional. Under software control, the ports provide timing, status signals, address outputs, and serial or parallel I/O with or without handshake. Multiprocessor system configurations are also supported.

2.4.1 Timers

To unburden the program from real-time problems such as serial data communications and counting/ timing, the Z8 contains an on-chip universal asynchronous receiver/transmitter (UART) and two counter/timers with a large number of user-selectable modes. One on-chip timer provides the bit rate input to the UART during communications.

2.4.2 Interrupts

I/O operations can be interrupt-driven or polled. The Z8 supports six vectored interrupts that can be masked and prioritized.

2.5 OSCILLATOR

The Z8 offers an on-chip oscillator and an optional power-down mechanism that can be used to maintain the contents of the register file with a low-power battery.

2.6 PROTOPACK

The Z8 Protopack allows the user to prototype system hardware and develop software that is eventually to be mask-programmed into the on-chip ROM of the 2K byte (Z8601) or the 4K byte (Z8611) version of the Z8.

Chapter 3 Address Spaces

			·	CONTROLING CONTROL CONTROL
3.1 INTRODUCTION	DEC		HEX	IDENTIFIERS
	255	STACK POINTER (BITS 7-0)	FF	SPL
Three address spaces are available in the Z8	254	STACK POINTER (BITS 15-8)	FE	SPH ,
microcomputer:	253	REGISTER POINTER	FD	RP
	252	PROGRAM CONTROL FLAGS	FC	FLAGS
o The CPU Register File contains addresses for	251	INTERRUPT MASK REGISTER	FB	IMR
all general-purpose, peripheral, control, and	250	INTERRUPT REQUEST REGISTER	FA	IRQ
I/O port registers.	249	INTERRUPT PRIORITY REGISTER	F9	IPR
	248	PORTS 0-1 MODE	F8	P01M
• The CPU Program Memory contains addresses for	247	PORT 3 MODE	· F7	РЗМ
all memory locations having executable code	246	PORT 2 MODE	F6	P2M
and/or data.	245	T0 PRESCALER	F5	PRE0
	244	TIMER/COUNTER 0	F4	ТО
• The CPU Data Memory contains addresses for all	243	T1 PRESCALER	F3	PRE1
memory locations that hold data only.		TIMER/COUNTER 1	F2	T1
	241	TIMER MODE	F1	TMR
These address spaces are described in detail in	240	SERIAL I/O	FO	SIO
the following sections.		NOT IMPLEMENTED		
3.2 CPU REGISTER FILE	127		7F	
The register file totals 256 consecutive bytes, of which 144 have been implemented. (Unused register space is reserved for future expansion.) The reg- ister file consists of 4 I/O ports (RO-R3), 124		GENERAL-PURPOSE REGISTERS		
general-purpose registers (R4-R127), 9 peripheral registers (R240-R248), and 7 control registers	4		04	
(R249-R255). Figure 3-1 shows the layout of the	3	PORT 3	03	P3
register file, including register names, loca-		PORT 2	02	P2
tions, and identifiers.	1.	PORT 1	01	P1
	0	PORT 0	00	PO '

Figure 3-1. Register File




Figure 3-2. 16-Bit Register Addressing

register (Figure 3-2).

registers using Direct, Indirect, or Indexed

addressing. All 144 registers can be referenced or modified by any instruction that accesses an 8-bit register, without the need for special instructions. Registers accessed as 16-bits are

treated as even-odd register pairs (there are 72 valid pairs). In this case, the data's MSB is

stored in the even-numbered register, while the LSB goes into the next higher odd-numbered

Address Spaces

By using logical instructions and a mask, individual bits within registers can be accessed for bit set, bit clear, bit complement, or bit test operations. For example, the instruction AND R, MASK performs a bit clear operation.

When instructions are executed, registers are read when defined as sources and written when defined as destinations. All general-purpose registers function as accumulators, address pointers, index registers, stack areas, or scratchpad memory.

28 instructions can access 8-bit registers and register pairs (16-bit) using either 4-bit or 8-bit address fields. With 4-bit addressing, the register file is logically divided into 9 groups of 16 working registers as shown in Figure 3-3. A Register Pointer (one of the control registers) contains the base address of the active working register group.

When accessing one of the working registers, the 4-bit address is concatenated with the upper four bits of the Register Pointer, thus forming an 8-bit address. Figure 3-4 illustrates this operation. Since working registers are typically specified by short format instructions, there are fewer bytes of code needed, which reduces execution time. In addition, when processing interrupts or changing tasks, the Register Pointer speeds context switching. A special Set Register Pointer (SRP) instruction sets the contents of the Register Pointer.

3.2.1 Error Conditions

Registers must be correctly used because certain conditions produce inconsistent results and should be avoided:

- Registers R243 and R245-R249 are write-only registers. If an attempt is made to read these registers, %FF is returned (% is a prefix that indicates hexadecimal notation).
- When register R253 (Register Pointer) is read, all Os are returned in the least significant four bits.





Figure 3-3. Working Register Groups





- When registers RO and R1 (Ports O and 1) are defined as address outputs, they will return 1s in each address bit location when read.
- Writing to bits which are defined as address output, timer output, serial output, or handshake output will have no effect.
- Instruction DJNZ uses a general register as a counter. Only registers R4-R127 can be used with this instruction.

3.3 CPU CONTROL AND PERIPHERAL REGISTERS

The Z8 control registers govern the operation of the CPU. Any instruction that references the register file can access these control registers. Available control registers are:

- Interrupt Priority register (IPR)
- Interrupt Mask register (IMR)
- Interrupt Request register (IRQ)
- Program Control flags (FLAGS)
- Register Pointer (RP)
- Stack Pointer high-byte (SPH)
- Stack Pointer low-byte (SPL)

The Z8 uses a 16-bit Program Counter (PC) to determine the sequence of current program instructions. The PC is not an addressable register.

Peripheral registers are used to transfer data, configure the operating mode, and control the operation of the on-chip peripherals. Any instruction that references the register file can access peripheral registers. The peripheral registers are:

Ø	Serial I/O	(SIO)
0	Timer Mode	(TMR)

- o Timer/Counter 0 (TO)
- TO Prescaler (PREO)
- o Timer/Counter 1 (T1)
- T1 Prescaler (PRE1)
- o Port 0-1 Mode (P01M)
- Port 2 Mode (P2M)
- o Port 3 Mode (P3M)

In addition, the four port registers (PO-P3) are considered to be peripheral registers.

The functions and applications of control and peripheral registers are described in subsequent sections of this manual.

3.4 CPU PROGRAM MEMORY

The Z8 can access 64K bytes of program memory with the 16-bit Program Counter. In the Z8601, the lower 2K bytes of the program memory address space are internal ROM, while in the Z8611 the lower 4K bytes are internal ROM. In the Z8682 the lower 2K bytes are not accessible.

To access program memory outside the on-board ROM space, Port 0 and Port 1 can be configured as a memory interface. For example, Port 1 as a multiplexed Address/Data port (AD_0-AD_7) provides Address lines A_0-A_7 and Data lines D_0-D_7 . Port 0 can be configured for an additional four or eight address lines $(A_8-A_{11} \text{ or } A_8-A_{15})$. This memory interface is supported by the control lines \overline{AS} (Address Strobe), \overline{DS} (Data Strobe) and R/\overline{W} (Read/Write).

In the ROMless Z8681 version, Port 1 is automatically a multiplexed Address/Data port. Port 0 must be configured for additional address lines as needed.

The first 12 bytes of program memory are reserved for the interrupt vectors. Addresses 0-11 contain six 16-bit vectors that correspond to the six available interrupts. Figure 3-5 illustrates the order of 16-bit data stored in program memory.




Figure 3-5a. Z8601 Program Memory Map

Address Spaces




Figure 3-5b. Z8611 Program Memory Map




Figure 3-5c. Z8681 Program Memory Map

LOCATION OF FIRST BYTE OF INSTRUCTION EXECUTED AFTER RESET	65535	EXTERNAL ROM OR RAM
	2066	*
	2065	IRQ5
		IRQ5
		JP
		IRQ4
		IRQ4
		JP
		IRQ3
·.		IRQ3
	× .	JP
	2056	IRQ2
	2055	IRQ2
	2054	JP
	2053	IRQ1
	2052	IRQ1
	2051	JP
	2050	IRQ0
	2049	IBQ0
	2048	JP
	2047	
		NOT ADDRESSABLE

Figure 3-5d. Z8682 Program Memory Map

When an interrupt occurs, the address stored in the interrupt's vector location points to a service routine. This routine assumes program control.

The first 2K bytes of program memory are not addressable in the Z8682 ROMless version. Beginning at address 2048 the first 18 bytes contain interrupt vectors which are Jump Direct instructions. When an interrupt occurs, the Z8682 executes the corresponding Jump to interrupt.

The first address available for a user program is location 12. This address is loaded into the Program Counter after a hardware reset.

The first address available for a user program in the Z8682 is location 2066 (Hexadecimal %812). This address is loaded into the Program Counter after a hardware reset.

Address Spaces

3.5 CPU DATA MEMORY

Up to 64K bytes of external data memory can be accessed in the Z8 microcomputer. As shown in Figure 3-6, the origin, and hence, the actual size of data memory is device-dependent. The origin of data memory is the same as the starting address of external program memory.

Like external program memory, external data memory Address/Data lines are provided by Port 1 for 8-bit addresses, and by Ports 0 and 1 for 12-bit and 16-bit addresses.

External data memory can be included with or separated from the external program memory addressing space. When data memory is separated from program memory, the Data Memory output $(\overline{\text{DM}})$ is used to select between data and program memories.




Figure 3-6a. Z8601 or Z8682 Data Memory Map




Figure 3-6b. Z8611 Data Memory Map





Figure 3-6c. Z8681 Data Memory Map


Address Spaces

3.6 CPU STACKS

Stack operations can occur in either the register file or data memory. Under software control, Port O and 1 Mode register (R258) selects stack location.

The register pair R254 and R255 forms the 16-bit Stack Pointer (SP) which is used for all stack operations. The stack address is stored with the MSB in R254 and LSB in R255 (Figure 3-7).





The stack address is decremented prior to a Push operation and incremented after a Pop operation. The stack address always points to the data stored on the top-of-stack. The Z8 stack is a return stack for Call instructions and interrupts as well as a data stack. During a Call instruction, the contents of the PC are saved on the stack. The PC is restored during a Return instruction. Interrupts cause the contents of the PC and Flag register to be saved on the stack. The IRET instruction restores them (Figure 3-8).

When the Z8 is configured for an internal stack (i.e., using the register file), register R255 serves as the Stack Pointer. The value in R254 is ignored and can be used as a general-purpose register. However, an overflow or underflow can occur when stack address is incremented or decremented during normal stack operations.




Figure 3-8. Stack Operations

Chapter 4 Address Modes

4.1 INTRODUCTION

The Z8 microcomputer provides six addressing modes:

- Register (R)
- Indirect Register (IR)
- Indexed (X)
- Direct (D)
- Relative (RA)
- Immediate (IM)

With the exception of immediate data and condition codes, all operands are expressed as register file, program memory, or data memory addresses. Registers are accessed using 8-bit addresses in the range 0-127 and 240-255.

Working registers are accessed using 4-bit addresses in the range 0-15. The address of the register being accessed is formed by the concatenation of the upper four bits in the Register Pointer (R253) with the 4-bit working register address supplied by the instruction.


Registers can be used in pairs to designate 16-bit values or memory addresses. A register pair must be specified as an even-numbered address in the range 0, 2,...., 14.

Addressing modes are instruction-specific. Section 5.4 discusses each addressing mode as it corresponds to particular instructions.

In the following definitions, the use of "register" also implies register pair, working register, or working register pair.

4.2 REGISTER ADDRESSING (R)

In the Register addressing mode, the operand value is the contents of the specified register or register pair (Figures 4-1 and 4-2).



284

4.3 INDIRECT REGISTER ADDRESSING (IR)

In the Indirect Register addressing mode, the contents of the specified register is the address of the operand (Figures 4-3 and 4-4).

Depending upon the instruction selected, the address points to a register, program memory, or an external data memory location.

When accessing program memory or external data memory, register pairs or working register pairs are used to hold the 16-bit addresses.

4.4 INDEXED ADDRESSING (X)

The Indexed addressing mode is used only by the Load (LD) instruction. An indexed address consists of a register address offset by the contents of a designated working register (the Index). This offset is added to the register address to obtain the address of the operand. Figure 4-5 illustrates this addressing convention.




Figure 4-3. Indirect Register Addressing to Register File


Figure 4-4. Indirect Register Addressing to Program or Data Memory

4.5 DIRECT ADDRESSING (DA)

The Direct addressing mode, as shown in Figure 4-6, specifies the address of the next instruction to be executed. Only the Conditional Jump (JP) and Call (CALL) instructions use this addressing mode.

4.6 RELATIVE ADDRESSING (RA)

In the Relative addressing mode, illustrated in Figure 4-7, the instruction specifies a two's-complement signed displacement in the range of -128 to +127. This is added to the contents of the PC to obtain the address of the next instruction to be executed. The PC (prior to the add) consists of the address of the instruction following the Jump Relative (JR) or Decrement and Jump if Nonzero (DJNZ) instruction. JR and DJNZ are the only instructions that use this addressing mode.








Figure 4-6. Direct Addressing

Figure 4-7. Relative Addressing

4.7 IMMEDIATE DATA ADDRESSING (IM)

Immediate data is considered an "addressing mode" for the purposes of this discussion. It is the only addressing mode that does not indicate a register or memory address as the source operand; the operand value used by the instruction is the value supplied in the operand field itself. Because an immediate operand is part of the instruction, it is always located in the program memory address space.

	INSTRUCTION	
	OPERATION	
WORD(S)	OPERAND	

THE OPERAND VALUE IS IN THE INSTRUCTION.

Figure 4-8. Immediate Data Addressing

5.1 FUNCTIONAL SUMMARY

Z8 instructions can be divided functionally into the following eight groups:

- Load.
- Arithmetic
- Logical
- Program Control
- Bit Manipulation
- Block Transfer
- Rotate and Shift
- CPU Control

The following summary shows the instructions belonging to each group and the number of operands required for each. The source operand is "src", "dst" is the destination operand, and "cc" is a condition code.

Load Instructions

	,		
Mnemonic	Operands	Instruction	
CLR	dst	Clear	,
LD	dst,src	Load	
LDC	dst,src	Load Constant	
LDE	dst,src	Load External	
POP	dst	Рор	
PUSH	SIC	Push	

Arithmetic Instructions

Mnemonic	Operands	Instruction
ADC	dst,src	Add With Carry
ADD	dst,src	Add
CP	dst,src	Compare
DA	dst	Decimal Adjust
DEC	dst	Decrement
DECW	dst	Decrement Word
INC	dst	Increment
INCW	dst	Increment Word
SBC	dst,src	Subtract With Carry
SUB	dst,src	Subtract

Chapter 5 Instruction Set

Logical Instructions

Mnemonic	Operands	Instruction
AND	dst,src	Logical And
COM	dst	Complement
OR	dst,src	Logical Or
XOR	dst,src	Logical Exclusive Or

Program-Control Instructions

Mnemonic	Operands	Instruction
CALL	dst	Call Procedure
DJNZ	r,dst	Decrement and Jump NonO
IRET		Interrupt Return
JP	cc,dst	Jump
JR	cc,dst	Jump Relative
RET		Return

Bit-Manipulation Instructions

Mnemonic	Operands	Instruction
TCM	dst,src	Test Complement Under Mask
тм	dst,src	Test Under Mask
AND	dst,src	Bit Clear
OR	dst,src	Bit Set
XOR	dst,src	Bit Complement

Block-Transfer Instructions

Mnemonic LDCI	•	Instruction Load Constant Auto-	-
		increment	
LDEI	dst,src	Load External Auto- increment	•

Rotate and Shift Instructions

Mnemonic	Operands	Instruction
RL	dst	Rotate Left
RLC	dst	Rotate Left Through Carry
RR	dst	Rotate Right
RRC	dst	Rotate Right Through Carry
SRA	dst	Shift Right Arithmetic
SWAP	dst	Swap Nibbles

Instruction Set

CPU Control Instructions

Mnemonic	Operand	Instruction
CCF		Complement Carry Flag
DI		Disable Interrupts
EI		Enable Interrupts
NOP		No Operation
RCF		Reset Carry Flag
SCF		Set Carry Flag
SRP	STC	Set Register Pointer

5.2 PROCESSOR FLAGS

The Flag register (R252) informs the user about the current status of the Z8. The flags and their bit positions in the Flag register are shown in Figure 5-1.

R252 FLAGS Flag Register

(FC_H; Read/Write)




Figure 5-1. Flag Register

The Z8 Flag register contains six bits of status information which are set or cleared by CPU operations. Four of the bits (C, V, Z and S) can be tested for use with conditional Jump instructions. Two flags (H, D) cannot be tested and are used for BCD arithmetic.

The two remaining bits in the Flag register (F1, F2) are available to the user, but they must be set or cleared by instruction and are not usable with conditional Jumps.

As with bits in the other control registers, Flag register bits can be set or reset by instructions; however, only those instructions that do not affect the flags as an outcome of the execution should be used (e.g., Load Immediate).

5.2.1 Carry Flag (C)

The Carry flag is set to 1 whenever the result of an arithmetic operation generates a carry out of or a borrow into the high order bit 7; otherwise, the Carry flag is cleared to 0.

Following Rotate and Shift instructions, the Carry flag contains the last value shifted out of the specified register.

An instruction can set, reset, or complement the Carry flag.

RETI changes the value of the Carry flag when the saved Flag register is restored.

5.2.2 Zero Flag (Z)

For arithmetic and logical operations, the Zero flag is set to 1 if the result is zero; otherwise, the Zero flag is cleared.

If the result of testing bits in a register is 0, the Zero flag is set to 1; otherwise the flag is cleared.

If the result of a Rotate or Shift operation is 0, the Zero flag is set to 1; otherwise, the flag is cleared.

RETI changes the value of the Zero flag when the saved Flag register is restored.

5.2.3 Sign Flag (S)

The Sign flag stores the value of the most significant bit of a result following arithmetic, logical, Rotate, or Shift operations.

When performing arithmetic operations on signed numbers, binary two's complement notation is used to represent and process information. A positive number is identified by a 0 in the most significant bit position, and therefore, the Sign flag is also 0.

A negative number is identified by a 1 in the most significant bit position, and therefore, the Sign flaq is also 1.

RETI changes the value of the Zero flag when the saved Flag register is restored.

5.2.4 Overflow Flag (V)

For signed arithmetic, Rotate, and Shift operations, the Overflow flag is set to 1 when the result is greater than the maximum possible number (> 127) or less than the minimum possible number (< -128) that can be represented in two's complement form. The flag is set to 0 if no overflow occurs.

Following logical operations, the Overflow flag is set to $\ensuremath{\mathsf{0}}\xspace$

RETI changes the value of the Overflow flag when the saved Flag register is restored.

5.2.5 Decimal-Adjust Flag (D)

The Decimal-adjust flag is used for BCD arithmetic. Since the algorithm for correcting BCD operations is different for addition and subtraction, this flag specifies what type of instruction was last executed so that the subsequent Decimal Adjust (DA) operation can function properly. Normally, the Decimal-adjust flag cannot be used as a test condition.

After a subtraction, the Decimal-adjust flag is set to 1; following an addition it is cleared to 0.

RETI changes the value of the Decimal-adjust flag when the saved Flag register is restored.

5.2.6 Half-Carry Flag (H)

The Half-carry flag is set to 1 whenever an addition generates a carry out of bit 3 (Overflow), or a subtraction generates a borrow into bit 3. The Half-carry flag is used by the Decimal Adjust (DA) instruction to convert the binary result of a previous addition or subtraction into the correct decimal (BCD) result. As in the case of the Decimal-adjust flag, the user does not normally access this flag.

RETI changes the value of the Half-carry flag when the saved Flag register is restored.

5.3 CONDITION CODES

Flags C, Z, S, and V control the operation of the "conditional" Jump instructions. Sixteen frequently useful functions of the flag settings are encoded in a 4-bit field called the condition code (CC), which forms bits 4-7 of the conditional instructions.

Section 5.4.2 lists the condition codes and the flag settings they represent.

5.4 NOTATION AND BINARY ENCODING

In the detailed instruction descriptions that make up the rest of this chapter, operands and status flags are represented by a notational shorthand. Operands (condition codes and address modes) and their notations are as follows:

Notation	Address Mode	Actual Operand/Range
CC	Condition Code	See condition code list below
Г.	Working register only	Rn: where n = 0-15
R	Register or working register	reg: where reg repre- sents a number in the range 0-127, 240-255
		Rn: where n = 0-15
RR	Register pair or working register pair	reg: where reg repre- sents an even number in the range 0-126, 240-254
		RRp: where p = 0, 2,,14
Ir	Indirect working register only	@ Rn: where n = 0-15
IR	Indirect register or working register	<pre>@ reg: where reg re- presents a number in the range 0-127, 240-255</pre>
		@ Rn: where n = 0-15
Irr	Indirect working register pair only	<pre>@ RRp: where p = 0, 2,,14</pre>
IRR	Indirect register pair or working register pair	@ reg: where reg re- sents an even number in the range 0-126, 240-254
		<pre>@ RRp: where p = 0, 2,,14</pre>

Notation	Address Mode	Actual Operand/Range	5.4.1 Assembly Language Syntax
X	Indexed	reg (Rn): where reg represent a number in the range 0-127, 240-255 and n = 0-15	For proper instruction execution, Z8 PLZ/ASM assembly language syntax requires that "dst, src" be specified, in that order. The following instruction descriptions show the format of the object code produced by the assembler. This binary
DA	Direct Address	addrs: where addrs represents a number in the range 0-65,535	format should be followed by users who prefer manual program coding or who intend to implement their own assembler.
RA	Relative Address	addrs: where addrs represents a number in the range +127, -128 which is an offset relative to	Example: If the contents of registers %43 and %08 are added and the result stored in %43, the assembly syntax and resulting object code are: ASM: ADD %43, %08 (ADD dst, src)
		the address of the next instruction	OBJ: 04 08 43 (OPC src, dst)
IM	Immediate	∦data: where data is a number between O and 255	In general, whenever an instruction format requires an 8-bit register address, that address can specify any register location in the range 0-127, 240-255 or a working register RO-R15. If, in the above example, register %08 is a working

Additional symbols used are:

Symbol	Meaning
dst	Destination operand
SIC	Source operand
0	Indirect address prefix
SP	Stack Pointer
PC	Program Counter
FLAGS	Flag register (R252)
RP	Register Pointer (R253)
IMR	Interrupt mask register (251)
#	Immediate operand prefix
20	Hexadecimal number prefix
OPC	Opcode

Assignment of a value is indicated by the symbol "<-". For example,

dst <- dst + src

indicates that the source data is added to the destination data and the result is stored in the destination location. The notation "addr(n)" is used to refer to bit "n" of a given location. For example,

dst (7)

refers to bit 7 of the destination operand.

in the above example, register %08 is a working register, the assembly syntax and resulting object code would be:

ASM:	ADD	%43,	R8	(ADD dst src)
OBJ:	04	E8	43	(OPC src dst)

For a more complete description of assembler syntax refer to the Z8 PLZ/ASM Assembly Language Manual (publication no. 03-3023-03) and ZSCAN 8 User's Tutorial (publication no. 03-8200-01).

5.4.2 Condition Codes and Flag Settings

The condition codes and flag settings are summarized in the following tables. Notation for the flags and how they are affected are as follows:

С	Carry flag	0	Cleared to O
Z	Zero flag	1	Set to 1
S	Sign flag	* *	Set or cleared
		· ·	according to
V	Overflow flag		operation
D	Decimal-adjust flag	-	Unaffected
Н	Half-carry flag	Х	Undefined

Condition Codes									
Binary	Mnemonic	Meaning F	lags Settings						
0000	F	Always false	-						
1000	(blank)	Always true	-						
0111	С	Carry	C = 1						
1111	NC	No carry	C = 0						
0110	Z	Zero	Z = 1						
1110	NZ	Not O	Z = 0						
1101	PL	Plus	S = 0						
0101	MI	Minus	S = 1						
0100	OV	Overflow	V = 1						
1100	NOV	No overflow	V = 0						
0110	EQ	Equal	Z = 1						
1110	NE	Not equal	Z = 0						
1001	GE	Greater than or equal	(S XOR V) = 0						
0001	LT	Less than	(S XOR V) = 1						
1010	GT	Greater Than	(Z OR (S XOR V))=0						
0010	LE	Less than or equal	(Z OR (S XOR V))=1						
1111	UGE	Unsigned greater tha or equal	n C = O						
0111	ULT	Unsigned less than	C = 1						
1011	UGT	Unsigned greater tha	n (C=0 AND Z=0) = 1						
0011	ULE	Unsigned less than o equal	or (C OR Z) = 1						

Instruction	Addr N	Addr Mode		Flags Affected					
and Operation	dst	src	Byte (Hex)	С	Z	S	V	D	н
ADC dst,src dst ← dst + src +`C	(Note	1)	10	*	*	*	*	0	*
ADD dst,src dst ← dst + src	(Note	1)	0□	*	*	*	*	0	*
AND dst,src dst - dst AND src	(Note	1)	5	-	*	*	0	-	-
CALL dst SP ← SP - 2 @SP ← PC; PC ← c	DA IRR lst		D6 D4	-	-	-	-	-	-
CCF C - NOT C			EF	*	-	-	-	-	
CLR dst dst - 0	R IR	2	B0 B1	-	-	-	-	-	-
COM dst dst – NOT dst	R IR		60 61	-	*	*	0	-	-
CP dst,src dst – src	(Note	1)	A□	*	*	*	*	-	-
DA dst dst – DA dst	R IR		40 41	*	*	*	X	-	-
DEC dst dst - dst - 1	R IR		00 01	-	*	*	*	-	
DECW dst dst - dst - 1	RR IR		80 81	-	*	*	*	-	-
DI IMR (7) - 0	`		8F	, —	-	-	-	-	-
DJNZ r,dst $r \leftarrow r - 1$	RA		rA = 0-F	-	<u> </u>	-	-	-	.–
if r ≠ 0 PC ← PC + dst Range: +127, -128									
EI IMR (7) - 1			9F	-	-	-	-	-	-
INC dst dst – dst + 1	r		rE = 0-F	-	*	*	.*	-	-
-	R IR	`	20 21						
INCW dst dst - dst + 1	RR IR		A0 A1	-	*	*	*	-	-
IRET FLAGS - @SP; SF			BF	*	*	*	*	*	*
$\frac{PC - @SP; SP - S}{IP cc, dst}$		IMR (1			_				
if cc is true PC - dst	DA · IRR		cD c=0-F 30	-	-	-	-	-	-
JR cc,dst	RA		cB	-	-	-	-	-	-
if cc is true, PC ← PC + dst Range: +127, -128			c=0-F						
LD dst,src	r	IM [°]	rC		-	-	-	-	-
dst src	r R	R r	r8 r9 r=0-F						
-	rX	X	C7 D7						
	r	r Ir	E3						
	Ir R	r R	F3 E4						
4 - 1 1	R R	IR IM	E5 E6						
	IR IR	IM R	E7 F5						
LDC dst,src dst – src	r Irr	Írr r	C2 D2	-	-	-	-	-	-
LDCI dst,src dst – src	Ir Irr	Irr Ir	C3 D3	-	-	-	-	-	-
$r \leftarrow r + 1; rr \leftarrow rr +$	- 1-				-				

man action	Addr Mode		Opcode Byte	Fle	ag	s A	ffe	ect	ed
and Operation	dst	SIC	(Hex)	С	Z	S	V	D	H
LDE dst,src dst - src	r Irr	Irr r	82 92	·	-	-	-	-	-
LDEI dst,src dst \leftarrow src r $-$ r + 1; rr \leftarrow rr +	Ir Irr 1	Irr Ir	83 93	-	-	-	-	-	-
NOP			FF		-	-	-		-
OR dst,src dst – dst OR src	(Note	1)	4	-	*	*	0	-	-
POP dst dst ← @ SP SP ← SP + 1	R IR		50 51	-	-	-	-	-	-
PUSH src SP - SP - 1; @ SP -	src	R IR	70 71	-	-	-	-	-	-
RCF C + 0			CF	0	-	-	-	-	-
RET PC - @SP; SP - SP	+ 2		AF	-	-	-	-	-	-
RL dst	R IR		90 91	*	*	*	*	-	-
RLC dst	R IR		10 11	*	*	*	*	-	-
RR dst	R IR		E0 E1	*	*	*	*	-	-
RRC dst	R IR		C0 C1	*	*	*	*		-
SBC dst,src dst ← dst - src - C	(Note	1)	3□	*	*	*	•	1	*
SCF C - 1			DF	1	-	-	-	-	-
SRA dst	R IR		D0 D1	*	*	*	0	-	-
SRP src RP - src		Im	31	-	-	-	-	-	-
SUB dst,src dst ← dst - src	(Note	1)	2	÷	*	*.	*	1	*
SWAP dst	R IR		F0 F1	Х	*	*	X	-,	-
TCM dst,src (NOT dst) AND src	(Note	1)	6□	-	*	*	0	-	-
TM dst,src dst AND src	(Note	1)	70	-	*	*	0	-	
XOR dst,src dst – dst XOR src	(Note	1)	B□	-	*	*	0	_	-

Note 1

_

These instructions have an identical set of addressing modes, which are encoded for brevity. The first opcode nibble is found in the instruction set table above. The second nibble is expressed symbolically by a L in this table, and its value is found in the following table to the left of the applicable addressing mode pair. For example, to determine the opcode of an ADC instruction using the addressing modes r (destination) and Ir (source) is 13

Ir (source) is 13.

Addr	Mode	Lower
dst	src	Opcode Nibble
r	r	.2.
r	Ir	3
R	R	<u>4</u> <u>5</u>
R	IR	5
R	IM	6
IR	IM	7

5.6 Z8 Instruction Descriptions and Formats

ADC dst,src

Instruction Format:				Cycles	OPC (Hex)	Addre: dst	ss Mode src
OPC	dst	SLC		6	12 13	r r	r Ir
OPC	81	rc	dst	10	14 15	R R	R IR
OPC	ds	st	BFC	10	16 17	R IR	IM IM

Operation:

dst <-- dst + src + c

The source operand, along with the setting of the C flag, is added to the destination operand and the sum is stored in the destination. The contents of the source are not affected. Two's complement addition is performed. In multiple precision arithmetic, this instruction permits the carry from the addition of low-order operands to be carried into the addition of high-order operands.

Flags:

C: Set if there is a carry from the most-significant bit of the result; cleared otherwise

- Z: Set if the result is zero; cleared otherwise
- S: Set if the result is negative; cleared otherwise
- V: Set if arithmetic overflow occurs, that is, if both operands are of the same sign and the result is of the opposite sign; cleared otherwise
- D: Always cleared
- H: Set if there is a carry from the most-significant bit of the low-order four bits of the result; cleared otherwise

Example:

If the register named SUM contains %16, the C flag is set to 1, working register 10 contains %20 (32 decimal), and register 32 contains %10, the statement

ADC SUM.@R10

leaves the value %27 in Register SUM. The C, Z, S, V, D, and H flags are all cleared.

Note:

When used to specify a 4-bit working-register address, address modes R or IR use the format:

E src/dst

ADD Add

ADD dst,src

Instruction Format:				Cycles	OPC (Hex)	Addre dst	ss Mode src	
OPC	dst	SIC		6	02 03	r r	r Ir	
OPC	SIC		dst	10	04 05	R R	R IR	
OPC	ds	st	SIC	10	06 07	R IR	IM IM	

Operation:

dst <-- dst + src

The source operand is added to the destination operand and the sum is stored in the destination. The contents of the source are not affected. Two's complement addition is performed.

Flags:

C: Set if there was a carry from the most-significant bit of the result; cleared otherwise

- Z: Set if the result is zero; cleared otherwise
- V: Set if arithmetic overflow occurs, that is, if both operands are of the same sign and the result is of the opposite sign; cleared otherwise
- S: Set if the result is negative; cleared otherwise
- H: Set if a carry from the low-order nibble occurs
- D: Always reset to O

Example:

If the register named SUM contains %44 and the register named AUGEND contains %11, the statement

ADD SUM, AUGEND

leaves the value %55 in register SUM and leaves all flags cleared.

Note:

When used to specify a 4-bit working-register address, address modes R or IR use the format:

E src/dst

AND dst,src

struction Format:				Cycles	OPC (Hex)	Addre dst	ss Mode src
OPC	dst	BIC		6	52 53	r r	r IR
OPC	S	гс	dst	10	54 55	R R	R IR
OPC	d	st	SIC	10	56 57	R IR	IM IM

Operation:

dst <-- dst AND src

The source operand is logically ANDed with the destination operand. The result is stored in the destination. The AND operation results in a 1 bit being stored whenever the corresponding bits in the two operands are both 1s; otherwise a 0 bit is stored. The contents of the source bit are not affected.

Flags:

- C: Unaffected
- Z: Set if the result is zero; cleared otherwise
- V: Always reset to O
- S: Set if the result bit 7 is set; cleared otherwise
- H: Unaffected
- D: Unaffected

Example:

If the source operand is the immediate value %7B (01111011) and the register named TARGET contains %C3 (11000011), the statement

AND TARGET, #%7B

leaves the value %43 (01000011) in register TARGET. The Z, V, and S flags are cleared.

Note:

When used to specify a 4-bit working-register address, address modes R or IR use the format:

E src/dst

CALL Call Procedure

CALL dst

Instruction Format:					Cycles	OPC (Hex)	Address Mode dst
OPC		(ist		20	D6	DA
OPC		dst]		20	D4	IRR
		-					
Operation:	SP < SP - @SP < PC PC < dst	2					
	The current is the add specified d	iress of th	ne first in address is	nstruction 1	following th	e CALL i	ck. The PC value instruction. The ints to the first
					ruction can e stack back		to return to the PC.
Flags:	No flags af	fected.					
Example:		cents of the %3002, the s		A47 and the	contents of	the SP	(control registers
			CALL %3	521			
	instruction) is stored PC now poi	in external	data memory	%3000-%3001	, and the	ss following the PC is loaded with n the procedure to
			÷ ,	· · · ·			
Note:	When used to format:	o specify a	4-bit workir	ng-register (pair address,	address	mode IRR uses the
		4	E	dst			
					I	-	

CCF Complement Carry Flag

Instruction Format		Cycles	OPC (Hex)	
OPC		6	EF	
L				
Operation:	C < NOT C			
	The C flag is complemented; if C = 1, it is ch	anged to C =	O, and vic	e-versa.
Flags:	C: Complemented No other flags affected			
Flags:				
Flags: Example:	No other flags affected			

CCF

CLR Clear

CLR dst

Instruction Format:			Cycles	OPC (Hex)	Address Hode dst	3
OPC	dst]	6	B0 B1	R IR	
Operation:	dst < 0					
	The destination locatio	on is cleared to O.				
Flags:	No flags affected.					÷.
Example:	If working register 6 c	contains %AF, the state	ment			
		CLR R6				
	will leave the value O	in that register				

Note:

When used to specify a 4-bit working-register address, address modes R or IR use the format:

E	dst

Instruction Form	it:					Cycles	OPC (Hex)	Address Mode dst
OPC		dst				6	60 61	R IR
• •			1					
peration:	dst	< NOT dst		•				
		contents of th s are changed t			are comp	lemented	(one's	complement); all
1ags:	Z: V: S: H:	Unaffected Set if the res Always reset t Set if result Unaffected Unaffected	o 0 👘					
xample:	If	working registe	r 8 contain	ıs %24 (00100	100), the	stateme	nt	
			CO	M R8				
		ves the value % S flag is set.		1) in that r	egister.	The Z a	and V fla	gs are cleared a
			`					
			fu o h hit	Working nos				des R or IR use t

Compare

CP dst,src

instruction Format:				Cycles	OPC (Hex)	Addre dst	ss Mode src
OPC	dst	SIC		6	A2 A3	r r	r Ir
OPC	S	rc	dst	10	A4 A5	R R	R IR
OPC	d	st	SIC	10	A6 A7	R IR	IM IM

Operation:

dst - src

Z:

H: Unaffected D: Unaffected

The source operand is compared to (subtracted from) the destination operand, and the appropriate flags set accordingly. The contents of both operands are unaffected by the comparison.

C: Cleared if there is a carry from the most significant bit of the result; set

Flags:

Example:

If the register named TEST contains %63, working register 0 contains %30 (48 decimal), and register 48 contains %63, the statement

CP TEST, @RO


otherwise, indicating a "borrow"

Set if the result is zero; cleared otherwise V: Set if arithmetic overflow occurs; cleared otherwise S: Set if the result is negative; cleared otherwise

sets (only) the Z flag. If this statement is followed by "JP EQ, true_routine", the jump is taken.

Note:

When used to specify a 4-bit working-register address, address modes R or IR use the format:



DA dst

Instruction Format:		,	Cycles	OPC (Hex)	Address Mode dst
OPC	dst		8	40 41	R IR

Operation:

dst <-- DA dst

The destination operand is adjusted to form two 4-bit BCD digits following a binary addition or subtraction operation on BCD encoded bytes. For addition (ADD, ADC), or subtraction (SUB, SBC), the following table indicates the operation performed:

Instruction	Carry Before DA	Bits 4-7 Value (Hex)	H Flag Before DA	Bits 0-3 Value (Hex)	Number Added To Byte	Carry After DA
ADD ADC	0 0 0 0 0 1 1 1	0-9 0-8 0-9 A-F 9-F A-F 0-2 0-2 0-3	0 0 1 0 1 0 0 1	0-9 A-F 0-3 0-9 A-F 0-3 0-9 A-F 0-3	00 06 06 60 66 - 66 60 66 66	0 0 1 1 1 1 1 1
SUB SBC	0 0 1 1	0-9 0-8 7-F 6-F	0 1 0 1	0-9 6-F 0-9 6-F	00 FA A0 9A	0 0 1 1

If the destination operand is not the result of a valid addition or subtraction of BCD digits, the operation is undefined.

Flags:

- C: Set if there is a carry from the most significant bit; cleared otherwise (see table above)
- Z: Set if the result is 0; cleared otherwise

V: Undefined

- S: Set if the result bit 7 is set; cleared otherwise
- H: Unaffected
- D: Unaffected

Example:

If addition is performed using the BCD values 15 and 27, the result should be 42. The sum is incorrect, however, when the binary representations are added in the destination location using standard binary arithmetic.

	0001	0101		
+	0010	0111		
	0011	1100	=	%3C

The DA statement adjusts this result so that the correct BCD representation is obtained.

	0011	1100		
+	0000	0110		
	0100	0010	Ξ	42

The C, Z, and S flags are cleared and V is undefined.

Note:

When used to specify a 4-bit working-register address, address modes R or IR use the format:

E	dst
L	

DEC dst				,
Instruction Format:		Cycles	OPC (Hex)	Address Mode dst
OPC	dst	6	00 01	R IR
Operation:	dst < dst - 1			
	The destination operand's contents are decrem	mented by one.		
х				
Flags:	C: Unaffected Z: Set if the result is zero; cleared otherw V: Set if arithmetic overflow occurred; clea S: Set if the result is negative; cleared ot H: Unaffected D: Unaffected	ared otherwise		
Example:	If working register 10 contains %2A, the stat	ement		1
	DEC R10			
	leaves the value %29 in that register. The Z	Z, V, and S fl	ags are c	leared.
Note:	When used to specify a 4-bit working-registe	er address, ad	dress mod	ies R or IR use th
	format:			
	E dst			
		•		

DECW Decrement Word

is set.

DECW dst

Instruction Format:	ан 1917 - 1917 1917 - 1917 - 1917			Cycles	OPC (Hex)	Address Mode dst
OPC		dst	Υ.	10	80 81	RR IR
Operation:	dst < dst	- 1				
		lowing that				address) and the t value which is
Flags:	V: Set if a	he result is rithmetic ove he result is ed	zero; cleared ot erflow occurred; negative; cleare	cleared otherwise		
Example:	If working r	egister O cor	ntains %30 (48 de	cimal) and registe	ers 48-49	contain the value
	%FAF3, the s	tatement	DECW @RO			
	leaves the v	alue %FAF2 i		nd 49. The 7 and	V flans	are cleared and S

Instruction Form		OPC Cycles (Hex)	
OPC		6 BF	
Operation:	IMR (7) < 0		
	Bit 7 of control register 251 (the Inter interrupts are disabled, although they re Interrupt Enable is clearednot the indiv	main potentially enabled (i.	e., the Global
Flags:	No flags affected		
-	If control register 251 contains %8A (1000 enabled), the statement	1010, that is, interrupts IRG	1 and IRQ3 are
Example:		1010, that is, interrupts IRG	1 and IRQ3 are

DI

DJNZ Decrement and Jump if Nonzero

DJNZ r,dst

		Cycles	OPC (Hex)	Address Mode dst
r OPC	dst	12 if jump taken	rA	RA
		10 if jump not taken	r=0 to F	
			• 1	
peration:	r < r - 1 If r ≠ 0, PC < PC + dst	t i i		• *
	The working register bei	ng used as a counter is de	cremented. I	f the contents of t
	register are not zero Program Counter (PC) and PC. The range of the re PC is the address of th	after decrementing, the re- control passes to the stat elative address is +127, -1 e instruction byte followi r reaches zero, control	elative addro tement whose 28, and the o .ng the DJNZ	ess is added to t address is now in t briginal value of t statement. When t
legs:		•	N N	
10901	No flags affected			
xemple:		to control a "loop" of in ne buffer area in the regi		
xemple:	bytes are moved from on	e buffer area in the regi		
xemple:	bytes are moved from on involved are: o Load 12 into the count o Set up the loop to per	e buffer area in the regi ter (working register 6) rform the moves		
xemple:	bytes are moved from on involved are: o Load 12 into the count	e buffer area in the regi ter (working register 6) rform the moves		
xemple:	bytes are moved from on involved are: o Load 12 into the count o Set up the loop to per	e buffer area in the regi ter (working register 6) rform the moves		
xemple:	bytes are moved from on involved are: o Load 12 into the count o Set up the loop to per o End the loop with DJN2 LD R6, #12 LOOP: LD R9,0LDBUF (R6) LD NEWBUF (R6),R9	e buffer area in the regi ter (working register 6) rform the moves Z !Load Counter! !Move one byte to! !New location!		
xemple:	bytes are moved from on involved are: o Load 12 into the count o Set up the loop to per o End the loop with DJN2 LD R6, #12 LOOP: LD R9,0LDBUF (R6)	e buffer area in the regi ter (working register 6) rform the moves 2 !Load Counter! !Move one byte to! !New location! !Decrement and !		
xemple:	bytes are moved from on involved are: o Load 12 into the count o Set up the loop to per o End the loop with DJN2 LD R6, #12 LOOP: LD R9,0LDBUF (R6) LD NEWBUF (R6),R9	e buffer area in the regi ter (working register 6) rform the moves Z !Load Counter! !Move one byte to! !New location!		
xemple:	bytes are moved from on involved are: o Load 12 into the count o Set up the loop to per o End the loop with DJN2 LD R6, #12 LOOP: LD R9,0LDBUF (R6) LD NEWBUF (R6),R9	e buffer area in the regi ter (working register 6) rform the moves 2 !Load Counter! !Move one byte to! !New location! !Decrement and !		
xemple: ote:	bytes are moved from on involved are: o Load 12 into the count o Set up the loop to per o End the loop with DJN2 LD R6, #12 LOOP: LD R9,0LDBUF (R6) LD NEWBUF (R6),R9 DJNZ R6,LOOP The working register be	e buffer area in the regi ter (working register 6) rform the moves 2 !Load Counter! !Move one byte to! !New location! !Decrement and !	ster file to	another. The ste the registers 04-7



Instruction Format:		Cycles	OPC (Hex)	
OPC		6	9F	
· · · · · · · · · · · · · · · · · · ·				
.*				
· · · · · • • • · · · ·				
peration:	IMR (7) < 1			
peration:	IMK (7) < 1 Bit 7 of control register 251 (the Interrup allows any <u>potentially</u> enabled interrupts to			This
operation: lags:	Bit 7 of control register 251 (the Interrup			This
	Bit 7 of control register 251 (the Interrup allows any <u>potentially</u> enabled interrupts to			This
	Bit 7 of control register 251 (the Interrup allows any <u>potentially</u> enabled interrupts to	become enabled		

INC Increment

INC dst

Instruction Format	:					I	Cycles	OPC (Hex)	Address Mode dst
dst OPC							6	rE r=0 to F	r
OPC			dst]			6	20 21	R IR
Operation:	dst	< dst	+ 1						
	The	destinat	ion operand	's conten	nts are incr	emented	by one	•	
Flags:	V: S: H:	Set if t Set if a	he result i rithmetic o he result i ed	verflow o	leared othe ccurred; cl /e; cleared	eared of		B	
Example:	If	working r	egister 10	contains	%2A, the st	atement			
				INC R	10				
	lea	ves the v	alue %2B in	that reg	ister. The	Z, V, a	and S _. f.	lags are cl	eared.
Note:	Whe for	n used to mat:	o specify a	4-bit wo	rking-regis	ter addı	ess, a	ddress mode	es R or IR use t
				E	dst]			
					1				• · · · · ·

INCW dst

Instruction Format:		Cycles	OPC (Hex)	Address Mode dst
OPC	dst	10	AD A1	RR
Operation:	dst < dst + 1			
	The contents of the destination (which must following that location are treated as a single one.	be an ev e 16-bit va	en addre lue which	ess) and the byte n is incremented by
Flags:	<pre>C: Unaffected Z: Set if the result is zero; cleared otherwis; V: Set if arithmetic overflow occurred; cleared S: Set if the result is negative; cleared othe; H: Unaffected D: Unaffected</pre>	d otherwise		
Example:	If working-register pair O-1 contains the value	%FAF3, the	statemer	nt
	INCW RRO			

leaves the value %FAF4 in working-register pair O-1. The Z and V flags are cleared and S is set.

IRET Interrupt Return

IRET

Instruction Format	:		C	ycles	OPC (Hex)	
OPC				16	BF	
				9.		
Operation:	FLAGS < @SP					
operation:	SP < SP + 1 PC < @SP SP < SP + 2 IMR (7) < 1					
	This instruction is the Flag register	issued at the end of (control register 2 potentially enabled.				

Flags:

All flags are restored to original settings (before interrupt occurred).

JP cc,dst

Instruction Format:

Conditions	1		Cycles	OPC (Hex)	Address Mode dst
cc	OPC	dst	12 if jump taken 10 if jump not taken	ccD	DA
Unconditio	nal			cc=O to F	
0	PC	dst	8	30	IRR

Operation:

If cc is true, PC <-- dst

A conditional jump transfers Program Control to the destination address if the condition specified by "cc" is true; otherwise, the instruction following the JP instruction is executed. See Section 6.4 for a list of condition codes.

The unconditional jump simply replaces the contents of the Program Counter with the contents of the specified register pair. Control then passes to the statement addressed by the PC, decremented by one.

Flags:

No flags affected

Example:

If the carry flag is set, the statement

JP C,%1520

replaces the contents of the Program Counter with %1520 and transfers control to that location. Had the carry flag not been set, control would have fallen through to the statement following the JP.

Note:

When used to specify a 4-bit working-register pair address, address mode IRR uses the format:

E	dst

JR Jump Relative

JR cc,dst

Instruction Format:					C	vcles	OPC (Hex)	Addre	ess Mode dst	
cc OPC			dst			jump taken jump not taker	ccB		RA	
							cc=0 to	F		
									·	
			х						· ·	
peration:	If cc	is true	e, PC <	PC + c	ist					
n de la constante de la constante de la constante de la constante de la constante de la constante de la constan La constante de la constante de La constante de la C an instr condi value	d contro súction f tion coo	ol passes following des). Th PC is t	to the the JF e rang	e stateme instruc e of the	is true, th ent whose addr stion is execu relative add address of t	ess in now ted. (Sea ress is +	v in the Section 127, -128	PC; othe 5.3 for 3, and th	rwise, the a list of e original	
lags:	No fl	ags affe	ected							
1893.	10 11	ays arre	ecteu							
						4 20				
xample:	If th					ic operation al of seven by				
	four	statemer		n occup	ογ α τοτα	i di deven by	ces/ are a	withher w		Scacement
	four	statemer			IR MI,\$+9		tes, are a	ктрред н		Statement
	If th	ne resul		negati	IR MI,\$+9	oution contin				
	If th	ne resul	t is not	negati a jump	IR MI,\$+9	oution contin				
	If th JR. where	ne resul A short LO must	t is not	negati a jump J nin the	JR MI,\$+5 .ve, exec to label JR LO e allowed	cution contine LO is d range. The		he state	ment fol.	lowing the
	If th JR. where	ne resul A short LO must	t is not form of a t be with	negati a jump J nin the	JR MI,\$+5 .ve, exec to label JR LO e allowed	cution contine LO is d range. The	ues with t	he state	ment fol.	lowing the
	If th JR. where	ne resul A short LO must	t is not form of a t be with	negati a jump J nin the	JR MI,\$+5 .ve, exec to label JR LO e allowed	cution contine LO is d range. The	ues with t	he state	ment fol.	lowing the
	If th JR. where	ne resul A short LO must	t is not form of a t be with	negati a jump J nin the	JR MI,\$+5 .ve, exec to label JR LO e allowed	cution contine LO is d range. The	ues with t	he state	ment fol.	lowing the
	If th JR. where	ne resul A short LO must	t is not form of a t be with	negati a jump J nin the	JR MI,\$+5 .ve, exec to label JR LO e allowed	cution contine LO is d range. The	ues with t	he state	ment fol.	lowing the
	If th JR. where	ne resul A short LO must	t is not form of a t be with	negati a jump J nin the	JR MI,\$+5 .ve, exec to label JR LO e allowed	cution contine LO is d range. The	ues with t	he state	ment fol.	lowing the
	If th JR. where	ne resul A short LO must	t is not form of a t be with	negati a jump J nin the	JR MI,\$+5 .ve, exec to label JR LO e allowed	cution contine LO is d range. The	ues with t	he state	ment fol.	lowing the
	If th JR. where	ne resul A short LO must	t is not form of a t be with	negati a jump J nin the	JR MI,\$+5 .ve, exec to label JR LO e allowed	cution contine LO is d range. The	ues with t	he state	ment fol.	lowing the
	If th JR. where	ne resul A short LO must	t is not form of a t be with	negati a jump J nin the	JR MI,\$+5 .ve, exec to label JR LO e allowed	cution contine LO is d range. The	ues with t	he state	ment fol.	lowing the
	If th JR. where	ne resul A short LO must	t is not form of a t be with	negati a jump J nin the	JR MI,\$+5 .ve, exec to label JR LO e allowed	cution contine LO is d range. The	ues with t	he state	ment fol.	lowing the
	If th JR. where	ne resul A short LO must	t is not form of a t be with	negati a jump J nin the	JR MI,\$+5 .ve, exec to label JR LO e allowed	cution contine LO is d range. The	ues with t	he state	ment fol.	lowing the

LD dst,src

Instruction Format:			Cycles	OPC (Hex)	Address dst	Mode src
dst OPC	STC	6 6	rC r8	r r	IM R	
STC OPC	dst		6	r9 r=0 to	R*	r
OPC	dst src]	6 6	E3 F3	r Ir	Ir r
OPC	STC	dst	10 10	E4 E5	R R	R IR
OPC	dst	SIC	10 10	E6 E7	R IR	IM IM
OPC	SIC	dst	10	F5	IR	R
OPC	dst x	SIC	10	C7	F	X
OPC	STC X	dst	10	D7	X	r

*In this instance only a full 8-bit register address can be used.

Operation:

dst <-- src

The contents of the source are loaded into the destination. The contents of the source are not affected.

Flags:

No flags affected

Example:


If working register 0 contains %OB (11 decimal) and working register 10 contains %83, the statement

LD 240(RO),R10

will load the value %83 into register 251 (240 + 11). Since this is the Interrupt Mask register, the Load statement has the effect of enabling IRQO and IRQ1. The contents of working register 10 are unaffected by the load.

Note:

When used to specify a 4-bit working-register address, address modes R or IR use the format:



LDC Load Constant

LDC dst,src

Instruction Format:			Cycles	OPC (Hex)	Address dst	Mode src
OPC	dst	SIC	12	C2	r	Irr
OPC	SIC	dst	12	D2	Irr	r

Operation:

dst <-- src

This instruction is used to load a byte constant from program memory into a working register, or vice-versa. The address of the program memory location is specified by a working register pair. The contents of the source are not affected.

Flags:

No flags affected

Example:

If the working-register pair 6-7 contains \$30A2 and program-memory location \$30A2 contains the value \$22, the statement

LDC R2, @RR6

loads the value %22 into working register 2. The value of location %30A2 is unchanged by the load.

LDCI Load Constant Autoincrement

LDCI dst,src

Instruction Format:					Cycles	OPC (Hex)	Addre dst	ss Mode src
OPC	dst	SIC		4	18	C3	Ir	Irr
OPC	Brc	dət	1		18	D3	Irr	Ir
· · · · · ·		-					1.	
Operation:	dst < src							

r < -- r + 1rr <-- rr + 1

This instruction is used for block transfers of data between program memory and the register file. The address of the program-memory location is specified by a working-register pair, and the address of the register-file location is specified by The contents of the source location are loaded into the a working register. Both addresses are then incremented automatically. destination location. The contents of the source are not affected.

Flags:

No flags affected

Example:

If the working-register pair 6-7 contains %30A2 and program-memory locations %30A2 and %30A3 contain %22BC, and if working register R2 contains %20 (32 decimal), the statement

LDCI @R2, @RR6

loads the value %22 into register 32. A second

LDCI @R2, @RR6

loads the value %BC into register 33.

LDE Load External Data

LDE dst,src

Instruction Format:			Cycles	OPC (Hex)	Address Moo dst src	
OPC	dst	SIC	12	82	r Irr	
OPC	src	dst	12	92	Irr, r	

Operation:

dst <-- src

This instruction is used to load a byte from external data memory into a working register or vice-versa. The address of the external data-memory location is specified by a working-register pair. The contents of the source are not affected.

Flags:

No flags affected


Example:

If the working-register pair 6-7 contains %404A and working register 2 contains %22, the statement

LDE @RR6,R2

loads the value %22 into external data-memory location %404A.

LDEI dst,src



NOP No Operation

NOP

Instruction Format: OPC OPC 6 FF


Operation:

No action is performed by this instruction. It is typically used for timing delays.

Flags:

No flags affected

OR dst,src



Operation:

dst <-- dst OR src

C: Unaffected

H: Unaffected D: Unaffected

V: Always reset to O

Z: Set if result is zero; cleared otherwise

S: Set if the result bit 7 is set; cleared otherwise

The source operand is logically ORed with the destination operand and the result is stored in the destination. The contents of the source are not affected. The OR operation results in a one bit being stored whenever either of the corresponding bits in the two operands is 1; otherwise a 0 bit is stored.

Flags:

Example:

If the source operand is the immediate value %7B (01111011) and the register named TARGET contains %C3 (11000011), the statement

OR TARGET,#%7B

leaves the value %FB (11111011) in register TARGET. The Z and V flags are cleared and S is set.

Note:

Ε src/dst

POP Pop

POP dst

Instruction Format:			Cycles	OPC (Hex)	Address Mode dst
OPC	dst		10 10	50 51	R IR
	i i i i i i i i i i i i i i i i i i i				
Operation:	dst < @SP SP < SP + 1				
	The contents of the location add The SP is then incremented automat		SP are lo	aded into	the destination.
Flags:	No flags affected			н ж	
Example:	If the SP (control registers 254- %1000 contains %55, and working re				
	POP @R6				
	loads the value %55 into regist %1001.	er 34. After	the POP	operation	, the SP contains
				× • •	
Note:	When used to specify a 4-bit work format:	ing-register a	dress, ad	dress mod	es R or IR use the

dst E

PUSH src OPC Instruction Format: Address Mode Cycles (Hex) BIC OPC SIC 10 Internal stack 70 R External stack 12 12 Internal stack 71 IR 14 External stack SP <--- SP - 1 Operation: OSP <-- src The contents of the SP are decremented, then the contents of the source are loaded into the location addressed by the decremented SP, thus adding a new element to the top of the stack. Flags: No flags affected If the SP contains %1001, the statement Example: PUSH FLAGS stores the contents of the register named FLAGS in location %1000. After the PUSH operation, the SP contains %1000.

E

Note:

When used to specify a 4-bit working-register address, address modes R or IR use the format:

SIC

RCF Reset Carry Flag

RCF

Instruction Format:		Cycles	OPC (Hex)
OPC		6	CF
		1	
Operation:	C < 0	-	
	The C flag is reset to O, regardless of its pre-	vious value	•

Flags:

C: Reset to O No other flags affected

RET Return

RET	
Instruction Format:	OPC Cycles (Hex)
OPC	14 AF
Operation:	PC < @SP SP < SP + 2
	This instruction is normally used to return to the previously executed procedure at the end of a procedure entered by a CALL instruction. The contents of the location addressed by the SP are popped into the PC. The next statement executed is that addressed by the new contents of the PC.
Flags:	No flags affected
Example:	If the PC contains %35B4, the SP contains %2000, external data-memory location %2000 contains %18, and location %2001 contains %B5, then the statement
	RET
	leaves the value $\%2002$ in the SP and the PC contains $\%18B5$, the address of the next instruction.


R

RL Rotate Left

RL dst

Instruction Format			. *	Cycles	OPC (Hex)	Address Mode dst
OPC	OPC dst			6	90 91	R IR
Operation:	dst(0)	dst(7)) < dst(7) + 1) < dst(1	n) n = 0 - 6			
				and are rotated le he bit O position :		
			0			
Flags:	Wa	as 1	rotated from the mo lt is zero; cleared	ost significant bit otherwise.	position	was 1; i.e., bit 7
	V: Se ct S: Se H: Ur	et if arithme nanged during :		red; that is, if t therwise.	he sign	of the destination
Example:	If the	e contents of	the register named	SHIFTER are %88 (100	001000), H	the statement
			RL SHIFTER			٠
		s the value %1 the Z flag is		t register. The C	flag and	V flags are set to

Note:



RLC dst

OPC Instruction Format: Address Mode Cycles (Hex) dst OPC dst 6 10 R 11 IR 6 Operation: dst (0) <-- C C <-- dst (7) dst(n + 1) < -- dst(n) n = 0 - 6The contents of the destination operand with the C flag are rotated left one bit position. The initial value of bit 7 replaces the C flag; the initial value of the C flag replaces bit 0. 7 0 r Flags: C: Set if the bit rotated from the most significant bit position was 1; i.e., bit 7 was 1 Z: Set if the result is zero; cleared otherwise ۷: Set if arithmetic overflow occurs, that is, if the sign of the destination changed during rotation; cleared otherwise S: Set if the result bit 7 is set; cleared otherwise H: Unaffected D: Unaffected Example: If the C flag is reset (to O) and the register named SHIFTER contains %8F (10001111), the statement RLC SHIFTER sets the C flag and the V flag to 1 and SHIFTER contains %1E (00011110). Note: When used to specify a 4-bit working-register address, address modes R or IR use the format: Ε dst

RR Rotate Right

RR dst

OPC Instruction Format: Address Mode Cycles (Hex) dst OPC EO R dst 6 IR 6 E1 C <-- dst(0) Operation: dst(7) <-- dst(0) dst(n) < -- dst(n + 1) n = 0 - 6The contents of the destination operand are rotated right one bit position. The initial value of bit 0 is moved to bit 7 and also replaces the C flag. 0 7 С C: Set if the bit rotated from the least significant bit position was 1; i.e., bit 0 Flags: was 1 7: Set if the result is zero; cleared otherwise V: Set if arithmetic overflow occurred, that is, if the sign of the destination changed during rotation; cleared otherwise S: Set if the result bit 7 is set; cleared otherwise H: Unaffected D: Unaffected Example: If the contents of working register 6 are %31 (00110001), the statement RR R6 sets the C flag to 1 and leaves the value %98 (10011000) in working register 6. Since bit 7 now equals 1, the S flag and the V flag are also set. Note: When used to specify a 4-bit working-register address, address modes R or IR use the format: Ε dst

RRC Rotate Right Through Carry

RRC dst				
Instruction Format:		Cycles	OPC (Hex)	Address Mode dst
OPC	dst	6	C0 C1	R IR
- · ·		U	C1	-
Operation:	dst(7) < C C < dst(0) dst(n) < dst(n + 1) n = 0 - 6			
	The contents of the destination operand with t position. The initial value of bit O replaces C flag replaces bit 7.			
				• •
Flags:	 C: Set if the bit rotated from the least signifing was 1 Z: Set if the result is zero; cleared otherwise V: Set if arithmetic overflow occurred, that is during rotation; cleared otherwise S: Set if the result bit 7 is set; cleared otherwise H: Unaffected D: Unaffected 	e 3, the sign	•	
Example:	If the contents of the register named SHIFTER is reset to 0, the statement	are %DD (1	1011101)	and the Carry flag
	RRC SHIFTER			
	sets the C flag and the V flag and leaves the va	alue %6E (O	1101110)	in the register.
Note:	When used to specify a 4-bit working-register a format:	address, ad	dress moc	des R or IR use the
	E dst			

SBC Subtract With Carry

SBC dst,src

OPC dst src 6 32 6 33 33 33 33		
6 31		r
	r	Ir
OPC src dst 10 34	R	R .
L 10 35	R ·	IR
OPC dst src 10 36	R	IM .
L 10 37	IR	IM

Operation:

dst <-- dst - src - C

The source operand, along with the setting of the C flag, is subtracted from the destination operand and the result is stored in the destination. The contents of the source are not affected. Subtraction is performed by adding the two's complement of the source operand to the destination operand. In multiple precision arithmetic, this instruction permits the carry ("borrow") from the subtraction of low-order operands to be subtracted from the subtraction of high-order operands.

Flags:

- C: Cleared if there is a carry from the most significant bit of the result; set otherwise, indicating a "borrow"
- Z: Set if the result is 0; cleared otherwise
- V: Set if arithmetic overflow occurred, that is, if the operands were of opposite sign and the sign of the result is the same as the sign of the source; reset otherwise
- S: Set if the result is negative; cleared otherwise
- H: Cleared if there is a carry from the most significant bit of the low-order four bits of the result; set otherwise indicating a "borrow."
- D: Always set to 1

Example:

If the register named MINUEND contains %16, the Carry flag is set to 1, working register 10 contains %20 (32 decimal), and register 32 contains %05, the statement

SBC MINUEND, @R10

leaves the value %10 in register MINUEND. The C, Z, V, S and H flags are cleared and D is set.

Note:

Ε src/dst



SCF	. · · ·			1			
Instruction For	mat:				Cycles	OPC (Hex)	
OPC					6	DF	
		. 1					
Operation:	,C < 1						
	The C flag	is set to	o 1, regardless	s of its prev	ious value.	~	

Flags:

C: Set to 1 No other flags affected


SRA Shift Right Arithmetic

SRA dst

Instruction Format:		Cycles	OPC (Hex)	Address Mode dst
OPC	dst	6 6	D0 D1	R IR

Operation:

An arithmetic shift right one bit position is performed on the destination operand. Bit 0 replaces the C flag. Bit 7 (the Sign bit) is unchanged, and its value is also shifted into bit position 6.



Flags:

C: Set if the bit shifted from the least significant bit position was 1; i.e., bit 0 was 1

- Z: Set if the result is zero; cleared otherwise
- V: Always reset to O
- S: Set if the result is negative; cleared otherwise
- H: Unaffected
- D: Unaffected


Example:

If the register named SHIFTER contains %B8 (10111000), the statement

SRA SHIFTER

resets the C flag to 0 and leaves the value %DC (11011100) in register SHIFTER. The S flag is set to 1.

Note:



SRP Set Register Pointer

SRP src		
Sid Sic		
Instruction Format:		OPC Address Mode Cycles (Hex) src
OPC	src	6 31 IM
0 • • •		
Operation:	RP < src	
· · ·		
	Hex Decimal	
	%00 O	
	%10 16 %20 32	
•	%30 48 %40 64	
	%50 80	
	%60 96 %70 112	
•	%F0 240 (control and p	peripheral registers)
	Values in the range %80-E0 are invalid.	
Flags:	No flags affected	
Example:	Assume the RP currently addresses the comprogram has just entered an interrupt serv	ntrol and peripheral register group and the vice routine. The statement
	SRP #%70	
	saves the contents of the control and per (01110000), or 112 decimal. Any referen routine will point to registers 112-127.	ripheral registers by setting the RP to %70 nce to working registers in the interrupt
<i>i</i>		

SUB Subtract

SUB dst,src

Instruction Format:				Cycles	OPC (Hex)	Addre dst	ss Mode src
OPC	dst	SIC		6	22 23	r r	r Ir
OPC	s	rc	dst	10 10	24 25	R R	R IR
OPC	d	st 、	src	10 10	26 27	R IR	IM IM

Operation: dst <-- dst - src

The source operand is subtracted from the destination operand and the result is stored in the destination. The contents of the source are not affected. Subtraction is performed by adding the two's complement of the source operand to the destination operand.

Flags:

- C: Cleared if there is a carry from the most significant bit of the result; set otherwise, indicating a "borrow"
- Z: Set if the result is zero; cleared otherwise
- V: Set if arithmetic overflow occurred, that is, if the operands were of opposite signs and the sign of the result is the same as the sign of the source operand; cleared otherwise
- S: Set if the result is negative; cleared otherwise
- H: Cleared if there is a carry from the most significant bit of the low-order four bits of the result; set otherwise indicating a "borrow."
- D: Always set to 1

ı.

Example:


If the register named MINUEND contains %29, the statement

SUB MINUEND, #%11

will leave the value %18 in the register. The C, Z, V, S and H flags are cleared and D is set.

Note:

Ε	src/dst	
		L



TCM Test Complement Under Mask

TCM dst.src

I	nstruction Format:	1			Cycles	OPC (Hex)	Addre dst	ss Mode src
[OPC	dst	SIC		6	62 63	r r	r Ir
	OPC	src		dst	10 10	64 65	R R	R IR
[OPC	de	at	SIC	10 10	66 67	R IR	IM IM

Operation:

(NOT dst) AND src

This instruction tests selected bits in the destination operand for a logical "1" value. The bits to be tested are specified by setting a 1 bit in the corresponding position of the source operand (mask). The TCM statement complements the destination operand, which is then ANDed with the source mask. The Zero (Z) flag can then be checked to determine the result. When the TCM operation is complete, the destination location still contains its original value.

Flags:

C: Unaffected

- Z: Set if the result is zero; cleared otherwise
- V: Always reset to O
- S: Set if the result bit 7 is set; cleared otherwise
- H: Unaffected
- D: Unaffected

Example:

If the register named TESTER contains %F6 (11110110) and the register named MASK contains %06 (00000110), that is, bits 1 and 2 are being tested for a 1 value, the statement

TCM TESTER, MASK

complements TESTER (to 00001001) and then do a logical AND with register MASK, resulting in %00. A subsequent test of the Z flag,

JP Z.plabel

causes a transfer of program control. At the end of this sequence, TESTER still contains %F6.

Note:

E	src/dst

TM dst.src

Instruction Format:				Cycles	OPC (Hex)	Addre: dst	ss Mode src
OPC	dst	SIC		6	72 73	r r	r Ir
OPC	81	rc	dst	10 10	74 75	R R	R IR
OPC	ds	st	src	10 10	76 77	R IR	IM IM

Operation:

dst AND src

This instruction tests selected bits in the destination operand for a logical "O" value. The bits to be tested are specified by setting a 1 bit in the corresponding position of the source operand (mask), which is ANDed with the destination operand. The Z flag can be checked to determine the result. When the TM operation is complete, the destination location still contains its original value.

Flags:

- C: Unaffected
- Z: Set if the result is zero; cleared otherwise
- V: Always reset to O
- S: Set if the result bit 7 is set; cleared otherwise
- H: Unaffected
- D: Unaffected

Example:

If the register named TESTER contains %F6 (11110110) and the register named MASK contains %06 (D0D00110), that is, bits 1 and 2 are being tested for a 0 value, the statement


TM TESTER, MASK

results in the value %06 (00000110). A subsequent test for nonzero

JP NZ, plabel

causes a transfer of program control. At the end of this sequence, TESTER still contains % F6. The Z and S flags are cleared.

Note:



XOR Logical Exclusive OR

XOR dst,src

Instruction Format:						Cycles	OPC (Hex)	Addre dst	ess Mode s rc
OPC		dst	SFC			6 6	B2 B3	r r	r Ir
OPC		s	rc		dst	10 10	B4 B5	R R	R IR
OPC		d	st		SIC	10 10	B6 B7	R IR	IM IM
Operation:	dst	< dst X	OR src						
	resu beir	ult stored	in the de whenever	stination the con	EXCLUSIVE OR . The EXCLU responding	JSIVE OR op	eration res	sults in	n a one bit
Flags:	Z: V: S: H:	Always res	e result is set to O e result bi d	-	eared otherw t; cleared o				
xample:					nediate value he statement		1011) and	the reg	ister named
				OR TAP	GET, #%7B			1	
	leav	ves the val	lue %88 (10	111000) j	n the regist	er.			
•		× .							
lote:		n used to mat:	specify a	4-bit wor	king-registe	r address, a	address mod	les R or	IR use the
				E	src/dst				
n an an an an an an an an an an an an an							n di se		

6.1 INTRODUCTION

The ROM versions of the Z8 microcomputer have 40 external pins, of which 32 are programmable I/O pins. The remaining 8 pins are used for power and control. Up to 16 I/O pins can be configured as an external memory interface. This interface function is the subject of this chapter. The I/O mode of these pins is described in Chapter 9.

6.2 PIN DESCRIPTIONS

 $\overline{\text{AS}}$. Address Strobe (output, active Low, 3-state, pin 9). Address Strobe is pulsed Low once at the beginning of each machine cycle. The rising edge of $\overline{\text{AS}}$ indicates that addresses, Read/Write (R/\overline{W}), and Data Memory ($\overline{\text{DM}}$) signals, are valid when output for external program or data memory transfers. Under program control, $\overline{\text{AS}}$ can be placed in

Chapter 6 External Interface (Z8601, Z8611)

a high-impedance state along with Ports O and 1, Data Strobe ($\overline{\text{DS}}$), and R/ $\overline{\text{W}}$.

 $\overline{\text{DS}}$. Data Strobe (output, active Low, 3-state, pin 8). Data Strobe provides the timing for data movement to or from Port 1 for each external memory transfer. During a Write cycle, data out is valid at the leading edge of $\overline{\text{DS}}$. During a Read cycle, data in must be valid prior to the trailing edge of $\overline{\text{DS}}$. $\overline{\text{DS}}$ can be placed in a high-impedance state along with Ports 0 and 1, $\overline{\text{AS}}$, and R/W.

R/W. Read/Write. (output, 3-state, pin 7). Read/Write determines the direction of data transfer for external memory transactions. R/W is Low when writing to external program or data memory, and High for all other transactions. R/W can be placed in a high-impedance state along with Ports 0 and 1, \overline{AS} , and \overline{DS} .




Figure 6-2. Z8601/11 Pin Assignments

PO₀-PO₇, P1₀-P1₇, P2₀-P2₇, P3₀-P3₇. I/O port lines (inputs/outputs, TTL-compatible, pins 12-40). These 32 I/O lines are divided into four 8-bit I/O ports that can be configured under program control for I/O or external memory interface. Individual lines of a port are denoted by the second digit of the port number. For example, P3₀ refers to bit 0 of Port 3. Ports 0 and 1 can be placed in a high-impedance state along with $\overline{\rm AS}$, $\overline{\rm DS}$, and R/W.

RESET. Reset (input, active Low, pin 6). RESET initializes the Z8. When RESET is deactivated, program execution begins from internal program location %C. If held Low, RESET acts as a register file protect during power-down and power-up sequences. RESET also enables the Z8 Test mode.

XTAL1, XTAL2. Crystal 1, Crystal 2 (oscillator input and output, pins 3 and 2). These pins connect a parallel-resonant crystal (12 MHz maximum) or an external source (12 MHz maximum) to the on-board clock oscillator and buffer.

6.3 CONFIGURING FOR EXTERNAL MEMORY


Before interfacing with external memory, the user must configure Ports O and 1 appropriately. The

minimum bus configuration uses Port 1 as a multiplexed Address/Data port (AD₀-AD₇), allowing access to 256 bytes of external memory. In this configuration, the eight lower order address bits (A₀-A₇) are multiplexed with the data (D₀-D₇).

Port 0 can be programmed to provide four additional address lines (A_8-A_{11}) , which increases the externally addressable program memory to 4K bytes. Port 0 can also be programmed to provide eight additional address lines (A_8-A_{15}) , which increases the externally addressable memory to 62K bytes for the Z8601 or 60K bytes for the Z8611. Refer to Chapter 3, Figures 3-5 and 3-6, for external memory maps.

Ports 0 and 1 are configured for external memory operation by writing the appropriate bits in the Port 0-1 Mode register (Figure 6-3).

For example, Port 1 can be defined as a multiplexed Address/Data port (AD_0-AD_7) by setting D₄ to 1 and D₃ to 0. The lower nibble of Port 0 can be defined as address lines A_8-A_{11} , by setting D1 to 1. Similarly, setting D7 to 1 defines the upper nibble of Port 0 as address lines $A_{12}-A_{15}$. Whenever Port 0 is configured to output address lines $A_{12}-A_{15}$, A_8-A_{11} must also be selected as address lines.






Once Port 1 is configured as an Address/Data port, it can no longer be used as a register. Attempting to read Port 1 returns FF; writing has no effect. Similarly, if Port 0 is configured for address lines A_8-A_{15} , it can no longer be used as a register. However, if only the lower nibble is defined as address lines A_8-A_{11} , the upper nibble is still addressable as an I/O register. Reading Port 0 with only the lower nibble defined as address outputs returns XF, where X equals the data in bits D_4-D_7 . Writing to Port 0 transfers data to the I/O nibble only.


An instruction to change the modes of Ports 0 or 1 should not be immediately followed by an instruction that performs a stack operation, because this may cause indeterminate program flow. In addition, after setting the modes of Ports 0 and 1 for external memory, the next three bytes must be fetched from internal program memory.

6.4 EXTERNAL STACKS

Z8 architecture supports stack operations in either the register file or data memory. A stack's location is determined by bit D_2 in the Port O-1 Mode register. For example, if D_2 is set to 1, the stack is in internal data memory (Figure 6-4).








The instruction used to change the stack selection bit should not be immediately followed by the instructions RET or IRET, because this will cause indeterminate program flow.

6.5 DATA MEMORY

The two external memory spaces, data and program, can be addressed as a single memory space or as two separate spaces of equal size; i.e., 62K bytes each for the Z8601 and 60K bytes each for the Z8611. If the memory spaces are separated, program memory and data memory are logically selected by the Data Memory select output (\overline{DM}) . DM is available on Port 3, line 4 (P3₄) by setting bits D₄ and D₃ in the Port 3 Mode register to 10 or 01 (Figure 6-5). \overline{DM} is active Low during the execution of the LDE, LDEI instructions. \overline{DM} is also active during the execution of CALL, POP, PUSH, RET and IRET instructions if the stack resides in external memory.

R247 P3M Port 3 Mode Register

(% F7; Write Only)





6.6 BUS OPERATION

The timing for typical data transfers between the Z8 and external memory is illustrated in Figure 6-6. Machine cycles can vary from six to twelve clock periods depending on the operation being performed. The notations used to describe the basic timing periods of the Z8 are: machine cycles (Mn), timing states (Tn), and clock periods. All timing references are made with respect to the output signals \overline{AS} and \overline{DS} . The clock is shown for clarity only and does not have a specific timing relationship with other signals.




Figure 6-6a. External Instruction Fetch, or Memory Read Cycle

6.6.1 Address Strobe (AS)

All transactions start with \overline{AS} driven Low and then raised High by the Z8. The rising edge of \overline{AS} indicates that R/\overline{W} , \overline{DM} , and the addresses output from Ports O and 1 are valid. The addresses output via Port 1 remain valid only during MnT1 and typically need to be latched using \overline{AS} , whereas Port O address outputs remain stable throughout the machine cycle.

6.6.2 Data Strobe


The Z8 uses $\overline{\text{DS}}$ to time the actual data transfer. For Write operations (R/\overline{W} = Low), a Low on $\overline{\text{DS}}$ indicates that valid data is on the Port 1 AD₀-AD₇ lines. For Read operations, (R/\overline{W} = High), the Address/Data bus is placed in a high-impedance state before driving $\overline{\text{DS}}$ Low so that the addressed device can put its data on the bus. The Z8 samples this data prior to raising $\overline{\text{DS}}$ High.


6.6.3 External Memory Operations

Whenever the Z8 is configured for external memory operation, the addresses of all internal program memory references appear on the external bus. This should have no effect on the external system since the bus control lines, $\overline{\text{DS}}$ and R/W, remain in their inactive High state. $\overline{\text{DS}}$ and R/W become active only during external memory references.

CAUTION

Do not use LDC, LDCI, LDE or LDEI to write to internal program memory. The execution of these instructions causes the ZR to assume that an external write operation is being performed and this will activate control signals $\overline{\text{DS}}$ and R/\overline{W} .






6.7 SHARED BUS

Port 1, along with \overline{AS} , \overline{DS} , $\overline{R/W}$, and Port 0 nibbles configured as address lines, can be placed in a high-impedance state, allowing the Z8601 or the Z8611 to share common resources with other bus masters. This shared bus mode is under software control and is programmed by setting Port O-1 Mode register bits D₄ and D₃ both to 1 (Figure 6-7).

Data transfers can be controlled by assigning, for example, P_{3_3} as a Bus Acknowledge input and P_{3_4} as a Bus Request output. Bus Request/Acknowledge control sequences must be software driven.






6.8 EXTENDED BUS TIMING

The Z8601 and Z8611 can accommodate slow memory access times by automatically inserting an additional state time (Tx) into the bus cycle. This stretches the $\overline{\text{DS}}$ timing by two clock periods, though internal memory access time is not affected. Timing is extended by setting bit D₅ in the Port O-1 Mode register to 1 (Figure 6-8).

Figures 6-9a and 6-9b illustrate extended memory Read and Write cycles.



*ALWAYS EXTENDED TIMING AFTER RESET EXCEPT Z8682

Figure 6-8. Extended Bus Timing





Figure 6-9a. Extended External Instruction Fetch, or Memory Read Cycle

6.9 INSTRUCTION TIMING

The high throughput of the Z8 is due, in part, to the use of instruction pipelining, in which the instruction fetch and execution cycles are overlapped. During the execution of an instruction the opcode of the next instruction is fetched. This is illustrated in Figure 6-10.

Figures 6-11 and 6-12 show typical instruction cycle timing for instructions fetched from external memory. (It should be noted that all instrucExternal Interface (Z8601,Z8611)

tion fetch cycles have the same machine timing regardless of whether memory is internal or external.) For those instructions that require execution time longer then that of the overlapped fetch, or instructions that reference program or data memory as part of their execution, the pipe must be flushed. In order to calculate the execution time of a program, the internal clock periods shown in the cycles column of the instruction formats in Section 5.4 should be added together. The cycles are equal to one-half the crystal or input clock rate.





344

External Interface (Z8601,Z8611)




Figure 6-10. Instruction Pipelining

345





Figure 6-12. Instruction Cycle Timing (Two and Three Byte Instructions)

External Interface (Z8601,Z8611)

346

6.10 RESET CONDITIONS

After a hardware reset, Ports 0 and 1 are configured as input ports, memory and stack are internal, extended timing is set and DM is inactive. Figure 6-13 shows the binary values reset into PO1M.



*ALWAYS EXTENDED TIMING AFTER RESET EXCEPT Z8682

Figure 6-13. Ports 0 and 1 Reset

7.1 INTRODUCTION

The ROMLess versions of the Z8 microcomputer have 40 external pins, of which 24 are programmable I/O pins. Of the remaining 16 pins, 8 form an Address/Data bus and the others are used for power and control. Up to 8 I/O pins can be programmed as additional address lines to be used for external memory interface.

7.2 PIN DESCRIPTIONS


AS. Address Strobe (output, active Low, pin 9). Address Strobe is pulsed Low once at the beginning of each machine cycle. The rising edge of \overline{AS} indicates that addresses, Read/Write ($\overline{R/W}$), and Data Memory (\overline{DM}) signals are valid when output for program or data memory transfers.

Chapter 7 External Interface (28681, 28682)

 $\overline{\text{DS}}$. Data Strobe (output, active Low, pin 8). Data Strobe provides the timing for data movement to or from Port 1 for each memory transfer. During a Write cycle, data out is valid at the leading edge of $\overline{\text{DS}}$. During a Read cycle, data in must be valid prior to the trailing edge of $\overline{\text{DS}}$.

R/M. Read/Write. (output, pin 7). Read/Write determines the direction of data transfer for memory transactions. R/\overline{W} is Low when writing to program or data memory, and High for all other transactions.

PO₁-PO₇. Address/Data Port (inputs/outputs, TTLcompatible, pins 13-20). Port 1 is permanently configured as a multiplexed Address/Data memory interface. The lower eight address lines (A_0 - A_7) are multiplexed with data (D_0 - D_7).



External Interface (Z8681,Z8682)

PO0-PO7, P20-P27, P30-P37. I/O Port Lines (inputs/outputs, TTL-compatible). These 24 I/O lines are divided into 3 8-bit I/O ports that can be configured under program control for I/O or memory interface. Individual lines of a port are denoted by the second digit of the port number. For example, P30 refers to bit 0 of Port 3.

RESET. Reset (input, active Low, pin 6). RESET the Z8681/82. initializes When RESET is deactivated. program execution begins from external program location %C for the Z8681 and location %812 for the Z8682. If held Low, RESET acts as a register file protect during power-down and power-up sequences.

XTAL1, XTAL2. Crystal 1, Crystal 2 (oscillator input and output, pins 3 and 2). These pins connect a parallel resonant crystal or an external source to the on-board clock oscillator and buffer.

7.3 CONFIGURING PORT O

The minimum bus configuration uses Port 1 as a multiplexed Address/Data port (AD_0-AD_7) allowing access to 256 bytes of memory. In this configura-


tion, the eight low order address bits (A_0-A_7) are multiplexed with the data (D_0-D_7) .

Port O can be programmed to provide either four additional address lines (A_8-A_{11}) which increases the addressable memory to 4K bytes, or eight additional address lines (A_8-A_{15}) which increases the addressable memory to 64K bytes for the Z8681 and 62K bytes for the Z8682. Refer to Chapter 3, Figures 3-5 and 3-6, for the memory maps.

In the Z8681, Port O lines intended for use as address lines are automatically configured as inputs after a Reset. These lines therefore float and their logic state remains unknown until an initialization routine configures Port O. In the Z8682, Port O lines are configured as address lines $A_{B}-A_{15}$ following a Reset.


7.3.1 Z8681 Initialization

The initialization routine must reside within the first 256 bytes of executable code and must be physically mapped into memory by forcing the port O address lines to a known state. Figures 7-3 and 7-4 illustrate how a 4K byte memory space can be addressed.




The initialization routine is mapped in the top 256 bytes of program memory. Depending on the application, the interrupt vectors may need to be written in the first 12 byte locations of program memory by the initialization routine.

Figure 7-3. Example Z8681/Memory Interface




The initialization routine is mapped in the first 256 bytes of program memory. Any memory write operation will cause the flip-flop to select Port 0 outputs as addresses.



Port O is programmed for memory operation by writing the appropriate bits in the Port O-1 Mode register (Figure 7-5). The proper port initialization sequence is:

- Load Port 0 with initial address value.
- Configure Port 0-1 Mode register.
- Fetch the next three bytes without changing the address in Port O. (This is necessary due to instruction pipelining.)





The lower nibble of Port O can be defined as address lines A_8-A_{11} , by setting D_1 to 1. Similarly, setting D_7 to 1 defines the upper nibble of Port O as address lines $A_{12}-A_{15}$.

Whenever Port O is configured to output address lines $A_{12}\text{-}A_{15},\ A_8\text{-}A_{11}$ must also be selected as address lines.

7.3.2 Z8682 Initialization

The Z8682 must be operated in Test mode only. Section 8.4 gives a complete description of the proper technique for entering Test mode.

The user initialization routine must begin at location %812 and must reside in memory fast enough for normal memory timing. In the Z8682, the user is not protected from reconfiguring Port 1 by writing to R248 (PO1M). Therefore whenever a write is made to PO1M, the value 10 (binary) must be written to bits D₄ and D₃. Any other value will cause complete loss of program control.

The lower nibble of Port O can be defined as address lines $A_{B}-A_{11}$, by setting D_{1} to 1. Similarly, setting D_{7} to 1 defines the upper nibble of Port O as address lines $A_{12}-A_{15}$.

Whenever Port O is configured to output address lines A_{12} - A_{15} , A_8 - A_{11} must also by selected as address lines.

7.3.3 Read/Write Operations

If Port O is configured for address lines A_7-A_{15} , it can no longer be used as a register; however, if only the lower nibble of Port O is defined as address lines A_8-A_{11} , the upper nibble is still addressable as an I/O register. When only the lower nibble is defined as address outputs, reading Port O returns XF, where X equals the data in bits D_4-D_7 . Writing to Port O transfers data to the I/O nibble only.

The instruction used to change the mode of Port O should not be immediately followed by an instruction that performs a stack operation, because this will cause indeterminate program flow. In addition, after setting the mode of Port O for memory, the next three bytes must be fetched without changing the value of the upper byte of the Program Counter (PC).

7.4 EXTERNAL STACKS

The Z8681/82 architecture supports stack operations in either the register file or data memory. A stack's location is determined by bit D_2 in the Port O-1 Mode register. For example, if D_2 is set to 0, the stack is in external data memory (Figure 7-7).

The instruction used to change the stack selection bit should not be immediately followed by the instructions RET or IRET, because this will cause indeterminate program flow.

7.5 DATA MEMORY

The two memory spaces, data and program, can be addressed as a single memory space or as two separate spaces of equal size; i.e. 64K bytes each for the Z8681 and 62K bytes each for the Z8682. If the memory spaces are separated, program memory and data memory are logically selected by Data Memory select output $(\overline{\text{DM}})$. $\overline{\text{DM}}$ is made available on Port 3, line 4 (P3₄) by setting bits D₄ and D₃ in the Port 3 Mode register to 10 or 01 (Figure 7-8). $\overline{\text{DM}}$ is active Low during the execution of the LDE, LDEI instructions. $\overline{\text{DM}}$ is also active Low during the execution of CALL, POP, PUSH, RET and IRET instructions if the stack resides in memory.






Figure 7-6. Z8682 Port O Memory Operation









7.6 BUS OPERATION

Typical data transfers between the Z8681/82 and memory are illustrated in Figure 6-6. Machine cycles can vary from six to twelve clock periods depending on the operation being performed. The notations used to describe the basic timing periods of the Z8681/82 are: machine cycles (Mn), timing states (Tn), and clock periods. All timing references are made with respect to the output signals $\overline{\text{AS}}$ and $\overline{\text{DS}}$. The clock is shown for clarity only and does not have a specific timing relationship with other signals.

7.6.1 Address Strobe (AS)

All transactions start with \overline{AS} driven Low and then raised High by the Z8681/82. The rising edge of \overline{AS} indicates that R/\overline{W} , \overline{DM} (if used), and the addresses output from Ports 0 and 1 are valid. The addresses output via Port 1 remain valid only during MnT1 and typically need to be latched using \overline{AS} , whereas Port 0 address outputs remain stable throughout the machine cycle.


7.6.2 Data Strobe (DS)

The Z8681/82 uses $\overline{\text{DS}}$ to time the actual data transfer. For Write operations (R/\overline{W} = Low), a Low on $\overline{\text{DS}}$ indicates that valid data is on the Port 1 AD₀-AD₇ lines. For Read operations (R/\overline{W} = High), the Address/Data bus is placed in a high-impedance state before driving $\overline{\text{DS}}$ Low so that the addressed device can put its data on the bus. The Z8681/82 samples this data prior to raising $\overline{\text{DS}}$ High.

7.7 EXTENDED BUS TIMING

The Z8681/82 accommodates slow memory access times by automatically inserting an additional softwarecontrolled state time (Tx). This stretches the $\overline{\text{DS}}$ timing by two clock periods. Timing is extended by setting bit D₅ in the Port O-1 Mode register to 1 (Figure 7-9).

Refer to Section 6.7 for other figures pertaining to extended bus timing.



*ALWAYS EXTENDED TIMING AFTER RESET EXCEPT Z8682

Figure 7-9. Extended Bus Timing

7.8 INSTRUCTION TIMING

The high throughput of the Z8681/82 is due, in part, to the use of instruction pipelining, in which the instruction fetch and execution cycles are overlapped. During the execution of the current instruction the opcode of the next instruction is fetched as illustrated in Figure 6-10.


Figures 6-11 and 6-12 show typical instruction cycle timing for instructions fetched from memory. For those instructions that require execution time longer than that of the overlapped fetch, or reference program or data memory as part of their execution, the pipe must be flushed. In order to calculate the execution time of a program, the internal clock periods shown in the cycles column of the instruction formats in Section 5.6 should be added together. The cycles are equal to one-half the crystal or input clock rate.

7.9 Z8681 RESET CONDITIONS

After a hardware reset, Port O is configured as input port, extended timing is set to accommodate slow memory access during the configuration routine, DM is inactive, and the stack resides in the register file. Figure 7-10 shows the binary values reset into POIM.

7.10 Z8682 RESET CONDITIONS

After a hardware reset, Port O is configured as address lines A_8-A_{15} , memory timing is normal, \overline{DM} is inactive, and the stack resides in the register file. Figure 7-11 shows the binary values reset into PO1M.



*ALWAYS EXTENDED TIMING AFTER RESET EXCEPT Z8682

Figure 7-10. Z8681 Port 0 and 1 Reset Conditions




Figure 7-11. Z8682 Ports 0 and 1 Reset Conditions

Chapter 8 Reset and Clock

8.1 RESET

This section describes Z8 reset conditions, reset timing, and register initialization procedures.

A system reset overrides all other operating conditions and puts the Z8 into a known state. To initialize the chip's internal logic, the reset input must be held Low for at least 18 clock periods.

While RESET is Low, AS is output at the internal

clock rate (XTAL frequency divided by 2), $\overline{\text{DS}}$ is forced Low and R/W remains High. (Zilog Z-BUS compatible peripherals use the $\overline{\text{AS}}$ and $\overline{\text{DS}}$ coincident Low state as a peripheral reset function.) In addition, interrupts are disabled, Ports 0, 1, and 2 are put in input mode, and %C is loaded into the Program Counter.

The hardware Reset initializes the control and peripheral registers, as shown in Table 8.1. Specific reset values are shown by 1s or Os, while bits whose states are unknown are indicated by the

Register	$D_7 D_6 D_5 D_4 D_3 D_2 D_1 D_0$	Comments
%FO Serial I/O	undefined	
%F1 Timer Mode	0 0 0 0 0 0 0	Counter/Timers stopped
%F2 Counter/Timer 1	undefined	
%F3 T1 Prescaler	u u u u u u O O	Single Pass count mode, external clock source
%F4 Counter/Timer 0	undefined	·
%F5 TO Prescaler	u u u u u u u 0	Single Pass count mode
%F6 Port 2 Mode	1 1 1 1 1 1 1 1	All lines input
%F7 Port 3 Mode	0 0 0 0 0 0 u 0	Port 2 open-drain
		P3 ₀ -P3 ₃ input; P3 ₄ -P3 ₇ output
%F8 Port O-1 Mode Z8601/Z8611	01101101	Ports O and 1 inputs; internal stack extended external memory timing
%F8 Port 0-1 Mode	0 1 1 1 0 1 0 1	Port O inputs
Z8681		Port 1 Address/Data; internal stack; extended external memory timing
%F8 Port O-1 Mode	10010110	Port O Address
Z8682	1	Port 1 Address/Data
		internal stack; normal external memory timing
%F9 Interrupt Priority	undefined	memory criming
%FA Interrupt Request		Reset all interrupt disabled
%FB Interrupt Mask	0 4 4 4 4 4 4 4 4	Interrupts disabled
%FC Flags	undefined	•
%FD Register Pointer	undefined	
%FE Stack Pointer	undefined	Most significant byte
%FF Stack Pointer	undefined	Least significant byte

Table 8-1. Control and Peripheral Register Reset Values

Reset and Clock

letter u. Registers that are not predictable are listed as undefined.

Program execution starts four clock cycles after RESET has returned High. The initial instruction fetch is from location %C. Figure 8-1 shows reset timing.

After a reset, the first program executed should be a routine that initializes the control registers to the required system configuration. The Interrupt Request register remains inactive until an EI instruction is executed. This guarantees that program execution can proceed free from interrupts.

RESET is the input of a Schmitt trigger circuit. To form the internal reset line, the output of the trigger is synchronized with the internal clock (xtal frequency divided by 2). The clock must therefore be running for **RESET** to function. For a power-up reset operation, the **RESET** input must be held Low for at least 50 ms after the power supply is within tolerance. This allows the on-board clock oscillator to stabilize. An internal pull-up combined with an external capacitor of 1 ^eF provides enough time to properly reset the Z8 (Figure 8-2).

8.2 CLOCK

The Z8 derives its timing from on-board clock circuitry connected to pins XTAL1 and XTAL2. The clock circuitry consists of an oscillator, a divide-by-2 shaping circuit, and a clock buffer. Figure 8-3 illustrates the clock circuitry. The oscillator's input is XTAL1; its output is XTAL2. The clock can be driven by a crystal, a ceramic resonator, or an external clock source.

Crystals and ceramic resonators should have the following characteristics to ensure proper oscillator operation:

Cut: AI (crystal only) Mode: Parallel, Fundamental Output Frequency: 1 MHz - 12 MHz Resistance: 100 ohms max

Depending on operation frequency, the oscillator may require the addition of capacitors C1 and C2 (shown in Figure 8-4). The range of recommended capacitance values is dependent on crystal specifications but should not exceed 15 pF. The ratio of the values of C1 to C2 can be adjusted to shift the operating frequency of the circuit by approximately $\pm.005\%$.




Figure 8-1. Reset Timing




Figure 8-2. Power-Up Reset Circuit

When an external frequency source is used, it must drive both XTAL1 and XTAL2 inputs. This differential drive requirement arises from the loading on the oscillator output (XTAL2) without the reactive feedback network of a crystal or resonator. A typical clock interface circuit is shown in Figure 8-5.

The capacitors shown represent the maximum parasitic loading when using a 74LSO4 driver. The pull-up resistors can be eliminated by using a 74HCO4 driver.

8.3 POWER-DOWN OPERATION

The Z8 has a power-down option which can be used to maintain the contents of the register file with a low-power battery. The circuitry has its XTAL2 output replaced by a power supply input (V_MM). V_MM powers the general-purpose registers %04 - %7F as well as a portion of the reset logic that protects the register file. When V_MM is maintained at 3 to 5 V, this power-down option preserves the contents of the general-purpose registers whenever V_{CC} is removed. During normal operation, V_MM provides +5 V along with V_{CC}.

The following sequence is necessary to preserve data:

- Power failure must be externally detected early enough for a software routine to store the required data that is not already in the register file. An interrupt is typically used for this purpose.
- RESET must be held Low after data is saved and during the removal of V_{CC}. RESET is a write protect input to the register file.





Figure 8-4. Crystal/Ceramic Resonator Oscillator





 RESET must be held Low during the power-up sequence. Again, RESET is a write protect input to the register file.

As V_{CC} powers down, on-board circuitry associated with $\overline{\text{RESET}}$ automatically protects the general-purpose registers. The circuit shown in Figure 8-2 satisfies the power-up requirement of holding $\overline{\text{RESET}}$ Low to protect the register file data. Figure 8-6 shows the recommended circuit configuration for a battery-backed supply system.

Since XTAL2 is replaced by $V_{\rm MM},$ an external clock generator must be used to input the Z8 clock via the XTAL1 input.




Figure 8-6. Battery-Backed Register Supply

8.4 TEST MODE

Test mode is a special mode of operation that facilitates testing of Z8 devices containing on-board ROM (Z8601 and Z8611). Test mode must also be used to reset the Z8682. When Test mode is invoked, an additional on-board ROM is mapped into the first 64 locations of program memory. Figure 8-7 shows the difference between Normal and Test modes of operation.

Test mode is entered by driving the $\overline{\text{RESET}}$ input to a voltage level of V_{CC} + 2.5 V after a normal Reset cycle (Figure 8-8). This voltage is absolutely essential for proper operation.

After entering Test mode, instructions are fetched from the internal test ROM. Port 1 is configured for Address/Data operation, followed by a JUMP to external memory location %812 for the Z8601 and Z8682, or %1012 for the Z8611. Once in external memory, diagnostic routines, invoked via the




Figure 8-7. Normal and Test Mode Flow

Address/Data bus, verify the Z8's functionality. Since Port 1 is used only in Address/Data mode in this process, additional routines in the test ROM verify Port 1's I/O and Handshake modes.

Programs run with Test mode active can use the LDE instruction to access contents of the test ROM. The LDC instruction accesses the normal program ROM.

The Z8 stays in the Test mode until a normal reset occurs.


8.4.1 Interrupt Testing

To test the interrupt structure, the first twelve locations of test ROM contain interrupt vectors. Interrupt vectors in the Z8601 and Z8682 point to external memory locations %800, %803, %806, %809, %80C, and %80F; interrupt vectors in the Z8611 point to external memory locations %1000, %1003, %1006, %1008. %100C, and %100F. These interrupt vectors allow the external program to have a 2- or 3-byte JUMP instruction to each interrupt service routine.

Programs that are run with Test mode active can use the LDE instruction for accessing the contents of the Test ROM. The LDC instruction can be used for accessing the program ROM as normal.

8.4.2 ROMless Operation

ROMless operation of the Z8601 or Z8611 can be achieved by always entering Test mode after a reset. Execution begins at %812 or %1012, respectively. (The Z8682 is a modified Z8601 sold as a ROMless part.)



+7.5 VDC to RESET pin. After a minimum of 6 XTAL CLK cycles, the RESET voltage can be relaxed to VRH.



9.1 INTRODUCTION

The Z8 has 32 lines dedicated to input and output. These lines are grouped into four 8-bit ports and are configurable as input, output, or address/data. Under software control, the ports can be programmed to provide address/data, timing, status, serial, and parallel input/output with or without handshake.

All ports have active pull-ups and pull-downs compatible with TTL loads. In addition, the pull-ups of Port 2 can be turned off for open-drain operation.

9.1.1 Mode Registers

Each port has an associated mode register which determines the port's functions and allows dynamic change in port functions during program execution. Ports and mode registers are mapped into the register file as shown in Figure 9-1.

Because of their close association, ports and mode registers are treated like any other general-purpose register. There are no special instructions for port manipulation; any instruction that addresses a register can address the ports. Data can be directly accessed in the port register, with no extra moves.




Figure 9-1. I/O Port and Port Mode Registers

Chapter 9 I/O Ports

9.1.2 Input and Output Registers

Each bit of Ports 0, 1, and 2 has an input register, an output register, associated buffer, and control logic. Since there are separate input and output registers associated with each port, writing to bits defined as inputs stores the data in the output register. This data cannot be read as long as the bits are defined as inputs. However, if the bits are reconfigured as output, the data stored in the output register is reflected on the output pins and can then be read. This mechanism allows the user to initialize the outputs prior to driving their loads.

Since port inputs are asynchronous to the Z8's internal clock, a Read operation could occur during an input transition. In this case, the logic level might be uncertain--somewhere between a logic 1 and 0. To eliminate this meta-stable condition, the Z8 latches the input data two clock periods prior to the execution of the current instruction. The input register uses these two clock periods to stabilize to a legitimate logic level before the instruction reads the data.

9.2 PORT O

This section deals only with the I/O operation of Port O. Refer to Sections 6.2 and 7.2 for a description of the port's external memory interface operation.

Port 0 is a general I/O port. Bits within each nibble can be independently programmed as inputs, outputs or address lines. Figure 9-2 shows a block diagram of Port 0. This diagram also applies to Ports 1 and 2.

PORT I/O LINES 8 8 8 READ INTERNAL TIMING A DAV/RDY HANDSHAKE SELECTED HANDSHAKE LOGIC WRITE PORT RDY/DAV 8 8 8 OUTPUT ENABLE -

INPUT BUFFER


OUTPUT BUFFER

INPUT REGISTER

OUTPUT REGISTER



8



360

I/O Ports

9.2.1 Read/Write Operations

In the nibble I/O mode, Port O is accessed as general-purpose register PO (%OO). The port is written by specifying PO as an instruction's destination register. Writing the port causes data to be stored in the port's output register.

The port is read by specifying PO as the source register of an instruction. When an output nibble is read, data on the external pins is returned. Under normal loading conditions this is equivalent to reading the output register. Reading a nibble defined as input also returns data on the external pins. However, input bits under handshake control return data latched into the input register via the input strobe.


The Port O-1 Mode register bits D_1D_0 and D_7D_6 are used to configure Port O nibbles (Figure 9-3). The lower nibble (PO_0-PO_3) can be defined as inputs by setting bits D_1 to O and D_0 to 1, or as outputs by setting both D_1 and D_0 to O. Likewise, the upper nibble (PO_4-PO_7) can be defined as inputs by setting bits D_7 to O and D_6 to 1, or as outputs by setting both D_7 to O and D_6 to 1, or as


9.2.2 Handshake Operation


When used as an I/O port, Port O can be placed under handshake control by programming the Port 3 Mode register bit D_2 to 1 (Figure 9-4). In this configuration, handshake control lines are \overline{DAV}_0 (P3₂) and RDY₀ (P3₅) when Port O is an input port, or RDY₀ (P3₂) and \overline{DAV}_0 (P3₅) when Port O is an output port.

Handshake direction is determined by the configuration (input or output) assigned to Port O's upper nibble, PO_4-PO_7 . The lower nibble must have the same I/O configuration as the upper nibble to be under handshake control. Figure 9-5 illustrates the Port O upper and lower nibbles, and the associated handshake lines of Port 3.


Handshake operation is discussed in detail in Section 9.6.














I/O Ports

9.3 PORT 1

This section deals only with the I/O operation of Port 1 and does not apply to the Z8681/82 ROMless devices. Refer to Sections 6.2 and 7.2 for a description of the port's external memory interface operation.


Port 1 is a general-purpose I/O port that can be programmed as a byte I/O port with or without handshake, or as an address/data port for interfacing with external memory. Refer to Figure 9-2 for a block diagram of Port 1.

9.3.1 Read/Write Operations

In byte input or byte output mode, the port is accessed as general-purpose register P1 (%01). The port is written by specifying P1 as an instruction's destination register. Writing the port causes data to be stored in the port's output register.

The port is read by specifying P1 as the source register of an instruction. When an output is read, data on the external pins is returned. Under normal loading conditions, this is equivalent to reading the output register. When Port 1 is defined as an input, reading also returns data on the external pins. However, inputs under handshake control return data latched into the input register via the input strobe.


Using the Port 0-1 Mode register, Port 1 is configured as an output port by setting bits D_4 and D_3 to 0s, or as an input port by setting D_4 to 0 and D_3 to 1 (Figure 9-6).





9.3.2 Handshake Operations

When used as an I/O port, Port 1 can be placed under handshake control by programming the Port 3 Mode register bits D_4 and D_3 both to 1 (Figure 9-7). In this configuration, handshake control lines are \overline{DAV}_1 (P3₃) and RDY_1 (P3₄) when Port 1 is an input port, or RDY_1 (P3₃) and \overline{DAV}_1 (P3₄) when Port 1 is an output port.



(% F7; Write Only)




Figure 9-7. Port 1 Handshake Operation

Handshake direction is determined by the configuration (input or output) assigned to Port 1. For example, if Port 1 is an output port then handshake is defined as output. Figure 9-8 illustrates the Port 1 lines and the associated handshake lines of Port 3.

Handshake operation is discussed in detail in Section 9.6.




Figure 9-8. Port 1

9.4 PORT 2

Port 2 is a general-purpose port. Each of its lines can be independently programmed as input or output via the Port 2 Mode register (Figure 9-9). A bit set to a 1 in P2M configures the corresponding bit in Port 2 as an input, while a bit set to 0 determines an output line.




Figure 9-9. Port 2 I/O Operation

9.4.1 Read/Write Operations


Port 2 is accessed as general-purpose register P2 (%02). The port is written by specifying P2 as an instruction's destination register. Writing the port causes data to be stored in the port's output register, and reflected externally on any bit configured as an output.


The port is read by specifying P2 as the source register of an instruction. When an output bit is read, data on the external pin is returned. Under normal loading conditions, this is equivalent to reading the output register. However, if a bit of Port 2 is defined as an open-drain output, the data returned is the value forced on the output pin by the external system. This may not be the same as the data in the output register.


Reading input bits of Port 2 also returns data on the external pins. However, inputs under handshake control return data latched into the input register via the input strobe.

9.4.2 Handshake Operation

Port 2 can be placed under handshake control by programming the Port 3 Mode register (Figure 9-10). In this configuration, Port 3 lines $P3_1$ and $P3_6$ are used as the handshake control lines \overline{DAV}_2 and RDY_2 for input handshake, or RDY_2 and \overline{DAV}_2 for output handshake.







Handshake direction is determined by the configuration (input or output) assigned to bit 7 of Port 2. Only those bits with the same configuration as $P2_7$ will be under handshake control. Figure 9-11 illustrates Port 2's bit lines and the associated handshake lines of Port 3.





Figure 9-11. Port 2

Port 2 can also by configured to provide opendrain outputs by programming Port 3 Mode register (P3M) bit $D_{\rm D}$ to 0 (Figure 9-12).

Regardless of the bit input/output configuration, Port 2 is always written and read as a byte-wide port.

R247 P3M Port 3 Mode Register (% F7; Write Only)





9.5 PORT 3

Port 3 differs structurally from the other three ports. Port 3 lines are fixed as four input $(P3_0-P3_3)$ and four output $(P3_4-P3_7)$ and do not have an input and output register for each bit. Instead, all the input lines have one input register, and output lines have an output register. Under software control, the lines can be configured as input or output, special control lines for handshake, or as I/O lines for the on-board serial and timer facilities. Figure 9-13 is a block diagram of Port 3.

9.5.1 Read/Write Operations

Port 3 is accessed as general-purpose register P3 (%03). The port is written by specifying P3 as an instruction's destination register. However,




Figure 9-13. Port 3 Block Diagram

Port 3 outputs cannot be written if they are used for special functions. When writing to Port 3, data is stored in the output register.


The port is read by specifying P3 as the source register of an instruction. When reading from Port 3, the data returned is both the data on the input pins and in the output register.

9.5.2 Special Functions

Special functions for Port 3 are defined by programming the Port 3 Mode register. By writing Os in D_2 - D_6 , lines P_{3_0} - P_{3_7} ar configured in input/ output pairs (Figure 9-14). Table 9-1 shows available functions for Port 3. The special functions indicated in the table are discussed in detail in their corresponding sections in this manual.

Port 3 input lines $P3_0-P3_3$ always function as interrupt requests regardless of the configuration specified in the Port 3 Mode register. Unwanted interrupts must be masked off as described in Chapter 10.

Table 9.1 Port 3 Line Functions							
Function	Line	Signal					
Input	P30-P33	Input					
Output	P34-P37	Output					
Handshake	Р3 ₁	DAV ₂ /RDY ₂					
Inputs	P32	DAV0/RDY					
	P33	DAV1/RDY1					
Handshake	P34	RDY1/DAV1					
Outputs	P35	RDYn/DAV					
	P36	RDY2/DAV2					
Interrupt	P3 _N	IRQ3					
Requests	P31	IRQ2					
	P32	IRQ					
	P33	IRQ1					
Serial Input	P3n	SI					
Output	P37	S0					
Counter/Timer	P31	^T in					
	P36	Tout					
Status	P34	DM					






Figure 9-14. Port 3 I/O Operation

I/O Ports

9.6 PORT HANDSHAKE

When Ports 0, 1, or 2 are configured for handshake operation, a pair of lines from Port 3 is used for handshake controls for each port. The handshake controls are interlocked to properly time asynchronous data transfers between the Z8 and its peripheral. One control line $(\overline{\text{DAV}}_n)$ functions as a strobe from the sender to indicate to the receiver that data is available. The second control line (RDY_n) acknowledges receipt of the sender's data, and indicates when the receiver is ready to accept another data transfer.

In the input mode, data is latched into the port's input register by the first \overline{DAV} signal, and is protected from being overwritten if additional pulses occur on the \overline{DAV} line. This overwrite protection is maintained until the port data is read. In the output mode, data written to the port is not protected and can be overwritten by the Z8 during the handshake sequence. To avoid losing data, the software must not overwrite the port until the corresponding interrupt request indicates that the external device has latched the data.

The software can always read Port 3 output and input handshake lines, but cannot write to the output handshake lines. Following is the recommended setup sequence when configuring a port for handshake operation for the first time after a reset:


- Load PO1M or P2M to configure the port for input/output.
- Load P3 to set the Output Handshake bit to a logic 1.
- Load P3M to select the Handshake mode for the port.

Once a data transfer begins, the configuration of the handshake lines should not be changed until handshake is completed.

Figures 9-15 and 9-16 show detailed operation for the handshake sequence.

In applications requiring a strobed signal instead of the interlocked handshake, the Z8 can satisfy this requirement as follows:


- In the Strobed Input mode, data can be latched in the port input register using the \overline{DAV} input. The data transfer rate must allow enough time for the software to read the port before strobing in the next character. The RDY output is ignored.
- In the Strobed Output mode, the RDY input should be tied to the DAV output.




State 1. Port 3 Ready output is High, indicating that the Z8 is ready to accept data.
State 2. The I/O device puts data on the port and then activates the DAV input. This causes the data to be latched into the port input register and generates an interrupt request.

State 3. The Z8 forces the Ready (RDY) output Low, signaling to the I/O device that the data has been latched.

- State 4. The I/O device returns the DAV line High in response to RDY going Low.
- State 5. The Z8 software must respond to the interrupt request and read the contents of the port in order for the handshake sequence to be completed. The RDY line goes High if and only if the port has not been read and DAV is High. This returns the interface to its initial state.





- new data and forces DAV Low if and only if RDY is High.
 State 3. The I/O device forces RDY Low after latching the data. RDY Low causes an interrupt request to be generated. The Z8 can write new data in response to RDY going
- Low; however, the data is not output until State 5. State 4. The DAV output from the Z8 is driven High in response to RDY going Low.
- State 3. After DAV output from the 25 is driven high in response to ADF going Low.
 State 5. After DAV goes High, the I/O device is free to raise RDY High thus returning the interface to its initial state.

Figure 9-16. Z8 Output Handshake

Figures 9-17 and 9-18 illustrate the strobed handshake connections.




Figure 9-17. Input Strobed Handshake using Port 2





Figure 9-18. Output Strobed Handshake using Port 2


9.7 I/O PORT RESET CONDITIONS


After a hardware reset, mode registers PO1M, P2M, and P3M are set as shown in Figures 9-19 - 9-22. Ports 0, 1 and 2 are configured for input operation on all bits, except Port 1 in the Z8681 and Ports 0 and 1 in the Z8682 as shown.

The pull-ups of Port 2 are set for open-drain. If active pull-ups are desired for Port 3 outputs, remember to configure them using P3M (Figure 9-22).

All special I/O functions of Port 3 are inactive, with $P_{3_0}-P_{3_3}$ set as inputs and $P_{3_4}-P_{3_7}$ set as outputs (Figure 9-23).







368

R246 P2M Port 2 Mode Register

(% F6; Write Only)




Figure 9-22. Port 2 Reset




Figure 9-23. Port 3 Reset

Chapter 10 Interrupts

10.1 INTRODUCTION

DEC

251

250

249

The Z8 microcomputer allows six different interrupt levels from eight sources: the four Port 3 lines $P_{30}^{-}-P_{33}^{-}$ make up the external interrupt sources while serial in, serial out, and the two counter/timers make up the internal sources. These interrupts can be masked and their priorities set by using the Interrupt Mask and the Interrupt Priority registers. All six interrupts can be globally disabled by resetting the master Interrupt Enable bit D_7 in the Interrupt Mask register with a Disable Interrupt (DI) instruction. Interrupts are globally enabled by setting D_7 with an Enable Interrupt (EI) instruction.

There are three interrupt control registers: the Interrupt Request register (IRQ), the Interrupt Mask register (IMR), and the Interrupt Priority register (IPR). Figure 10-1 shows addresses and identifiers for the interrupt control registers. Figure 10-2 is a block diagram showing the Interrupt Mask and Interrupt Priority logic.

The Z8 family supports both vectored and polled interrupt handling. Details on vectored and polled interrupts can be found in Sections 10.6 and 10.7.

INTERRUPT MASK

INTERRUPT REQUEST

INTERRUPT PRIORITY

HEX IDENTIFIERS

IMR IRQ

IPR

FB

FA

F9



10.2 INTERRUPT SOURCES

Table 10-1 presents the interrupt types, sources, and vectors available in the Z8 family of processors.

10.2.1 External Interrupt Sources

External sources involve interrupts request lines IRQ_0-IRQ_3 . IRQ_0 , IRQ_1 , and IRQ_2 are always generated by a negative edge signal on the corresponding Port 3 pin (P3₂, P3₃, P3₁ correspond to IRQ_0 , IRQ_1 , and IRQ_2 , respectively). Figure 10-3 is a block diagram for interrupt sources IRQ_0 , IRQ_1 , and IRQ_2 .

When the Port 3 pin $(P3_1, P3_2, \text{ or } P3_3)$ goes Low, the first flip-flop is set. The next two flipflops synchronize the request to the internal clock and delay it by four external clock periods. The output of the last flip-flop (IRQ_0, IRQ_1, or IRQ_3) goes to the corresponding Interrupt Request register.




Figure 10-1. Interrupt Control Registers

Figure 10-2. Interrupt Block Diagram

Name	Source	Vector Location	Comments						
irq _o	DAV ₀ , IRQ ₀	0,1	External (P3 ₂), ∳ Edge Triggered						
IRQ ₁	DAV ₁ , IRQ ₁	2,3	External (P33), ∀ Edge Triggered						
IRQ2	DAV ₂ , IRQ ₂ , T _{IN}	4,5	External (P3 ₁), ∳ Edge Triggered						
100	IRQ3	6,7	External (P3 ₀), ∳ Edge Triggered						
IRQ3	Serial In	6,7	Internal						
100	т _о	8,9	Internal						
IRQ ₄	Serial Out	8,9	Internal						
IRQ5	T ₁	10,11	Internal						
	teriti Manada da Angela da Angela da Angela da Angela da Angela da Angela da Angela da Angela da Angela da Ang T								

Table 10-1. Interrupt Types, Sources, and Vectors

 IRQ_3 can be generated from an external source only if Serial In is not enabled; otherwise, its source is internal. The external request is generated by a negative edge signal on P3₀ as shown in Figure 10-4. Again, the external request is synchronized and delayed before reaching IRQ.




Figure 10-3. Interrupt Sources IRQ0-IRQ2 Block Diagram




Figure 10-4. Interrupt Source IRQ3 Block Diagram

10.2.2 Internal Interrupt Sources

Internal sources involve interrupt requests IRQ_3-IRQ_5 . If Serial In is enabled, IRQ_3 generates an interrupt request whenever the receiver assembles a complete byte. Interrupt level IRQ_4 has two mutually exclusive sources, Counter/Timer 0 (T_0) and the Serial Out transmitter. If Serial Out is enabled, an interrupt request is generated when the transmit buffer is empty. If T_0 is enabled, an interrupt request is generated at T_0 end-of-count. IRQ_5 generates an interrupt request at Counter/Timer 1's (T_1) end-of-count.

For more details on the internal interrupt sources, refer to the chapters describing serial I/O and the counter/timers.

10.3 INTERRUPT REQUEST (IRQ) REGISTER LOGIC AND TIMING

Figure 10-5 shows the logic diagram for the Interrupt Request register. The leading edge of the request will set the first flip-flop, which will remain set until interrupt requests are sampled. Requests are sampled internally during the last clock cycle before an opcode fetch (Figure 10-6). External requests are sampled two internal clocks earlier, due to the synchronizing flip-flops shown in Figures 10-3 and 10-4.

At sample time the request is transferred to the second flip-flop in Figure 10-5, which drives the interrupt mask and priority logic. When an interrupt cycle occurs, this flip-flop will be reset only for the highest priority level that is enabled.

The user has direct access to the second flip-flop by reading and writing the IRQ register. IRQ is read by specifying it as the source register of an instruction and written by specifying it as the destination register.

10.4 INTERRUPT INITIALIZATION

After reset, all interrupts are disabled and must be initialized before vectored or polled interrupt processing can begin. The Interrupt Priority register (IPR), Interrupt Mask register (IMR) and Interrupt Request register (IRQ) must be initialized, in that order, to start the interrupt process. However, IPR need not be initialized for polled processing.





Figure 10-5. IRQ Register Logic






10.4.1 Interrupt Priority Register (IPR) Initialization

IPR (Figure 10-7) is a write-only register that sets priorities for the six levels of vectored interrupts in order to resolve simultaneous interrupt requests. (There are 48 sequence possibilities for interrupts.) The six interrupt levels IRQ_0-IRQ_5 are divided into three groups of two interrupt requests each. One group contains IRQ_3 (SI/P3₀) and IRQ_5 (T₁), another group contains IRQ_0 (P3₂) and IRQ_2 (P3₁), and the third group contains IRQ_1 (P3₃) and IRQ_4 (SO/T₀).

Priorities can be set both within and between groups as shown in Table 10-2. Bits D_1 , D_2 , and D_5 define the priority of the individual members within the three groups. Bits D_0 , D_3 , and D_4 are encoded to define six priority orders between the three groups. Bits D_6 and D_7 are not used.





Group Bit		Prió	Bi	t Patt	ern	Group Priority			
	Highest	Lowest				Highest> Lowest			
C	D ₁ =0	IRQ ₁	IRQ4	D ₄	D ₂	DO			
	. 1	IRQ	IRQ1	•	. –				
		•	·	0	0	0	NOT USED		
в	D ₂ =0	IRQ ₂	IRQ	0	0	1	САВ		
	_ 1	IRQ	IRQ ₂	0	1	0	ABC		
		.	-	0	1	1	ACB		
Α	D5=0	IRQ5	IRQ3	1	,0	0	ВСА		
	1	IRQ3	IRQ	1	0	1	СВА		
			. 1	1	1	0	BAC		
				1	1	. 1	NOT USED		

10.4.2 Interrupt Mask Register (INR) Initialization

IMR (Figure 10-8) individually or globally enables or disables the six interrupt requests. When bits D_0-D_5 are set to 1, the corresponding interrupt requests are enabled. D_7 is the master enable and must be set before any of the individual interrupt requests can be recognized. Resetting D_7 globally disables all of the interrupt requests. D_7 is set and reset by the EI and DI instructions. It is automatically reset during an interrupt machine cycle and set following the execution of an Interrupt Return (IRET) instruction.

NOTE

D7 must be reset by the DI instruction before the contents of the Interrupt Mask register or the Interrupt Priority register are changed except:

- Immediately after a hardware reset, or
- Immediately after executing an interrupt cycle and before IMR7 has been set by any instruction.

10.4.3 Interrupt Request (IRQ) Register Initialization

IRQ (Figure 10-9) is a read/write register that stores the interrupt requests for both vectored and polled interrupts. When an interrupt is made on any of the six levels, the corresponding bit position in the register is set to 1. Bits D_0 - D_5 are assigned to interrupt requests IRQ₀-IRQ₅, respectively.

R251 IMR Interrupt Mask Register

(% FB; Read/Write)




Figure 10-8. Interrupt Mask Register

IRQ is held in a Reset state until an EI instruction is executed. For polled processing, IRQ must still be initialized by an EI instruction, but IMR should first be cleared to 0 to individually inhibit all interrupt requests while interrupts are globally enabled:

CLR	IMR
EI	
DI	

10.5 IRQ SOFTWARE INTERRUPT GENERATION

IRQ can be used to generate software interrupts by specifying IRQ as the destination of any instruction referencing the register file. These Software Interrupts (SWI) are controlled in the same manner as hardware-generated requests, i.e., the IPR and the IMR control the priority and enabling of each SWI level.

To generate an SWI, the desired request bit in the IRQ is set as follows:

OR IRQ,#IRQLVL

where the immediate data, IRQLVL, has a 1 in the bit position corresponding to the level of the SWI desired. For example, if an SWI on level 5 is desired, IRQLVL would have a 1 in the bit 5 position:

OR IRQ,#%200100000

where the immediate data is preceded by %2 to indicate a binary constant. With this instruction, if the interrupt system is globally enabled, level 5 is enabled, and there are no higher priority pending requests, control is transferred to the service routine pointed to by the level 5 vector.






Figure 10-9. Interrupt Request Register





Figure 10-10. Effect of Interrupt on Stack





10.6 VECTORED PROCESSING

Each Z8 interrupt level has its own vector. When an interrupt occurs, control passes to the service routine pointed to by the interrupt's location in program memory. The sequence of events for vectored interrupts is as follows:

- PUSH PC lower byte on stack
- PUSH PC upper byte on stack
- PUSH FLAGS on stack
- Fetch upper byte of vector
- Fetch lower byte of vector
- Branch to service routine specified by vector

Figures 10-10 and 10-11 show the vectored interrupt operation.

10.6.1 Vectored Interrupt Cycle Timing

Interrupt cycle timing for all Z8 devices except the Z8681 is diagrammed in Figure 10-12. Timing for the Z8681 ROMless device is different and is shown in Figure 10-13.

10.6.2 Nesting of Vectored Interrupts

Nesting of vectored interrupts allows higher priority requests to interrupt a lower priority request. To initiate vectored interrupt nesting, do the following during the interrupt service routine:

- Push the old IMR on the stack.
- Load IMR with a new mask to disable lower priority interrupts.
- Execute EI instruction.
- Proceed with interrupt processing.
- After processing is complete, execute DI instruction.
- Restore the IMR to its original value by returning the previous mask from the stack.
- Execute IRET.

Depending on the application, some simplification of the above procedure may be possible.

10.7 POLLED PROCESSING

Polled interrupt processing is supported by masking off the IRQ levels to be polled. This is accomplished by clearing the corresponding bit in the IMR to O.

To initiate polled processing, check the bits of interest in the IRQ using the Test Under Mask (TM) instruction. If the bit is set, call or branch to the service routine. The service routine services the request, resets its Request bit in the IRQ, and branches or returns back to the main program. An example of a polling routine is as follows:

TM IRQ,#MASK JR Z NEXT CALL SERVICE	!Test for request !If no request go to NEXT !If request is there !then service it			
NEXT:				
•				
SERVICE:	!Process Request	1		
•				
AND IRQ,#MASK	!Clear Request bit	!		
RET –	!Return to next	!		


In this example, if $\rm IRQ_2$ is being polled, MASK will be %200000100 (in binary) and MASK_ will be %211111011.

During a reset, all bits in IPR are undefined.

10.8 RESET CONDITIONS

In IMR, bit D_7 is 0 and bits $D_0\text{-}D_5$ are undefined. Bit D_6 is not implemented, though reading this bit returns 0.

IRQ bits D_0-D_5 are held at 0 until an EI instruction is executed. Bits D_6 and D_7 are not implemented, but reading these bits returns 0.






Chapter 11 Counter/Timers

11.1 INTRODUCTION

The Z8 provides two 8-bit counter/timers, T_0 and T_1 , each driven by its own 6-bit prescaler, PRE_0 and PRE_1 . Both counter/timers are independent of the processor instruction sequence, which relieves software from time-critical operations such as interval timing or event counting.

Each counter/timer operates in either Single-Pass or Continuous mode. At the end-of-count, counting either stops or the initial value is reloaded and counting continues. Under software control, new values are loaded immediately or when the end-ofcount is reached. Software also controls counting mode, how a counter/timer is started or stopped, and its use of I/O lines. Both the counter and prescaler registers can be altered while the counter/timer is running.





Counter/Timers

Counter/timers 0 and 1 are driven by a timer clock generated by dividing the internal clock by four. The divide-by-four stage, the 6-bit prescaler, and the 8-bit counter/timer form a synchronous 16-bit divide chain. Counter/timer 1 can also be driven by an external input (T_{IN}) via Port 3 line P3₁. Port 3 line P3₆ can serve as a timer output (T_{OUT}) through which T_0 , T_1 , or the internal clock can be output. The timer output will toggle at the end-of-count. Figure 11-1 is a block diagram of the counter/timers.


The counter/timer, prescaler, and associated mode registers are mapped into the register file as shown in Figure 11-2. This allows the software to treat the counter/timers as general-purpose registers, and eliminates the need for special instructions.

11.2 PRESCALERS AND COUNTER/TIMERS


The prescalers, PRE_0 (%F5) and PRE_1 (%F3), each consist of an 8-bit register and a 6-bit down-counter as shown in Figure 11-1. The prescaler registers are write-only registers. Reading the prescalers returns the value %FF. Figures 11-3 and 11-4 show the prescaler registers.

The six most significant bits (D_2-D_7) of PRE₀ or PRE₁ hold the prescalers count modulo, a value from 1 to 64 decimal. The prescaler registers also contain control bits that specify T₀ and T₁ counting modes. These bits also indicate whether the clock source for T₁ is internal or external. These control bits will be discussed in detail throughout this chapter.


The counter/timers, T_0 (%F4) and T1 (%F₂), each consist of an 8-bit down-counter, a write-only




register which holds the initial count value, and a read-only register which holds the current count value (Figure 11-1). The initial value can range from 1 to 256 decimal (%01,%02,...,%00). Figure 11-5 illustrates the counter/timer registers.











11.3 COUNTER/TIMER OPERATION

Under software control, counter/timers are started and stopped via the Timer Mode register (%F1) bits D_0-D_3 (Figure 11-6). Each counter/timer is associated with a Load bit and an Enable Count bit.

11.3.1 Load and Enable Count Bits

Setting the Load bit $(D_0$ to 1 for T_0 and D_2 to 1 for T_1) transfers the initial value in the prescaler and the counter/timer registers into their respective down-counters. The next internal clock resets bits D_0 and D_2 to 0, readying the Load bit for the next load operation. The initial values may be loaded into the down-counters at any time. If the counter/timer is running, it continues to do so and starts the count over with the initial value. Therefore, the Load bit actually functions as a software re-trigger.

The counter/timers remain at rest as long as the Enable Count bits D_1 and D_3 are both 0. To enable counting, the Enable Count bit (D_1 for T_0 and D_3 for T_1) must be set to 1. Counting actually starts when the Enable Count bit is written by an instruction. The first decrement occurs four internal clock periods after the Enable Count bit has been set.


The Load and Enable Count bits can be set at the same time. For example, using the instruction OR TMR #%03 sets both D_0 and D_1 of TMR to 1. This loads the initial values of PRE_0 and T_0 into their respective counters and starts the count after the M2T2 machine state after the operand is fetched (Figure 11-7).


11.3.2 Prescaler Operations

During counting, the programmed clock source drives the prescaler 6-bit counter. The counter is counted down from the value specified by bits D_2-D_7 of the corresponding prescaler register, PRE_0 or PRE_1 (Figure 11-8). When the prescaler counter reaches its end-of-count, the initial value is reloaded and counting continues. The prescaler never actually reaches 0. For example, if the prescaler is set to divide by 3, the count sequence is:

3-2-1-3-2-1-3-2....

Each time the prescaler reaches its end-of-count a carry is generated, which allows the counter/timer to decrement by one on the next timer clock input. When the counter/timer and the prescaler both reach their end-of-count, an interrupt request is generated -- IRQ_4 for Γ_0 and IRQ_5 for T_1 . Depending on the counting mode selected, the counter/timer will either come to rest with its value at %00 (Single-Pass mode) or the initial value will be automatically reloaded and counting will continue (Continuous mode).











Figure 11-7. Starting The Count





Counter/Timers

The counting modes are controlled by bit $\rm D_0$ of $\rm PRE_0$ and $\rm PRE_1,$ with $\rm D_0$ cleared to 0 for Single-pass counting mode or set to 1 for Continuous mode.

The counter/timers can be stopped at any time by setting the Enable Count bit to 0, and restarted by setting it back to 1. The counter/timer will continue its count value at the time it was stopped. The current value in the counter/timer $(T_0 \text{ or } T_1)$ can be read at any time without affecting the counting operation.

New initial values can be written to the prescaler or the counter/timer registers at any time. These values will be transferred to their respective down-counters on the next load operation. If the counter/timer mode is Continuous, the next load occurs on the timer clock following an end-of-count. New initial values should he written before the desired load operation, since the prescalers always effectively operate in Continuous count mode.

The time interval (i) until end-of-count, is given by the equation

i = t x p x v

in which t is 8 divided by XTAL frequency, p is the prescaler value (1 - 64), and v is the counter/timer value (1 - 256). It should be apparent that the prescaler and counter/timer are true divide-by-n counters.


11.4 TOUT MODES


The Timer Mode register TMR (%F1) (Figure 11-10) is used in conjunction with the Port 3 Mode


register P3M (%F7) (Figure 11-9) to configure P3₆ for T_{OUT} operation. In order for T_{OUT} to function, P3₆ must be defined as an output line by setting P3M bit D₅ to 0. Output is controlled by one of the counter/timers (T₀ or T₁) or the internal clock.

The counter/timer to be output is selected by TMR bits D_7 and D_6 . T_0 is selected to drive the $T_{\rm OUT}$ line by setting D_7 to 0 and D_6 to 1. Likewise, T1 is selected by setting D_7 and D_6 to 1 and 0 respectively. The counter/timer $T_{\rm OUT}$ mode is turned off by setting TMR bits D_7 and D_6 both to 0, freeing P3_6 to be a data output line.

 T_{OUT} is initialized to a logic 1 whenever the TMR Load bit (D_{Ω} for T_{Ω} or D_{2} for T_{1}) is set to 1.














Figure 11-10. Timer Mode Register TOUT Operation









At end-of-count, the interrupt request line (IRQ₄ or IRQ₅), clocks a toggle flip-flop. The output of this flip-flop drives the $T_{\rm OUT}$ line, P3₆. In all cases, when the selected counter/timer reaches its end-of-count, $T_{\rm OUT}$ toggles to its opposite state (Figure 11-11). If, for example, the counter/timer is in Continuous counting mode, $T_{\rm OUT}$ will have a 50% duty cycle output. This duty cycle can easily be controlled by varying the initial values after each end-of-count.

The internal clock can be selected as output instead of T₀ or T₁ by setting TMR bits D₇ and D₆ both to 1. The internal clock (XTAL frequency/2) is then directly output on P3₆ (Figure 11-12).

While programmed as T_{OUT} , P3₆ cannot be modified by a write to port register P3. However, the Z8 software can examine P3₆'s current output by reading the port register.

11.5 TIN MODES

The Timer Mode register TMR (%F1) (Figure 11-13) is used in conjunction with the Prescaler register PRE_1 (%F3) (Figure 11-14) to configure $P3_1$ as $T_{IN} \cdot T_{IN}$ is used in conjunction with T_1 in one of four modes:

- External clock input
- Gated internal clock
- Triggered internal clock
- Retriggerable internal clock




Figure 11-13. Timer Mode Register T_{IN} Operation




Figure 11-14. Prescaler 1 T_{IN} Operation

The counter/timer clock source must be configured for external by setting PRE_1 bit D_2 to 0. The Timer Mode register bits D_5 and D_4 can then be used to select the desired T_{TN} operation.

For $\rm T_1$ to start counting as a result of a $\rm T_{IN}$ input, the Enable Count bit $\rm D_3$ in TMR must be set to 1. When using $\rm T_{IN}$ as an external clock or a gate input, the initial values must be loaded into the down-counters by setting the Load bit $\rm D_2$ in TMR to a 1 before counting begins. In the descriptions of $\rm T_{IN}$ that follow, it is assumed that the programmer has performed these operations. Initial values are automatically loaded in Trigger and Retrigger modes so software loading is unnecessary.

It is suggested that $P3_1$ be configured as an input line by setting P3M bit D_5 to 0 although $T_{\rm IN}$ is still functional if $P3_1$ is configured as a hand-shake input.

Each High-to-Low transition on $T_{\rm IN}$ generates interrupt request IRQ_2 , regardless of the selected $T_{\rm IN}$ mode or the enabled/disabled state of T_1 . IRQ_2 must therefore be masked or enabled according to the needs of the application.

11.5.1 External Clock Input Mode

The T_{IN} External Clock Input mode (TMR bits D₅ and D₄ both set to 0) supports counting of external events, where an event is considered to be a High-to-Low transition on T_{IN} (Figure 11-15). occurrence (Single-Pass mode) or on every nth occurrence (Continuous mode) of that event.

11.5.2 Gated Internal Clock Mode

The T_{IN} Gated Internal Clock mode (TMR bits D₅ and D₄ set to 0 and 1 respectively) measures the duration of an external event. In this mode, the T₁ prescaler is driven by the internal timer clock, gated by a High level on T_{IN} (Figure 11-16). T₁ counts while T_{IN} is High and stops counting while T_{IN} is Low. Interrupt request IRQ₂ is generated on the High-to-Low transition of T_{IN}, signaling the end of the gate input. Interrupt request IRQ₅ is generated if T₁ reaches its end-of-count.








Figure 11-15. External Clock Input Mode














384

11.5.3 Triggered Input Mode

The $T_{\rm IN}$ Triggered Input mode (TMR bits D_5 and D_4 set to 1 and 0 respectively) causes T_1 to start counting as the result of an external event (Figure 11-17). T_1 is then loaded and clocked by the internal timer clock following the first High-to-Low transition on the $T_{\rm IN}$ input. Subsequent $T_{\rm IN}$ transitions do not affect T_1 . In the Single-Pass mode, the Enable bit is reset whenever T_1 reaches its end-of-count. Further $T_{\rm IN}$ transitions will have no effect on T_1 until software sets the Enable Count bit again. In Continuous mode, once T_1 is triggered counting continues until software resets the Enable Count bit. Interrupt request IRQ5 is generated when T_1 reaches its end-of-count.

11.5.4 Retriggerable Input Mode

The T_{IN} Retriggerable Input mode (TMR bits D₅ and D_{4} both set to 1) causes T_{1} to load and start counting on every occurrence of a High-to-Low transition on T_{IN} (Figure 11-17). Interrupt request IRQ5 will be generated if the programmed time interval (determined by T1 prescaler and counter/timer register initial values) has elapsed since the last High-to-Low transition on T_{TN}. In Single-Pass mode, the end-of-count resets the Enable Count bit. Subsequent T_{IN} transitions will not cause T_1 to load and start counting until software sets the Enable Count bit again. In Continuous mode, counting continues once T₁ is triggered until software resets the Enable Count bit. When enabled, each High-to-Low $T_{\rm IN}$ transition causes T1 to reload and restart counting. Interrupt request IRQ5 is generated on every end-ofcount.

11.6 CASCADING COUNTER/TIMERS


For some applications, it may be necessary to measure a time interval greater than a single counter/timer can measure. In this case, T_{IN} and T_{OUT} can be used to cascade T_0 and T_1 as a single unit (Figure 11-18). T_0 should be configured to operate in Continuous mode and to drive T_{OUT} . T_{IN} should be configured as an external clock input to T_1 and wired back to T_{OUT} . On every other T_0 end-of-count, T_{OUT} undergoes a High-to-Low transition which causes T_1 to count. T_1 can operate in either Single-Pass or Continuous mode. Each time T_1 's end-of-count is reached, interrupt request IRQ₅ is generated. Interrupt requests IRQ₂ (T_{IN} High-to-Low transitions) and

 $\rm IRQ_4$ (T_0 end-of-count) are also generated but are most likely of no importance in this configuration and should be disabled.


11.7 RESET CONDITIONS

After a hardware reset, the counter/timers are disabled and the contents of both the counter/timer registers and the prescaler modulos are undefined. However, the counting modes are configured for Single-Pass and T_1 's clock source is set for external. $T_{\rm IN}$ is set for External Clock mode, and the $T_{\rm OUI}$ mode is off. Figures 11-19 through 11-22 show the binary reset values of the Prescaler, Counter/Timer, and Timer Mode registers.

R242 T1 Counter/Timer 1 Register (% F2; Read/Write) R244 T0 Counter/Timer 0 Register (% F4; Read/Write)



INITIAL VALUE WHEN WRITTEN — (RANGE 1-256 DECIMAL, 01-00 HEX) CURRENT VALUE WHEN READ







Figure 11-20. Prescaler 1 Register Reset








Figure 11-22. Timer Mode Register Reset

Chapter 12 Serial I/O

12.1 INTRODUCTION

The Z8 microcomputer contains on-board an full-duplex receiver/transmitter for asynchronous data communications. The receiver/transmitter consists of a Serial I/O register SIO (%F1) and its associated control logic (Figure 12-1). The SIO is actually two registers--the receiver buffer and the transmitter buffer--which are used in conjunction with counter/timer T_O and Port 3 I/O lines P3₀ (input) and P37 (output). Counter/timer Γ_{Ω} provides the clock input for control of the data rates.

Configuration of the serial I/O is controlled by the Port 3 Mode register, P3M. The Z8 always transmits 8 bits between the start and stop bits; that is, 8 data bits or 7 data bits and 1 parity bit. Odd parity generation and detection is supported.

The Serial I/O register and its associated Mode Control registers are mapped into the register file as shown in Figure 12-2. This organization allows the software to access the serial I/O as general-purpose registers, eliminating the need for special instructions.

12.2 BIT RATE GENERATION

When Port 3 Mode register bit D_6 is set to 1, the serial I/O is enabled and T_0 automatically becomes the bit rate generator (Figure 12-3). T_0 's end-of-count signal no longer generates interrupt request IRQ₄; instead, the signal is used as the input to the divide-by-16 counters (one each for the receiver and the transmitter) which clock the data stream.

The divide chain that generates the bit rate is shown in Figure 12-4. The bit rate is given by the following equation:

bit rate = XTAL frequency/ $(2 \times 4 \times p \times t \times 16)$

where p and t are the initial values in the Prescaler and Counter/Timer registers, respectively.




Figure 12-1. Serial I/O Block Diagram

Serial I/O

The final divide-by-16 is required since $T_{\rm O}$ runs at 16 times the bit rate in order to synchronize on the incoming data.

To configure the Z8 for a specific bit rate, appropriate values as determined by the above equation must be loaded into registers PRE_0 (%F5) and T_0 (%F4). PRE_0 also controls the counting mode for T_0 and should therefore be set to the Continuous mode (D_1 set to 1).

For example, given an input clock frequency (fXTAL) of 11.9808 MHz and a selected bit rate of 1200 bits per second, the equation is satisfied by p=39 and t=2. Counter/timer T_0 should be set to %02. With T_0 in Continuous mode, the value of PRE₀ becomes %9D (Figure 12-5).

Table 12-1 lists several commonly used bit rates and the values of fXTAL, p, and t required to derive them. This list is presented for convenience and is not intended to be exhaustive.

The bit rate generator is started by setting the Timer Mode register TMR (%F1) bits D_1 and D_0 both to 1 (Figure 12-6). This transfers the contents of the Prescaler and Counter/Timer registers to their corresponding down-counters. In addition, counting is enabled so that serial I/O operations begin.




Figure 12-2. Serial I/O Register Map




Figure 12-3. Port 3 Mode Register and Bit Rate Generation






Figure 12-4. Bit Rate Divide Chain


								· ·						
Bit	7,	3728	7,9	872	9,	8304	11	,0592	11,	6736	11,	9808	12	,2880
Rate	p	t	р	t	р	t	p	t	р	t	р	t	Р	t
19200	3	1			4	1							5	1
9600	3	2			4	2	9	1					5	2
4800	3	4	13	1	4	4	9	2	19	1			5	4
2400	3	8	13	2	4	. 8	9	4	19	2	39	1	5	8
1200	3	16	13	4	4	16	9	8	19	4	39	2	5	16
600	3	32	13	8	4	32	9	16	19	8	39	4	5	32
300	3	64	13	16	4	64	9	32	19	16	39	8	5	64
150	3	128	13	,32	4	128	9	64	19	32	39	16	5	128
110	3	175	3.	189	4	175	5	157	4	207	17	50	8	109

Table 12-1. Bit Rate









12.3 RECEIVER OPERATION

The receiver consists of a receiver buffer (SIO [%FO]), a serial-in, parallel-out Shift register, parity checking, and data synchronizing logic. The receiver block diagram is shown as part of Figure 12-1.

12.3.1 Receiver Shift Register

After a hardware reset or after a character has been received, the Receiver Shift register is initialized to all 1s and the shift clock is stopped. Serial data, input through Port 3 pin P_{30} , is synchronized to the internal clock by two D-type flip flops before being input to the Shift register and the start bit detection circuitry.

The start bit detection circuitry monitors the incoming data stream, looking for a start bit (a High-to-Low input transition). When a start bit is detected, the shift clock logic is enabled. The In input is divided by 16 and, when the count equals 8, the divider outputs a shift clock. This clock shifts the start bit into the Receiver Shift register at the center of the bit time. Before the shift actually occurs, the input is rechecked to ensure that the start bit is valid. If the detected start bit is false, the receiver is reset and the process of looking for a start bit is repeated. If the start bit is valid, the data is shifted into the Shift register every sixteen counts until a full character is assembled (Figure 12-7).




Figure 12-7. Receiver Timing

After a full character has been assembled in the Shift register, the data is transferred to the receiver's buffer, SIO (%FO), and interrupt request IRQ_3 is generated. The shift clock is stopped and the Shift register reset to all 1s. The start bit detection circuitry begins monitoring the data input for the next start bit. This cycle allows the receiver to synchronize on the center of the bit time for each incoming character.

12.3.2 Overwrites

Although the receiver is buffered, it is not protected from being overwritten, so the software must read the SIO register within one character time after the interrupt request. The Z8 does not have a flag to indicate this overrun condition. If polling is used, the IRQ3 bit in the Interrupt Request register must be reset by software.

12.3.3 Framing Errors

Framing error detection is not supported by the receiver hardware, but by responding to the interrupt request within one character bit time, the software can test for a stop bit at P_{30} . Port 3 bits are always readable, which facilitates break detection. For example, if a null character is received, testing P_{30} results in a 0 being read.

12.3.4 Parity

The data format supported by the receiver must have a start bit, eight data bits, and at least one stop bit. If parity is on, bit D_7 of the data received will be replaced by a Parity Error flag. A parity error sets D_7 to 1; otherwise, D_7 is set to 0. Figure 12-8 shows these data formats.

The Z8 hardware supports odd parity only, which is enabled by setting Port 3 Mode register bit D_7 to 1 (Figure 12-9). If even parity is required, the Parity mode should be disabled (i.e. P3M D_7 set to 0), and software must calculate the received data's parity.

12.4 TRANSMITTER OPERATION

The transmitter consists of a transmitter buffer (SIO (%FO)), a parity generator, and associated control logic. The transmitter block diagram is shown as part of Figure 12-1.

After a hardware reset or after a character has been transmitted, the transmitter is forced to a marking state (output always High) until a character is loaded into the transmitter buffer, SIO (%FO). The transmitter is loaded by specifying the SIO as the destination register of any instruction.





Figure 12-8. Receiver Data Formats

R247 P3M Port 3 Mode Register

(% F7; Write Only)



__0 PARITY OFF 1 PARITY ON



 T_0 's output drives a divide-by-16 counter which in turn generates a shift clock every 16 counts. This counter is reset when the transmitter buffer is written by an instruction. This reset synchronizes the shift clock to the software. The transmitter then outputs one bit per shift clock, through Port 3 pin P37, until a start bit, the character written to the buffer, and two stop bits have been transmitted. After the second stop bit has been transmitted, the output is again forced to a marking state. Interrupt request IRQ₄ is generated and this notifies the processor that the transmitter is ready to accept another character.

12.4.1 Overwrites


The user is not protected from overwriting the transmitter, so it is up to the software to respond to IRQ_4 appropriately. If polling is used, the IRQ_4 bit in the Interrupt Request register must be reset.


12.4.2 Parity

The data format supported by the transmitter has a start bit, eight data bits, and at least two stop bits. If parity is on, bit D_7 of the data transmitted will be replaced by an odd parity bit. Figure 12-10 shows the transmitter data formats.

Parity is enabled by setting Port 3 Mode register bit D_7 to 1. If even parity is required, the parity mode should be disabled (i.e. P3M D_7 set to 0), and software must modify the data to include even parity.


Since the transmitter can be overwritten, the user is able to generate a break signal. This is done by writing null characters to the transmitter buffer (SIO, %FO) at a rate which does not allow the stop bits to be output. Each time the SIO is loaded, the divide-by-16 counter is re-synchronized and a new start bit is output followed by data.







12.5 RESET CONDITIONS

After a hardware reset, the Serial I/O register contents are undefined, and Serial mode and parity are disabled. Figures 12-11 and 12-12 show the binary reset values of the Serial I/O register and its associated mode register P3M.












A



This appendix contains pin information and physical descriptions for the Z8 development device (Z8612) and Protopack emulator (Z8603/13). Pin descriptions for the Z8601/11 and Z8681/82 microcomputers can be found in Chapters 6 and 7, respectively.

A.1 DEVELOPMENT DEVICE (Z8612)

The pin mnemonics and descriptions presented for the Z8 microcomputers (Chapter 6) also apply to the development device. Additional pin descriptions are as follows:

A₀-A₁₁. Program Memory Address (outputs). These lines are used to access the first 4K bytes of the external program memory.

D₀**-D**₇**. Program Data (inputs).** Data from the external program memory is input through these pins.

IACK. Interrupt Acknowledge (output, active High). IACK is driven High in response to an interrupt during the interrupt machine cycle.

MDS. Program Memory Data Strobe (output, active Low). MDS is Low during an instruction fetch

Appendix A Pin Descriptions and Functions

cycle when the first 4K bytes of program memory are being accessed.

SCLK. System Clock (output). SCLK is the internal clock output through a buffer. The clock rate is equal to one-half the crystal frequency.

SYNC. Instruction Sync (output, active Low). This strobe output is forced Low during the internal clock period preceding an opcode fetch.

A.2 PROTOPACK EMULATOR (28603/13)

Both the Z8603 and Z8613 devices use a 40-pin package that also has a 24-pin "piggy-back" socket. An EPROM or ROM can be installed on the back of the emulator's standard 40-pin package via the socket (Figure A-3). A single +5 V dc power source is required. Figure A-4 illustrates the pinout for the socket carried piggyback. The socket is designed to accept a 2716 EPROM for the Z8603 and a 2732 EPROM for the Z8613 device.

Pin mnemonics and descriptions are the same as those for the Z8601/11 microcomputer (Chapter 6). Descriptions for the additional (24-pin socket) memory interface lines are the same as those given for the development devices above.




Figure A-1. Z8612 Pin Functions







Figure A-2. Z8612 Pin Assignments

B








399

ſ



pcode lap							Low	or Nibble	e (Hex)							
ap	0	1	2	3	4	5	6	7	8	9	A	В	с	D	E	F
0	6,5 DEC R1	6,5 DEC IR1	6,5 ADD 11,12	6,5 ADD 11, Ir2	10, 5 ADD R ₂ , R ₁	10, 5 ADD IR ₂ , R ₁	10, 5 ADD R1, IM	10, 5 ADD IR1, IM	6,5 LD r1, R2	6,5 LD 12, R1	12/10,5 DJNZ r1, RA	12/10,0 JR cc, RA	6,5 LD 11, IM	12/10,0 JP cc, DA	6,5 INC 11	
1	6,5 RLC R1	6,5 RLC IR1	6,5 ADC 11,12	6,5 ADC r1, Ir2	10, 5 ADC R ₂ , R ₁	10,5 ADC IR ₂ , R ₁	10,5 ADC R1,IM	10,5 ADC IR1, IM								
2	6,5 INC R1	6,5 INC IR1	6,5 SUB 11,12	6, 5 SUB 1, Ir2	10, 5 SUB R ₂ , R ₁	10, 5 SUB IR ₂ , R ₁	10,5 SUB R ₁ , IM	10, 5 SUB IR ₁ , IM					а. 19			
3 '	8,0 JP IRR1	6, 1 SRP IM	6,5 SBC 11,12	6,5 SBC 11, Ir2	10, 5 SBC R ₂ , R ₁	10,5 SBC IR ₂ , R ₁	10,5 SBC R ₁ , IM	10, 5 SBC IR1, IM								
4	8,5 DA R1	8,5 DA IR1	6,5 OR 1,12	6,5 OR r1, Ir2	10,5 OR R ₂ , R ₁	10, 5 OR IR ₂ , R ₁	10,5 OR R1,IM	10, 5 OR IR1, IM	-							
5	10,5 POP R1	10, 5 POP IR1	6,5 AND 11,12	6, 5 AND r1, Ir2	10, 5 AND R ₂ , R ₁	10, 5 AND IR ₂ , R ₁	10, 5 AND R ₁ , IM	10, 5 AND IR ₁ , IM								
6	6,5 COM R1	6,5 COM IR1	6,5 TCM 11,12	6,5 TCM r1, Ir2	10, 5 TCM R ₂ , R ₁	10, 5 TCM IR ₂ , R ₁	10,5 TCM R ₁ ,IM	10, 5 TCM IR 1, IM								
5 7 8	10/12, 1 PUSH R2	12/14, 1 PUSH IR2	6, 5 TM 11, 12	6,5 TM r1, Ir2	10, 5 TM R ₂ , R ₁	10, 5 TM IR ₂ , R ₁	10,5 TM R ₁ ,IM	10, 5 TM IR 1, IM		-						
8	10,5 DECW RR1	10,5 DECW IR1	12,0 LDE r1, Irr2	18,0 LDEI Ir1, Irr2												6, 1 DI
9	6,5 RL R1	6,5 RL IR1	12,0 LDE 12, Irr1	18,0 LDEI Ir2, Irr1		-										6, 1 EI
А	10,5 INCW RR1	10,5 INCW IR1	6,5 CP r1,r2	6,5 CP r1,Ir2	10, 5 CP R ₂ , R ₁	10, 5 CP IR ₂ , R ₁	10, 5 CP R ₁ , IM	10, 5 CP IR 1, IM		(14, RE
В	6,5 CLR R1	6,5 CLR IR1	6, 5 XOR 1, 12	6,5 XOR 1, Ir2	10,5 XOR R ₂ , R ₁	10, 5 XOR IR ₂ , R ₁	10, 5 XOR R ₁ , IM	10,5 XOR IR1, IM							×	16, IRE
с	6,5 RRC R1	6,5 RRC IR1	12, 0 LDC 11, Irr2	18,0 LDCI Ir1, Irr2				10,5 LD 11, x, R ₂								6, 5 RC
Ď	6,5 SRA R1	6,5 SRA IR1	12,0 LDC r2,Irr1	18,0 LDCI Ir2, Irr1	20,0 CALL* IRR1		20,0 CALL DA	10, 5 LD 12, x, R1	>							6, 9 SC
E	6,5 RR R1	6,5 RR IR1	. *	6, 5 LD r1, Ir2	10, 5 LD R ₂ , R ₁	10, 5 LD IR ₂ , R ₁	10, 5 LD R ₁ , IM	10, 5 LD IR ₁ , IM								6, 5 CC
F	8,5 SWAP R1	8,5 SWAP IR1		6,5 LD Ir1, r2		10, 5 LD R ₂ , IR ₁			. ♥	V		₩			₩	6, 0 NO



Logend:

R = 8-Bit Address r = 4-Bit Address R₁ or r₁ = Dst Address R₂ or r₂ = Src Address

Sequence: Opcode, First Operand, Second Operand

Note: The blank areas are not defined.

401

Opcode Map

^{*2-}byte instruction; fetch cycle appears as a 3-byte instruction



January 1988

Super8[™] MCU ROMless, ROM, and Prototyping Device with EPROM Interface

Z8800, Z8801, Z8820, Z8822

FEATURES

- Improved Z8[®] instruction set includes multiply and divide instructions, Boolean and BCD operations.
- Additional instructions support threaded-code languages, such as "Forth."
- 325 byte registers, including 272 general-purpose registers, and 53 mode and control registers.
- Addressing of up to 128K bytes of memory.
- Two register pointers allow use of short and fast instructions to access register groups within 600 nsec.
- Direct Memory Access controller (DMA).

- Up to 32 bit-programmable and 8 byte-programmable I/O lines, with 2 handshake channels.
- Interrupt structure supports:
 - 27 interrupt sources
 - 16 interrupt vectors (2 reserved for future versions)
 - □ 8 interrupt levels
 - Servicing in 600 nsec. (1 level only)
- Full-duplex UART with special features.
- On-chip oscillator.
- 20 MHz clock.
- 8K byte ROM for Z8820

Two 16-bit counter/timers. GENERAL DESCRIPTION

The Zilog Super8 single-chip MCU can be used for development and production. It can be used as I/O- or memory-intensive computers, or configured to address external memory while still supporting many I/O lines.





Figure 1a. Pin Assignments — 68-pin PLCC

The Super8 features a full-duplex universal asynchronous receiver/transmitter (UART) with on-chip baud rate generator, two programmable counter/timers, a direct memory access (DMA) controller, and an on-chip oscillator.

The Super8 is also available as a 48-pin and 68-pin ROMless microcomputer with four byte-wide I/O ports plus a byte-wide address/data bus. Additional address bits can be configured, up to a total of 16.






Figure 1b. Pin Assignments — 48-pin DIP

+ 5 28 +5 A12 h 27 +5 A7 [26 A13 As 25 A8 A5 C 24 Ag A11 23 A4 PROTO-22 D OE A3 [7 PACK A10 A2 8 EPROM 21 SOCKET A1 🗖 20 CE A0 🗖 10 19 D 07 Do 🗖 D D6 11 18 **□** Þ₅ 12 17 **□** ₀₄ 13 16 GND 🗖 14 D D3 15

Figure 3. Pin Assignments-28-Pin Piggyback Socket

Protopack

This part functions as an emulator for the basic microcomputer. It uses the same package and pin-out as the basic microcomputer but also has a 28-pin "piggy back" socket on the top into which a ROM or EPROM can be installed. The socket is designed to accept a type 2764 EPROM.

This package permits the protopack to be used in prototype and final PC boards while still permitting user program




Figure 4. Pin Functions—28-Pin Piggyback Socket

development. When a final program is developed, it can be mask-programmed into the production microcomputer device, directly replacing the emulator. The protopack part is also useful in situations where the cost of maskprogramming is prohibitive or where program flexibility is desired.




Figure 5. Functional Block Diagram

ARCHITECTURE

The Super8 architecture includes 325 byte-wide internal registers. 272 of these are available for general purpose use; the remaining 53 provide control and mode functions.

The instruction set is specially designed to deal with this large register set. It includes a full complement of 8-bit arithmetic and logical operations, including multiply and divide instructions and provisions for BCD operations. Addresses and counters can be incremented and decremented as 16-bit quantities. Rotate, shift, and bit manipulation instructions are provided. Three new instructions support threaded-code languages.

PIN DESCRIPTIONS

The Super8 connects to external devices via the following TTL-compatible pins:

AS. Address Strobe (output, active Low). \overline{AS} is pulsed Low once at the beginning of each machine cycle. The rising edge indicates that addresses R/\overline{W} and \overline{DM} , when used, are valid.

DS. Data Strobe (output, active Low). \overline{DS} provides timing for data movement between the address/data bus and external memory. During write cycles, data output is valid at the leading edge of \overline{DS} . During read cycles, data input must be valid prior to the trailing edge of \overline{DS} .

The UART is a full-function multipurpose asynchronous serial channel with many premium features.

The 16-bit counters can operate independently or be cascaded to perform 32-bit counting and timing operations. The DMA controller handles transfers to and from the register file or memory. DMA can use the UART or one of two ports with handshake capability.

The architecture appears in the block diagram (Figure 5).

P0₀-P0₇, P1₀-P1₇, P2₀-P2₇, P3₀-P3₇, P4₀-P4₇. *Port I/O Lines* (input/output). These 40 lines are divided into five 8-bit I/O ports that can be configured under program control for I/O or external memory interface.

In the ROMIess devices, Port 1 is dedicated as a multiplexed address/data port, and Port 0 pins can be assigned as additional address lines; Port 0 non-address pins may be assigned as I/O. In the ROM and protopack, Port 1 can be assigned as input or output, and Port 0 can be assigned as input or output on a bit by bit basis.

Ports 2 and 3 can be assigned on a bit-for-bit basis as general I/O or interrupt lines. They can also be used as special-purpose I/O lines to support the UART, counter/timers, or handshake channels.

Port 4 is used for general I/O.

During reset, all port pins are configured as inputs (high impedance) except for Port 1 and Port 0 in the ROMless devices. In these, Port 1 is configured as a multiplexed address/data bus, and Port 0 pins $P0_0$ - $P0_4$ are configured as address out, while pins $P0_5$ - $P0_7$ are configured as inputs.

RESET. Reset (input, active Low). Reset initializes and starts the Super8. When it is activated, it halts all processing; when

REGISTERS

The Super8 contains a 256-byte internal register space. However, by using the upper 64 bytes of the register space more than once, a total of 325 registers are available.

Registers from 00 to BF are used only once. They can be accessed by any register command. Register addresses C0 to FF contain two separate sets of 64 registers. One set, called control registers, can only be accessed by register direct commands. The other set can only be addressed by register indirect, indexed, stack, and DMA commands. it is deactivated, the Super8 begins processing at address 0020_H.

ROMIess. (input, active High). This input controls the operation mode of a 68-pin Super8. When connected to V_{CC} , the part will function as a ROMIess Z8800. When connected to GND, the part will function as a Z8820 ROM part.

 \mathbf{R}/\mathbf{W} . Read/Write (output). \mathbf{R}/\mathbf{W} determines the direction of data transfer for external memory transactions. It is Low when writing to program memory or data memory, and High for everything else.

XTAL1, XTAL2. (Crystal oscillator input.) These pins connect a parallel resonant crystal or an external clock source to the on-board clock oscillator and buffer.

The uppermost 32 register direct registers (E0 to FF) are further divided into two banks (0 and 1), selected by the Bank Select bit in the Flag register. When a Register Direct command accesses a register between E0 and FF, it looks at the Bank Select bit in the Flag register to select one of the banks.

The register space is shown in Figure 6.




Figure 6. Super8 Registers

Working Register Window

Control registers R214 and R215 are the register pointers, RP0 and RP1. They each define a moveable, 8-register section of the register space. The registers within these spaces are called working registers.

Working registers can be accessed using short 4-bit addresses. The process, shown in section a of Figure 4, works as follows:

- The high-order bit of the 4-bit address selects one of the two register pointers (0 selects RP0; 1 selects RP1).
- The five high-order bits in the register pointer select an 8-register (contiguous) slice of the register space.
- The three low-order bits of the 4-bit address select one of the eight registers in the slice.

The net effect is to concatenate the five bits from the register pointer to the three bits from the address to form an 8-bit address. As long as the address in the register pointer remains unchanged, the three bits from the address will always point to an address within the same eight registers.

The register pointers can be moved by changing the five high bits in control registers R214 for RP0 and R215 for RP1.

The working registers can also be accessed by using full 8-bit addressing. When an 8-bit logical address in the range 192 to 207 (C0 to CF) is specified, the lower nibble is used similarly to the 4-bit addressing described above. This is shown in section b of Figure 7.




Figure 7. Working Register Window

Since any direct access to logical addresses 192 to 207 involves the register pointers, the physical registers 192 to 207 can be accessed only when selected by a register pointer. After a reset, RP0 points to R192 and RP1 points to R200.

Register List

Table 1 lists the Super8 registers. For more details, see Figure 8.

	`	Table 1. Super-8 Registers	
Addre			
Decimal	Hexadecimal	Mnemonic	Function
eral-Purpose Reg	isters		
000-192	00-BF	<u> </u>	General purpose (all address modes)
192-207	C0-CF	·	Working register (direct only)
192-255	C0-FF	-	General purpose (indirect only)
te and Control Reg	pisters	· · · · · · · · · · · · · · · · · · ·	······································
208	DO	PO	Port 0 I/O bits
209	D1	P1	Port 1 (I/O only)
210	D2	P2	Port 2
211	D3	P3	Port 3
212	D3	P4	Port 4
213	D5	FLAGS	System Flags Register
214	D6	RPO	Register Pointer 0
215	D7	RP1	Register Pointer 1
216	D8	SPH	Stack Pointer High Byte
217	D9	SPL	Stack Pointer Low Byte
218	DA	IPH	Instruction Pointer High Byte
219	DB	IPL	Instruction Pointer Low Byte
220	DC	IRQ	Interrupt Request
221	DD	IMR	Interrupt Mask Register
222	DE	SYM	System Mode
224	E0 Bank 0	COCT	CTR 0 Control
227	Bank 1	COM	CTR 0 Mode
005			
225	E1 Bank 0	C1CT	CTR 1 Control
	Bank 1	C1M	CTR 1 Mode
226	E2 Bank 0	COCH	CTR 0 Capture Register, bits 8-15
	Bank 1	CTCH	CTR 0 Timer Constant, bits 8-15
227	E3 Bank 0	COCL	CTR 0 Capture Register, bits 0-7
	Bank 1	CTCL	CTR 0 Time Constant, bits 0-7
228	E4 Bank 0	C1CH	CTR 1 Capture Register, bits 8-15
	Bank 1	C1TCH	CTR 1 Time Constant, bits 8-15
229	E5 Bank 0	C1CL	CTR 1 Capture Register, bits 0-7
	Bank 1	C1TCL	CTR 1 Time Constant, bits 0-7
235	EB Bank 0	UTC	UART Transmit Control
236	EC Bank 0	URC	UART Receive Control
237	ED Bank 0	UIE	UART Interrupt Enable
23 9	EF Bank 0	UIO	UART Data
240	F0 Bank 0	POM	Port 0 Mode
	Bank 1	DCH	DMA Count, bits 8-15
241	F1 Bank 0	PM A A	Port Mode Register
	Bank 1	DCL	DMA Count, bits 0-7
244	F4 Bank 0	HOC	Handshake Channel 0 Control
245	F5 Bank 0	H1C	Handshake Channel 1 Control
246	F6 Bank 0	P4D	Port 4 Direction
247	F7 Bank 0	P4OD	Port 4 Open Drain
248			· • •
24ð		P2AM	Port 2/3 A Mode
	Bank 1	UBGH	UART Baud Rate Generator, bits 8-15

407

Addr	ess		
Decimal	Hexadecimal	Mnemonic	Function
Mode and Control Re	gisters (Continued)		·
249	F9 Bank 0	P2BM	Port 2/3 B Mode
	Bank 1	UBGL	UART Baud Rate Generator, bits 0-7
250	FA Bank 0	P2CM	Port 2/3 C Mode
	Bank 1	UMA	UART Mode A
251	FB Bank 0	P2DM	Port 2/3 D Mode
	Bank 1	UMB	UART Mode B
252	FC Bank 0	P2AIP	Port 2/3 A Interrupt Pending
253	FD Bank 0	P2BIP	Port 2/3 B Interrupt Pending
254	FE Bank 0	EMT	External Memory Timing
	Bank 1	WUMCH	Wakeup Match Register
255	FF Bank 0	IPR	Interrupt Priority Register
	Bank 1	WUMSK	Wakeup Mask Register

MODE AND CONTROL REGISTERS





Figure 8. Mode and Control Registers










Figure 8. Mode and Control Registers (Continued)

409









I/O PORTS

The Super8 has 40 I/O lines arranged into five 8-bit ports. These lines are all TTL-compatible, and can be configured as inputs or outputs. Some can also be configured as address/data lines.

Each port has an input register, an output register, and a register address. Data coming into the port is stored in the input register, and data to be written to a port is stored in the output register. Reading a port's register address returns the value in the input register; writing a port's register address loads the value in the output register. If the port is configured for an output, this value will appear on the external pins.

When the CPU reads the bits configured as outputs, the data on the external pins is returned. Under normal output loading, this has the same effect as reading the output register, unless the bits are configured as open-drain outputs.

The ports can be configured as shown in Table 2.

Table 2. Port Configuration

Port	Configuration Choices
0	Address outputs and/or general I/O
1	Multiplexed address/data(or I/O, only for ROM
	and Protopack)
2 and 3	Control I/O for UART, handshake channels, and
	counter/timers; also general I/O and external
	interrupts
4	General I/O

Port 0

Port 0 can be configured as an I/O port or an output for addressing external memory, or it can be divided and used as both. The bits configured as I/O can be either all outputs or all inputs; they cannot be mixed. If configured for outputs, they can be push-pull or open-drain type.

Any bits configured for I/O can be accessed via R208. To write to the port, specify R208 as the destination (dst) of an instruction; to read the port, specify R208 as the source (src).

Port 0 bits configured as I/O can be placed under handshake control of handshake channel 1.

Port 0 bits configured as address outputs cannot be accessed via the register.

In ROMIess devices, initially the four lower bits are configured as address eight through twelve.

Port 1

In the ROMless device, Port 1 is configured as a byte-wide address/data port. It provides a byte-wide multiplexed address/data path. Additional address lines can be added by configuring Port 0.

The ROM and Protopack Port 1 can be configured as above or as an I/O port; it can be a byte-wide input, open-drain output, or push-pull output. It can be placed under handshake control or handshake channel 0.

Ports 2 and 3

Ports 2 and 3 provide external control inputs and outputs for the UART, handshake channels, and counter/timers. The pin assignments appear in Table 3.

Bits not used for control I/O can be configured as general-purpose I/O lines and/or external interrupt inputs.

Those bits configured for general I/O can be configured individually for input or output. Those configured for output can be individually configured for open-drain or push-pull output.

All Port 2 and 3 input pins are Schmitt-triggered.

The port address for Port 2 is R210, and for Port 3 is R211.

Table 3. Pin Assignments for Ports 2 and 3

Port	2	Port	3
Bit	Function	Bit	Function
0	UART receive clock	0	UART receive data
1	UART transmit clock	1	UART transmit data
2	Reserved	2	Reserved
3	Reserved	· ' 3 ·	Reserved
4	Handshake 0 input	4	Handshake 1 input/WAIT
5	Handshake 0 output	5	Handshake 1 output/DM
6	Counter 0 input	6	Counter 1 input
7	Counter 0 I/O	7	Counter 1 I/O

Port 4

Port 4 can be configured as I/O only. Each bit can be configured individually as input or output, with either push-pull or open-drain outputs. All Port 4 inputs are Schmitt-triggered.

Port 4 can be placed under handshake control of handshake channel 0. Its register address is R212.

UART

The UART is a full-duplex asynchronous channel. It transmits and receives independently with 5 to 8 bits per character, has options for even or odd bit parity, and a wake-up feature.

Data can be read into or out of the UART via R239, Bank 0. This single address is able to serve a full-duplex channel because it contains two complete 8-bit registers—one for the transmitter and the other for the receiver.

Pins

The UART uses the following Port 2 and 3 pins:

Port/Pin	UART Function
2/0	Receive Clock
3/0	Receive Data
2/1	Transmit Clock
3/1	Transmit Data

Transmitter

When the UART's register address is specified as the destination (dst) of an operation, the data is output on the UART, which automatically adds the start bit, the programmed parity bit, and the programmed number of stop bits. It can also add a wake-up bit if that option is selected.

If the UART is programmed for a 5-, 6-, or 7-bit character, the extra bits in R239 are ignored.

Serial data is transmitted at a rate equal to 1, 1/16, 1/32 or 1/64 of the transmitter clock rate, depending on the programmed data rate. All data is sent out on the falling edge of the clock input.

When the UART has no data to send, it holds the output marking (High). It may be programmed with the Send Break command to hold the output Low (Spacing), which it continues until the command is cleared.

Receiver

The UART begins receive operation when Receive Enable (URC, bit 0) is set High. After this, a Low on the receive input pin for longer than half a bit time is interpreted as a start bit. The UART samples the data on the input pin in the middle of each clock cycle until a complete byte is assembled. This is placed in the Receive Data register.

If the 1X clock mode is selected, external bit synchronization must be provided, and the input data is sampled on the rising edge of the clock.

For character lengths of less than eight bits, the UART inserts ones into the unused bits, and, if parity is enabled, the parity bit is not stripped. The data bits, extra ones, and the parity bit are placed in the UART Data register (UIO).

While the UART is assembling a byte in its input shift register, the CPU has time to service an interrupt and manipulate the data character in UIO.

Once a complete character is assembled, the UART checks it and performs the following:

- If it is an ASCII control character, the UART sets the Control Character status bit.
- It checks the wake-up settings and completes any indicated action.
- If parity is enabled, the UART checks to see if the calculated parity matches the programmed parity bit. If they do not match, it sets the Parity Error bit in URC (R236 Bank 0), which remains set until reset by software.
- It sets the Framing Error bit (URC, bit 4) if the character is assembled without any stop bits. This bit remains set until cleared by software.

Overrun errors occur when characters are received faster than they are read. That is, when the UART has assembled a complete character before the CPU has read the current character, the UART sets the Overrun Error bit (URC, bit 3), and the character currently in the receive buffer is lost.

The overrun bit remains set until cleared by software.

ADDRESS SPACE

The Super8 can access 64K bytes of program memory and 64K bytes of data memory. These spaces can be either combined or separate. If separate, they are controlled by the $\overline{\text{DM}}$ line (Port P3₅), which selects data memory when Low and program memory when High.

Figure 9 shows the system memory space.

CPU Program Memory

Program memory occupies addresses 0 to 64K. External program memory, if present, is accessed by configuring Ports 0 and 1 as a memory interface.

The address/data lines are controlled by \overline{AS} , \overline{DS} and R/\overline{W} .

The first 32 program memory bytes are reserved for interrupt vectors; the lowest address available for user programs is 32 (decimal). This value is automatically loaded into the program counter after a hardware reset.

ROMIess

Port 0 can be configured to provide from 0 to 8 additional address lines. Port 1 is always used as an 8-bit multiplexed address/data port.

ROM and Protopack

Port 1 is configured as multiplexed address/data or as I/O. When Port 1 is configured as address/data, Port 0 lines can be used as additional address lines, up to address 15. External program memory is mapped above internal program memory; that is, external program memory can occupy any space beginning at the top of the internal ROM space up to the 64K (16-bit address) limit.

CPU Data Memory

The external CPU data memory space, if separated from program memory by the $\overline{\text{DM}}$ optional output, can be mapped anywhere from 0 to 64K (full 16-bit address space). Data memory uses the same address/data bus (Port 1) and additional addresses (chosen from Port 0) as program memory. Data memory is distinguished from program memory by the DM pin (P3₅), and by the fact that data memory can begin at address 0000_H. This feature differs from the Z8.




Figure 9. Program and Data Memory Address Spaces

INSTRUCTION SET

The Super8 instruction set is designed to handle its large register set. The instruction set provides a full complement of 8-bit arithmetic and logical operations, including multiply and divide. It supports BCD operations using a decimal adjustment of binary values, and it supports incrementing and decrementing 16-bit quantities for addresses and counters.

It provides extensive bit manipulation, and rotate and shift operations, and it requires no special I/O instructions—the I/O ports are mapped into the register file.

Instruction Pointer

A special register called the Instruction Pointer (IP) provides hardware support for threaded-code languages. It consists of register-pair R218 and R219, and it contains memory addresses. The MSB is R218.

Threaded-code languages deal with an imaginary higher-level machine within the existing hardware machine. The IP acts like the PC for that machine. The command NEXT passes control to or from the hardware machine to the imaginary machine, and the commands ENTER and EXIT are imaginary machine equivalents of (real machine) CALLS and RETURNS.

If the commands NEXT, ENTER, and EXIT are not used, the IP can be used by the fast interrupt processing, as described in the Interrupts section.

Flag Register

The Flag register (FLAGS) contains eight bits that describe the current status of the Super8. Four of these can be tested and used with conditional jump instructions; two others are used for BCD arithmetic. FLAGS also contains the Bank Address bit and the Fast Interrupt Status bit.

The flag bits can be set and reset by instructions.

CAUTION

Do not specify FLAGS as the destination of an instruction that normally affects the flag bits or the result will be unspecified.

The following paragraphs describe each flag bit:

Bank Address. This bit is used to select one of the register banks (0 or 1) between (decimal) addresses 224 and 255. It is cleared by the SB0 instruction and set by the SB1 instruction.

Fast Interrupt Status. This bit is set during a fast interrupt cycle and reset during the IRET following interrupt servicing. When set, this bit inhibits all interrupts and causes the fast interrupt return to be executed when the IRET instruction is fetched.

Half-Carry. This bit is set to 1 whenever an addition generates a carry out of bit 3, or when a subtraction borrows out of bit 4. This bit is used by the Decimal Adjust (DA) instruction to convert the binary result of a previous addition or subtraction into the correct decimal (BCD) result. This flag, and the Decimal Adjust flag, are not usually accessed by users.

Decimal Adjust. This bit is used to specify what type of instruction was executed last during BCD operations, so a subsequent Decimal Adjust operation can function correctly. This bit is not usually accessible to programmers, and cannot be used as a test condition.

Overflow Flag. This flag is set to 1 when the result of a twos-complement operation was greater than 127 or less than 128. It is also cleared to 0 during logical operations.

Sign Flag. Following arithmetic, logical, rotate, or shift operations, this bit identifies the state of the MSB of the result. A 0 indicates a positive number and a 1 indicates a negative number.

Zero Flag. For arithmetic and logical operations, this flag is set to 1 if the result of the operation is zero.

For operations that test bits in a register, the zero bit is set to 1 if the result is zero.

For rotate and shift operations, this bit is set to 1 if the result is zero.

Carry Flag. This flag is set to 1 if the result from an arithmetic operation generates a carry out of, or a borrow into, bit 7.

After rotate and shift operations, it contains the last value shifted out of the specified register.

It can be set, cleared, or complemented by instructions.

Condition Codes

The flags C, Z, S, and V are used to control the operation of conditional jump instructions.

The opcode of a conditional jump contains a 4-bit field called the condition code (cc). This specifies under which conditions it is to execute the jump. For example, a conditional jump with the condition code for "equal" after a compare operation only jumps if the two operands are equal.

The condition codes and their meanings are given in Table 4.

Addressing Modes

All operands except for immediate data and condition codes are expressed as register addresses, program memory addresses, or data memory addresses. The addressing modes and their designations are:

Register (R) Indirect Register (IR) Indexed (X) Direct (DA) Relative (RA) Immediate (IM) Indirect (IA)

Binary	Mnemonic	Flags	Meaning
0000	F	_	Always false
1000	—	·	Always true
0111*	С	C = 1	Carry
1111*	NC	C = 0	No carry
0110*	Z	Z = 1	Zero
1110*	NZ	Z=0	Not zero
1101	PL	S=0	Plus
0101	MI	S = 1	Minus
0100	OV	V = 1	Overflow
1100	NOV	V = 0	No overflow
0110*	EQ	Z = 1	Equal
1110*	NE	Z = 0	Not equal
1001	GE	(S XOR V) = 0	Greater than or equal
0001	LT	(S XOR V) = 1	Less than
1010	GT	(Z OR (S XOR V)) = 0	Greater than
0010	LE	(Z OR (S XOR V)) = 1	Less than or equal
1111*	UGE	C = 0	Unsigned greater than or equal
0111*	ULT	C = 1	Unsigned less than
1011	UGT	(C = 0 AND Z = 0) = 1	Unsigned greater than
0011	ULE	(C OR Z) = 1	Unsigned less than or equal

Table 4. Condition Codes and Meanings

NOTE: Asterisks (*) indicate condition codes that relate to two different mnemonics but test the same flags. For example, Z and EQ are both True if the Zero flag is set, but after an ADD instruction, Z would probably be used, while after a CP instruction, EQ would probably be used.

Registers can be addressed by an 8-bit address in the range of 0 to 255. Working registers can also be addressed using 4-bit addresses, where five bits contained in a register pointer (R218 or R219) are concatenated with three bits from the 4-bit address to form an 8-bit address.

Registers can be used in pairs to generate 16-bit program or data memory addresses.

Notation and Encoding

The instruction set notations are described in Table 5.

Functional Summary of Commands

Figure 10 shows the formats followed by a quick reference guide to the commands.

Table 5. Instruction Set Notations

Notation	Meaning	Notation	Meaning
сс	Condition code (see Table 4)	DA	Direct address (between 0 and 65535)
r.	Working register (between 0 and 15)	RA	Relative address
rb	Bit of working register	IM	Immediate
rO	Bit 0 of working register	IML	Immediate long
R	Register or working register	dst	Destination operand
RR	Register pair or working register pair (Register pairs	src	Source operand
	always start on an even-number boundary)	@	Indirect address prefix
A	Indirect address	SP	Stack pointer
r	Indirect working register	PC	Program counter
IR	Indirect register or indirect working register	IP	Instruction pointer
rr	Indirect working register pair	FLAGS	Flags register
IRR	Indirect register pair or indirect working register pair	RP	Register pointer
X	Indexed	#	Immediate operand prefix
XS	Indexed, short offset	%	Hexadecimal number prefix
XL	Indexed, long offset	OPC	Opcode

One-Byte Instructions

OPC CCF, DI, EI, ENTER, EXIT, IRET, NEXT, NOP, RCF, RET, SB0, SB1, SCF, WFI

dst OPC INC

Two-Byte Instructions

OPC	dst src	ADC, ADD, AND, CP, LD, LDC, LDCI, LDCD, LDE, LDED, OR, SBC, SUB, TCM, TM, XOR
OPC	src dst	LDC, LDCPD, LDCPI, LDE, LDEPD, LDEPI
OPC	dst	CALL, DA, DEC, DECW, INC, INCW, JP, POP, RL, RLC, RR, RRC, SWAP, CLR, SRA, COM
OPC	src	PUSH, SRP, SRP0, SRP1
OPC	dst b 0	BITC, BITR
OPC	dst b 1	BITS
r OPC	dst	DJNZ
cc OPC	dst	JR
dst OPC	src	LD
src OPC	dst	LD

Figure 10. Instruction Formats




Figure 10. Instruction Formats (Continued)

INSTRUCTION SUMMARY

									·····	-										
I	Addr Mod	•	Flags Affected					ed ⊸		Addr	Mode		Flags Affected							
Instruction and Operation	dst sro	- Byte (Hex)	С	z	zs		D	н	Instruction and Operation	dst src		Byte (Hex)	С	z	S	v	Dł			
ADC dst,src dst ← dst + src + C	(Note 1)	10	*	*	*	_	0	*	BOR dst, src dst ← dst OR src	r0 Rb	rB r0	07		*	0	U				
ADD dst,src dst ← dst + src	(Note 1)	0□	*	*	*	*	0	*	BTJRF if src = 0, PC = PC -	RA ⊦ dst	rb	37	_		_					
AND dst,src dst ← dst AND src	(Note 1)	5🗆		*	*	0			BTJRT if src = '1, PC = PC -	RA ⊦ dst	rb	37	. —		_		<u> </u>			
BAND dst,src dst ← dst AND src	r0 Rb Rb r0			*	0	U	-		BXOR dst, src dst ← dst XOR src	r0 Rb	Rb r0	27 27		*	0	U				
BCP dst, src dst – src	r0 Rb	17		*	0	U			CALL dst SP ← SP - 2	DA IRR		F6 F4	-							
BITC dst dst ← NOT dst	rb	57		*	0	U			@SP ← PC PC ← dst	IA		D4				-				
BITR dst dst ← 0	rb	77				_			CCF C = NOT C			EF	*			,				
BITS dst dst ← 1	rb	77		_		_		_	CLR dst dst ← 0	R IR		B0 B1	_							

INSTRUCTION SUMMARY (Continued)

Instruction	Addr Mode		•	Flags Affected				ec	ted	Instruction	Addr	Mode	Opcode Byte	Flags Affected				
and Operation	dst	src	Byte (Hex)	С	z	s	v	0) н	and Operation	dst	src	(Hex)	C Z	z	s	v	DI
COM dst dst ← NOT dst	R IR		60 61	_	*	*	0	-		INCW dst dst ← 1 + dst	RR IR		A0 A1	- *	* 1	* 1	÷	
CP dst,src dst – src	(No	te 1)	A	*	*	#	*	-		IRET (Fast) PC ↔ IP	,		BF	Resto befor				upt
CPIJE if dst - src = 0,then	r	lr	C2	_	.					FLAG ← FLAG' FIS ← 0								
PC ← PC + RA Ir ← Ir, + 1				L						IRET (Normal) FLAGS ← @SP; SP ←			BF	Resto befor				ipt
CPIJNE	r	lr	D2	—				·		PC ← @SP; SP ← SP								
if dst - src = 0,then $PC \leftarrow PC + RA$ $Ir \leftarrow Ir + 1$			ţ							JP cc,dst if cc is.true, PC ← dst	IRR		ccD ($cc = 0$ to F) 30					
DA dst	R		40				11				RA		ссВ					
dst ← DA dst	IR		40	*	ж	*	0	,		JR cc,dst if cc is true, PC ← PC + d			(cc = 0 to F)		_			
DEC dst	R		00		*	*	*											
dst ← dst – 1	IR		01						<u></u>	LD dst,src dst ← src	r	IM R	rC r8					
DECW dst dst ← dst - 1	RR IR		80 81	<u> </u>	*	*	*	-		usi — sic	r R	r	r9 (r = 0 to F)					
DI			8F	· · · · ·							r	IR	(1 = 0 (0 F)					
SMR (0) ← 0			01								IR	r	D7					
											R	R	E4					
DIV dst, src dst ÷ src	RR	R	94			L.		_			R	IR	E5					
dst (Upper) ←	RR	IR	95	~		~	^				R	IM	E6					
Quotient											IR IR	IM R	D6 F5					
dst (Lower) ←	RR	IM	96								r	x	87					
Remainder											×	r	97					
DJNZ r,dst	RA	ŗ	rA					-		LDB dst, src	rO	Rb	47					
r←r – 1	5		(r = 0 to F)							dst ← src	Rb	rO	47					
if r = 0																		
PC ← PC + dst											r	Irr	C3				-	
El			9F							dst ← src	lrr r	r xs	D3 E7					
SMR (0) ← 1											xs	r	F7					
ENTER			1F								r	, x1	A7					
$SP \leftarrow SP - 2$			11						-		xí	r	BŻ					
@ SP ← IP				/							r	DA	A7					
IP ← PC				1							DA	r	B7					
PC ← @ IP							1											
IP ← IP + 2										LDCD/LDED dst, src	r.	Irr	E2					
·			05							dst ← src								
EXIT IP ← @SP			2F			,				rr ← rr – 1 LDEI/LDCI dst, src	r	Irr	E3					
SP ← SP + 2 PC ← @IP										dst ← src	•		20					
IP←IP + 2										rr ← rr + 1								
										LDCPD/LDEPD dst,s	rc							
INC dst	r		rE (r = 0 to F)		Ħ	Ħ	*		-	rr ← rr − 1	lrr	r	F2					
dst ← dst + 1	р		```							dst <- src								
	R		20															
	IR		21															

INSTRUCTION SUMMARY (Continued)

Instruction	Addr	Mode	Opcode Byte	Flags Affected								
and Operation	dst	src	(Hex)	С	Z	S	V	D	н			
LDCPI/LDEPI dst, sr									-			
rr ← rr + 1 dst ← src	Irr	r	F3									
LDW dst, src	RR	RR	C4									
dst ← src	RR RR	IR IMM	C5 C6									
MULT dst, src	RR	R	84	*	0	*	*		<u> </u>			
	RR RR	IR IM	85 86									
NEXT			0F									
PC ← @IP IP ← IP + 2												
NOP			FF									
OR dst,src dst ← dst OR src	(No	te 1)	4□		*	*	0					
POP dst		R	50			_		_				
dst ← @SP; SP ← SP + 1		IR	51									
POPUD dst, src	R	IR	92	_	_	_		_	_			
dst ← src IR ← IR – 1												
POPUI dst, src	R	IR	93		_				_			
dst ← src IR ← IR + 1												
PUSH src		R	70					_				
SP ← SP - 1; @SP •		IR	71									
PUSHUD dst, src IR ← IR − 1	IR	R	82					-				
dst ← src							÷		•			
PUSHUI dst, src IR ← IR + 1	IR	R	83									
dst ← src												
RCF C ← 0			CF	0				-				
RET PC ← @SP; SP ← SF	° + 2		AF	-								
RL dst	R		90	*	*	*	*					
C ← dst (7) dst (0) ← dst (7)	IR		91									
$dst (0) \leftarrow dst (7)$ $dst (N + 1) \leftarrow dst (N)$ $N = 0 \text{ to } 6$												

	Addr	Mode	Opcode	Flags Affected						
Instruction and Operation	dst	src	Byte (Hex)	С	z	s	v	D	н	
RLC dst dst (0) \leftarrow C C \leftarrow dst (7) dst (N + 1) \leftarrow dst (N) N = 0 to 6	R IR	-	10 11	*	*	*	*			
RR dst $C \leftarrow dst (0)$ $dst (7) \leftarrow dst (0)$ $dst (N) \leftarrow dst (N + 1)$ N = 0 to 6	R IR		E0 E1	*	*	*	*			
RRC dst $C \leftarrow dst (0)$ $dst (7) \leftarrow C$ $dst (N) \leftarrow dst (N + 1)$ N = 0 to 6	R IR		C0 C1	*	*	*,	*			
SB0 BANK ← 0			4F			_				
SB1 BANK ← 1			5F				_			
SBC dst,src dst ← dst – src – C	(No	te 1)	3□	*	*	*	*	1	*	
SCF C ← 1		• ,	DF	1				_		
SRA dst dst (7) \leftarrow dst (7) C \leftarrow dst (0) dst (N) \leftarrow dst (N + 1) N = 0 to 6	R IR	:	D0 D1	*	*	*	0			
SRP src RP0 ← IM RP1 ← IM + 8	······	MI	31							
SRP0 RP0 ← IM		IM	31					<u> </u>		
SRP1 RP1 ← IM		IM	31			<u> </u>				
SUB dst,src dst ← dst – src	(No	te 1)	2□	*	*	*	*	1	*	

INSTRUCTION SUMMARY (Continued)

	Addr Mode	Opcode	Flags Affected					
Instruction and Operation	dst src	Byte (Hex)	CZSVDH					
SWAP dst dst (0-3) ↔ dst (4-7)	R IR	F0 F1	- * * U					
TCM dst,src (NOT dst) AND src	(Note 1)	6□	— * * 0 — —					
TM dst,src dst AND src	(Note 1)	7🗆	- * * 0					
WFI		ЗF						
XOR dst,src dst ← dst XOR src	(Note 1)	B□	- * * 0					

NOTE 1: These instructions have an identical set of addressing modes, which are encoded for brevity. The first opcode nibble identifies the command, and is found in the table above. The second nibble, represented by a
, defines the addressing mode as shown in Table 6.:

Table 6. Second Nibble

Addr	Mode	Lower
dst	src	Opcode Nibble
r	r	2
r	, Ir ·	3
R	R	4
R	IR	5
R	IM	6

For example, to use an opcode represented as $x\square$ with an "RR" addressing mode, use the opcode "x4."

0 = Cleared to Zero

= Set to One


- = Unaffected

- # = Set or reset, depending on result of operation.
- U = Undefined

1

SUPER-8 OPCODE MAP

							Lowe	er Nibbl	e (H	lex)							7		
	0	1 -	2	3	4	5	6	7	8	3	9		A ·	в	, C	;	D	E	F
0	6 DEC R ₁	6 DEC IR ₁	6 ADD r ₁ ,r ₂	6 ADD r ₁ ,lr ₂	10 ADD R ₂ ,R ₁	10 ADD IR ₂ ,R ₁	10 ADD R ₁ ,IM	10 BOR* r ₀ -R _b	6 Li r ₁ ,	D	6 LD r ₂ ,R ₁	D	2/10 JNZ ,RA	12/10 JR cc,RA	6 LI r ₁ ,1) כ	12/10 JP cc,DA	6 INC r1	14 NEXT
1	6 RLC R1	6 RLC IR ₁	6 ADC r ₁ ,r ₂	6 ADC r ₁ ,Ir ₂	10 ADC R ₂ ,R ₁	10 ADC IR ₂ ,R ₁	10 ADC R ₁ ,IM	10 BCP r ₁ ,b,R ₂		,									20 ENTER
2	6 INC R ₁	6 INC IR ₁	6 SUB r1,r2	6 SUB r ₁ ,Ir ₂	10 SUB R ₂ ,R ₁	10 SUB IR ₂ ,R ₁	10 SUB R ₁ ,IM	10 BXOR⁺ r ₀ -R _b									•		22 EXIT
3	10 JP IRR ₁	NOTE C	6 SBC r ₁ ,r ₂	6 SBC r ₁ ,Ir ₂	10 SBC R ₂ ,R ₁	10 SBC IR ₂ ,R ₁	10 SBC R ₁ ,IM	NOTE A											6 WFI
4	6 DA R ₁	6 DA IR ₁	6 OR r ₁ ,r ₂	6 OR r ₁ ,Ir ₂	10 OR R ₂ ,R ₁	10 OR IR ₂ ,R ₁	10 OR R ₁ ,IM	10 LDB⁺ r ₀ -R _b											6 SBO
5	10 POP R ₁	10 POP IR ₁	6 AND r ₁ ,r ₂	6 AND r ₁ ,Ir ₂	10 AND R ₂ ,R ₁	10 AND IR ₂ ,R ₁	10 AND R ₁ ,IM	8 BITC r ₁ ,b											6 SBI
6	6 СОМ R ₁	6 СОМ IR ₁	6 TCM r ₁ ,r ₂	6 TCM r ₁ ,lr ₂	10 TCM R ₂ ,R ₁	10 TCM IR ₂ ,R ₁	10 TCM R ₁ ,IM	10 BAND* r ₀ -R _b									10		
7	10/12 PUSH R ₂	12/14 PUSH IR ₂	6 TM r ₁ ,r ₂	6 TM r ₁ .lr ₂	10 TM R ₂ ,R ₁	10 TM IR ₂ ,R ₁	10 TM R ₁ ,IM	NOTE B											
8	10 DECW RR ₁	10 DECW IR ₁	10 PUSHUD IR ₁ ,R ₂	10 PUSHUI IR ₁ ,R ₂	24 MULT R ₂ ,RR ₁	24 MULT IR ₂ ,RR ₁	24 MULT IM,RR ₁	10 LD r ₁ ,x,r ₂											6 DI
9	6 RL R ₁	6 RL IR ₁	10 POPUD IR ₂ ,R ₁	10 POPUI IR ₂ ,R ₁	28/12 DIV R ₂ ,RR ₁	28/12 DIV IR ₂ ,RR ₁	28/12 DIV IM,RR ₁	10 LD r ₂ ,x,r ₁											6 El
A	10 INCW RR ₁	10 ÍNCW IR ₁	6 CP r ₁ ,r ₂	6 CP r ₁ ,lr ₂	10 CP R ₂ ,R ₁	10 CP IR ₂ ,R ₁	10 CP R ₁ ,IM	NOTE D											े 14 RET
в	6 CLR R ₁	6 CLR IR ₁	6 XOR r1,r2	6 XOR r ₁ ,lr ₂	10 XOR R ₂ ,R ₁	10 XOR IR ₂ ,R ₁	10 XOR R ₁ ,IM	NOTE E											16/6 IRET
с	6 RRC R1	6 RRC IR ₁	16/18 CPIJE Ir,r ₂ ,RA	12 LDC* r ₁ ,lrr ₂	10 LDW RR ₂ ,RR ₁	10 LDW IR ₂ ,RR ₁	12 LDW RR ₁ ,IML	6 LD r ₁ ,lr ₂					-	、					6 RCF
D	6 SRA R ₁	6 SRA IR ₁	16/18 CPIJNE Ir ₁ ,r ₂ ,RA	12 LDC* r ₂ ,lrr ₁	20 CALL IA ₁		10 LD IR ₁ ,IM	√6 LD Ir ₁ ,r ₂		8									6 SCF
E	6 RR R ₁	6 RR IR ₁	16 LDCD* r ₁ ,lrr ₂	16 LDCI* r ₁ ,lrr ₂	10 LD R ₂ ,R ₁	10 LD IR ₂ ,R ₁	10. LD R ₁ ,IM	18 LDC* r ₁ ,Irr ₂ ,xs					·						6 CCF
F	8 SWAP R1	8 SWAP IR1	16 LDCPD* r ₂ ,lrr ₁	16 LDCPI* r ₂ ,lrr ₁	18 CALL IRR ₁	10 LD R ₂ ,IR ₁	18 CALL DA ₁	18 LDC* r ₂ ,lrr ₁ ,xs		,	V		V	V	V	,	, V	V	6 NOP



Legend:
r = 4-bit address
R = 8-bit address
b = bit number
R1 or r1 = dst address
R_2 or $r_2 = src$ address

*Examples:

BOR r₀-R₂ is BOR r₁,b,R₂ or BOR r₂,b,R₁ LDC r₁,Ir₂ is LDC r₁,Ir₂ = program or LDE r₁,Ir₂ = data

Sequence:

Opcode, first, second, third operands

NOTE: The blank areas are not defined.

Figure 11. Opcode Map

Upper Nibble (Hex)

INSTRUCTIONS

Table 7. Super8 Instructions

Mnemonic	Operands	Instruction
Load Instruc	tions	
CLR	dst	Clear
LD	dst, src	Load
LDB	dst, src	Load bit
LDC	dst, src	Load program memory
LDE	dst, src	Load data memory
LDCD	dst, src	Load program memory and decrement
LDED	dst, src	Load data memory and decrement
LDCI	dst, src	Load program memory and increment
LDEI	dst, src	Load data memory and increment
LDCPD	dst, src	Load program memory with
		pre-decrement
LDEPD	dst, src	Load data memory with
		pre-decrement
LDCPI	dst, src	Load program memory with
		pre-increment
LDEPI	dst, src	Load data memory with
		pre-increment
LDW	dst, src	Load word
POP	dst	Popstack
POPUD	dst, src	Pop user stack (decrement)
POPUI	dst, src	Pop user stack (increment)
PUSH	SIC	Push stack
PUSHUD	dst, src	Push user stack (decrement)
PUSHUI	dst, src	Push user stack (increment)
·		

Mnemonic	Operands	Instruction
Program Co	ntrol Instructio	ons
BTJRT	dst, src	Bit test jump relative on True
BTJRF	dst, src	Bit test jump relative on False
CALL	dst	Call procedure
CPIJE	dst, src	Compare, increment and jump on equal
CPIJNE	dst, src	Compare, increment and jump on non-equal
DJNZ	r, dst	Decrement and jump on non-zero
ENTER		Enter
EXIT		Exit
IRET		Return from interrupt
JP	cc, dst	Jump on condition code
JP	dst	Jump unconditional
JR	cc, dst	Jump relative on condition code
JR	- dst	Jump relative unconditional
NEXT		Next
RET		Return
WFI		Wait for interrupt
Bit Manipula	tion Instructio	ons
BAND	dst, src	Bit AND
BCP	dst, src	Bit compare
BITC	dst	Bit complement
BITR	dst	Bit reset
BITS	dst	Bit set
BOR	dst, src	Bit OR
BXOR	dst, src	Bit exclusive OR
TCM	dst, src	Test complement under mask
ТМ	dst, src	Test under mask
Rotate and S	Shift Instructio	ns
RL	dst	Rotate left
RLC	dst	Rotate left through carry
RR	dst	Rotate right
RRC	dst	Rotate right through carry
SRA	dst	Shift right arithmetic
SWAP	dst	Swap nibbles
	Instructions	
CCF		Complement carry flag
DI		Disable interrupts
EI		Enable interrupts
NOP		Do nothing
RCF		Reset carry flag
SB0		Set bank 0
SB1		Set bank 1
SCF		Set carry flag
SRP	SIC	Set register pointers
0000	070	Cat register a sinter as re

Arithmetic Instructions

dst, src	Add with carry
dst, src	Add
dst, src	Compare
dst	Decimal adjust
dst	Decrement
dst	Decrement word
dst, src	Divide
dst	Increment
dst	Increment word
dst, src	Multiply
dst, src	Subtract with carry
dst, src	Subtract
	······
	dst, src dst, src dst dst dst, src dst, src dst dst, src dst, src dst, src

Logical Instructions

AND	dst, src	.Log
COM	dst	Co
OR	dst, src	Log
XOR	dst, src	Log

Logical AND Complement Logical OR Logical exclusive

SRP0

SRP1

src

src

Set register pointer zero

Set register pointer one

INTERRUPTS

The Super8 interrupt structure contains 8 levels of interrupt, 16 vectors, and 27 sources.

Interrupt priority is assigned by level, controlled by the Interrupt Priority register (IPR). Each level is masked (or enabled) according to the bits in the Interrupt Mask register (IMR), and the entire interrupt structure can be disabled by clearing a bit in the System Mode register (R222).

The three major components of the interrupt structure are sources, vectors, and levels. These are shown in Figure 10 and discussed in the following paragraphs.

Sources

A source is anything that generates an interrupt. This can be internal or external to the Super8 MCU. Internal sources are hardwired to a particular vector and level, while external sources can be assigned to various external events.

Vectors

The 16 vectors are divided unequally among the eight levels. For example, vector 12 belongs to level 2, while level 3 contains vectors 0, 2, 4, and 6.

The vector number is used to generate the address of a particular interrupt servicing routine; therefore all interrupts using the same vector must use the same interrupt handling routine.

Levels

Levels provide the top level of priority assignment. While the sources and vectors are hardwired within each level, the priorities of the levels can be changed by using the Interrupt Priority register (see Figure 8 for bit details).

If more than one interrupt source is active, the source from the highest priority level will be serviced first. If both sources are from the same level, the source with the lowest vector will have priority. For example, if the UART Receive Data bit and UART Parity Error bit are both active, the UART Parity Error bit will be serviced first because it is vector 16, and UART receive data is vector 20.

The levels are shown in Figure 12.

INTERRUPT SOURCES	POLLING	VECTORS	LEV	ELS
COUNTER 0 ZERO COUNT EXTERNAL INTERRUPT (P26) EXTERNAL INTERRUPT (P27)		12		IRQ2
COUNTER 1 ZERO COUNT EXTERNAL INTERRUPT (P36) EXTERNAL INTERRUPT (P37)		14		IRQ5
HANDSHAKE CHANNEL 0 EXTERNAL INTERRUPT (P24) EXTERNAL INTERRUPT (P25)		28		IRQ4
HANDSHAKE CHANNEL 1 EXTERNAL INTERRUPT (P34) EXTERNAL INTERRUPT (P35)		30		IRQ7
RESERVED	·	0	1	
RESERVED		2		IRQ3
EXTERNAL INTERRUPT (P32)		4		
EXTERNAL INTERRUPT (P22)		6	1	
EXTERNAL INTERRUPT (P23)		8	1	IRQ0
EXTERNAL INTERRUPT (P33)		10		· .
UART RECEIVE OVERRUN UART FRAMING ERROR		16	1	
UART PARITY ERROR UART WAKEUP DETECT UART BREAK DETECT UART CONTROL CHAR DETECT		18		IRQ6
UART RECEIVE DATA EXTERNAL INTERRUPT (P30)		20		
EXTERNAL INTERRUPT (P20)		22		15
UART ZERO COUNT EXTERNAL INTERRUPT (P21) UART TRANSMIT DATA		24		IRQ1
EXTERNAL INTERRUPT (P31)	F		1	

Figure 12. Interrupt Levels and Vectors

Enables

Interrupts can be enabled or disabled as follows:

- Interrupt enable/disable. The entire interrupt structure can be enabled or disabled by setting bit 0 in the System Mode register (R222).
- Level enable. Each level can be enabled or disabled by setting the appropriate bit in the Interrupt Mask register (R221).
- Level priority. The priority of each level can be controlled by the values in the Interrupt Priority register (R255, Bank 0).
- Source enable/disable. Each interrupt source can be enabled or disabled in the sources' Mode and Control register.

Service Routines

Before an interrupt request can be granted, a) interrupts must be enabled, b) the level must be enabled, c) it must be the highest priority interrupting level, d) it must be enabled at the interrupting source, and e) it must have the highest priority within the level.

If all this occurs, an interrupt request is granted.

The Super8 then enters an interrupt machine cycle that completes the following sequence:

- Let the Interrupt Enable bit to disable all subsequent interrupts.
- It saves the Program Counter and status flags on the stack.
- Let branches to the address contained within the vector location for the interrupt.
- It passes control to the interrupt servicing routine.

When the interrupt servicing routine has serviced the interrupt, it should issue an interrupt return (IRET) instruction. This restores the Program Counter and status flags and sets the Interrupt Enable bit in the System Mode register.

Fast Interrupt Processing

The Super8 provides a feature called fast interrupt processing, which completes the interrupt servicing in 6 clock periods instead of the usual 22.

Two hardware registers support fast interrupts. The Instruction Pointer (IP) holds the starting address of the service routine, and saves the PC value when a fast interrupt occurs. A dedicated register, FLAG', saves the contents of the FLAGS register when a fast interrupt occurs.

To use this feature, load the address of the service routine in the Instruction Pointer, load the level number into the Fast Interrupt Select field, and turn on the Fast Interrupt Enable bit in the System Mode register.

When an interrupt occurs in the level selected for fast interrupt processing, the following occurs:

- The contents of the Instruction Pointer and Program Counter are swapped.
- The contents of the Flag register are copied into FLAG.
- The Fast Interrupt Status Bit in FLAGS is set.
- The interrupt is serviced.
- When IRET is issued after the interrupt service outline is completed, the Instruction Pointer and Program Counter are swapped again.
- The contents of FLAG' are copied back into the Flag register.
- The Fast Interrupt Status bit in FLAGS is cleared.

The interrupt servicing routine selected for fast processing should be written so that the location after the IRET instruction is the entry point the next time the (same) routine is used.

Level or Edge Triggered

Because internal interrupt requests are levels and interrupt requests from the outside are (usually) edges, the hardware for external interrupts uses edge-triggered flip-flops to convert the edges to levels.

The level-activated system requires that interrupt-serving software perform some action to remove the interrupting source. The action involved in serving the interrupt may remove the source, or the software may have to actually reset the flip-flops by writing to the corresponding Interrupt Pending register.

STACK OPERATION

The Super8 architecture supports stack operations in the register file or in data memory. Bit 1 in the external Memory Timing register (R254 bank 0) selects between the two.

Register pair 216-217 forms the Stack Pointer used for all stack operations. R216 is the MSB and R217 is the LSB.

The Stack Pointer always points to data stored on the top of the stack. The address is decremented prior to a PUSH and incremented after a POP.

The stack is also used as a return stack for CALLs and interrupts. During a CALL, the contents of the PC are saved on the stack, to be restored later. Interrupts cause the contents of the PC and FLAGS to be saved on the stack, for recovery by IRET when the interrupt is finished.

When the Super8 is configured for an internal stack (using the register file), R217 contains the Stack Pointer. R216 may

be used as a general-purpose register, but its contents will be changed if an overflow or underflow occurs as the result of incrementing or decrementing the stack address during normal stack operations.

User-Defined Stacks

The Super8 provides for user-defined stacks in both the register file and program or data memory. These can be made to increment or decrement on a push by the choice of opcodes. For example, to implement a stack that grows from low addresses to high addresses in the register file, use PUSHUI and POPUD. For a stack that grows from high addresses to low addresses in data memory, use LDEI for pop and LDEPD for push.

COUNTER/TIMERS

The Super8 has two identical independently programmable 16-bit counter/timers that can be cascaded to produce a single 32-bit counter. They can be used to count external events, or they can obtain their input internally. The internal input is obtained by dividing the crystal frequency by four.

The counter/timers can be set to count up or down, by software or external events. They can be set for single or continuous cycle counting, and they can be set with a bi-value option, where two preset time constants alternate in loading the counter each time it reaches zero. This can be used to produce an output pulse train with a variable duty cycle. The counter/timers can also be programmed to capture the count value at an external event or generate an interrupt whenever the count reaches zero. They can be turned on and off in response to external events by using a gate and/or a trigger option. The gate option enables counts only when the gate line is Low; the trigger option turns on the counter after a transient High. The gate and trigger options used together cause the counter/timer to work in gate mode after initially being triggered.

The control and status register bits for the counter/timers are shown in Figure 5.

DMA

The Super8 features an on-chip Direct Memory Access (DMA) channel to provide high bandwidth data transmission capabilities. The DMA channel can be used by the UART receiver, UART transmitter, or handshake channel 0. Data can be transferred between the peripheral and contiguous locations in either the register file or external data memory. A 16-bit count register determines the number of transactions to be performed; an interrupt can be generated when the count is exhausted. DMA transfers to or from the register file require six CPU clock cycles; DMA transfers to or from external memory take ten CPU clock cycles, excluding wait states.

ABSOLUTE MAXIMUM RATINGS

Voltage on all pins with respect


STANDARD TEST CONDITIONS

Figure 14 shows the setup for standard test conditions. All voltages are referenced to ground, and positive current flows into the reference pin.

Standard conditions are:

- \blacksquare + 4.75V \leq V_{CC} \leq + 5.25V
- ☑ GND = 0V
- $0^{\circ}C \leq T_A \leq +70^{\circ}C$

Stresses greater than these may cause permanent damage to the device. This is a stress rating only; operation of the device under conditions more severe than those listed for operating conditions may cause permanent damage to the device. Exposure to absolute maximum ratings for extended periods may also cause permanent damage.




Standard Test Load

DC CHARACTERISTICS

Symbol	Parameter	Min	Max	Unit	Condition
V _{CH}	Clock Input High Voltage	3.8	V _{CC}	V	Driven by External Clock Generator
V _{CL}	Clock Input Low Voltage	- 0.3	0.8	V	Driven by External Clock Generator
VIH	Input High Voltage	2.2	VCC	V	
-V _{IL}	Input Low Voltage	-0.3	0.8	V	
V _{RH}	Reset Input High Voltage	3.8	V _{CC}	V	
V _{RL}	Reset Input Low Voltage	0.3	0.8	V	
VOH	Output High Voltage	2.4		V	$I_{OH} = -400 \mu A$
VOL	Output Low Voltage		0.4	V	$I_{OL} = +4.0 \text{ mA}$
hL.	Input Leakage	- 10	10	μA	
IOL	Output Leakage	- 10	10	μA	
l _{IB}	Reset Input Current		- 50	μA	
lcc	V _{CC} Supply Current		320	mA	

INPUT HANDSHAKE TIMING



Strobed Mode

Fully Interlocked Mode

AC CHARACTERISTICS (20 MHz)

Input Handshake

Number	Symbol	Parameter	Min	Max	Notes*‡
1	TsDI(DAV)	Data In to Setup Time	0		
2	TdDAVIf(RDY)	DAV ↓ Input to RDY ↓ Delay		200	1
3	ThDI(RDY)	Data In Hold Time from RDY↓	0		•
4	TwDAV	DAV In Width	45		
5	ThDI(DAV)	Data In Hold Time from DAV ↓	130		
6	TdDAV(RDY)	DAV ↑ Input to RDY ↑ Delay		100	2
7	TdRDYf(DAV)	RDY ↓ Output to DAV ↑ Delay	0		

NOTES:


1. Standard Test Load


2. This time assumes user program reads data before DAV Input goes high. RDY will not go high before data is read.

‡Times given are in ns.

*Times are preliminary and subject to change.

OUTPUT HANDSHAKE TIMING





Fully Interlocked Mode



AC CHARACTERISTICS (12 MHz, 20 MHz)

Output Handshake

Number	Symbol	Parameter	Min	Max	Notes*‡
1	TdDO(DAV)	Data Out to DAV ↓ Delay	90		1,2
′ 2	TdRDYr(DAV)	RDY ↑ Input to DAV ↓ Delay	0	110	, j. 1
3	TdDAVOf(RDY)	DAV ↓ Output to RDY ↓ Delay	0		
4	TdRDYf(DAV)	RDY ↓ Input to DAV ↑ Delay	0	110	1 🔗
5	TdDAVOr(RDY)	DAV ↑ Output to RDY ↑ Delay	0	•	
6	TwDAVO	DAV Output Width	150		2

NOTES:

1. Standard Test Load

2. Time given is for zero value in Deskew Counter. For nonzero value of n where n = 1, 2, . . . 15 add 2 × n × TpC to the given time.

‡Times given are in ns.

*Times are preliminary and subject to change.

AC CHARACTERISTICS (12 MHz)

Read/Write

/			Norma	I Timing	Extende	d Timing	
Number	Symbol	Parameter	Min	Max	Min	Max	Notes‡*
1	TdA(AS)	Address Valid to AS ↑ Delay	35		115		
2	TdAS(A)	AS ↑ to Address Float Delay	65		150		
3	TdAS(DR)	AS ↑ to Read Data Required Valid		270		600	1
4	TwAS	AS Low Width	65		150		
5	TdA(DS)	Address Float to DS ↓	20		20		
6a	TwDS(Read)	DS (Read) Low Width	225		470		1
6b	TwDS(Write)	DS (Write) Low Width	130		295		1
7	TdDS(DR)	DS ↓ to Read Data Required Valid		180		420	1
.8	ThDS(DR)	Read Data to DS ↑ Hold Time	0		0		
9	TdDS(A)	DS ↑ to Address Active Delay	50		135		
10	TdDS(AS)	DS↑ to AS↓ Delay	60		145		
11	TdDO(DS)	Write Data Valid to DS (Write) ↓ Delay	35		115		
12	TdAS(W)	AS ↑ to Wait Delay		220		600	2
13	ThDS(W)	DS ↑ to Wait Hold Time	0		0		
14	TdRW(AS)	R/W Valid to AS ↑ Delay	50		135		

NOTES:

1. WAIT states add 167 ns to these times.

2. Auto-wait states add 167 ns to this time.

‡ All times are in ns and are for 12 MHz input frequency.

* Timings are preliminary and subject to change.

AC CHARACTERISTICS (20 MHz)

Read/Write


			Norma	l Timing	Extende	d Timing		
Number	Symbol	Parameter	Min Max		Min Max		Notes‡*	
1	TdA(AS)	Address Valid to AS ↑ Delay	20		50			
2	TdAS(A)	AS ↑ to Address Float Delay	35		85			
3	TdAS(DR)	AS ↑ to Read Data Required Valid		150		335	⁽ 1	
4	TwAS	AS Low Width	35		85		(
5	TdA(DS)	Address Float to DS ↓	0		Ö			
6a	TwDS(Read)	DS (Read) Low Width	125		275		1	
6b	TwDS(Write)	DS (Write) Low Width	65		165		1	
7	TdDS(DR)	DS ↓ to Read Data Required Valid		80		225	1	
8	ThDS(DR)	Read Data to DS 1 Hold Time	0		0			
9	TdDS(A)	DS↑ to Address Active Delay	20		70			
10	TdDS(AS)	DS ↑ to AS ↓ Delay	30		80			
11	TdDO(DS)	Write Data Valid to DS (Write)↓ Delay	10		50	•		
12	TdAS(W)	AS ↑ to Wait Delay		90		335	2	
13	ThDS(W)	DS ↑ to Wait Hold Time	0		0			
. 14	TdRW(AS)	R/₩ Valid to AS ↑ Delay	20		70	1		

NOTES:


1. WAIT states add 100 ns to these times.

2. Auto-wait states add 100 ns to this time.

‡ All times are in ns and are for 20 MHz input frequency.
* Timings are preliminary and subject to change.



External Memory Read and Write Timing



EPROM Read Timing

AC CHARACTERISTICS (20 MHz)

EPROM Read Cycle

Number	Symbol	Parameter	Min	Max	Notes‡*
1	TdA(DR)	Address Valid to Read Data Required			
		Valid		170	1

NOTES:

١

1. WAIT states add 167 ns to these times.

‡All times are in ns and are for 12 MHz input frequency. *Timings are preliminary and subject to change.

Zilog

Application Note

August 1987

GETTING STARTED WITH THE ZILOG SUPER8

by Charles M. Link, II

Any time an engineer switches to a new processor, he usually begins the time consuming process of learning the quirks of the new part. This article is the first of a series of articles written to speed that transition time from any other processor to the Zilog Super8.

Getting started is the most difficult part of switching to a strange new processor and development tools. Weeks can be spent just getting the first lines of initialization code written and successfully assembled. Testing the code becomes another problem. The soft are from this article series has been tested and it should be possible to copy most of the software directly to a user's application. All of the software is available in machine readable form as noted at the end of the article.

This first article demonstrates the proper initialization of the Zilog Super8 microcontroller. It sets up a Z8800 ROMLESS for 64K bytes of external program memory, although most typical applications probably do not require more than maybe 4K or 8K bytes. Ports 2 and 3, which are bit mappable as inputs or outputs, are set into the output mode. Port 4, also bit mappable, is set into the input mode. A hardware schematic has been included as an example.

The hardware schematic shown defines a simple Super8 implementation that was used to test the code in this series of articles. This example defines a simple evaluation board that contains 32K bytes of programable EPROM, and up to 32K bytes of RAM. The design contains a simple RS-232 interface that is used in future articles of the series. The entire board, including the RS-232 interface, is powered from 5 volts. The RAM battery option allows the software to be downloaded into the RAM and saved if power fails. Additional logic on the design allows a user to protect the lower half of RAM with a simple jumper change. This prevents the processor from destroying executable code if it goes off into space on a power failure.

Specifically, the ROMLESS Super8 is used as the core. The Super8 requires a latch to demultiplex the address from the data bus. A 74LS373 fits nicely here, requiring only an inverter to correct for the address strobe. The 'LS373 with inverter is preferred here rather than a single 'LS374 because the 'LS373 is a transparent latch and will present the address earlier than the 'LS374. JU1 selects the EPROM size, correcting for the /PGM pin on 2764 and 27128 EPROMs. It is necessary to use pull down resistors on the upper 4 bits of the address bus be-

cause on reset, the ROMLESS Super8 defines only 12 bits for address; the other 4 are set as inputs. Since LS-TTL devices require more current to pull down the inputs, this pull down trick will only work for MOS and CMOS inputs, hence the requirement for the logic chips in this design to be HCT type devices.

The remaining logic is required to select the EPROM or RAM. JU2 selects the half-RAM protect mode. JU3 is set to determine what size ram to protect. This circuit allows the lower half of CMOS battery backed RAM to be read only, and removes chip select on any writes to that address space. Of course, that exact circuitry and the battery is optional, and might be replaced by a power threshold detector. On the other front, a Maxim MAX 232 provides the RS-232 interface requiring only 5 volts.

To make the software initialization more interesting, a few other typical initialization tasks are demonstrated. The entire block of registers (user ram) is cleared to zero, and one of the counter timer units is initialized to provide a periodic interrupt to form the heart of a real time clock function.

The program shows the typical pseudo-op usage demonstrated. This article series uses a cross assembler available from Zilog for either an IBM PC or a VAX operating under VMS. The program begins by defining the registers used as general purpose storage. This is done so the user does not have to refer to register numbers, but may refer to a name equated to the register.

The first 32 bytes of every program (beginning at 0000H) always contain the interrupt vectors for the different sources. Using the Zilog assembler, the .WORD pseudo-op defines a pair of bytes for each of the 16 sources. Program execution begins at location 0020H. Since copyright requirements usually require the notice as close to the beginning as possible, it becomes necessary to jump around an ASCII string. The .ASCII pseudo-op generates the necessary string for this notice. The source code describes almost completely, without further explaination, the entire initialization. Once initialized, the processor loops in a WAIT loop waiting on the periodic interrupt generated by the counter/timer. The counter timer interrupts 60 times per second, and the interrupt bumps ram storage locations representing seconds, minutes, and hours. Each time a location is bumped, an external port line is toggled so that those without emulators can see some activity with an oscilloscope.

One point of notice, is the interrupt service routine for the timer. One must reset the end of count interrupt bit (the source of interrupt) before exiting the interrupt service routine.

In the next article of this series, we will take the same basic initialization routine and modify it to support the serial UART. That article will demonstrate polled serial communications using the Zilog Super 8.

[Editors note: The sofware for this series is available on an IBM PC diskette and is included with the Super 8 Emulator package available from Creative Technology Corporation, 5144 Peachtree Road, Suite 301, Atlanta, GA 30341. (404) 455-8255. Any Zilog Field Application engineer should also be able to provide copies of the software on a user provided diskette.]

: .TITLE Sample Zilog Super 8 Initialization : :=== INIT.S8 TITLE: ;= ;= JUNE 17, 1986 DATE: ;= TO DEMONSTRATE INITIALIZATION PURPOSE: OF THE ZILOG SUPER 8 USING THE ;= ZILOG ASMS8 ASSEMBLER ;= _ := **PROGRAMMER:** CHARLES M. LINK, II := : : ; . PAGE 55 ;set maximum page size to 55 lines : ; * : = REGISTER EQUATE TABLE ; * ; * : : period: .equ 0 ;period timer second: .equ 1 ;seconds timer minute: .equ 2 ;minutes timer hours: .equ 3 ;hours timer ************* ;* э, ;* INTERRUPT VECTOR TABLE ; * : * * **************** INTRO: .WORD INTRET ;this area should always be defined INTR1: .WORD INTRET ;as it reserves the lower 32 bytes INTR2: .WORD INTRET ; for the interrupt table. the name .WORD INTR3: INTRET ; of the subroutine for each particular INTR4: .WORD INTRET ; interrupt service would normally be INTR5: .WORD INTRET ;named here. INTR6: .WORD TIMERO INTR7: .WORD INTRET INTR8: .WORD INTRET INTR9: .WORD INTRET INTR10: .WORD INTRET INTR11: .WORD TNTRET INTR12: .WORD INTRET INTR13: .WORD INTRET INTR14: .WORD INTRET INTR15: .WORD INTRET **************** 2 1 ; * ;* START OF PROGRAM EXECUTION ;* ****** ;1

START:	jr	START1	program execution unconditionally
			; begins at this location after reset
	.ASCII		and power up.
	. ASCII	'REL 0 6/16/86'	;jump around optional ascii string ;containing release info, copyright, etc.
START1:	di		; begin
	sb0		;select register bank 0
	ld	EMT,#0000000B	;external memory timing=no wait input, normal
		1	;memory timing, no wait states, stack internal,
			;and DMA internal
	ld	P0,#00H	address begins at 0000h, set upper byte
	ld ld	POM,#11111111B PM,#00110000B	;select all lines as address ;enable port 0 as upper 8 bits address
	1d	H1C, #00000000B	;handshake not enabled port 0
		ned in romless palize that port	art as address/data. it is not necessary
;		-	
	1d	P2,#00H	;port 2 outputs low
	1d	P3,#00H	;port 3 outputs low
	ld		;p30,31,20,21 as output
	ld ld		;p32,33,22,23 as output ;p34,35,24,25 as output
	ld		;p36,37,26,27 as output
;	14	· 2DAY # TOTOTOTOD	Profestration an output
-	1d	P4,#0000000B	clear port 4 register;
	ld		;set all bits of P4 as inputs
	ld	P40D, #00000000B	active push/pull [not necessary since all
			; bits are inputs
; thagin	Supor 9	T/O is initialize	ed, now internal registers
;	Duper 0	1/0 15 Inicializa	cu, now incernal registers
•	ld	RPO,#OCOH	;set working register low to lower 8 bytes
	ld	RP1,#0C8H	;set working register high to upper 8 bytes
	ld	SPL, #OFFH	;set stack pointer to start at top of set two
			;note here that only lower 8 bits are used
			for stack pointer. location OFFH is wasted
			as stack operation. SPH is general purpose
			;storage.
	ear the	internal memory a	and stack area
; '	าส	CDH #OFFH	incint to top of gonoral nurnage register
ZERO:	ld clr	SPH,#OFFH @SPH	;point to top of general purpose register ;zero it
alko.	dec	SPH	,2010 10
	jr	nz,ZERO	do it until register set is all cleared;
	clr	@SPH	;zero last register
; ;now ev	erything	g except working	registers is cleared
;cpu an	d memory	now initialized	, set up timer for real time clock
;			
	ld	SYM, #00000000B	disable fast interrupt response
	1d	IPR,#00000010B	; interrupt priority
	ld		;IRQ2>IRQ3>IRQ4>IRQ5>IRQ6>IRQ7>IRQ0>IRQ1
×	la sbl	IMR,#00000100B	;enable only interrupt 2 ;select bank 1
		COTCH, #^HB(5000) ;high byte of time constant
	ld	COTCL, #^LB(50000	
			;12,000,000 hertz $/ 4 / 50,000 = 60$ hertz
			;12 Mhz is xtal freq, 4 is internal divider
	1d	COM, #00000100B	;p27,37 is I/O, programmed up/down, no capture
			;timer mode is selected
	sb0		;select bank 0
	1d	COCT,#10100101B	; continuous, count down, load counter,
; -			;zero count interrupt enable, enable counter
	is initi	alized, now lets	enable interrupts and wait
;	ei		;enable interrupts
WAIT:	nop		LOURDED THEOREMAN
	nop		
	nop		
	nop		
	jr	WAIT	;loop back
. 7	-		

		nop		
		nop		
-		nop		
	TIMERO:	inc	period	;bump periodic counter (60 hertz)
		ср	period,#60	;one second yet?
		jr	ne,NOROLL	;no rollover
		xor	P2,#0000001B	;complement the second bit
		clr	period	;start it over again
		inc	second	; bump the seconds timer
		ср	second,#60	;reached maximum
		jr	ne,NOROLL	;no rollover
		xor	P2,#00000010B	;complement the minute bit
		clr	second	;start it over again
		inc	minute	; bump the minutes timer
		ср	minute,#60	;reached maximum
		jr	ne,NOROLL	;no rollover
		xor	P2,#00000100B	;complement the hour bit
		clr	minute	start it over again
		inc	hours	; bump the hours timer
	×	ср	hours,#24	;reached maximum
		jr	ne,NOROLL	;no rollover
		clr	hours	;start it over again
	NOROLL:	or	COCT, #00000010B	;reset end of count interrupt
		nop	•	
		nop		
	INTRET:	iret		;and return from interrupt
	;			,
	;			
	;			

. END



August 1987

Application Note

POLLED ASYNCHRONOUS SERIAL OPERATION WITH THE ZILOG SUPER8 by Charles M. Link, II

The transition from one processor to another often involves many hours of trial-and-error software development to determine the quirks (manufacturers call it features) of the part. Once the real features are discovered, programming the processor to perform as described can be hazardous to one's health. This article, the second in a series of eight, attempts to introduce the Zilog Super8 user to the serial communications port, and its initialization in a polled serial environment.

The universal asynchronous receiver/transmitter (UART) on the Super8 is a fairly unique implementation among single chip microcomputers in that it supports all of the functions generally available only on chip level UARTs. The UART is a close approximation of the Z80 DART device in one channel. It supports independent receiver/transmitter clocking, 5 to 8 bits per character, plus optional odd or even parity, and even an optional wake-up bit. The UART can serve full duplex communications via polled, interrupt, or DMA modes of operation. Auto-echo and internal loopback can be programmed as options. The most unique of the UART features is the character match and interrupt option.

The following article describes the initialization and use of the UART in a polled environment. This software has been tested and provides several routines that may be copied into a user's software. Although the demonstration software does not do much, it is fully functional as a stand-alone program, and may be "burned" into eprom as a test.

The basic software is almost the same general purpose initialization software from the first article in the series. Routines set-up counter/timer 0 for a real time clock option. Note, however, the change to configuration register P2AM. It is necessary to configure port 30 as input for receive data and p31 as output for transmit data.

The UART initialization sequence begins by setting the functions in the UART MODE A register. Since the UMA register is in the alternate bank, the instruction SB1 must be executed to gain access to the following registers. The loaded data selects a X16 clock, 8 bits per character, no parity, and no wake up values. Note that the clock options are X1, X16, X32, and X64. For true asynchronous operation, a clock multiplier option of at least X16 is required. The X1 mode could be used for externally syncing the received data to the UART. The transmitter is not affected.

Next, the baud rate generator must be loaded. The formula for determining the baud rate is shown below:

TIME CONSTANT = (XTAL FREQ / 8 / CLOCK MULT / DESIRED RATE) - 1

where TIME CONSTANT is a 16 bit value, XTAL FREQ is the crystal ifrequency in hertz, CLOCK MULT is the clock rate loaded into UART MODE A register (as above X1, X16, X32, and X64), and DESIRED rate is the desired bit rate in bits per second. Note that the baud rate generator may be used as an additional counter, and may be loaded with any value permitting just about any crystal frequency to operate the Super8.

The cross-assembler permitted a single 16-bit decimal number to be loaded into the UART BAUD RATE GEN-ERATOR, high and low byte, without unnecessary figuring using the high/low byte pseudo-op.

The initialization sequence continues, with the UART MODE B register next. This example sends port 21 data to the port 21 pin. An option allows different clocks to be sent out from this pin. It could be used for clocking external logic, or for diagnostic purposes to make sure the baud rate generator is running. Auto-echo is not selected in this application, as that is primarily what the example software does. The receive and transmit clock input is the baud rate generator and the generator source is the internal clock: the crystal divided by four. Since the baud rate generator has been loaded, it is enabled, and the UART is set for normal operation (without loopback). Loopback operation permits transmitting and receiving data without any external logic in front of the Super8.

The UART TRANSMIT CONTROL register is initialized next in the sequence. Select transmit data out on port 31 and transmit enable. The stop bits are optional, and the DMA and WAKE-UP enables are for features discussed in future application articles. At this point, the transmitter is operational, and except for housekeeping, is usable. The housekeeping is in reference to selecting the bank 0 by executing the SB0 instruction.

Since polled mode communications are desired, all of the UART interrupts are disabled by loading the UART IN-TERRUPT ENABLE with all zeros. Lastly, the receiver must be enabled by setting bit 0 of the UART RECEIVE CONTROL register. This program primarily sends a message to the console and then accepts input from the console and echos it upon receiving a carriage return. It is necessary to delay sending data to the console after initialization because the transmit data line is in the SPACE state when idle. Alternately, add a pull-up resistor to the output, and while idle and before initialized, it would exibit the MARK state.

The transmit character routine "SENDC" monitors the TRANSMIT BUFFER EMPTY bit of the UART TRANS-MIT CONTROL register. When this bit is a "1", the transmit buffer is empty and may be loaded with a new character for transmission. To transmit a character, load the character into the UART data register (UIO). The receive character routine "GETC" monitors the RECEIVE CHARACTER AVAILABLE bit of the UART RECEIVE CONTROL register. When this bit is a "1", a new character has been received by the UART.

The polled mode of UART operation is simple. Making the UART operate in an interrupt mode requires a few minor modifications, and DMA mode requires a few more modifications. Those modes are the subject of future application articles in this series.

; .TITLE Sample Zilog Super 8 Serial Port Initialization . . UART1.S ;= TITLE: ;= JULY 17, 1986 DATE: TO DEMONSTRATE INITIALIZATION := PURPOSE: -;= AND USAGE OF SERIAL PORT IN ;= POLLED MODE. _ ;= ASSEMBLER: ZILOG ASMS8 ASSEMBLER ;= PROGRAMMER: CHARLES M. LINK, II := _____ . PAGE 55 ;set maximum page size to 55 lines ;* ÷ ; * GENERAL EQUATES ŵ ;* CR: .equ 0dH ;carriage return LF: .equ 0aH ;line feed ; : ; * ;* REGISTER EQUATE TABLE ;* period: .equ 0 ;period timer second: .equ ;seconds timer 1 ;minutes timer 2 minute: .equ 3 hours: .equ ;hours timer ;working register equates MPTR: RR8 ;message pointer for external memory .equ ;* ******************************* ;* ;* INTERRUPT VECTOR TABLE ;* ***************** INTRO: .WORD INTRET ;this area should always be defined INTR1: .WORD INTRET ;as it reserves the lower 32 bytes INTR2: .WORD INTRET ; for the interrupt table. the name INTR3: .WORD INTRET ; of the subroutine for each particular INTR4: .WORD INTRET ; interrupt service would normally be INTR5: .WORD INTRET ;named here. INTR6: .WORD TIMERO INTR7: .WORD INTRET INTR8: .WORD INTRET INTR9: .WORD INTRET INTR10: .WORD INTRET INTR11: .WORD INTRET INTR12: .WORD INTRET

INTR13: .WORD TNTRET INTR14: .WORD INTR15: .WORD INTRET TNTRET ;********* ****************** ;* ;* START OF PROGRAM EXECUTION ;* ;** ***** START: jr ;program execution unconditionally START1 ; begins at this location after reset ; and power up. .ASCII 'REL 0 7/17/86' ; jump around optional ascii string ;containing release info, copyright, etc. START1: di ;begin ;select register bank 0 sh0 ld EMT, #0000000B ;external memory timing=no wait input, normal ;memory timing, no wait states, stack internal, ;and DMA internal address begins at 0000h, set upper byte 14 P0,#00H POM, #11111111B ;select all lines as address ld PM, #00110000B ld ;enable port 0 as upper 8 bits address H1C, #00000000B ;handshake not enabled port 0 ld ; ;port 1 is defined in romless part as address/data. it is not necessary ;here to initialize that port ; 1d P2,#00H ;port 2 outputs low P3,#00H ld ;port 3 outputs low 1d P2AM, #10001010B ;p31,20,21 as output,p30 input ; it is necessary here to configure p30 as input ; for the receive data, and p31 as output for ;transmit data for UART P2BM, #10101010B ;p32,33,22,23 as output 1d1d P2CM, #10101010B ;p34,35,24,25 as output P2DM, #10101010B ; p36, 37, 26, 27 as output 1d; P4,#0000000B 1d ;clear port 4 register ld P4D,#11111111B ;set all bits of P4 as inputs 1d P4OD, #00000000B ;active push/pull [not necessary since all ; bits are inputs ;basic Super 8 I/O is initialized, now internal registers 1d RPO, #OCOH ;set working register low to lower 8 bytes 1d RP1,#0C8H ;set working register high to upper 8 bytes 1d SPL,#OFFH ;set stack pointer to start at top of set two note here that only lower 8 bits are used for stack pointer. location OFFH is wasted ;as stack operation. SPH is general purpose ;storage. ;now clear the internal memory and stack area 1d SPH, #OFFH ;point to top of general purpose register ZERO: clr **@SPH** ;zero it dec SPH jr nz, ZERO ;do it until register set is all cleared clr **ØSPH** ;zero last register ;now everything except working registers is cleared ; cpu and memory now initialized, set up timer for real time clock 1d SYM, #0000000B ;disable fast interrupt response 1d IPR, #00000010B ; interrupt priority ;IRQ2>IRQ3>IRQ4>IRQ5>IRQ6>IRQ7>IRQ0>IRQ1 1d IMR, #00000100B ;enable only interrupt 2 sb1 ;select bank 1 ld COTCH, #^HB(50000) ; high byte of time constant ld COTCL, #^LB(50000) ;low byte of time constant ;12,000,000 hertz / 4 / 50,000 = 60 hertz ;12 Mhz is xtal freq, 4 is internal divider lđ COM, #00000100B ;p27,37 is I/O, programmed up/down, no capture ;timer mode is selected

_				
		sb0		;select bank 0
		ld	COCT,#101001018	3 ; continuous, count down, load counter,
				;zero count interrupt enable, enable counter
	, ;timer	is set,	now lets initial	ize the UART for polled operation
	;	,		
		sb1		;bank 1
		1d	UMA,#01110000B	
				time constant = (12,000,000/4/16/9600/2)-1=
				;8.76 rounded to 9. ;note that a 12 Mhz does not make a very
				accurate baud rate source. error is large
		1d	UBGH,#^HB(00009	
		1d	UBGL, #^LB(00009	
		ld	UMB,#00011110B	
				;receive clock is baud rate generator output, ;baud rate generator input is system clock / 2,
				; baud rate generator is enabled, loopback
				; is disabled
		sb0		;select bank 0
		1d	UTC,#10001000B	select p31 as transmit data out, 1 stop bit
		1d	UIE,#00000000B	;and transmit enable ;disable all interrupts, no DMA
		ld	URC, #00000010B	;enable receive
	UART i	s initi	alized, enable in	terrupts for real time clock
	;	ei		;enable interrupts
	;	61		Yendble Intellupts
	;wait 1	full s	econd for serial	line to mark before sending anything
	;		• "•	
	WAIT:	cp	second,#1 ne,WAIT	;wait 1 second
	;	jr	ne, wall	
	;displa	y the l	ogon message	
	;	-	-	
	LOGON:	ldw	MPTR, #MSG	; load the address of MSG into word reg MPTR
	;	call	SENDM	;send the message
		message	displayed, get r	esponse from console
	-	-	pper register mem	
	;			
	GET:	ld	r1,#80	;maximum character count
	GETN:	ld call	r2,#80H GETC	;point to first location in upper register bank ;get input from console
	GLIN.	and	r0,#7fH	;remove upper parity bit
		call	SENDC	;echo to console
		1d -	@r2,r0	;move to upper internal ram in Super8
		ср	r0,#CR	;was the received character a carriage return
		jr inc	eq,ECHO	; if so, echo it to console
		djnz	r2 r1,GETN	;bump pointer ;get next character if not done
	;			
	; if car	riage r	eturn typed, or 8	0 characters exceeded, echo message
	; ECHO:	ldw	MDTD #MCC1	that the address of MCC1 in yord yor MDED
	Lenu:	call	MPTR,#MSG1 SENDM	;load the address of MSG1 in word reg MPTR ;send the message
		ld	r1,#80	;maximum character count
		1d	r2,#80H	;first location of character buffer
	ECHO1:	1d	r0,@r2	;get character from buffer
		call	SENDC	;send the character to console
		cp jr	r0,#CR eq,LOGON	;carriage return? ;if so, end message display
		inc	r2	;bump pointer
		djnz	r1,ECHO1	display next character if not done
		jr	LOGON	
	; ;subrout	ines	· · · · ·	
	; SUDLOU	LINGS		
	;send me	essage	at MPTR until '\$'	character found
	SENDM:	ldci	r0,@MPTR	;get the character
		call	SENDC	;otherwise send character
		cp jr	r0,#'\$' ne,SENDM	;last character? ;and loop back to send next one
		ret		, and roop man to being near one

;send character in r0 SENDC: tm UTC,#00000010B ;transmit buffer empty yet
;if not, wait until it is jr z,SENDC íđ ;load the character into the transmitter UIO.r0 ret ;get a character from the uart, return in r0 URC, #00000001B ;character available GETC: tm ; if not, wait until it is ir z.GETC ĺđ r0.UIO ;get the character from the receiver ret ;real time interrupt running in background ;bump periodic counter (60 hertz) period TIMERO: inc ;one second yet? period, #60 ср ne, NOROLL jr no rollover xor P2, #0000001B ;complement the second bit period ;start it over again clr inc second ; bump the seconds timer second, #60 ;reached maximum ср jr ne,NOROLL ;no rollover ; complement the minute bit P2,#00000010B xor ;start it over again clr second ; bump the minutes timer inc minute ;reached maximum ср minute,#60 ne,NOROLL ;no rollover jr xor P2,#00000100B ; complement the hour bit clr minute ;start it over again inc hours ; bump the hours timer ;reached maximum ср hours,#24 ir ne.NOROLL ;no rollover ;start it over again clr hours NOROLL: or COCT, #00000010B ; reset end of count nop nop INTRET: iret ;and return from interrupt ; ; MSG: .ASCII CR, LF, 'Super8 Uart test program.', CR, LF 'Enter up to one full line followed by return', CR, LF, '\$' .ASCII MSG1: CR, LF, 'Echoed back, your line was...', CR, LF, '\$' .ASCII

.END



August 1987

Application Note

USING THE ZILOG SUPER8 IN INTERRUPT DRIVEN COMMUNICATIONS by Charles M. Link, II

The power of the Super8 microcomputer lies in its on board peripherals. One of those peripherals is the full duplex UART. The UART can operate under program control in polled mode, or under interrupt control, and in a DMA mode. This article, the third in a series, discusses using the UART in a fully interrupt driven system. Since it is assumed that the reader has access to the eariler article discussing the UART and the polled mode of operation, this article will only discuss the differences.

The Zilog Super8 contains an on board interrupt controller that is tightly linked to the other on-board peripherals. The UART, being on-board, can be operated in an interrupt mode permitting very little execution overhead time while monitoring the UART for incomming characters and waiting for the UART to send outgoing characters.

Operation of an interrupt driven system demands more software logic to control the interrupt. Although more software is present, less time is spent executing it, because most of the overhead is in the setup for interrupt transfers. Generally, interrupt driven serial I/O overlaps some other process or processes, and therefore enhances total system speed and operation. Interrupt driven I/O has no advantages in a system that must wait on the serial port. In the example program, no real advantage has been gained by interrupt operation. The program displays a simple message to the console, and accepts input responses and echos them. For program simplicity, the main program waits on the interrupt to complete before starting the next phase of the program.

In any interrupt driven system, the central processor must know what to do when an interrupt occurs. The Super8 is no exeception. An interrupt vector table directs the processor to begin execution at certain addresses for particular interrupt inputs. The UART can be the source for up to five different interrupts and therefore up to five of the sixteen vectors can be designated for it. This sample program ignores errors and special condition interrupts, and therefore only two vectors are used; one for transmit buffer empty and one for receive character available. These vectors are programmed into the vector table by setting interrupt vector 10 (zero reference) to the address for the receive data service routine, and setting interrupt vector 13 to the address for the transmit data service routine. The setup of the Super8 is essentially the same as that of the serial port in a polled mode of operation. The

proper priority for the interrupts are assigned arbitrarily. The real time clock as highest priority, the receive character available as second priority, and transmit character buffer empty as the lowest priority. Generally, the transmit interrupt should be the lowest in an asynchronous system because if it does not get serviced immediately, no major problems occur. If the real time interrupt took more time in relationship to the time required to transmit a single character, then maybe the receive should be put higher. If the receiver is not serviced, that character would be lost.

Enabling the interrupts is a two stage process. First the mask in the INTERRUPT MASK REGISTER must be enabled for each level of the interrupts used. Next, it is necessary to enable the individual transmit and receive interrupts. In the example program, a character is loaded into the transmit buffer and then the interrupt is enabled by setting bit 2 in the UART INTERRUPT ENABLE (UIE) register. Each successive transmit interrupt indicates an empty buffer, and the next character is loaded into the buffer. When the last character is loaded into the buffer, the transmit interrupt is disabled to prevent further interruptions by clearing bit 2 of the UIE register.

The receiver interrupt is enabled to allow the processor to accept incoming characters by setting bit 0 of the UIE register. Once set, any received character will cause the processor to transfer control to the "RXDATI" routine. In this example, the receive service routine reads, echos, and stores each received character until a carriage routine is received. The input is then repeated.

The example program does not fully utilize the interrupt system, as it waits for each routine to complete before moving to the next. However, it does however work, and demonstrates interrupt service routines. Serial interrupt software is not complex, and could lead to very powerful user programs. With the addition of the on board DMA to automaticlly transfer characters, the Super8 can complete many tasks that previously would require complex hardware and software. The next article in the series demonstrates using the DMA controller with the serial port.

; .TITLE Sample Zilog Super 8 Serial Interrupt Mode Operation : ; :== ;= TITLE: UART2.S ;= DATE: JULY 17, 1986 := PURPOSE: TO DEMONSTRATE INTERRUPT := DRIVEN SERIAL PORT ;= COMMUNICATIONS := ASSEMBLER: ZILOG ASMS8 ASSEMBLER ;= PROGRAMMER: CHARLES M. LINK, II :== ; . PAGE 55 ;set maximum page size to 55 lines :** ;* ;* GENERAL EQUATES ;* ;** ***** ******* CR: ;carriage return .equ 0dH LF: ;line feed .equ 0aH . : :** ;* ;* REGISTER EQUATE TABLE ;* :* period: .equ ;period timer 0 second: .equ 1 ;seconds timer minute: .equ 2 ;minutes timer hours: .equ 3 ;hours timer ;working register equates RR8 MPTR: .equ ;message pointer for external memory ****** ;*: ;* ;* INTERRUPT VECTOR TABLE ;* INTRO: .WORD INTRET ;this area should always be defined ;as it reserves the lower 32 bytes ;for the interrupt table. the name INTR1: .WORD INTRET INTRET INTR2: .WORD ; of the subroutine for each particular INTR3: .WORD INTRET .WORD ; interrupt service would normally be INTR4: INTRET INTR5: .WORD INTRET ;named here. INTR6: .WORD TIMERO INTR7: .WORD INTRET INTR8: .WORD INTRET INTR9: .WORD INTRET INTR10: .WORD RXDATI INTR11: .WORD INTRET INTR12: .WORD INTRET INTR13: .WORD TXDATI INTR14: .WORD INTRET INTR15: .WORD INTRET ;** ;* ;* START OF PROGRAM EXECUTION ;* :** START: jr START1 ;program execution unconditionally ; begins at this location after reset ; and power up. ASCII 'REL 0 7/17/86' ;jump around optional ascii string ; containing release info, copyright, etc. START1: di ;begin sb0 ;select register bank 0

_			
	ld	EMT, #00000000B	;external memory timing=no wait input, normal ;memory timing, no wait states, stack internal,
	1.2	D0 #001	and DMA internal
	ld	P0,#00H	address begins at 0000h, set upper byte
	ld	POM, #11111111B	select all lines as address
	ld ld	PM,#00110000B H1C,#00000000B	;enable port 0 as upper 8 bits address ;handshake not enabled port 0
	;here to initia	ned in romless pa	art as address/data. it is not necessary
	; 1d	P2,#00H	;port 2 outputs low
	ld	P3,#00H	;port 3 outputs low
	ld		;p31,20,21 as output,p30 input
			; it is necessary here to configure p30 as input ; for the receive data, and p31 as output for ; transmit data for UART
	1d		;p32,33,22,23 as output
	ld		;p34,35,24,25 as output
	ld.	P2DM, #10101010B	;p36,37,26,27 as output
	; ld	P4,#0000000B	;clear port 4 register
	ld	P4D, #11111111B	;set all bits of P4 as inputs
	ld		;active push/pull [not necessary since all
			; bits are inputs
	;	T/0 in initiali-	d now intornal magistars
	; pasic Super 8	1/0 IS INITIALIZE	ed, now internal registers
	, 1d	RP0,#0C0H	;set working register low to lower 8 bytes
	ld	RP1,#0C8H	;set working register high to upper 8 bytes
	1d	SPL,#OFFH	;set stack pointer to start at top of set two
			;note here that only lower 8 bits are used
			; for stack pointer. location OFFH is wasted
			as stack operation. SPH is general purpose
	:		;storage.
	;	internal memory a	and stack area
	ld	SPH, #OFFH	;point to top of general purpose register
	ZERO: clr	@SPH	;zero it
	dec jr	SPH	ide it until newigter act is all sleaved
	clr	nz,ZERO @SPH	;do it until register set is all cleared ;zero last register
	;		·
	;now everything	except working i	egisters is cleared
	;cpu and memory	now initialized,	set up timer for real time clock
	, 1d	SYM, #00000000B	;disable fast interrupt response
	ld I	IPR, #00000010B	; interrupt priority
			;IRQ2>IRQ3>IRQ4>IRQ5>IRQ6>IRQ7>IRQ0>IRQ1
	ld	IMR,#01000110B	;enable counter, rx and tx interrupts
	sb1		;select bank 1
	ld	COTCH, #^HB(50000	
	1d	COTCL, #^LB(50000	
			(12,000,000 hertz / 4 / 50,000 = 60 hertz)
	14	COM, #00000100B	;12 Mhz is xtal freq, 4 is internal divider
	IU	CON, #00000100B	;p27,37 is I/O, programmed up/down, no capture ;timer mode is selected
	sb0		;select bank 0
	ld	COCT,#10100101B	;continuous, count down, load counter,
			;zero count interrupt enable, enable counter
	;		
	;timer is set, i ;	now lets initiali	ze the UART for polled operation
	, sbl		;bank 1
	1d	UMA, #01110000B	······· -
		• • • • • • • • • •	;time constant = (12,000,000/4/16/9600/2)-1=
			;8.76 rounded to 9.
			;note that a 12 Mhz does not make a very
			accurate baud rate source. error is large
	ld	UBGH, #^HB(00009)	;high byte of time constant
	ld ld	UBGL, #^LB(00009)	;low byte of time constant
	IU	UMB,#00011110B	<pre>;p21=p21data,auto-echo is off, transmit and ;receive clock is baud rate generator output,</pre>
			; baud rate generator input is system clock / 2,
			; baud rate generator is enabled, loopback
	1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 -		; is disabled

sb0 :select bank 0 ;select p31 as transmit data out, 1 stop bit ld UTC, #10001000B and transmit enable 14 UIE,#0000000B ;no interrupts, no DMA ld URC, #00000010B ;enable receive ;UART is initialized, enable interrupts for real time clock ; ei ;enable interrupts ;wait 1 full second of serial line mark before sending anything WAIT: CD second,#1 :wait 1 second ir ne,WAIT : ;display the logon message LOGON: ldw MPTR, #MSG ;load the address of MSG into word reg MPTR call SENDM ;send the message call TXWAT ;wait for transmitter to complete ;logon message displayed, get response from console ; and move to upper register memory GET: ld ;maximum character count r1,#80 ;point to first location in upper register bank 1d r2,#80H di ;stop interrupts or UIE, #0000001B ;receive character enable еi ;now wait for input to be completed GW: ÛIE,#00000001B ;wait for interrupt to be disabled tm jr nz,GW ; if interrupt still enabled ; if carriage return typed, or 80 characters exceeded, echo message ECHO: ;load the address of MSG1 in word reg MPTR ldw MPTR, #MSG1 call SENDM ;send the message ; ;since messages are interrupt driven, we must wait for message to ;complete before transmitting next message ; call TXWAT ;wait on transmitter ld ;maximum character count r1,#80 r2,#80H ld ;first location of character buffer ECHO1: ld r0,@r2 ;get character from buffer SENDC ;send the character to console call r0,#CR ;carriage return? ср eq, LOGON jr ; if so, end message display inc $r\bar{2}$; bump pointer djnz ;display next character if not done r1,ECHO1 ir LOGON ;subroutines ;send message at MPTR until '\$' character found SENDM: ;get the character ldci r0,@MPTR start UART transmitting call SENDC di ;no interrupts UIE, #00000100B ;enable transmit interrupts or ei ret ;send character in r0 ;transmit buffer empty yet
;if not, wait until it is SENDC: UTC,#00000010B tm jr z,SENDC ;load the character into the transmitter ld UIO,r0 ret ;transmit buffer available interrupt TXDATI: ldci r0,@MPTR ;get next character to transmit ld UIO, r0 ;load the character in transmitter ср r0,#'\$' ;last character jr eq,LASTT ; if last transmit character iret LASTT: and UIE,#11111011B ;disable transmit interrupts iret ; ignore it if no character to transmit ;transmitter wait routine TXWAT: tm UIE, #00000100B ;wait until interrupts disabled jr ;wait if bit set nz,TXWAT ret

:receiv	e charac	ter available in	terrupt
RXDATI:		r0,UIO	;get input from console
	and	r0,#7fH	;remove upper parity bit
	call	SENDC	;echo to console
	1d	@r2,r0	move to upper internal ram in Super8
	ср	r0,#CR	;was the received character a carriage return
	jr	eq, LASTR	; if so, disable interrupts
	inc	r2	;bump pointer
	djnz	r1,RXR	exit if not last
LASTR:	and	UIE,#11111110B	disable the receive interrupts
RXR:	iret		
;			
;real t	ime inte	rrupt running in	background
; .			
TIMERO:	inc	period	;bump periodic counter (60 hertz)
	ср	period,#60	;one second yet?
	jr	ne,NOROLL	;no rollover
	xor	P2,#0000001B	; complement the second bit
	clr	period	;start it over again
	inc	second	; bump the seconds timer
	ср	second,#60	;reached maximum
	jr	ne,NOROLL	;no rollover
	xor	P2,#00000010B	; complement the minute bit
	clr	second	;start it over again
	inc	minute	; bump the minutes timer
	cp	minute,#60	;reached maximum
	jr	ne,NOROLL	;no rollover
	xor	P2,#00000100B	; complement the hour bit
	clr	minute	;start it over again
	inc	hours	; bump the hours timer
	cp	hours, #24	;reached maximum
	jr	ne,NOROLL	;no rollover
NODOLL	clr	hours	;start it over again ;reset end of count
NOROLL:		COCT, #00000010B	reset end of count
	nop		
INTRET:	nop		;and return from interrupt
	TIEL		, and recurn from incertupe
· ;	-		
MSG:	.ASCII	CP LE Supers Ha	art test program.', CR, LF
ribg.	.ASCII		a full line followed by return', CR, LF, '\$'
MSG1:	.ASCII		ack, your line was', CR, LF, '\$'
.END	.ASCII	CR, DF, ECHOEU DE	ion, your time waster jonghing of
• FND			



August 1987

USING THE SUPER8 SERIAL PORT WITH DMA by Charles M. Link, II

With the increasing integration available today, microprocessor manufacturers are incorporating new peripherals that typically were off board in previous products, and sometimes required a large amount of external logic to utilize. The direct memory access function is a good example. Zilog has incorporated a very powerful DMA in the new Super8 microcontroller. It has the capability of linking to several on board peripherals, including the serial port, and can control data transfers to the different memory mediums.

The Super8, with its on-board DMA can reduce processor overhead in data transfer tasks. It allows direct transfer of serial input characters to either internal register memory (256 bytes) or external ram memory. For example, this transfer can be set to transfer a specific number of input characters, then interrupt the processor. Processor program service overhead is minimal. Serial output characters can be transfered from external EPROM or ram memory, or the internal register memory.

The required setup for the DMA transfers are much the same as that of interrupt or polled operation. This program example uses the DMA to interrupt upon termination of data transfers so that approopriate vectors and routines are required. Since the program links to the serial port, the DMA uses the serial port receive and transmit interrupt vectors 10 and 13, respectively. Upon completion of a receive DMA transfer, the service routine defined by the receive vector is executed. Upon completion of the transmit DMA transfer, service routine defined by the transmit vector is executed.

It is necessary to define the memory source/destination by setting the appropriate state of bit 0 in the EXTERNAL MEMORY TIMING (EMT) register. Initially, the example program selects external memory as the source/destination. A special note: read the fine print in the technical manual. Many hours were spent debugging the DMA mode of operation, with the final realization that internal rom does not qualify as external memory. Only that memory that would be selected if the /DM line was true would be a valid source/destination. Since this article uses the hardware defined from the first of the series, and uses a Z8800 with external EPROM, it will work perfectly. ROM and PIGGYBACK or prototype type parts will not work. Neither will emulators. This sample uses the DMA mode to transmit a few lines of ASCII data to a console. The DMA requires a total

byte count to properly transfer the data and terminate. Be careful to recognize that the ASCIL pseudo-op in the Zilog assembler, or many other assemblers, is not an easy way to generate the byte count. Warning! The Zilog assembler generates a length for each subgroup, e.g., "MSG" generates a separate length for each group separated by commas, not one total length.

Initially, the DMA transfers from EPROM. The address from which to transfer is C0 and C1 as defined by the working register pointers. It is necessary to set RP0 to C0 to access the register, and it is accessed as R0 and R1 or RR0. The count for the transfer is taken from DMA COUNT HIGH and DMA COUNT LOW. For each transfer, initialize the address and count values. Upon completion of the DMA transmit process, when the count goes to -1, a transmit interrupt is generated. The example program disables transmit interrupts and DMA, and returns. The main line program was polling the interrupt enable bit for completion.

Next, the DMA is set up to transfer 25 characters into the internal register memory. One must select internal memory in the EMT register by clearing bit 0. The address for transfer requires only one byte, so that working register 1 (R1), when RP0 equals C0, is the address pointer. The DMA count must also be loaded, in this case with 25. For demonstration purposes, the auto-echo bit of the UART MODE B register is selected. This causes any characters received to be automatically looped back to the transmit port. Finally, the receive interrupt and DMA enable bits (BITS 0 and 1) are set to enable and begin DMA operation. When 25 characters have been input to the Super8, a receive interrupt will be generated, and control will be transfered to the "RXDATI" routine, where interrupts and DMA are disabled.

The last routine in the example software sends another message from EPROM to the console and then sends the characters from the internal memory buffer that were previously entered. The prime consideration is to remember to select the source/destination memory in the EMT register.

In this DMA example, the code is simple for DMA operation. It is important to note that this example does not fully utilize the functionality of the DMA transfer. The example purposely waits in a software loop while the DMA transfer occurs. This prevents the supporting code from becoming too complex to follow for an example. Normal operation might have the UART receiving characters

;

under DMA controls and transmitting characters under interrupt control with processing occurring somewhere in the middle.

.TITLE Sample Zilog Super 8 Serial DMA Mode Operation ; ; :=== _____ _____ ;= TITLE: UART3.S := DATE: JULY 17, 1986 ----:= PURPOSE: TO DEMONSTRATE DMA _ ;= DRIVEN SERIAL PORT COMMUNICATIONS ;= ;= ASSEMBLER: ZILOG ASMS8 ASSEMBLER -:= **PROGRAMMER:** CHARLES M. LINK, II ;== ____ : : ; . PAGE 55 ;set maximum page size to 55 lines ;** ****** ******** ******** ;* * ;* GENERAL EQUATES * ;* ;** CR: 0dH .equ ;carriage return LF: .equ 0aH ;line feed ; ;** ******** ;* ;* REGISTER EQUATE TABLE ;* period: .equ 0 ;period timer second: .equ 1 ;seconds timer minute: .equ 2 ;minutes timer hours: .equ 3 ;hours timer ;working register equates MPTR: .equ RR0 ;message pointer for external memory ******** ;* ; * INTERRUPT VECTOR TABLE ;* ****************** INTRO: .WORD INTRET ;this area should always be defined INTR1: .WORD INTRET ;as it reserves the lower 32 bytes INTR2: .WORD INTRET ; for the interrupt table. the name INTR3: .WORD INTRET ; of the subroutine for each particular INTR4: .WORD INTRET ; interrupt service would normally be INTR5: .WORD INTRET ;named here. INTR6: .WORD TIMERO INTR7: .WORD INTRET INTR8: .WORD INTRET INTR9: .WORD INTRET INTR10: .WORD RXDATI INTR11: .WORD INTRET INTR12: .WORD INTRET INTR13: .WORD TXDATT INTR14: .WORD INTRET INTR15: .WORD INTRET :* ;* ;* START OF PROGRAM EXECUTION ;* ;* START: jr ;program execution unconditionally START1

; begins at this location after reset ; and power up. .ASCII 'REL 0 7/17/86' ;jump around optional ascii string ; containing release info, copyright, etc. START1: di ;begin sb0 ;select register bank 0 ld ;external memory timing=no wait input, normal EMT, #0000001B ;memory timing, no wait states, stack internal, ;and DMA external ld P0,#00H ;address begins at 0000h, set upper byte ld POM. #11111111B ;select all lines as address ld PM, #00110000B ;enable port 0 as upper 8 bits address 1d H1C, #0000000B ;handshake not enabled port 0 ; ;port 1 is defined in romless part as address/data. it is not necessary ;here to initialize that port : ld P2,#00H ;port 2 outputs low ld P3,#00H ;port 3 outputs low P2AM, #10001010B ;p31,20,21 as output,p30 input 1d ; it is necessary here to configure p30 as input ; for the receive data, and p31 as output for ;transmit data for UART 14 P2BM, #10101010B ;p32,33,22,23 as output ld P2CM, #10101010B ;p34,35,24,25 as output 1d P2DM, #10101010B ;p36,37,26,27 as output : ld P4,#0000000B ;clear port 4 register ld P4D.#11111111B ;set all bits of P4 as inputs 1d P4OD, #0000000B ;active push/pull [not necessary since all ; bits are inputs ;basic Super 8 I/O is initialized, now internal registers ; 14 RPO, #OCOH ;set working register low to lower 8 bytes ld RP1, #0C8H ;set working register high to upper 8 bytes ld SPL, #OFFH ;set stack pointer to start at top of set two ;note here that only lower 8 bits are used ;for stack pointer. location OFFH is wasted ;as stack operation. SPH is general purpose ;storage. ;now clear the internal memory and stack area : 1d SPH, #OFFH ;point to top of general purpose register ZERO: clr **@SPH** :zero it dec SPH jr nz,ZERO ' ;do it until register set is all cleared clr **ØSPH** ;zero last register ; ;now everything except working registers is cleared ; cpu and memory now initialized, set up timer for real time clock ; ld SYM, #0000000B ;disable fast interrupt response ld IPR, #00000010B ; interrupt priority ;IRQ2>IRQ3>IRQ4>IRQ5>IRQ6>IRQ7>IRQ0>IRQ1 1d IMR, #01000110B ;enable counter, rx and tx interrupts sb1 ;select bank 1 ; high byte of time constant 14 COTCH, #^HB(50000) 1d COTCL, #^LB(50000) ;low byte of time constant ;12,000,000 hertz / 4 / 50,000 = 60 hertz ;12 Mhz is xtal freq, 4 is internal divider ;p27,37 is I/O, programmed up/down, no capture 1d COM, #00000100B ;timer mode is selected ;select bank 0 sh0 COCT,#10100101B ;continuous, count down, load counter, ;zero count interrupt enable, enable counter ld ;timer is set, now lets initialize the UART for polled operation : ;bank 1 sb1 ld UMA, #01110000B ;time constant = (12,000,000/4/16/9600/2)-1= ;8.76 rounded to 9.

note that a 12 Mhz does not make a very accurate baud rate source. error is large

ld UBGH, #^HB(00009) ; high byte of time constant ld UBGL, #^LB(00009) ;low byte of time constant 1d UMB, #00011110B ;p21=p21data,auto-echo is off, transmit and ;receive clock is baud rate generator output, ; baud rate generator input is system clock / 2, ; baud rate generator is enabled, loopback ; is disabled sb0 ;select bank 0 1d UTC, #10001000B ;select p31 as transmit data out, 1 stop bit ; and transmit enable UIE,#0000000B 14 ;no interrupts, no DMA URC, #00000010B 1d ;enable receive ;UART is initialized, enable interrupts for real time clock ei ;enable interrupts ; because uart was just enabled, allow data line to mark for at least 1 second WAIT: αp second, #1 ir ne,WAIT ;wait 1 second ;display the logon message LOGON: ldw MPTR, #MSG ;load the address of MSG into word reg MPTR call SENDM ;send the message call TXWAT ;wait for transmitter to complete ; ;logon message displayed, get response from console ; and move to upper register memory GET: di ;no interrupts while setting up for DMA MPTR, #0080H ldw ;first character receive location and EMT, #11111110B ;select register file for receiving character ;select bank one sb1 ld DCH,#0 ;DMA count high byte 1d ;DMA count low byte DCL,#25 or UMB, #0010000B ;auto echo enable sh0 restore to bank zero UIE,#00000011B ;receive character DMA link, interrupt enable or ei call RXWAT ;wait for receiver to complete receiving input ;receive characters in buffer, restore Super8 non DMA state di ;no interrupts while cleaning up sh1 ;bank 1 and UMB, #11011111B ;disable auto echo sh0 ;restore bank 0 \mathbf{or} EMT, #0000001B ;select data memory for DMA transfers ei ;25 characters received via DMA, now display "ECHO" message ECHO: ldw MPTR, #MSG1 ;load the address of MSG1 in word reg MPTR call SENDM ;send the message TXWAT call ;wait on transmitter ;message sent, now replay typed input di ldw MPTR, #0080H ;point to beginning of buffer and EMT, #11111110B ;select register bank for DMA transfer sb1 ;select bank 1 14 DCH,#0 ;DMA count high byte ld DCL, #25 ;DMA count low byte sb0 ;select bank 0 UIE,#00000100B or ;enable transmit interrupts or UTC, #0000001B ;transmit DMA enable ei ;enable interrupts call TXWAT ;wait on transmitter di EMT, #00000001B ;select external data memory for DMA transfer or ei ;replay complete, loop back and do it again LOGON jr

;subroutines ;send message at MPTR for length in first byte SENDM: ldci r7,@MPTR ;get the character dec ; count actually should be n-1 for n bytes r7 di ;no interrupts while setting up EMT, #00000001B ;select external data memory for DMA transfer or sb1 ;select bank 1 ;DMA count high byte is 0 14 DCH, #0 ld DCL, r7 ;move the count DMA count low byte ;select bank 0 sh0 or UIE.#00000100B ;enable transmit interrupts transmit DMA enable or UTC,#0000001B ei ret ;transmit DMA complete ;disable transmit interrupts TXDATI: and UIE,#11111011B ;disable transmit DMA and UTC,#11111110B ; ignore it if no character to transmit iret ;transmitter wait routine TXWAT: t.m UIE, #00000100B ;wait until interrupts disabled ir nz.TXWAT ;wait if bit set ret ;receive character available interrupt RXDATI: and UIE, #11111100B ; disable the receive interrupts iret ;receive wait routine RXWAT: tm UIE, #00000001B ;wait until interrupts disabled ;wait if bit still set jr nz,RXWAT ret ; ;real time interrupt running in background ;bump periodic counter (60 hertz) TIMER0: inc period period,#60 ср ;one second yet? ne, NOROLL jr ;no rollover P2,#0000001B xor ;complement the second bit ;start it over again clr period ; bump the seconds timer inc second ср second,#60 ;reached maximum ;no rollover jr ne,NOROLL xor P2,#00000010B ;complement the minute bit clr second ;start it over again inc minute ; bump the minutes timer ;reached maximum ср minute,#60 jr ne,NOROLL ;no rollover ; complement the hour bit P2,#00000100B xor clr minute start it over again ; bump the hours timer inc hours hours, #24 ;reached maximum cp jr ne,NOROLL ;no rollover clr hours ;start it over again NOROLL: or COCT, #00000010B ; reset end of count nop nop INTRET: iret ;and return from interrupt ; : MSG: . BYTE 56 .ASCII CR, LF, 'Super8 Uart DMA test program.', CR, LF .ASCII 'Enter 25 characters', CR, LF, '\$' MSG1: . BYTE 34 CR, LF, 'Echoed back, your line was...', CR, LF, '\$' .ASCII

. END



August 1987

Generally digital microprocessors are thought of as only being able to generate digital signals...that is either on or off. With the simple addition of a digital-to-analog converter (DAC), more complex waveforms may be generated. Since the advent of the microprocessor and the DAC, many methods have been used by hardware and software designers to generate sine waves, including some that involve precise instruction and clock cycle calculations. This example is different.

The Zilog Super8 microcomputer is a single chip device requiring only a latch and EPROM to operate in its ROM-LESS state. Leaving 24 I/O lines for user configuration, it is extremely easy to interface with peripherals, including, in this case, the DAC- 08. The hardware in this application example is essentially the same base hardware as the previous application articles. Since it is assumed that the reader has access to those articles, detailed explaination of the base will not be made here. Only the additions to the base will be explained.

The base Super8 microprocessor has ports 2, 3 and 4 available for user connection. For this example, the DAC-08 is connected to port 4 (P4). The DAC-08 is tied, with the least significant bit tied to P40 and the most significant bit tied to P47. The other connections to the DAC-08 are mostly out of the test circuit description shown in the data manuals associated with it. The DAC requires -12 volts for proper operation. The output for this example is tied to a simple op- amp filter with a sharp roll off at about 3500 hertz. This type filter might be quite suitable for telecommunications applications, but may not be so good for many others. An oscilloscope displays the resultant waveform.

The software to operate the Super8 is in the original initialization software from eariler in this article series. Initialization is essentially the same. Port 4 must be set up as output, with active push-pull drivers. The main consideration for this program is the software "sample" rate. For this example, 8000 samples per second was chosen. Any other rate may be chosen, and the author has successfully used values up to 16000 samples per second without timing problems. Higher base clock rates are possible with the recently introduced 20 megahertz Super8 chips available. With the sample method used, the sample rate does not vary with the different sine wave frequencies generated.

GENERATING SINE WAVES WITH THE ZILOG SUPER8 by Charles M. Link, II

Application Note

The sample method requires a sine wave table stored in ROM or EPROM. This example uses 256 values, al-

though 64, 128 or more values are quite acceptable. The BASICA program that generated the sine table is included for user modification. Once the values were generated, they were manually typed into the program. Using the Zilog macro assembler would have signigicantly slowed assembling. Note that the comments in the BASICA program imust be removed before the PC can execute.

The values generated by the BASICA program are values ranging from 01H to 0FEH. Since the DAC represents 00H as zero volts and 0FFH as 5 volts, this table will product sine outputs from almost zero to almost five volts.

The principle of operation requires that a sixteen bit frequency increment be maintained. This increment is generated by the simple formula

FREQUENCY INCREMENT = (TABLESTEP X 256 X FRE-QUENCY) / SAMPLE

where FREQUENCY INCREMENT is a sixteen bit value saved in an increment register, TABLESTEP is the number of values in the sine wave table, FREQUENCY is the desired frequency of generation in hertz, and SAMPLE is the number of samples per second. In the example program, this increment is stored in "FINCR".

A current offset into the sine table is maintained in the register pair labeled "INCR". At each periodic interrupt, FINCR must be added to INCR and saved in INCR. This sixteen bit value remains the offset into the table. The upper byte of the offset is used to point to the value in the 256 byte sine table that is loaded into the DAC. In the sample program, the value loaded into the DAC is generated in the previous interrupt and saved until the first instruction of the next interrupt. This allows the interrupt to perform some other varying length transactions, without introducing bit jitter into the sine wave.

Changing the "FINCR" by program control causes different frequencies to be generated. In this case, the sine wave may be turned off by disabling the counter 0 interrupt. Depending upon the number of steps in the sine

table and the sample frequency, very accurate sine frequencies may be generated. Calculate the actual error by using the following formula:

[ABS (REAL FREQI - INTEGER FREQI) / REAL FREQI] X 100 = % ERROR

where REAL FREQI is the actual calculated frequency increment, INTEGER FREQI is the nearest rounded integer of the calculated frequency increment, and the result is the actual percent error form the desired value. With the addition of a filter with sharp cutoff just above the highest desired frequency, the Super8 serves quite well as a programmable sine wave generator. In addition to sine waves, complex waveforms may be easily generated by the Super8 with the addition of the low-cost DAC. The next article in this series will describe how to generate some of these more complex waveforms.

; .TITLE Super8 Example Sine Wave Generation ; ;= ;= TITLE: SINE.S ;= DATE: JUNE 17. 1986 := PURPOSE: TO DEMONSTRATE USING SUPER8 ;= TO GENERATE HIGH QUALITY SINE := WAVES. ;= HARDWARE: DAC-08 ON PORT 4 ;= SEE DIAGRAM := ASSEMBLER: **ZILOG ASMS8 ASSEMBLER** := PROGRAMMER: CHARLES M. LINK, II = ;= : : ; . PAGE 55 ;set maximum page size to 55 lines • :** ******************** ;* ;* REGISTER EQUATE TABLE ;* ;* INCR: .eau rr0 ;current increment in sine table ; high byte of current increment value INCRH: .equ r0 INCRL: ;low byte of current increment value .equ rl FINCR: .equ rr2 ; increment in sine table for frequency FINCRH: .equ ; high byte of frequency increment value r2 ;low byte of frequency increment value FINCRL: .equ r3 ;pointer into sine table POINT: .equ rr4 POINTH: .equ ; high byte of sine table pointer r4 POINTL: .equ r5 ;low byte of sine table pointer ;current value to output to DAC-08 CVAL: .equ r6 ; * 1 ;* ;* GENERAL EQUATES ;* XTAL: .equ 12000000 ;crystal freq in hertz SAMPLE: .equ 8000 ;sample frequency in hertz .equ CTVAL: XTAL/4/SAMPLE ;counter load value TABSTP: .equ 256 ;number of values in sine table FREQ: .equ 697 ;desired sine wave frequency FREQI: .equ (TABSTP*256*FREQ)/SAMPLE :* ****** ;* ;* INTERRUPT VECTOR TABLE ;*** ***** INTRO: .WORD INTRET ;this area should always be defined INTR1: .WORD INTRET ;as it reserves the lower 32 bytes INTR2: .WORD INTRET ; for the interrupt table. the name INTR3: .WORD INTRET ; of the subroutine for each particular INTR4: ; interrupt service would normally be . WORD INTRET INTR5: .WORD INTRET ;named here. INTR6: .WORD TIMERO

454

INTR7:

.WORD

INTRET

INTR8: .WORD TNTRET INTR9: .WORD INTR10: .WORD INTRET INTRET INTR11: .WORD INTRET INTR12: .WORD INTRET INTR13: .WORD TNTRET INTR14: .WORD INTRET INTR15: .WORD TNTRET ;* ;* START OF PROGRAM EXECUTION ;* START: jr START1 ;program execution unconditionally ; begins at this location after reset ;and power up. .ASCII 'REL 0 6/16/86' ;jump around optional ascii string ; containing release info, copyright, etc. START1: di ;begin sb0 ;select register bank 0 14 EMT. #0000000B ;external memory timing=no wait input, normal ;memory timing, no wait states, stack internal, ;and DMA internal ld PO,#00H ;address begins at 0000h, set upper byte ;select all lines as address ld POM, #11111111B ld PM,#00110000B ;enable port 0 as upper 8 bits address ld H1C, #0000000B ;handshake not enabled port 0 ;port 1 is defined in romless part as address/data. it is not necessary ;here to initialize that port 12 ld P2,#00H ;port 2 outputs low 1d P3,#00H ;port 3 outputs low 1d P2AM, #10101010B ;p30, 31, 20, 21 as output ld P2BM, #10101010B ;p32,33,22,23 as output ld P2CM, #10101010B ;p34,35,24,25 as output ld P2DM, #10101010B ;p36, 37, 26, 27 as output ; ld P4,#1000000B ;set midpoint for DAC inputs ld P4D, #0000000B ;set all bits of P4 as output 1d P40D, #0000000B ;active push/pull ;basic Super 8 I/O is initialized, now internal registers 1d RPO, #OCOH ;set working register low to lower 8 bytes ;set working register high to upper 8 bytes ld RP1, #0C8H 14 SPL, #OFFH ;set stack pointer to start at top of set two ;note here that only lower 8 bits are used ; for stack pointer. location OFFH is wasted ; as stack operation. SPH is general purpose ;storage. ;now clear the internal memory and stack area ; ld SPH, #OFFH ;point to top of general purpose register ZERO: clr **@SPH** ;zero it dec SPH jr nz,ZERO ;do it until register set is all cleared clr **ØSPH** ;zero last register ;now everything except working registers is cleared ; cpu and memory now initialized, set up timer for real time clock ; ld SYM, #00000000B ;disable fast interrupt response 1d IPR,#00000010B ; interrupt priority ;IRQ2>IRQ3>IRQ4>IRQ5>IRQ6>IRQ7>IRQ0>IRQ1 ld IMR, #00000100B ;enable only interrupt 2 sb1 ;select bank 1 1d COTCH, #^HB(CTVAL) ; high byte of time constant COTCL, #^LB(CTVAL) ld ;low byte of time constant 1d COM, #00000100B ;p27,37 is I/O, programmed up/down, no capture ;timer mode is selected sb0 ;select bank 0 ld COCT, #10100101B ; continuous, count down, load counter,

;zero count interrupt enable, enable counter ;timer is initialized, now lets enable interrupts and wait ;start at the beginning of sine table ldw INCR, #1 ldw ;load frequency of increment FINCR, #FREQI ;pointer points to sine table ldw POINT, #SINTAB 14 ; initial value to prevent glitch at start CVAL, #080H ei ;enable interrupts WAIT: nop nop nop nop jr WAIT ;loop back ;Timer interrupt. Occurs SAMPLE times per second ; interrupt outputs value to DAC-08 and then determines value for next ; interrupt. This assures no bit jitter. TIMERO: 1d p4,CVAL ;write new value to DAC-08 rcf ;clear carry flag add INCRL, FINCRL ; find next position in sine table ; by adding frequency offset to last position adc INCRH, FINCRH 1d POINTL, INCRH ;set new pointer into sine table ;upper byte ok since on boundary ldc CVAL, @POINT ;get value from sine table COCT, #00000010B ; reset end of count interrupt or INTRET: iret ;and return from interrupt ;* ;* ;* SINE WAVE LOOKUP ;* ;** ******** ;sine table for sine wave generation using DAC-08. Table based upon ; case of waveform with minumum amplititude = 0 volts and maximum ;amplititude = 5 volts. DAC-08 input for 0 volts = 00H ;5 volts = 0FFH. Table generated using following BASICA program, ;then typed into program. 10 CLS ;clear screen 20 PI=3.141593 ;define PI : 30 FOR I=0 TO 255 ;256 total values ;define basic interval value 40 C=360/256 ;value from zero on sine wave 50 D=C*I 60 E=D*PI/180 70 F=SIN(E) ;figure sine for interval from 0 ;sine range should be from -127 to 127 80 G=F*127 90 H=128+G ;make result from 0 to 255 ;round to nearest integer 100 J=CINT(H) 110 AS=HEXS(J) ; convert to hex 120 PRINT A\$;on screen 130 LPRINT A\$;on printer 140 NEXT ;do next inverval 150 END ;*note-remove comments, BASICA will not accept ; as comment delimiter SINTAB: .ORG ; begin sine table on even byte boundary 0400H 080H, 083H, 086H, 089H, 08CH, 090H, 093H, 096H, 099H, 09CH, 09FH, 0A2H .byte .byte OA5H, OA8H, OABH, OAEH, OB1H, OB3H, OB6H, OB9H, OBCH, OBFH, OC1H, OC4H OC7H, OC9H, OCCH, OCEH, OD1H, OD3H, OD5H, OD8H, ODAH, ODCH, ODEH, OE0H .byte OE2H, OE4H, OE6H, OE8H, OEAH, OEBH, OEDH, OEFH, OFOH, OF1H, OF3H, OF4H .byte OF5H, OF6H, OF8H, OF9H, OFAH, OFAH, OFBH, OFCH, OFDH, OFDH, OFEH, OFEH .byte .byte OFEH, OFFH, OFFH, OFFH, OFFH, OFFH, OFFH, OFFH, OFEH, OFEH, OFEH, OFDH OFDH, OFCH, OFBH, OFAH, OFAH, OF9H, OF8H, OF6H, OF5H, OF4H, OF3H, OF1H .byte .byte OFOH, OEFH, OEDH, OEBH, OEAH, OE8H, OE6H, OE4H, OE2H, OEOH, ODEH, ODCH .byte ODAH, OD8H, OD5H, OD3H, OD1H, OCEH, OCCH, OC9H, OC7H, OC4H, OC1H, OBFH .byte OBCH, OB9H, OB6H, OB3H, OB1H, OAEH, OABH, OA8H, OA5H, OA2H, O9FH, O9CH

.byte	099H,096H,093H,090H,08CH,089H,086H,083H,080H,07DH,07AH,077H
.byte	074H, 070H, 06DH, 06AH, 067H, 064H, 061H, 05EH, 05BH, 058H, 055H, 052H
.byte	04FH,04DH,04AH,047H,044H,041H,03FH,03CH,039H,037H,034H,032H
.byte	02FH, 02DH, 02BH, 028H, 026H, 024H, 022H, 020H, 01EH, 01CH, 01AH, 018H
.byte	016H,015H,013H,011H,010H,00FH,00DH,00CH,00BH,00AH,008H,007H
.byte	006H,006H,005H,004H,003H,003H,002H,002H,002H,001H,001H,001H
.byte	001H,001H,001H,001H,002H,002H,002H,003H,003H,004H,005H,006H
.byte	006H,007H,008H,00AH,00BH,00CH,00DH,00FH,010H,011H,013H,015H
.byte	016H,018H,01AH,01CH,01EH,020H,022H,024H,026H,028H,02BH,02DH
.byte	02FH,032H,034H,037H,039H,03CH,03FH,041H,044H,047H,04AH,04DH
.byte	04FH,052H,055H,058H,05BH,05EH,061H,064H,067H,06AH,06DH,070H
.byte	074H,077H,07AH,07DH

.END



August 1987

In the previous article, a sine wave generation example was demonstrated. Sine waves are great, but, sometimes, more complex waveforms must be generated. One of the most widely used complex waveforms is the DTMF tone. The DTMF tone is used on millions of telephones under the AT&T registered name "TOUCH TONE". Generally, telecommunications designers purchase one of the many DTMF encoder chips and hang it beside a microprocessor. This application article contains an example of a DTMF generation scheme that produces nearly as pure and probably as accurate a tone as the external chip method.

Generating sine waves requires some type of digital-toanalog converter to interface to the microprocessor. For this application, a DAC-08 is used. This DAC-08 is tied to port 4 of the Super8. Since it is assumed that the reader has access to the previous article, a detailed description of the hardware will be left to that article. Why not use the DTMF generator chip, when it might be just as inexpensive as the DAC- 08? The answer is that the DTMF generator chip requires an external crystal or clock, and it might not be convenient to pick a processor frequency that is a direct multiple of the one required by the generator. The second and more important reason is that the DAC-08 can be used to generate other call progress tones such as ringback and busy, or any other complex waveform.

Since the previous article discussed the method for generating sine wave tones, this article will only discuss how to turn that into the DTMF tone. The DTMF tone is actually a combination of two tones, hence, the name DUAL TONE MULTI-FREQUENCY. The tones are arranged such that each row and each column has a corresponding single frequency tone assigned. An additional, normally unseen column, contains an eighth tone frequency. A simple diagram below shows the arrangement.

DTMF TONE ASSIGNMENT

÷	1209	1336	1477	1633
697	1	2	3	Α
770	4	5	6	В
852	7	8	9	C
941	*	0	#	D

GENERATING DTMF TONES WITH THE ZILOG SUPER8 by Charles M. Link, II

by Charles IVI. LINK, II

The method used to combine the two tones into one single complex waveform is simple: add the two individual tones together. Adding the tones together is

usually what happens when analog circuitry produces the DTMF tone. In fact, most of the DTMF encoder chips usually add the tones together either internally or externally to produce the single waveform.

Generating the two tones is no task for the Super8 microcomputer. Just set up two current table offset values and two different frequency increments. At each periodic interrupt the 16 bit frequency increment is added to the current table offset producing a new current table offset. The upper byte of each current table offset (one for the row frequency and one for the column) is used as a pointer into a 256 byte table. The sine values retrieved from the table are then added together and loaded into the DAC-08.

Since the DAC input of 00H corresponds to an output of 0 volts and the input of 0FFH corresponds to an output of 5 volts, adding two values that could possibly be 0FFH presents a problem. Since two sines must add to no more 5 volts, the maximum for one single sine value must be one half of 5 volts, or 80H. The sine table has been adjusted so that the 2.5 volt value is mid-range. The maximum or mimumum for the sine wave is plus or minus 1.25 volts.

The interrupt service routine is almost exactly the same as the interrupt routine for the sine wave, except that two sine waves are calculated. The final values are added together and stored for the first instruction of the next interrupt. In order to change tones, or disable the tone generation, additional software logic could enable or disable the interrupt, and modify the two values "CINCR", and "RINCR".

It is clear from the example, that ringback, busy, MF, and other signaling tones can be easily generated without additional hardware. Increased sampling rates could be used to generate tones of much higher frequencies and accuracies. The accuracy, using the above method and sampling frequencies, is much less than one percent, totally suitable for telecommunications needs.

; .TITLE Super8 Example DTMF Generation : ;== DTMF.S TITLE: ;= _ ;= DATE: JUNE 17, 1986 = TO DEMONSTRATE USING SUPER8 ;= PURPOSE: _ TO GENERATE HIGH QUALITY DTMF ;= ;= WAVES. = HARDWARE: DAC-08 ON PORT 4 ;= SEE DIAGRAM ;= ----ASSEMBLER: ZILOG ASMS8 ASSEMBLER ;= ;= PROGRAMMER: CHARLES M. LINK, II ----:= . PAGE 55 ;set maximum page size to 55 lines : ******** ;* ;* REGISTER EQUATE TABLE ;* ; column tone equates CINCR: .equ ;current increment in sine table rr0 CINCRH: .equ ; high byte of current increment value r0 CINCRL: .equ rl ;low byte of current increment value CFINCR: .equ CFINCH: .equ ; increment in sine table for frequency rr2 ; high byte of frequency increment value r2 CFINCL: .equ ;low byte of frequency increment value r3 POINT: .equ ;pointer into sine table rr4 POINTH: .equ POINTL: .equ r4 ; high byte of sine table pointer ;low byte of sine table pointer r5 ;row tone equates RINCR: .equ ;current increment in sine table rr6 RINCRH: .equ ;high byte of current increment value r6 RINCRL: .equ RFINCR: .equ r7 ;low byte of current increment value rr8 ; increment in sine table for frequency RFINCH: .equ ; high byte of frequency increment value r8 RFINCL: .equ ;low byte of frequency increment value r9 CVAL: r10 ;current value to output to DAC-08 .equ ;current row value RVAL: .equ r11 : ;* ;* GENERAL EQUATES ; * XTAL: .equ 12000000 ;crystal freq in hertz SAMPLE: .equ 8000 ;sample frequency in hertz CTVAL: .equ XTAL/4/SAMPLE ;counter load value TABSTP: .equ 256 ;number of values in sine table CFREQ: .equ ;desired column frequency 1209 RFREQ: .equ 697 ;desired row frequency CFREQI: .equ (TABSTP*256*CFREQ)/SAMPLE RFREQI: .eou (TABSTP*256*RFREO)/SAMPLE ;note dtmf frequencies are 697,770,852,941,1209,1336,1477,1633 ************* ;* ;* INTERRUPT VECTOR TABLE ;* INTRO: .WORD INTRET ;this area should always be defined INTR1: .WORD INTRET ;as it reserves the lower 32 bytes .WORD INTRET INTR2: ; for the interrupt table. the name .WORD INTR3: INTRET ; of the subroutine for each particular INTR4: .WORD INTRET ; interrupt service would normally be INTR5: .WORD ;named here. INTRET INTR6: .WORD TIMERO INTR7: .WORD INTRET INTR8: .WORD INTRET INTR9: .WORD INTRET INTR10: .WORD INTRET

INTR11: .WORD TNTRET INTR12: .WORD INTRET INTR13: .WORD INTRET INTR14: .WORD INTRET INTR15: .WORD INTRET : * ;* ;* START OF PROGRAM EXECUTION ;* :* ************************ START: ;program execution unconditionally ir START1 ; begins at this location after reset ; and power up. .ASCII 'REL 0 6/16/86' ;jump around optional ascii string ; containing release info, copyright, etc. START1: di ;begin sh0 ;select register bank 0 14 EMT, #0000000B ;external memory timing=no wait input, normal ;memory timing, no wait states, stack internal, ;and DMA internal ;address begins at 0000h, set upper byte 1d P0,#00H 1d POM, #11111111B ;select all lines as address ld PM, #00110000B ;enable port 0 as upper 8 bits address :handshake not enabled port 0 14 H1C,#0000000B ;port 1 is defined in romless part as address/data. it is not necessary ;here to initialize that port ; 1d P2,#00H ;port 2 outputs low ;port 3 outputs low ld P3,#00H ld P2AM, #10101010B ;p30,31,20,21 as output 1d P2BM, #10101010B ;p32,33,22,23 as output 1d P2CM, #10101010B ;p34,35,24,25 as output P2DM, #10101010B ;p36,37,26,27 as output 1d ; P4,#1000000B ;set midpoint for DAC inputs 14 P4D, #00000000B ;set all bits of P4 as output P4OD, #00000000B ;active push/pull ld 14 ;basic Super 8 I/O is initialized, now internal registers ; ;set working register low to lower 8 bytes RPO,#OCOH 1dld RP1,#0C8H ;set working register high to upper 8 bytes ld SPL, #OFFH ;set stack pointer to start at top of set two note here that only lower 8 bits are used for stack pointer. location OFFH is wasted ;as stack operation. SPH is general purpose ;storage. ;now clear the internal memory and stack area ;point to top of general purpose register ld SPH, #OFFH ZERO: clr **ØSPH** :zero it dec SPH jr nz, ZERO ;do it until register set is all cleared clr **ØSPH** ;zero last register ;now everything except working registers is cleared ; cpu and memory now initialized, set up timer for real time clock ld SYM, #0000000B ;disable fast interrupt response ld IPR, #00000010B ; interrupt priority ;IRQ2>IRQ3>IRQ4>IRQ5>IRQ6>IRQ7>IRQ0>IRQ1 ld IMR, #00000100B ;enable only interrupt 2 sb1 ;select bank 1 1d COTCH, #^HB(CTVAL) ; high byte of time constant 1d COTCL, #^LB(CTVAL) ;low byte of time constant ;p27,37 is I/O, programmed up/down, no capture ld COM, #00000100B ;timer mode is selected sb0 ;select bank 0 COCT,#10100101B ;continuous, count down, load counter, ;zero count interrupt enable, enable counter ld ;timer is initialized, now lets enable interrupts and wait ldw CINCR,#1 start column at beginning of sine table ldw RINCR, #1 start row at beginning of sine table

this example loads the tones for digit '1' ;user software would, of course have to manipulate these registers for proper tone control ldw CFINCR, #CFREQI ; load column frequency increment ldw RFINCR, #RFREQI ;load row frequency increment ldw POINT, #SINTAB pointer points to sine table initial value to prevent glitch at start 14 CVAL, #080H ei ;enable interrupts WAIT: non nop nop nop ir WAIT ;loop back Timer interrupt. Occurs SAMPLE times per second ;interrupt outputs value to DAC-08 and then determines value for next ; interrupt. This assures no bit jitter. TIMERO: 1d p4,CVAL ;write new value to DAC-08 rcf ;clear carry flag CINCRL, CFINCL CINCRH, CFINCH POINTL, CINCRH ; find next position in sine table ; by adding frequency offset to last position add adc ld ;set new pointer into sine table ldc CVAL, @POINT ;get value from sine table ;find next position in sine table ;by adding frequencty offset to last position ;set new pointer into sine table RINCRL, RFINCL add adc RINCRH, RFINCH ld POINTL, RINCRH ldc RVAL, @POINT ;get second value from sine table add CVAL, RVAL ;form a complex waveform from two sine values COCT, #00000010B ;reset end of count interrupt or INTRET: iret ;and return from interrupt ;* ; * SINE WAVE LOOKUP :* :*** ****** ;sine table for DTMF generation using DAC-08. Table based upon ;case of waveform consisting of two sine waves summed to provide a single ;complex waveform with minumum amplititude = 0 volts and maximum ;amplititude = 5 volts. DAC-08 input for 0 volts = 00H ;5 volts = 0FFH. Both waves must total no more than 0FFH, therefore ;maximum for one wave must be 1/2 5 volts or 080H. ;Table generated using following BASICA program, ;then typed into program. 10 CLS clear screen 20 PI=3.141593 ;define PI 30 FOR I=0 TO 255 ;256 total values 40 C=360/256 ;define basic interval value 50 D=C*I ;value from zero on sine wave 60 E=D*PI/180 70 F=SIN(E) ;figure sine for interval from 0 80 G=F*63 ;sine range should be from -63 to 63;make result from 0 to 12790 H=64+G 100 J=CINT(H) ;round to nearest integer 110 A\$=HEX\$(J) convert to hex 120 PRINT AS ;on screen 130 LPRINT A\$;on printer 140 NEXT ;do next inverval 150 END ;*note-remove comments, BASICA will not accept ; as comment delimiter SINTAB: .ORG ; begin sine table on even byte boundary 0400H 040H, 042H, 043H, 045H, 046H, 048H, 049H, 04BH, 04CH, 04EH, 04FH, 051H .byte .byte 052H, 054H, 055H, 057H, 058H, 05AH, 05BH, 05CH, 05EH, 05FH, 060H, 062H .byte 063H, 064H, 066H, 067H, 068H, 069H, 06AH, 06BH, 06DH, 06EH, 06FH, 070H 071H, 072H, 073H, 074H, 074H, 075H, 076H, 077H, 078H, 078H, 079H, 07AH 07AH, 07BH, 07BH, 07CH, 07CH, 07DH, 07DH, 07CH, 07CH, 07CH, 07FH .byte .byte .byte 07EH, 07DH, 07DH, 07DH, 07CH, 07CH, 07BH, 07BH, 07AH, 07AH, 079H, 078H .byte .byte 078H,077H,076H,075H,074H,074H,073H,072H,071H,070H,06FH,06EH 06DH, 06BH, 06AH, 069H, 068H, 067H, 066H, 064H, 063H, 062H, 060H, 05FH .byte .byte 05EH, 05CH, 05BH, 05AH, 058H, 057H, 055H, 054H, 052H, 051H, 04FH, 04EH .byte 04CH, 04BH, 049H, 048H, 046H, 045H, 043H, 042H, 040H, 03EH, 03DH, 03BH .byte 03AH, 038H, 037H, 035H, 034H, 032H, 031H, 02FH, 02EH, 02CH, 02BH, 029H 028H, 026H, 025H, 024H, 022H, 021H, 020H, 01EH, 01DH, 01CH, 01AH, 019H .byte .byte 018H,017H,016H,015H,013H,012H,011H,010H,00FH,00EH,00DH,00CH 00CH, 00BH, 00AH, 009H, 008H, 008H, 007H, 006H, 006H, 005H, 005H, 004H .byte .byte 001H, 001H, 001H, 001H, 001H, 002H, 002H, 002H, 003H, 003H, 003H .byte .byte 004H,004H,005H,005H,006H,006H,007H,008H,008H,009H,00AH,00BH .byte 00CH,00CH,00DH,00EH,00FH,010H,011H,012H,013H,015H,016H,017H .byte 018H,019H,01AH,01CH,01DH,01EH,020H,021H,022H,024H,025H,026H .byte 028H,029H,02BH,02CH,02EH,02FH,031H,032H,034H,035H,037H,038H .byte 03AH, 03BH, 03DH, 03EH

. END



August 1987

Application Note

A SIMPLE SERIAL TO PARALLEL CONVERTER USING THE ZILOG SUPER8 by Charles M. Link, II

The Zilog Super8 has many on-board peripherals that provide multiple user applications. Earlier articles have demonstrated simple application "stubs" or short test programs. This article and the next article demonstrate a useful application for the Super8. Although it underutilizes the Super8's power, the simple serial to parallel converter in this application and the print buffer in the next application demonstrate the ease at which applications are developed with the Super8.

The Zilog Super8 has several features that enhance its use as a communication controller. The interrupt or DMA driven serial port are helpful, but the handshaking parallel ports finish the job. In the serial to parallel converter, the 256 byte internal register memory is used as a small circular queue. Hardware for this application is fairly simple. Port 4 is buffered and hooked to the data lines, as shown, to interface to a centronics type printer connector. The strobe from P25 provides the strobe (pin 1) to the printer. The acknowledge line from the printer is inverted and tied to P24 of the Super8. The busy signal from the printer is buffered and tied to P23 of the Super8. The design was tested on an Okidata printer and is not guaranteed to work on all printers.

Software is fairly straightforward. The serial port is initialized just like it was in the application article on the interrupt driven serial port. Port 4 must be set-up as outputs with active push-pull drivers. Port 2, bits 3 and 4, are set up as input with P24 set to enable interrupts. P25 is set as output and handshake 0 is set in H0C to provide a strobe of 16 clock periods in length.

.TITLE Sample Zilog Super 8 Serial to Parallel Converter

;=	TITLE:		SERPAR.S	
;=	DATE:		JULY 17, 1986	
=	PURPOS	Е:	TO DEMONSTRATE INTERRUPT	
=			DRIVEN SERIAL PORT IN A	
=			REALISTIC APPLICATION.	
=			THIS APPLICATION RECEIVES	
;=			SIMPLE SERIAL DATA A SENDS IT	
=			OUT THE PARALLEL PORT TO A	
=	ACCEMPT	TED.	PRINTER. ZILOG ASMS8 ASSEMBLER	
=	ASSEMBLER: PROGRAMMER:		CHARLES M. LINK, II	
	FROGRA	mist.	CIARDES M. DINK, II	
	PAGE	55	;set maximum page size to 55	
			, bee manifimum, page bibe to to	
*****	*******	*****	***************	
	*******	*****	*********	
*	*****	*****	**************************************	
*	*****	****	GENERAL EQUATES	
*				
; * * * * * * ; * ; * ; * ; * * * * * *			GENERAL EQUATES	
* * * ***			GENERAL EQUATES	
* * ******	*****	*****	GENERAL EQUATES ************************************	
* * ******	********	***** 0dH	GENERAL EQUATES ************************************	
:* :* :***** CR: _F:	******* .equ .equ	****** 0dH 0aH	GENERAL EQUATES ************************************	
:* :* :***** CR: _F:	******* .equ .equ	****** 0dH 0aH	GENERAL EQUATES ************************************	
;* ;* ;* :* : : : : : : : : : : : : : :	******* .equ .equ	***** OdH OaH *****	GENERAL EQUATES ************************************	
;* ;* ; CR: _F: ; ;*****	******* .equ .equ	***** OdH OaH *****	GENERAL EQUATES ************************************	
* * R: .F: *****	******** .equ .equ *******	***** OdH OaH *****	GENERAL EQUATES ************************************	
* * R: .F: *****	******** .equ .equ *******	***** OdH OaH *****	GENERAL EQUATES ************************************	
* * * CR: .F: ******	.equ .equ *********	****** OdH OaH ******	GENERAL EQUATES ************************************	
* * CR: LF: * * * * * * * *	********* .equ .equ *********	****** OdH OaH ****** ******	GENERAL EQUATES ************************************	
* ****** CR: F: ****** * * * * * * * * * * * * * *	.equ .equ *********	****** OdH OaH ******	GENERAL EQUATES ************************************	

MPTR: RR6 .eau ;message pointer for external memory R5 ACKB: .equ ;byte containing acknowledge bit ACKBIT: .equ ;bit set = no acknowledge yet 0 ; bit clear = not waiting on acknowledge ************ ; * * ;* INTERRUPT VECTOR TABLE ... ;* * ****** INTRO: .WORD TNTRET ;this area should always be defined INTR1: .WORD INTRET ;as it reserves the lower 32 bytes INTR2: .WORD INTRET ; for the interrupt table. the name INTR3: .WORD INTRET ; of the subroutine for each particular INTR4: .WORD INTRET ; interrupt service would normally be INTR5: .WORD INTRET ;named here. INTR6: .WORD INTRET INTR7: .WORD INTRET INTR8: .WORD INTRET INTR9: .WORD INTRET INTR10: .WORD RXDATI ;receive data interrupt INTR11: .WORD INTRET INTR12: .WORD TNTRET INTR13: .WORD INTRET INTR14: .WORD ACKSTB ;acknowledge strobe interrupt INTR15: .WORD INTRET ;* 4 ;* START OF PROGRAM EXECUTION ŵ ;* START: jr START1 ;program execution unconditionally ; begins at this location after reset ;and power up. .ASCII 'REL 0 7/17/86' ;jump around optional ascii string ;containing release info, copyright, etc. START1: di ;begin sb0 ;select register bank 0 ld EMT, #0000000B ;external memory timing=no wait input, normal ;memory timing, no wait states, stack internal, ;and DMA internal 1d P0,#00H ;address begins at 0000h, set upper byte ld POM, #11111111B ;select all lines as address PM,#00110000B 14 ;enable port 0 as upper 8 bits address ld H1C, #0000000B ;handshake not enabled port 0 ; port 1 is defined in romless part as address/data. it is not necessary ;here to initialize that port : ld P2,#0010000B ;port 2 outputs low, except strobe bit ld ;port 3 outputs low P3,#00H ld P2AM, #10001010B ;p31,20,21 as output,p30 input ; it is necessary here to configure p30 as input ; for the receive data, and p31 as output for ;transmit data for UART P2BM,#10100010B ;p32,33,22 as output, 23 as input P2CM,#10101001B ;p34,35,25 as output, 24 as input, interrupt en 14 ld ld P2DM, #10101010B ;p36,37,26,27 as output ld P4,#0000000B ;clear port 4 register ld P4D, #00000000B ;set all bits of P4 as outputs 1d P4OD,#0000000B ;active push/pull HOC, #11110001B ; handshake enable for port 4, 16 clock pulse ld ; basic Super 8 I/O is initialized, now internal registers ; ;set working register low to lower 8 bytes ld RPO, #OCOH ld RP1,#0C8H ;set working register high to upper 8 bytes ;set stack pointer to start at top of set two ld SPL, #OFFH ;note here that only lower 8 bits are used ;for stack pointer. location OFFH is wasted ;as stack operation. SPH is general purpose ;storage.

;now clear the internal memory and stack area

ï ;point to top of general purpose register ld SPH.#OFFH ZERO: clr **ØSPH** :zero it dec SPH ;do it until register set is all cleared jr nz, ZERO clr **ØSPH** ;zero last register ;now everything except working registers is cleared ; cpu and memory now initialized, set up timer for real time clock ; ;disable fast interrupt response ld SYM, #0000000B ; interrupt priority ld IPR, #10111111B :IRO6>IRO7>IRO5>IRO4>IRO3>IRO2>IRO1>IRO0 ;rx interrupts, acknowledge strobe ld IMR, #01010000B ;timer is set, now lets initialize the UART for polled operation sh1 ;bank 1 ld UMA, #01110000B ;time constant = (12,000,000/4/16/9600/2)-1= ;8.76 rounded to 9. ;note that a 12 Mhz does not make a very ;accurate baud rate source. error is large ld UBGH, #^HB(00009) ;high byte of time constant ;low byte of time constant ld UBGL, #^LB(00009) 14 UMB,#00011110B ;p21=p21data,auto-echo is off, transmit and receive clock is baud rate generator output, ; baud rate generator input is system clock / 2, ; baud rate generator is enabled, loopback is disabled sb0 ;select bank 0 1d UTC, #10001000B ;select p31 as transmit data out, 1 stop bit ;and transmit enable ld UIE,#0000001B ;receive interrupts, no DMA 14 URC, #00000010B ;enable receiver ;UART is initialized, reset acknowledge bit and begin : bitr ;reset acknowldege bit if set ACKB, #ACKBIT ld P2BIP, #0000001B ;reset interrupt input flip-flop ei ;enable interrupts WAIT: ldw MPTR, #MSG ;point to message call SENDM ;send the message INPNT, #0 ld ;set input pointer to register 0 OUTPNT, #0 ld ;set output pointer to register 0 WAIT1: call SNDBUF ;send any characters in buffer jr WAIT1 ;loop back ; : SENDM: tm P2,#00001000B ;printer busy nz,SENDM ;wait for printer unbusy ir btjrt SENDM, ACKB, #ACKBIT ;see if the acknowledge has occurred ;from possible last byte bits ACKB, #ACKBIT ;set acknowledge bit before writing to output ldci r0,@MPTR ;get the character ld P4,r0 ;send to printer ;allow 18 clocks for strobe nop nop nop r0,#'\$' ср ;last character? jr ;loop back for next ne,SENDM ret ; SNDBUF: cp INPNT, OUTPNT ; compare inpointer to outpointer ;send character if any to send jr ne,SC1 ret ;otherwise return SC1: P2,#00001000B ;printer busy? tm ir nz.SC1 ; if so, wait until it is not busy btirt SC1, ACKB, #ACKBIT ;see if acknowledge has occurred ;from possible last byte di bits ACKB, #ACKBIT ;set acknowledge bit before writing to output P4,@OUTPNT ld ;send the character P2,#0000001B tm

jr z, HON ; if host is on Ĩd. r0,OUTPNT ;get the output pointer xor r0,#1000000B ;add 128 to it ср INPNT, r0 ;turn host back on when 128 bytes left in buf jr ne,HON ;otherwise keep sending and P2,#11111110B :host back on HON: nop inc OUTPNT ;bump pointer ei ; to make sure pointer not changed ret ;send character in r0 SENDC: tm UTC,#00000010B ;transmit buffer empty yet ir z,SENDC ; if not, wait until it is ;load the character into the transmitter ĺd UIO.r0 ret ;receive character available interrupt RXDATI: 1d r0,UIO ;get input from console and r0,#7fH remove upper parity bit call SENDC ;echo to console @INPNT, r0 ld ;save the character inc INPNT ; bump input pointer INPNT, OUTPNT ;has the input made a complete loop? cρ jr ne, RXIT ;receive character buffer full, stop sending device ; P2,#0000001B ;raise DTR to stop host sending or INTRET: RXIT: iret ACKSTB: tm P2,#00010000B ; is line low or high now bitr ACKB, #ACKBIT ;reset acknowledge bit in register ACKS1: P2,#00010000B ;test ack bit tm jr z,ACKS1 ;wait here till end of strobe ĩđ P2BIP, #0000001B ;reset p24 interrupt pending register iret ;and return . MSG: .ASCII CR, LF, 'Super8 serial/parallel test program.', CR, LF .ASCII 'Second line test data', CR, LF, '\$' .END ; .TITLE Sample Zilog Super 8 Serial to Parallel Converter with XON/XOFF : ; ;=== ;= TITLE: SERPAR1.S ;= DATE: JULY 17, 1986 ----;= PURPOSE: TO DEMONSTRATE INTERRUPT _ := DRIVEN SERIAL PORT IN A ;= REALISTIC APPLICATION. := THIS APPLICATION RECEIVES ;= SIMPLE SERIAL DATA A SENDS IT ;= OUT THE PARALLEL PORT TO A PRINTER. FLOW CONTROL IS BY ;= ;= XON/XOFF COMMANDS ON THE BACK ;= CHANNEL TO THE HOST ;= ASSEMBLER: ZILOG ASMS8 ASSEMBLER ;= CHARLES M. LINK, II PROGRAMMER:

.PAGE 55 ;set maximum page size to 55 lines

GENERAL EQUATES

.equ	OdH	;carriage return
.equ	0aH	;line feed

;=

;**

;* ;*

;* ;**

CR: LF:

;;;

465

XON: 11H ;control-Q or DC1 .eau XOFF: 13H ;control-S or DC3 .equ : ********* :** ;* ;* REGISTER EQUATE TABLE ;* ****** ;working register equates .equ INPNT: R3 ; input character pointer ;output character pointer ;message pointer for external memory OUTPNT: .equ R4 MPTR: .equ RR6 ;byte containing acknowledge bit ACKB: .equ R5 ACKBIT: .equ 0 ;bit set = no acknowledge yet ;bit clear = not waiting on acknowledge XBIT: .equ ;XOFF send to host 1 : ;** ***** ;* ;* INTERRUPT VECTOR TABLE ;* INTRO: .WORD INTRET ;this area should always be defined INTR1: .WORD INTRET ;as it reserves the lower 32 bytes .WORD INTR2: INTRET ; for the interrupt table. the name INTR3: .WORD ; of the subroutine for each particular INTRET .WORD INTR4: INTRET ; interrupt service would normally be INTR5: .WORD INTRET ;named here. INTR6: .WORD INTRET .WORD INTR7: INTRET INTR8: .WORD INTRET INTR9: .WORD INTRET INTR10: .WORD RXDATI ;receive data interrupt INTR11: .WORD INTRET INTR12: .WORD INTRET INTR13: .WORD INTRET INTR14: .WORD ACKSTB ;acknowledge strobe interrupt INTR15: .WORD INTRET : ;* ******** ;* ;* START OF PROGRAM EXECUTION ;* :*: **************** START: di ; for emulation if nothing else ir START1 ;program execution unconditionally ; begins at this location after reset ; and power up. .ASCII 'REL 0 7/17/86' ;jump around optional ascii string ; containing release info, copyright, etc. START1: sb0 ;select register bank 0 ld EMT, #0000000B ;external memory timing=no wait input, normal ;memory timing, no wait states, stack internal, ;and DMA internal ld P0,#00H ;address begins at 0000h, set upper byte ld POM, #11111111B ;select all lines as address ld PM,#00110000B ;enable port 0 as upper 8 bits address 1d H1C, #0000000B ;handshake not enabled port 0 ;port 1 is defined in romless part as address/data. it is not necessary ;here to initialize that port ld P2,#0010000B ;port 2 outputs low, except strobe bit P3,#00H ;port 3 outputs low ld ld P2AM, #10001010B ;p31,20,21 as output,p30 input ; it is necessary here to configure p30 as input ; for the receive data, and p31 as output for ;transmit data for UART P2BM,#10100010B ;p32,33,22 as output, 23 as input P2CM,#10101001B ;p34,35,25 as output, 24 as input, interrupt en ld ld 1d P2DM, #10101010B ;p36, 37, 26, 27 as output ; ;clear port 4 register ld P4,#0000000B P4D,#0000000B ;set all bits of P4 as outputs 1d

1d P4OD, #0000000B ;active push/pull ld HOC, #11110001B ;handshake enable for port 4, 16 clock pulse ;basic Super 8 I/O is initialized, now internal registers ; ld RPO,#OCOH ;set working register low to lower 8 bytes ìd RP1, #0C8H ;set working register high to upper 8 bytes 1d SPL, #OFFH ;set stack pointer to start at top of set two ;note here that only lower 8 bits are used for stack pointer. location OFFH is wasted as stack operation. SPH is general purpose ;storage. : ;now clear the internal memory and stack area : 1d SPH, #OFFH ;point to top of general purpose register ZERO: clr 0SPH ;zero it dec SPH nz,ZERO ;do it until register set is all cleared ir clr **ØSPH** ;zero last register ; ;now everything except working registers is cleared ; cpu and memory now initialized, set up timer for real time clock : ld SYM, #0000000B ;disable fast interrupt response ; interrupt priority 14 IPR, #10111111B ;IRQ6>IRQ7>IRQ5>IRQ4>IRQ3>IRQ2>IRQ1>IRQ0 IMR, #01010000B ;rx interrupts, acknowledge strobe ld ;timer is set, now lets initialize the UART for polled operation : sb1 ;bank 1 1d UMA, #01110000B ;time constant = (12,000,000/4/16/9600/2)-1= ;8.76 rounded to 9. ;note that a 12 Mhz does not make a very ;accurate baud rate source. error is large UBGH, #^HB(00009) 1d ; high byte of time constant UBGL, #^LB(00009) ld ;low byte of time constant 1d UMB,#00011110B ;p21=p21data,auto-echo is off, transmit and ; receive clock is baud rate generator output, ; baud rate generator input is system clock / 2, ; baud rate generator is enabled, loopback ;is disabled ;select bank 0 sb0 1d UTC,#10001000B ;select p31 as transmit data out, 1 stop bit ;and transmit enable 1d UIE,#0000001B ;receive interrupts, no DMA 1d URC, #00000010B ;enable receiver ;UART is initialized, reset acknowledge bit and begin bitr ACKB, #ACKBIT ;reset acknowldege bit if set bitr ACKB, #XBIT ;reset XON/XOFF bit 1d P2BIP, #0000001B reset interrupt input flip-flop ei ;enable interrupts MPTR, #MSG WAIT: ldw ;point to message call SENDM ;send the message INPNT,#0 ld ;set input pointer to register 0 OUTPNT, #0 ld ;set output pointer to register 0 WAIT1: call SNDBUF ;send any characters in buffer jr WAIT1 ;loop back ; ; SENDM: tm P2,#00001000B ;printer busy nz,SENDM ;wait for printer unbusy ir ;see if the acknowledge has occurred btjrt SENDM, ACKB, #ACKBIT ;from possible last byte bits ACKB, #ACKBIT ;set acknowledge bit before writing to output ldci r0,@MPTR ;get the character ld ;send to printer P4,r0 nop ;allow 18 clocks for strobe nop nop r0,#'\$' ;last character? ср jr ne,SENDM ;loop back for next

ret

467

;timer is initialized, now lets enable interrupts and wait ldw CINCR,#1 ;start column at beginning of sine table ldw start row at beginning of sine table RINCR, #1 this example loads the tones for digit '1' ; user software would, of course have to manipulate these registers for proper tone control ۱dw CFINCR, #CFREQI ;load column frequency increment ldw RFINCR, #RFREQI ;load row frequency increment ldw POINT, #SINTAB ;pointer points to sine table ld CVAL, #080H ; initial value to prevent glitch at start ei ;enable interrupts WAIT: nop nop nop nop ir WAIT ;loop back ;Timer interrupt. Occurs SAMPLE times per second ; interrupt outputs value to DAC-08 and then determines value for next ; interrupt. This assures no bit jitter. TIMERO: 1d ;write new value to DAC-08 p4,CVAL rcf ;clear carry flag CINCRL, CFINCL add ;find next position in sine table adc ; by adding frequency offset to last position CINCRH, CFINCH POINTL, CINCRH ld ;set new pointer into sine table CVAL, @POINT ;get value from sine table ldc add RINCRL, RFINCL ;find next position in sine table ;by adding frequencty offset to last position ;set new pointer into sine table adc RINCRH, RFINCH 14 POINTL, RINCRH get second value from sine table ldc RVAL, @POINT add CVAL, RVAL ;form a complex waveform from two sine values COCT, #00000010B ; reset end of count interrupt or **INTRET:** iret ;and return from interrupt ******* ;* ;* SINE WAVE LOOKUP :* ;** ;sine table for DTMF generation using DAC-08. Table based upon ; case of waveform consisting of two sine waves summed to provide a single ;complex waveform with minumum amplititude = 0 volts and maximum ;amplititude = 5 volts. DAC-08 input for 0 volts = 00H ;5 volts = 0FFH. Both waves must total no more than 0FFH, therefore ;maximum for one wave must be 1/2 5 volts or 080H. ;Table generated using following BASICA program, ;then typed into program. 10 CLS ;clear screen 20 PI=3.141593 ;define PI ;256 total values 30 FOR I=0 TO 255 40 C=360/256 ;define basic interval value 50 D=C*I ;value from zero on sine wave 60 E=D*PI/180 70 F=SIN(E) ;figure sine for interval from 0 80 G=F*63 ;sine range should be from -63 to 63 90 H=64+G ;make result from 0 to 127 100 J=CINT(H) ;round to nearest integer 110 A\$=HEX\$(J) ; convert to hex 120 PRINT A\$;on screen 130 LPRINT A\$;on printer 140 NEXT ;do next inverval 150 END ;*note-remove comments, BASICA will not accept ; as comment delimiter SINTAB: .ORG 0400H ; begin sine table on even byte boundary .byte 040H, 042H, 043H, 045H, 046H, 048H, 049H, 04BH, 04CH, 04EH, 04FH, 051H .byte 052H, 054H, 055H, 057H, 058H, 05AH, 05BH, 05CH, 05EH, 05FH, 060H, 062H .byte 063H, 064H, 066H, 067H, 068H, 069H, 06AH, 06BH, 06DH, 06EH, 06FH, 070H .byte 071H, 072H, 073H, 074H, 074H, 075H, 076H, 077H, 078H, 078H, 079H, 07AH .byte 07AH, 07BH, 07BH, 07CH, 07CH, 07DH, 07DH, 07DH, 07EH, 07EH, 07EH, 07FH

, SNDBUF:	ср	INPNT, OUTPNT	; compare inpointer to outpointer
	jr	ne,SC1	;send character if any to send
	ret		;otherwise return
SC1:	tm	P2,#00001000B	;printer busy?
	jr	nz,SC1	; if so, wait until it is not busy
	btjrt	SC1, ACKB, #ACKBIT	
			;from possible last byte
			, III CAR FOREILO INCO ALCO
	di		
	bits	ACKB, #ACKBIT	;set acknowledge bit before writing to output
	ld	P4, @OUTPNT	;send the character
	btjrf	HON, ACKB, #XBIT	;host is still sending
	ld	r0,OUTPNT	;get the output pointer
	xor	r0,#10000000B	;add 128 to it
	ср	INPNT, r0	turn host back on when 128 bytes left in buf
	jr	ne,HON	;otherwise keep sending
	id .	r0,XON	;send XON to host to start it sending again
	call	SENDC	
	bitr	ACKB, #XBIT	;reset XOFF bit
HON:	nop		,
	inc	OUTPNT	;bump pointer
	ei		to make sure pointer not changed
	ret		, oo mano baro pornor neo enangea
;			
	haracter	in r0	
SENDC:	tm	UTC, #00000010B	;transmit buffer empty yet
	jr	z, SENDC	; if not, wait until it is
	íd	UIO,r0	; load the character into the transmitter
	ret		
;receive	charact	ter available int	errupt
RXDATI:		r0,UIO	;get input from console
	and	r0,#7fH	;remove upper parity bit
× .	call	SENDC	;echo to console
	1d	@INPNT,r0	;save the character
	inc	INPNT	;bump input pointer
	ld	r0,INPNT	;get the input pointer
	add	r0,#5	allow 5 characters after XOFF
	ср	r0,OUTPNT	;has the input made a complete loop?
	jr	ne,RXIT	
1			
;receive	e charact	er buffer full,	stop sending device
·;			
	1d		;send XOFF to host
	call		;send it
	bits	ACKB, #XBIT	;set the XOFF bit
INTRET:			
RXIT:	iret		
;		.	
ACKSTB:			; is line low or high now
	bitr	ACKB, #ACKBIT	reset acknowledge bit in register;
;			
ACKS1:	tm	P2,#00010000B	;test ack bit
	jr		;wait here till end of strobe
	1d	P2BIP,#0000001B	
	iret		;and return
;			
MSG:	.ASCII		rial/parallel test program.', CR, LF
	.ASCII	'Second line tes	t data',CR,LF,'\$'
	DND		
	.END		

. END

;;



Technical Manual

Super8TM Microcomputer

Contents

Y		
Chap	ter 1. Super8 Overview	1
		U
1.1	Introduction	
1.2	Features	
1.3	Basic Microcomputers	
1.4 ⁻	Protopack Microcomputers	
1.5	ROMless Microcomputers	
Chap	ter 2. Architectural Overview	2
2.1	Introduction	
2.2	Address Spaces	
2.3	Register File	
	2.3.1 Register Pointer	
	2.3.2 Instruction Pointer	
2.4	Instruction Set	
	2.4.1 Addressing Modes	
	2.4.2 Data Types	
2.5	I/O Operations	
	2.5.1 Interrupts	
	2.5.2 On-Chip Peripherals	
2.6	Oscillator	
Chap	ter 3. Address Spaces	3
3.1	Introduction	
3.2	CPU Register File	
3.3	System Registers and Mode and Control Registers 472	
3.4	Program and Data Memory	
3.5	CPU and User Stacks	
3.6	Instruction Pointer (IP)	
Chap	ter 4. Addressing Hodes	4
4.1	Introduction	
4.2	Register Addressing (R)	
4.3	Indirect Register Addressing (IR)	
4.4	Indexed Addressing (IA)	,
4.5	Direct Addressing (DA)	
4.6	Indirect Addressing (IA)	
4.7	Relative Addressing (RA)	
4.8	Immediate Addressing (IM)	
Chap	ter 5. Instruction Set	5
5.1	Functional Summary	
5.2	Processor Flags	

Contents (Continued)

		in comp
5.3	Condition Codes	5
5.4	Notation and Binary Encoding	J
	5.4.1 Notational Shorthand	
	5.4.2 Flag Settings	
5.5	Instruction Descriptions and Formats	
Chap	ter 6. Interrupts	6
6.1	Introduction	Q
	6.1.1 Sources	
	6.1.2 Vectors	
	6.1.4 Enables	
	6.1.5 The Interrupt Routine	
6.2	Fast Interrupt Processing	
6.3	Clearing the Interrupt Source	
6.4	Interrupt Control Registers	
	6.4.1 System Mode Register	
	6.4.2 Interrupt Request Register	
	6.4.3 Interrupt Mask Register	
	6.4.4 Interrupt Priority Register	
	6.4.5 Fast Interrupt Status Bit (FIS of Flags Register)	
6.5	Interrupts and the DMA Channel	
Chap	uter 7. Reset and Clock	7
•		1
7.1	Reset	
7.2	Clock	
7.3	Test Mode	
Chap	oter 8. I/O Ports	8
		V
8.1	Introduction	
8.2	General Structure	
8.3	Port 0	
8.4	Port 1	
8.5	Ports 2 and 3	
8.6	Port 4	
8.7	Port Mode and Control Registers	
	8.7.1 Port Mode Register	
	8.7.2 Port D Mode Register	
	8.7.3 Port 2/3 Mode Registers	

		an an an an an an an an an an an an an a
	.7.4 Port 2/3 Interrupt Pending Registers	0
	.7.5 Port 4 Direction Register	8
	.7.6 Port 4 Open-Drain Register	
8.8	andshaking Channels	
	.8.1 Pin Descriptions	
	.8.2 Handshake Control Registers	
Chap	r 9. Counter/Timers	9
9.1	ntroduction	
	.1.1 Bi-Value Mode	
	.1.2 Capture	
	.1.3 External Gate and Trigger	
0.0		
9.2	ounter/Timer Control and Mode Registers	
	.2.1 Counter/Timer Control Registers	
	.2.2 Counter/Timer Mode Registers	
	.2.3 Time Constant Register	
	.2.4 Capture Register	
Chan	r 10. UART	40
Chep		10
10.1	ntroduction	
10.2	ransmitter	
	eceiver	
	ake-Up Feature	
	uto-Echo/Loopback	
	olled Operation	
	ART Control/Mode and Status Registers	
	D.9.1 UART Data Register (UIOT & UIOR)	
	0.9.2 Wake-Up Match Register (WUMCH)	
	D.9.3 Wake-Up Mask Register (WUMSK)	
	D.9.4 UART Receive Control Register (URC)	
	0.9.5 UART Interrupt Enable Register (UIE)	
	0.9.6 UART Mode A Register (UMA)	
	0.9.7 UART Transmit Control Register (UTC)	
	0.9.8 UART Mode B Register (UMB)	
	D.9.9 UART Baud-Rate Generator Time Constant Register (UBG) 581	
Chap	r 11. DMA Channel	11
11.1	ntroduction	
11.2	MA Control Registers	· .
11.3	MA and the UART Register	
11.4	MA and the UART Transmitter	

Contents (Continued)

ling)	Sec. No. 19	States of States of the	Carlos N.	Sec. 3	ana an	Sec. 1			22	10. M	age rations and the state	n angar Ngangar	59.0 29.0			12 Jack		ing o the set	÷۲.		Nation States		
1.5	DMA and	d Handshake	Channel O	• • •	• •	•	• •	•	• ·	•••	•	•••	•	•	• •	•	•	•	•	• •	583		1
	11.5.1	DMA Write (Input Har	dshake	0)	•		•		••••	•		•	•	• •	•		•	•		583		•
	11.5.2	DMA Read (O	utput Han	dshake	0).	•	•••	•	٠.	•••	•	•••	•	•	• •	• . •	•	•	•	•••	584		
		11.5.2.1 Fu	lly Inter	locked	Мос	le				• •					•		•	•	•		584		
		11.5.2.2 St	robed Mod	le	• •	•	••	•	•	•••	•	•••	•	•	• •	•	•	•	•	••	584		
hapi	ter 12.	External 1	nterface																	,			12
2.1	Introdu	uction							•												590		
		scriptions																			590		
		uring for Ex																			591		
	-	al Stacks .		-																	592		
2.5	Data Me	emory		• • •		•			•										•		592		
2.6	Bus Ope	eration	• • • • •	• • •	• •	•	•••	•	.•	• •	•	•••	•	•	• •	•	•	•	•	•••	592		
	12.6.1	Address Str	obe (AS)			•						•••	•						•		593		
	12.6.2	Data Strobe	(DS)			•															593		
	12.6.3	External Me	mory Oper	ations	•••	•	•••	•	•	•••	•	•••	•	•	• •	••	•	•	•	•••	593		
2.7	Extende	ed Bus Timin	ig	•••	• •	•	• . •	•	•		•	•	•	•	•	••	•	•	•		593		
	12.7.1	Software Pr	ogrammab]	e Wait	Sta	ates	3.	•											•		593		
	12.7.2	Slow Memory	Timing .		• •	•	• •	•													594		
	12.7.3	Hardware Wa	it States	• • • •	• •	•	• •	•	•	• •	•	•••	•	•	• •	•	•	•	•	•••	594		
2.8	Instru	ction Timing		• • •	• •	• •	• •	•	•		•	•••	•		•	•	•	•	•		594		
los	sary .		• • • • •		•								•	•							597	 	

1.1 INTRODUCTION

The Super8 family consists of basic microcomputers, protopack emulators, and ROMless microcomputers. The various family members differ in the amount of on-chip ROM and the physical packaging.

All of the Super8 family members offer a fullduplex universal asynchronous receiver/transmitter (UARI) with an on-chip baud-rate generator, two 16-bit programmable counter/timers, a direct memory access (DMA) controller, and an on-chip oscillator.

1.2 FEATURES

Super8 microprocessor features include:

- 325 byte-wide registers, including 272 generalpurpose registers and 53 mode and control registers
- o Full-duplex UART with special features
- Up to 32 bit-programmable and 8 byteprogrammable I/O lines, with 2 handshake channels
- o Addressing of up to 129K byes of memory
- An interrupt structure that supports:
 - 27 interrupt sources
 - 16 interrupt vectors (2 reserved for future versions)
 - o 8 interrupt levels
 - Servicing in 6 CPU clock cycles
- Two Register Pointers that allow use of short and fast instructions to access register groups within 600 ns.
- An instruction set that includes multiply and divide instructions, Boolean and BCD operations
- Additional instructions that support threadedcode languages, such as Forth

Chapter 1 Super8 Overview

1.3 BASIC MICROCOMPUTERS

These parts are the core of the Super8 family of products. They have various amounts of maskprogrammable on-chip ROM, are suitable for high volume applications, and require a single +5 Vdc power supply.

1.4 PROTOPACK MICROCOMPUTERS

These parts function as emulators for the basic microcomputer versions. They use the same package and pin-out as the basic microcomputer but also have a 28-pin "piggy back" socket on the top into which a ROM or EPROM can be installed, to replace the on-chip ROM of the basic microcomputer.

This package permits the protopack to be used in prototype and final PC boards while still permitting user program development. When a final program is developed, it can be mask-programmed into the production microcomputer device, directly replacing the emulator. The protopack parts are also useful in situations where the cost of maskprogramming is prohibitive or where program flexibility is desired.

1.5 ROMLESS MICROCOMPUTERS

The ROMless microcomputers are similar to the basic microcomputer parts, but have no internal ROM. Port 1 is dedicated as an 8-bit address/data bus and PO_0-PO_4 are dedicated address lines. Up to 64K bytes of external memory can be addressed by configuring Port 0 as address bits. The address capability can be doubled to 128K bytes by programming P35 of Port 3 as the Data Memory select signal DM. The two states of this signal can be used with the 16-bit address bus to address two separate banks of external memory, each with up to 64K bytes.

Chapter 2 Architectural Overview

2.1 INTRODUCTION

The Super8 is a versatile single-chip microcomputer that can be programmed for many different memory and I/O configurations. This flexibility has been achieved by merging a multiplexed address/data bus with several I/O-oriented ports. This provides the user with large amounts of external memory while maintaining many I/O lines. Figure 2-1 shows the Super8 block diagram.

2.2 ADDRESS SPACES

To provide for both 1/0 and memory intensive applications, the Super8 supports three basic address spaces:

Program memory (internal and external)

- Data memory (external)
- Register file (internal)

A maximum of 64K bytes of program memory is directly addressable. When present, internal program memory normally consists of maskprogrammed ROM. The data memory space is 64K bytes in size.

The ease of interfacing with external memory is enhanced with options for programmable wait states and half-speed memory timing, as well as an optional external wait input.




Figure 2-1. Functional Block Diagram

2.3 REGISTER FILE

The Super8 architecture centers around an internal register file composed of 325 registers. All registers are eight bits wide. Of the 272 general-purpose registers, 208 can be used as an accumulator, address pointer, index register, data register, or stack register. The 64 remaining general-purpose registers are limited to Indirect or Indexed addressing mode functions such as stacks, data buffers, and look-up tables. Fiftythree registers are dedicated to special control and status operations.

2.3.1 Register Pointer

The register file is logically divided into 32 working register groups of 8 registers each when using 4-bit register addressing. Two groups may be active at any one time and the two Register Pointers (RPO and RP1) contain the base addresses of these two working register groups. This allows fast context switching and shorter instruction formats.

2.3.2 Instruction Pointer

The Super8 hardware includes features that facilitate the implementation of threaded-code languages such as Forth. These include a special 16-bit register called the Instruction Pointer (IP) and three special CPU instructions called NEXI, ENIER, and EXIT. The IP can also be used to support the fast interrupt processing mode.

2.4 INSTRUCTION SET

The CPU has an instruction set designed for its large register file. This includes a full complement of 8-bit arithmetic and logical operations, including multiply and divide. Binary-Coded Decimal (BCD) operations are supported using a decimal adjustment of binary values. Incrementing and decrementing 16-bit quantities for addresses and counters are also supported. Extensive bit manipulation, including Rotate and Shift instructions, round out the data manipulation capabilities of the Super8. No special I/O instructions are necessary since I/O is mapped into the register file.

2.4.1 Addressing Modes

The addressing modes of the Super8 Central Processing Unit (CPU) are:

- Register (R)
- Indirect Register (IR)
- Indirect Address (IA)
- Immediate (IM)
- Direct Address (DA)
- Indexed (X)
- Relative Address (RA)

Register, Indirect Register, and Immediate addressing modes are available for Load, Arithmetic, Logical, Shift, Rotate, and Stack instructions. Conditional jumps support both the Direct and Relative addressing modes, while Jump and Call instructions support the Direct, Indirect, and Indirect Register addressing modes. Only Load instructions support Indexed addressing.

2.4.2 Data Types

The Super8 CPU supports operations on bits, bytes, BCD digits, and 2-byte words.

Bits in the register file can be set, cleared, complemented, and tested. Bits within a byte are numbered from 0 to 7; bit 0 is the least significant (right-most) bit.

Bytes in the register file can be operated on by Arithmetic, Logical, Shift and Rotate, and Load instructions. Bytes in memory can be operated on only by load or stack instructions.

Manipulation of BCD digits, packed two to a byte, is accomplished by a Decimal Adjust instruction and a Swap instruction. Decimal Adjust is used after either a binary addition or subtraction on BCD digits.

Words in the register file can be loaded, incremented, and decremented with the 16-bit Load Word, Increment Word, and Decrement Word instructions.

2.5 I/O OPERATIONS

The Super8 has I/O lines grouped into five ports of eight lines each. Ports are configurable as input, output, or bidirectional. Under software control, the ports can provide timing, status signals, address outputs, and I/O ports with or without handshaking. Multiprocessor system configurations are also supported.

2.5.1 Interrupts

I/O operations can be interrupt-driven or polled. The Super8 supports 16 vectored interrupts on eight different levels from 27 interrupt sources. Each level can be masked and prioritized. Optional high-speed interrupt processing can be used on any one of the levels for minimum latency.

2.5.2 On-Chip Peripherals

To help cope with real-time problems such as counting/timing, the Super8 contains two counter/ timers with a large number of user selectable modes. It also contains an on-chip universal asynchronous receiver/transmitter (UARI) which has its own built-in baud-rate generator that can be used as a counter when not being used to generate baud rates.

A DMA channel is provided that allows high-speed data transfers between on-chip peripherals and the register file or external memory.

2.6 OSCILLATOR

In addition to these features, the Super8 offers an on-chip oscillator requiring only an external crystal for operation.

Chapter 3 Address Spaces

3.1 INTRODUCTION

The Super8 microprocessor supports the following address spaces:

- CPU register file
- Program memory
- Data memory

3.2 CPU REGISTER FILE

Registers within the Super8 CPU's internal register file are identified with an 8-bit address, yielding 256 possible register addresses. However, the upper 64 addresses are used more than once, as described below. A total of 325 registers is available, including 272 general-purpose registers and 53 special control and status registers. Two of these registers are Register Pointers. A total of 325 registers is accessible with 192 registers $(00_{\rm H}-{\rm BF}_{\rm H})$ accessible in all addressing modes. These can be used as accumulators, working registers, data buffers, internal stack, and so forth. It is possible to set up a 256-byte data buffer and still have 16 registers remaining as accumulators and working registers.

Figures 3-1 and 3-2 show layouts of the register file address space. The upper 64 bytes of the address space (CO_H-FF_H) contain two sets of registers. The first set can be accessed only by the Register addressing mode; the second set can be accessed by the Indirect Register and Indexed addressing modes, stack operations, and DMA accesses. The registers in the second set are usable as data buffers or as an internal stack area.





Figure 3-1. Super8 Registers





3-3).

The first set consists of three subsets of regis-The bottom sixteen registers $(CO_H - CF_H)$ ters. are available for use as accumulators or working The middle sixteen registers (DO_{H-} registers. DFµ) system registers--Stack are used for Pointer, Flag register, 1/0 ports, and so forth. The upper 32 bytes (EO_{H} -FF_H) consist of two banks of registers. Each bank is selected by a bit located in the Flag register called the Bank Address bit. These two banks, a total of 64 bytes, are used for Mode and Control registers. Only 38 of these 64 bytes are currently used. The remaining 26 bytes are reserved for future expansion.

Registers can be accessed as either 8- or 16-bit registers using Register, Indirect Register, or Indexed addressing modes. For register addresses CO_H to FF_H, the addressing mode used determines the actual register being accessed. Registers accessed as 16-bit registers are treated as even-odd register pairs, with the most signifi-

Ank Figure 3-3. 16-Bit Register Addressing 64 ers. With few exceptions, all instructions that refer-The ence or modify a register may do so to any of the

MSB

Rn

ence or modify a register may do so to any of the 325 8-bit registers or 176 16-bit register pairs, regardless of the particular register, as long as the proper addressing mode is used. The instructions operate on I/O ports, system registers, mode and control registers, and general-purpose registers without the need for special-purpose instructions.

cant byte of data stored in the even-numbered

register and the least significant byte stored in

the next higher odd-numbered register (Figure

LSB

Rn + 1

n = EVEN ADDRESS

Usage and access are shown in Table 3-1.

Registers	Usage	Access
00-BF	General-purpose registers	Register, Indirect Register, or Indexed modes, via on-chip DMA operations, or as part of inter- nal stack
CO-FF Set Two	General-purpose registers	Indirect Register or Indexed modes, via on-chip DMA opera- tions, or as part of internal stack
CO-FF Set One	Working registers only	Register mode
DO-DF Set One	System registers	Register mode
EO-FF Set One	Mode and control registers	Register mode

Table 3-1. Super8 Register File

The instructions can access 8-bit registers or 16-bit register pairs using either 4-bit or 8-bit address fields. When using 4-bit register addressing, the register file is logically divided into 32 groups of 8 working registers, as shown in Figure 3-4. All the registers in a working register set have the same value for their five mostsignificant address bits. The two Register Pointers (RPO and RP1) are system registers that contain the base addresses of two active working register groups.




Figure 3-4. Working Register Groups

Note that 4-bit register addressing (Figure 3-5) is a Register addressing mode so that the registers accessible by this mode include the mode and control registers, system registers, and working register groups.




Figure 3-5. Working Register Addressing

Working registers are typically specified by short format instructions; when a working register destination is used in the instruction, only four bits of address are needed to specify the register; one bit selects the appropriate Register Pointer and three bits provide the least-significant bits of the register address. The five most-significant bits of the address come from the selected Register Pointer and together they form an 8-bit address. Applications using working registers require fewer bytes and have a reduced execution time.

The Register Pointer also speeds context switching when processing interrupts or changing tasks. A special Set Register Pointer (SRP) instruction is provided for setting the Register Pointer contents. Address Spaces




Figure 3-6. 8-Bit Working Register Addressing

Not all instructions have 4-bit addressing modes, but the active working registers can still be accessed using 8-bit addressing without having to know the contents of the Register Pointers. Figure 3-6 shows how this works. The upper four bits of the 8-bit address contain 1100 to specify working register addressing. Bit 3 selects Register Pointer 0 or 1, which supplies the upper five bits of the final address while the lower three bits come from bits 0-2 of the original 8-bit address.

Any address in the range $\rm CO_H-CF_H$ (R192-R207) will invoke working register addressing. Therefore the registers physically located at these addresses can only be accessed when selected by a Register Pointer (see Figure 3-2).

After Reset, the register pointers will be set to RPO = CO_H and RP1 = $C8_H$.

3.3 SYSTEM REGISTERS AND MODE AND CONTROL REGISTERS

The system registers govern the operation of the CPU and can be accessed using any of the instructions that reference the register file using Register addressing mode. These registers can be accessed as working registers. Table 3-2 shows the system registers.

The Super8 uses a 16-bit Program Counter (PC) to control the sequence of instructions in the currently executing program. The PC is not an addressable register.

Mode and control registers are used to transfer data, configure the mode of operation, and control the operation of the on-chip peripherals. These registers are accessed using Register addressing mode and are shown in Table 3-3. These registers can be accessed as working registers. The current "bank" is determined by bit D_0 in the Flag register (R213).

3.4 PROGRAM AND DATA MEMORY

Program memory is memory that can hold code or data. Instruction code can be fetched from program memory, data can be read from program memory and, if external program memory is implemented in RAM, data or code can be written to program memory. Memory addresses are 16 bits long, allowing a maximum of 64K bytes of program

Decimal Address	Hexadecimal Address	Register Name	Identifier
222	DE	System Mode	SYM
221	DD	Interrupt Mask Register	IMR
220	DC	Interrupt Request Register	IRQ
219	DB	Instruction Pointer (Bits 7-0)	IPL
218	DA	Instruction Pointer (Bits 15-8)	IPH
217	D9	Stack Pointer (Bits 7-0)	SPL
216	D8 7 🗇	Stack Pointer (Bits 15-8)	SPH
215	D7	Register Pointer 1	RP1
214	D6	Register Pointer O	RPO
213	D5	Program Control Flags	FLAGS
212	D4	Port 4	P4
211	D3	Port 3	P3
210	D2	Port 2	P2
209	D1	Port 1	P1
208	DO	Port O	PO

Table 3-2. System Registers

Decimal Address	Hexadecimal Address	Register Name I	dentifier
Bank O Re	gisters		
255	FF	Interrupt Priority	IPR
254	FE	External Memory Timing	EMT
253	FD	Port 2/3B Interrupt Pending	P2BIP
252	FC	Port 2/3A Interrupt Pending	P2AIP
251	FB	Port 2/3D Mode	P2DM
250	FA	Port 2/3C Mode	P2CM
249	F9	Port 2/3B Mode	P2BM
248	F8	Port 2/3A Mode	P2AM
247	F7	Port 4 Open-Drain	P40D
246	F6	Port 4 Direction	P4D
245	F5	Handshake 1 Control	H1C
244	F4	Handshake O Control	HOC
241	F1	Port Mode	PM
240	FO	Port O Mode	POM
239	EF	UART Data	UIO
237	ED	UART Interrupt Enable	UIE
236	EC	UART Receive Control	URC
235	EB	UART Transmit Control	UTC
229	E5	Counter 1 Capture Low	C1CL
228	E4	Counter 1 Capture High	C1CH
227	E3	Counter O Capture Low	COCL
226	E2	Counter O Capture High	COCH
225	E1	Counter 1 Control	C1CT
224	EO	Counter O Control	COCT
enk 1 Re	gisters	<u> </u>	
255	FF	Wake-Up Mask	WUMSK
254	FE	Wake-Up Match	WUMCH
251	FB	UART Mode B	UMB
250	FA	UART Mode A	UMA
249	F9	UART Baud-Rate Generator Low	UBGL
248	F8	UART Baud-Rate Generator High	UBGH
241	F1	DMA Count Low	DCL
240	FO	DMA Count High	DCH
229	E5	Counter 1 Time Constant Low	C1TCL
228	E4	Counter 1 Time Constant High	C1TCH
227	E3	Counter O Time Constant Low	COTCL
226	E2	Counter O Time Constant High	сотсн
225	E1	Counter 1 Mode	C1M
001			

Table 3-3. Mode and Control Registers

memory. The bottom of program memory is in the on-chip ROM; the remaining program memory can be implemented external to the Super8.

EO

Counter 0 Mode

224

Data memory is memory that can hold only data to be read or written, not instruction code; instruction fetches never reference data memory. Data memory is always implemented external to the Super8. External data memory can be incorporated with or separated from the external program memory address space. To implement separate program and data memory address spaces external to the Super8, a port output pin (P3₅) must be defined as the Data Memory select (\overline{DM}) output. This output remains high when fetching instructions or accessing data in the program memory address space and goes low when accessing data in the data memory address space. Thus, this signal can be used to segregate

COM

Address Spaces




Figure 3-7. Program and Data Memory Address Spaces

the program and data spaces external to the Super8. Separate forms of Load instructions are used to access the two memory address spaces: the LDC instruction and its derivatives access program memory, and the LDE instruction and its derivatives access data memory.

Program and data memory maps are illustrated in Figure 3-7.

To access memory beyond the on-chip ROM, Ports O and 1 must be configured as a memory interface. Port 1 can be configured as a multiplexed address/data bus (AD_0-AD7), thus providing address lines A_0-A_7 and data lines D_0-D_7 . Port O can be configured on an individual bit basis for up to eight additional address lines (A_8-A_{15}). Both parts are supported by the control lines Address Strobe (\overline{AS}), Data Strobe (\overline{DS}), and Read/Write (R/W).

In the ROMless version, Port 1 is automatically configured as a multiplexed address/data bus. Port 0 bits 0-4 will be configured as address bits A_8-A_{12} at Reset, but any Port 0 bit may be defined as either I/O or address as needed.

For more details on external memory interface, see section 12.3.

No matter which version of the Super8 is used, the first 32 bytes of program memory are reserved for the interrupt vectors. Thus the first address available for a user program is location 32. This address is automatically loaded into the Program Counter whenever a hardware Reset occurs.

3.5 CPU AND USER STACKS

The Super8 uses a stack for implementing subroutine calls and returns, interrupt process-

ing, and general dynamic storage (via the Push and Pop instructions). The Super8 provides hardware support for stack operations from either the register file or data memory. Stack location selection is under software control via the External Memory Timing register (R254, Bank 0).

Register pair RR216 forms the 16-bit Stack Pointer, used for CPU stack operations. The address is stored with the most significant byte in R216 and least significant in R217 (Figure 3-8).




Figure 3-8. Stack Pointer

The Stack Pointer is decremented before a Push operation and incremented after a Pop operation. The stack address always points to the last data stored on the top-of-stack.

The stack is used to hold the return address for CALL instructions and interrupts, as well as data. The contents of the Program Counter are saved on the stack during a CALL instruction and restored during a REI instruction. During interrupts, the contents of the Program Counter and Flag register are saved on the stack. The IREI instruction restores them (Figure 3-9).

When the Super8 is configured to use an internal stack (the register file), register R217 serves as the Stack Pointer and register R216 is a generalpurpose register. However, if an overflow or underflow condition occurs due to the incrementing




Figure 3-9. Stack Operations

		St	ack Locatio	n ,
Stack Type*	Operation	Register File	Program Memory	Data Memory
Ascending	PUSH to stack	PUSHUI	LDCPI	LDEP I
	POP from stack	POPUD	LDCD	LDED
Descending	PUSH to stack	PUSHUD	LDCPD	LDEPD
	POP from stack	POPUI	LDCI	LDEI

Table	3-4.	User	Stack	Operations	Summary

* Ascending stack goes from low to high addresses within memory or register file. Descending stack goes from high to low addresses within memory or register file.

and decrementing of normal stack operations, the contents of register R216 are affected.

The Super8 also provides for user-defined stacks in both the register file and in program or data memory. These stacks can be made to increment or decrement on Push and Pop. Table 3-4 summarizes the kinds of stacks and the instructions used.

3.6 INSTRUCTION POINTER (IP)

The Super8 provides hardware support for implementation of threaded-code languages such as Forth. An important part of that support is in the form of a special register called the Instruction Pointer (IP) (Figure 3-10). The Instruction Pointer is made up of register pair RR218, with R218 holding the most significant byte of a memory address and R219 the least significant byte.

A threaded-code language may be considered to have created a higher level imaginary machine within the actual hardware machine. For comparison purposes, the IP is to the imaginary machine as the Program Counter is to the actual hardware machine.




Figure 3-10. Instruction Pointer

The IP is used by three special instructions called NEXT, ENTER, and EXIT. The instruction NEXT passes control from the hardware machine to the imaginary machine, while ENTER and EXIT are the imaginary machine equivalents of subroutine CALLS and RETURNs in the hardware machine.

The IP can also be used in the fast interrupt processing mode for special interrupt handling (see section 6.2). It can be used either for interrupt processing or imaginary machine processing, but not for both at the same time.

4.1 INTRODUCTION

Instructions are stored as lists of bytes in program memory that are fetched via instruction fetches using the Program Counter. Instructions will indicate both the action to be performed and the data to be operated on. The method used to determine the location of the data operand is called the addressing mode.

Operands specified in Super8 instructions are either condition codes, immediate data, or the designation of a register file, program memory, or data memory location.

For the Super8, there are seven explicit addressing modes (i.e., addressing modes designated by the programmer):

- e Register (R)
- Indirect Register (IR)
- Indexed (X)
- Direct Address (DA)
- Indirect Address (IA)
- Relative Address (RA)
- Immediate (IM)

Not all modes are available with each instruction (refer to the individual instruction descriptions in section 5.5).

Chapter 4 Addressing Modes


Accessing an individual register requires specifying an 8-bit address in the range 0-255 or a working register's 4-bit address. The most significant bit of the 4-bit working register address selects one of two Register Pointers: if this bit is 0, then R214 (RPO) is selected; if it is 1, then R215 (RP1) is selected. The address of the actual register being accessed is formed by the concatenation of the high order five bits of the value contained in the selected Register Pointer with the remaining three bit address supplied by the instruction.


A register pair can be used to specify a 16-bit value or memory address. The Load Constant instruction and its derivatives (LDC, LDCD, LDCI, LDCPD, LDCPI) load data from program memory; the Load External instruction and its derivatives (LDE, LDED, LDEI, LDEPD, LDEP1) load from program memory. See the instruction set in Chapter 5 for further details.

4.2 REGISTER ADDRESSING (R)

In the Register addressing mode, the operand value is the contents of the specified register or register pair (Figures 4-1 and 4-2).

Registers CO_{H} -FF_H (set one) can only be accessed with the Register addressing mode.










Figure 4-4. Indirect Working Register Addressing to Register File




Figure 4-5. Indirect Register Addressing to Program Memory

4.3 INDIRECT REGISTER ADDRESSING (IR)

In the Indirect Register addressing mode, the content of the specified register or register pair is the address of the operand (Figures 4-3, 4-4, 4-5, and 4-6). Depending on the instruction used, the actual address may point to a register, program memory, or data memory.

Any general-purpose byte register can be used to indirectly address another register; any generalpurpose register pair can be used to indirectly address a memory location.

General-purpose registers $\text{CO}_{H}\text{-}\text{FF}_{H}$ (set two) can be accessed only with the Indirect Register and Indexed addressing modes.

4.4 INDEXED ADDRESSING (X)

The Indexed addressing mode involves adding an offset to a base address during instruction execution to calculate the effective address of the operand. The Indexed addressing mode can be used to access registers or memory areas.

For register accesses, an 8-bit base address given in the instruction is added to an 8-bit offset given in a working register (Figure 4-7). General-purpose registers $\rm CO_H-FF_H$ (set two) can be accessed only with the Indirect Register and Indexed addressing modes. The LD instruction is the only instruction that allows Indexed addressing of the registers.





Figure 4-6. Indirect Working Register Addressing to Program or Data Memory





Addressing Modes

For memory accesses, the base address is held in the working register pair designated in the instruction and an 8-bit or 16-bit offset given in the instruction is added to that base address (Figures 4-8 and 4-9). In the short offset Indexed addressing mode, the 8-bit displacement is treated as a signed integer in the range -128 to +127. Only the LDC and LDE instructions allow Indexed addressing of memory.




Figure 4-8. Indexed Addressing to Program or Data Memory with Short Offset






Figure 4-9. Indexed Addressing to Program or Data Memory with Long Offset


4.5 DIRECT ADDRESSING (DA)

In Direct addressing mode, as seen in Figures 4-10 and 4-11, the 16-bit memory address of the operand is given in the instruction. This mode is used by the Jump and Call instructions to specify the 16-bit destination that is loaded into the Program Counter to implement the Jump or Call. This mode is also supported by the LDE and LDC instructions to specify the source or destination memory address for a load between a register and a memory location. Memory loads with LDC and LDE can use the Direct or Indirect Register addressing modes.









4.6 INDIRECT ADDRESSING (IA)

In the Indirect addressing mode (Figure 4-12), the instruction specifies a pair of memory locations found in the lowest 256 bytes of program memory. The selected pair, in turn, contains the actual address of the next instruction to be executed.

Since the Indirect addressing mode assumes that the operand is located in the lowest 256 bytes of memory, only an 8-bit address is supplied in the instruction; the upper bytes of the destination address are assumed to be all Os. Only the CALL instruction uses this addressing mode.





Figure 4-12. Indirect Addressing

4.7 RELATIVE ADDRESSING (RA)

In the Relative addressing mode (Figure 4-13), a twos-complement signed displacement in the range -128 to +127 is specified in the instruction and added to the value contained in the Program Counter. The result is the address of the next instruction to be executed. Prior to the add, the Program Counter contains the address of the instruction following the current instruction.

The Relative addressing mode is supported by several program control type instructions: BTJRF, BTJRT, DJNZ, CPIJE, CPIJNE, and JR.





4.8 IMMEDIATE ADDRESSING (IM)

In the Immediate addressing mode (Figure 4-14), the operand value used in the instruction is the value supplied in the operand field itself. The operand may be a byte or word in length, depending on the instruction. The Immediate addressing mode is useful for loading constant values into registers.

	PROGRAM MEMORY
F	OPERAND
	OPCODE

THE OPERAND VALUE IS IN THE INSTRUCTION

Figure 4-14. Immediate Addressing

5.1 FUNCTIONAL SUMMARY

Super8 instructions can be divided functionally into the following seven groups:

- Load
- Arithmetic
- Logical
- Program Control
- Bit Manipulation
- Rotate and Shift
- CPU Control

Table 5-1 shows the instructions belonging to each group and the number of operands required for each, where "src" is the source operand, "dst" is the destination operand, and "cc" is the condition code.


With few exceptions, all instructions that reference a register may do so to any of the 325 8-bit registers or 176 16-bit register pairs. Thus, the same instructions are used to operate on I/O ports, system registers, mode and control registers, and general-purpose registers.

The exceptions to the above are as follows:

- The Decrement and Jump on Non-Zero (DJNZ) instruction's register operand must be a general-purpose byte register.
- The following control registers are write-only registers: Port Mode, Port 2/3 A Mode, Port 2/3 B Mode, Port 2/3 C Mode, Port 2/3 D Mode, Handshake O Control, and Handshake 1 Control.
- The Flags register (R213) cannot be the destination for an instruction that alters the flags as part of its operation.

5.2 PROCESSOR FLAGS

Flag register R213 supplies the status of the Super8 CPU at any time. The flags and their bit positions are shown in Figure 5-1.



Chapter 5

Instruction Set

Figure 5-1. Flag Register

This register contains eight bits of status information that are set or cleared by CPU operations. Four of the bits (C, V, Z, and S) are testable for use with conditional Jump instructions. Two of the flags (H and D) are not testable and are used only for BCD arithmetic. All flags are restored to the pre-interrupt value by a return from interrupt.

Bank Address Flag (BA). This bit selects which of the two groups of mode and control registers is active.

Carry Flag (C). This flag is set to 1 whenever the result of an arithmetic operation generates a carry-out of or borrow into the high order bit 7. It is cleared to 0 whenever an operation does not generate a carry or borrow condition. This flag can be set, cleared, and complemented by the Set Carry Flag (SCF), Reset Carry Flag (RCF), and Complement Carry Flag (CCF) instructions.

Decimal-Adjust Flag (D). The Decimal-Adjust flag is used for BCD arithmetic. It is set to 1 following a subtraction operation and cleared to 0 following an addition operation. Since the algorithms for correcting BCD addition and subtraction are different, this flag is used to specify the type of instruction last executed so that the subsequent Decimal Adjust (DA) operation can function properly. It is not normally used as a test flag by the programmer.

Fast Interrupt Status Flag (FIS). This bit is set to 1 during a Fast Interrupt and cleared to 0 during the Interrupt Return (IRET).

Table 5-1. Instruction Group Summary

	Operands	Instruction
Load Instr	uctions	
CLR	dst	Clear
LD [°]	dst, src	Load
LDB	dst,src	Load Bit
LDE	dst,src	Load Data Memory
LDC	dst,src	Load Program memory
LDED	dst, src	Load Data Memory and Decrement
LDCD	dst.src	Load Program Memory and Decrement
LDEI	dst,src	Load Data Memory and Increment
LDCI	dst,src	Load Program Memory and Increment
LDEPD	dst,src	Load Data Memory with Pre-Decrement
LDCPD	dst,src	Load Program Memory with Pre-Decrement
LDEPI	dst,src	Load Data memory with Pre-Increment
LDCPI	dst,src	Load Program Memory with Pre-Increment
LDW	dst, src	Load Word
POP	dst	Рор
POPUD	dst,src	Pop User Stack (Decrementing)
POPUI	dst,src	Pop User Stack (Incrementing)
PUSH	src	Push
PUSHUD	dst,src	Push User Stack (Decrementing)
PUSHUI	dst,src	Push User Stack (Incrementing)
Arithmetic	Instructions	
ADC	dst,src	Add with Carry
ADC ADD	dst,src dst,src	Add with Cerry Add
		•
ADD	dst,src	Add
ADD CP	dst,src dst,src	Add Cómpare
ADD CP DA	dst,src dst,src dst	Add Cómpare Decimal Adjust
add CP DA DEC	dst,src dst,src dst dst	Add Compare Decimal Adjust Decrement
ADD CP DA DEC DECW	dst,src dst,src dst dst dst	Add Compare Decimal Adjust Decrement Decrement Word
ADD CP DA DEC DECW DIV	dst,src dst,src dst dst dst dst dst,src	Add Compere Decimal Adjust Decrement Decrement Word Divide
ADD CP DA DEC DECW DIV INC	dst,src dst,src dst dst dst dst dst,src dst	Add Compere Decimal Adjust Decrement Decrement Word Divide Increment
ADD CP DA DEC DECW DIV INC INCW	dət,ərc dət,ərc dət dət dət dət,ərc dət dət	Add Compere Decimal Adjust Decrement Decrement Word Divide Increment Increment Word
ADD CP DA DEC DECW DIV INC INCW MULT	dət,ərc dət,ərc dət dət dət dət,ərc dət dət dət	Add Compare Decimal Adjust Decrement Decrement Word Divide Increment Increment Word Multiply
ADD CP DA DEC DECW DECW DIV INC INC INC INC MULT SBC SUB	dat, src dat, src dat dat dat dat, src dat dat dat dat, src dat, src	Add Compare Decimal Adjust Decrement Decrement Word Divide Increment Increment Word Multiply Subtract with Carry
ADD CP DA DEC DECW DECW DIV INC INC INC INC MULT SBC SUB	dst, src dst, src dst dst dst dst, src dst dst dst, src dst, src dst, src dst, src dst, src	Add Compare Decimal Adjust Decrement Decrement Word Divide Increment Increment Word Multiply Subtract with Carry Subtract
ADD CP DA DEC DECW DIV INC INC MULT SBC SUB Logical In	dst,src dst dst dst dst dst,src dst dst dst,src dst,src dst,src dst,src	Add Compare Decimal Adjust Decrement Decrement Word Divide Increment Increment Word Multiply Subtract with Carry
ADD CP DA DEC DECW DIV INC INCW MULT SBC SUB Logical In	dst, src dst, src dst dst dst dst, src dst dst, src dst, src dst, src structions dst, src dst, src	Add Compare Decimal Adjust Decrement Decrement Word Divide Increment Increment Word Multiply Subtract with Carry Subtract
ADD CP DA DEC DECW DIV INC INCW MULT SBC SUB Logical In AND COM	dst, src dst, src dst dst dst dst dst, src dst dst, src dst, src dst, src dst, src dst, src dst, src dst, src dst, src dst, src	Add Compare Decimal Adjust Decrement Decrement Word Divide Increment Increment Word Multiply Subtract with Carry Subtract Logical AND Complement Logical OR
ADD CP DA DEC DECW DIV INC INCW MULT SBC SUB Logical In AND COM DR XOR	dst, src dst, src dst dst dst dst, src dst dst, src dst, src dst, src structions dst, src dst, src	Add Compare Decimal Adjust Decrement Decrement Word Divide Increment Increment Word Multiply Subtract with Carry Subtract Logical AND Complement Logical OR Logical Exclusive OR
ADD CP DA DEC DECW DIV INC INCW MULT SBC SUB Logical In AND COM OR XOR Program Com	dst, src dst dst dst dst dst dst dst src dst src dst, src dst, src dst, src dst, src dst, src dst, src dst, src dst dst structions	Add Compare Decimal Adjust Decrement Decrement Word Divide Increment Increment Multiply Subtract with Carry Subtract Logical AND Complement Logical DR Logical Exclusive OR
ADD CP DA DEC DECW DIV INC INCW MULT SBC SUB Logical In AND COM OR XOR Program Com BTJRF	dst, src dst dst dst dst dst dst dst src dst src dst, src dst, src dst, src dst, src dst, src dst, src dst, src dst, src dst dst dst src dst st dst st dst dst dst dst dst dst d	Add Compare Decimal Adjust Decrement Decrement Word Divide Increment Increment Increment Word Multiply Subtract with Carry Subtract Logical AND Complement Logical DR Logical Exclusive OR Bit Test and Jump Relative on False
ADD CP DA DEC DECW DIV INC INCW MULT SBC SUB Logical In AND COM OR XOR Program Com BTJRF BTJRF	dst, src dst dst dst dst dst dst dst src dst dst, src dst, src dst, src dst, src dst, src dst, src dst, src dst, src dst, src dst dst, src dst dst, src dst dst, src dst, src dst, src dst, src dst, src dst, src dst, src dst dst, src dst st, src dst, src	Add Compare Decimal Adjust Decrement Decrement Word Divide Increment Increment Word Multiply Subtract with Carry Subtract Logical AND Complement Logical OR Logical Exclusive OR Bit Test and Jump Relative on False Bit Test and Jump Relative on True
ADD CP DA DEC DECW DECW DIV INC INCW MULT SBC SUB Logical In AND COM OR XOR Program Com BTJRF BTJRF BTJRT CALL	dst, src dst dst dst dst dst dst dst src dst dst, src dst, src dst, src dst, src dst, src dst, src dst, src dst, src dst dst, src dst dst, src dst dst, src dst dst, src dst dst, src dst dst, src dst dst src src src src src src src src src src	Add Compare Decimal Adjust Decrement Decrement Word Divide Increment Increment Increment Word Multiply Subtract with Carry Subtract Logical AND Complement Logical OR Logical Exclusive OR Bit Test and Jump Relative on False Bit Test and Jump Relative on True Call Procedure
ADD CP DA DEC DECW DIV INC INCW MULT SBC SUB Logical In AND COM OR XOR Program Com BTJRF BTJRF	dst, src dst dst dst dst dst dst dst src dst dst, src dst, src dst, src dst, src dst, src dst, src dst, src dst, src dst, src dst dst, src dst dst, src dst dst, src dst, src dst, src dst, src dst, src dst, src dst, src dst dst, src dst st, src dst, src	Add Compare Decimal Adjust Decrement Decrement Word Divide Increment Increment Word Multiply Subtract with Carry Subtract Logical AND Complement Logical OR Logical Exclusive OR Bit Test and Jump Relative on False Bit Test and Jump Relative on True
ADD CP DA DEC DECW DECW DIV INC INCW MULT SBC SUB Logical In AND COM OR XOR Program Com BTJRF BTJRF BTJRT CALL	dst, src dst dst dst dst dst dst dst src dst dst, src dst, src dst, src dst, src dst, src dst, src dst, src dst, src dst dst, src dst dst, src dst dst, src dst dst, src dst dst, src dst dst, src dst dst src src src src src src src src src src	Add Compare Decimal Adjust Decrement Decrement Word Divide Increment Increment Increment Word Multiply Subtract with Carry Subtract Logical AND Complement Logical OR Logical Exclusive OR Bit Test and Jump Relative on False Bit Test and Jump Relative on True Call Procedure

r	٦	С	

Table 5-1.	Instruction	Group Summar	y (Continued)
------------	-------------	--------------	----------------------

DJNZ r,dst Decrement Register and Jump on Non-Zero ENTER Enter EXIT Exit Interrupt Return JP cc,dat Jump on Condition Code JP dst Jump Relative on Condition Code JR dst Jump Relative on Condition Code JR dst Jump Relative Unconditional KEXT Next Return WFI Wait for Interrupt Bit Manipulation Instructions BAND dst,src Bit AND BCP dst, src Bit Compare BITC dst Bit Compare BITS dst Bit Reset BITS dst Bit Set BOR dst,src Bit XOR TCM dst,src Test Complement Under Mask TM dst,src Test Under Mask Rotate and Shift Instructions RL dst Rotate Left RLC dst Rotate Left RLC dst Rotate Right through Carry SRA dst Shift Right Arithmetic SMAP dst Swap Nibbles CCP Control Instructions CCF Complement Carry Flag DI Disable Interrupts EI Enable Interrupts EI Enable Interrupts EI Enable Interrupts EI Enable Interrupts EI Enable Interrupts SRA dst Swap Nibbles CCF Complement Carry Flag DI Disable Interrupts EI Enable Enterrupts EI Enable Interrupts EI Enable Interrupts EI Enable Enterrupts EI Enable Interrupts EI Enable Enterrupts EI Enable Enterupts EI Enable Enterupts EI Enable En		Operands	Instruction
DJNZ r,dst Decrement Register and Jump on Non-Zero ENTER Enter EXII Exit IRET Interrupt Return PP cc,dst Jump on Condition Code JP dst Jump Pelative on Condition Code JR dst Jump Relative on Condition Code R dst Jump Relative Unconditional NEXT Next EI Return WFI Wait for Interrupt Bit Manipulation Instructions BAND dst,src Bit Compare BITC dst Bit Compare BITC dst Bit Compare BITS dst Bit Set BOR dst,src Bit OR EXX Test Complement Under Mask TM dst,src Test Under Mask TM dst,src Test Under Mask Rotate and Shift Instructions RL dst Rotate Left RC dst Rotate Right through Carry RR dst Shift Right Arithmetic SWAP dst Swap Nibbles CPU Control Instructions CFU Complement Carry Flag DI Disable Interrupts NDP No Operation RCF Register Pointers SRPO src Set Register Pointer 0	Program Con	trol Instruction	ns (Continued)
DJNZ r,dst Decrement Register and Jump on Non-Zero ENTER Enter EXIT Exit IRET Interrupt Return JP cc,dst Jump on Condition Code JR dst Jump Neconditional DR cc,dst Jump Relative on Condition Code JR dst Jump Relative on Condition Code JR dst Jump Relative Unconditional NEXT Next Next KIT Next Next KIT Next Next BAND dst,src Bit Compare BIT dst Bit Compare BIT dst Bit Reset BITS dst Bit Reset BITS dst Bit Reset BITS dst,src Bit XOR TCM dst,src Test Under Mask Rotate and Shift Instructions Retate Rotate Left RL dst Rotate Right through Carry RR dst Shift Right Arithmetic SWAP dst Swap Nibbles CPF Complement Carry Flag DI Disable Interrupts NDP No Operation RC dst	CPIJNE	dst,src	Compare, Increment and Jump on Non-Equal
ENTEREnterEXITExitEXITExitIRETInterrupt ReturnJPcc,dstJump UnconditionalJRcc,dstJump Relative on Condition CodeJRcc,dstJump Relative on Condition CodeJRcc,dstJump Relative on Condition CodeJRcc,dstJump Relative on Condition CodeJRcc,dstJump Relative on ConditionalWEXTNextNextRETReturnWFIWait for InterruptBANDdst,srcBit Monipulation InstructionsBANDdst,srcBITCdstBit CompareBITCdstBit ResetBITSdstBit ResetBITSdstBITSdstBORdst,srcBITSdstSolSetRotate Right EnterruptsRid <td>JJNZ</td> <td></td> <td></td>	JJNZ		
IRET Interrupt Return JP cc,dst Jump on Condition Code JP dst Jump Relative on Condition Code JR cc,dst Jump Relative Unconditional NEXT Next KET Return WFI Wait for Interrupt BAND dst,src Bit AND BCP dst,src Bit Compare BITC dst Bit Compare BITS dst Bit Set BOR dst,src Bit XOR CM dst,src Bit XOR CM dst,src Test Complement Under Mask TCM dst,src Test Under Mask Rotate and Shift Instructions State Rotate Left Rotate and Shift Instructions State Rotate Left through Carry State RR dst Rotate Right Arithmetic SWAP SWAP dst Shift Right Arithmetic SWAP dst Swap Nibbles Swap Nibbles CCF Complement Carry Flag Diasble Interrupts EI Enable Interrupts EI Enab	ENTER		
IRET Interrupt Return JP cc,dst Jump on Condition Code JP dst Jump Relative on Condition Code JR cc,dst Jump Relative Unconditional NEXT Next KET Return WFI Wait for Interrupt BAND dst,src Bit AND BCP dst,src Bit Compare BITC dst Bit Compare BITS dst Bit Set BOR dst,src Bit XOR CM dst,src Bit XOR CM dst,src Test Complement Under Mask TCM dst,src Test Under Mask Rotate and Shift Instructions State Rotate Left Rotate and Shift Instructions State Rotate Left through Carry State RR dst Rotate Right Arithmetic SWAP SWAP dst Shift Right Arithmetic SWAP dst Swap Nibbles Swap Nibbles CCF Complement Carry Flag Diasble Interrupts EI Enable Interrupts EI Enab	EXIT		
JP cc,dst Jump on Condition Code JP dst Jump Relative on Condition Code JR cc,dst Jump Relative Unconditional NEXT Next RET Return WFI Wait for Interrupt Bit Manipulation Instructions BAND dst,src Bit Complement BITC dst Bit Complement BITR dst Bit Reset BITS dst Bit Set BOR dst,src Bit XOR TCM dst,src Bit XOR TCM dst,src Test Complement Under Mask TM dst,src Test Under Mask Ratete and Shift Instructions RL dst Rotate Right Arithmetic SWAP dst Swap Nibles CCP Complement Carry Flag DI Disable Interrupts EL Enable Interrupts EL Enable Interrupts EL SCF RC SRP src St Register Pointer 0			
JP dst Jump Unconditional JR cc,dst Jump Relative on Condition Code JR dst Jump Relative Unconditional WEXT Next RET Return WFI Wait for Interrupt Bando dst,src Bit AND BCP dst,src Bit Compare Bit Complement Bit R dst Bit Complement Bit R dst Bit Set BOR dst,src Bit OR BKNR dst,src Bit NOR KKAR dst,src Test Complement Under Mask TCM dst,src Test Under Mask Rt dst Rotate Left RtC dst Rotate Left RtC dst Rotate Right through Carry SRA dst Shift Right Arithmetic SMAP dst Swap Nibbles CCP Control Instructions CCF Complement Carry Flag DI Disable Interrupts EI Enable Interrupts EI Set Bank 0 SB1 Set Bank 1 SCF Set Carry Flag SB0 Set Bank 1 SCF Set Register Pointer 0 SCF Set Register Pointer PUT SCF Set Register Pointer PUT SCF Set Register Pointer		cc.dst	
JR cc,dst Jump Relative on Condition Code JR dst Jump Relative Unconditional WEXT Next WEXT Next WEI Return WFI Wait for Interrupt Bit Manipulation Instructions Bit Complement Bit Complement Bit Complement Bit Reset Bit Set Bit Reset Bit Set Bit Non Get,src BAND dst,src Bit Reset Bit Set Bit		-	•
JR dst Jump Relative Unconditional NEXT Next RET Return WFI Wait for Interrupt Bit Manipulation Instructions BBAND dst,src Bit AND BCP dst,src Bit Complement BITC dst Bit Reset BITS dst Bit Set BOR dst,src Bit XOR CM dst,src Bit XOR CM dst,src Test Under Mask TM dst,src Test Under Mask TM dst,src Test Under Mask RATe dst Rotate Left RLC dst Rotate Left RLC dst Rotate Right RRC dst Rotate Right RRC dst Rotate Right CFU Control Instructions CFU Control Instructions CCF Complement Carry Flag D1 Disable Interrupts EI Enable Interrupts SBA dst St Bank 0 SB1 Set Bank 1 SCF Set Carry Flag SBP src Set Register Pointers SRP0 src Set Register Pointer 0			•
NEXT Next RET Return WFI Wait for Interrupt Bit Manipulation Instructions BAND dst,src Bit AND BCP dst,src Bit Compare BITC dst Bit Complement BITR dst Bit Reset BITS dst Bit Set BOR dst,src Bit XOR CM dst,src Test Complement Under Mask TM dst,src Test Under Mask Rotate and Shift Instructions RL dst Rotate Left RLC dst Rotate Left RRC dst Rotate Right RRC dst Rotate Right through Carry RR dst Shift Right Arithmetic SMAP dst Swep Nibbles CCF Complement Carry Flag DI Disable Interrupts EI Enable Interrupts CCF Reset Carry Flag SBO Set Benk 0 SST Set Carry Flag SBO Set Benk 1 SCF Set Carry Flag SBP src Set Register Pointers SRPO src Set Register Pointers SRPO src Set Register Pointers SRPO src Set Register Pointer 0			
RET Return WFI Wait for Interrupt Bit Menipulation Instructions BAND dst,src BAND dst,src Bit Compare BAND dst,src Bit Complement BITC dst BITS dst BITS dst BITS dst BITS dst BITS dst BITS dst,src Bit XOR CM dst,src TOM dst,src TOM dst,src Test Under Mask TOM dst,src Test Under Mask TOM dst,src Test Under Mask TOM dst Rotate Left RL dst Rotate Right RRC dst Rotate Right through Carry SRA dst Shift Right Arithmetic SWAP dst Swap Nibbles CCF Complement Carry Flag DI Disable Interrupts ND No Operation RCF Reset Carry Flag SB0 Set Bank 0 SB1 Set Car		460	
WFI Wait for Interrupt Bit Manipulation Instructions BAND dst,src Bit Compare BAND dst,src Bit Compare BITC dst Bit Compare BITC dst Bit Complement BITR dst Bit Reset BITS dst Bit Set BOR dst,src Bit OR BXR dst,src Test Complement Under Mask TCM dst,src Test Under Mask RC dst Rotate Left RLC dst Rotate Left through Carry RR dst Rotate Right RRC dst Shift Right Arithmetic SWAP dst Swap Nibbles CPU Control Instructions CCF COF Complement Carry Flag DI Disable Interrupts NDP No Operation RCF Reset Carry Flag SB0 Set Bank 0 SB1 Set Bank 1 SCF Set Carry Flag SB0 Set Bank 1 SCF Set Carry Flag SB0 Set Bank 1 SCF Set Carry Flag SB0 Set Carry Flag			
Bit Manipulation Instructions BAND dst,src Bit Compare BCP dst,src Bit Complement BITC dst Bit Complement BITR dst Bit Set BOR dst,src Bit OR BXOR dst,src Bit XOR CM dst,src Test Complement Under Mask TCM dst,src Test Under Mask RC dst,src Test Under Mask RC dst Rotate Left RL dst Rotate Left through Carry RR dst Rotate Right RRC dst Rotate Right Arithmetic SWAP dst Swap Nibbles CCF Complement Carry Flag DI Disable Interrupts EI Enable Interrupts NDP No Operation RCF Reset Carry Flag SB0 Set Bank 0 SB1 Set Bank 1 SCF Set Register Pointers SRPO src Set Register Pointers			
BAND dst,src Bit AND BCP dst,src Bit Compare BITC dst Bit Complement BITR dst Bit Reset BITS dst Bit Set BOR dst,src Bit OR BXOR dst,src Bit XOR BXOR dst,src Test Complement Under Mask TCM dst,src Test Under Mask Rotate and Shift Instructions Rate Left RL dst Rotate Left RLC dst Rotate Left through Carry RR dst Rotate Right RRC dst Rotate Right through Carry SNAP dst Shift Right Arithmetic SWAP dst Swap Nibles CPV Control Instructions CCF Complement Carry Flag DI Disable Interrupts NOP No Operation RCF Reset Carry Flag SB0 Set Bank 0 SB1 Set Bank 1 SCF Set Carry Flag SB1 Set Carry Flag			
BCP dst,src Bit Compare BITC dst Bit Complement BITR dst Bit Reset BITS dst Bit Set BOR dst,src Bit OR BOR dst,src Bit XOR TCM dst,src Test Complement Under Mask TM dst,src Test Under Mask Rotate and Shift Instructions Rotate Left RL dst Rotate Left RLC dst Rotate Left through Carry RR dst Rotate Right RRC dst Rotate Right through Carry SRA dst Shift Right Arithmetic SWAP dst Swap Nibbles CPU Control Instructions CCF COF Complement Carry Flag DI Disable Interrupts NOP No Operation RCF Reset Carry Flag SB0 Set Bank 0 SB1 Set Bank 1 SCF Set Register Pointers SRP src Set Register Pointers <td>Bit Manipul</td> <td>ation Instruction</td> <td>ons</td>	Bit Manipul	ation Instruction	ons
BCP dst,src Bit Compare BITC dst Bit Complement BITR dst Bit Reset BITS dst Bit Set BOR dst,src Bit OR BOR dst,src Bit XOR TCM dst,src Test Complement Under Mask TM dst,src Test Under Mask Rotate and Shift Instructions Rotate Left RL dst Rotate Left RLC dst Rotate Left through Carry RR dst Rotate Right RRC dst Rotate Right through Carry SRA dst Shift Right Arithmetic SWAP dst Swap Nibbles CPU Control Instructions CCF COF Complement Carry Flag DI Disable Interrupts NOP No Operation RCF Reset Carry Flag SB0 Set Bank 0 SB1 Set Bank 1 SCF Set Register Pointers SRP src Set Register Pointers <td>BAND</td> <td>dst.ero</td> <td>Bit AND</td>	BAND	dst.ero	Bit AND
BITC dst Bit Complement BITR dst Bit Reset BITS dst Bit Set BOR dst,src Bit OR BXOR dst,src Bit XOR TCM dst,src Test Complement Under Mask TM dst,src Test Under Mask Rotate and Shift Instructions RL dst Rotate Left RLC dst Rotate Left through Carry RR dst Rotate Right RRC dst Rotate Right RRC dst Rotate Right BYOP dst Swap Nibbles CCF Complement Carry Flag DI Disable Interrupts EI Enable Interrupts EI Enable Interrupts EI Enable Interrupts SRA Set Bank 0 SB1 Set Bank 1 SCF Set Carry Flag SRP src Set Register Pointers SRP src Set Register Pointer 0			
BITR dst Bit Reset BITS dst,src Bit Set BOR dst,src Bit OR BXOR dst,src Bit XOR TCM dst,src Test Complement Under Mask TM dst,src Test Under Mask Rotate and Shift Instructions Rotate and Shift Instructions Rotate Left Rotate Left RL dst Rotate Left RC dst Rotate Right RRC dst Rotate Right RRC dst Shift Right Arithmetic SWAP dst Swap Nibbles CCF Complement Carry Flag DI Disable Interrupts NOP No Operation RCF Reset Carry Flag SB0 Set Bank 0 SB1 Set Bank 1 SCF Set Register Pointers SRPO src Set Register Pointer 0		-	
BITS dst Bit Set BOR dst,src Bit OR BXOR dst,src Bit XOR TCM dst,src Test Complement Under Mask TM dst,src Test Under Mask Rotate and Shift Instructions RL dst Rotate Left RLC dst Rotate Left through Carry RR dst Rotate Right RRC dst Rotate Right through Carry SRA dst Shift Right Arithmetic SWAP dst Swap Nibbles CCF Complement Carry Flag DI Disable Interrupts EI Enable Interrupts EI Enable Interrupts NOP No Operation RCF Reset Carry Flag SB0 Set Bank 0 SB1 Set Bank 1 SCF Set Carry Flag SRP src Set Register Pointers SRPO src Set Register Pointer 0			
BOR dst,src Bit OR BXOR dst,src Test Complement Under Mask TCM dst,src Test Under Mask TM dst,src Test Under Mask Rotate and Shift Instructions Rotate Left RL dst Rotate Left through Carry RR dst Rotate Right RRC dst Rotate Right through Carry SRA dst Shift Right Arithmetic SWAP dst Swap Nibbles CPU Control Instructions CCF COmplement Carry Flag DI Disable Interrupts EI Enable Interrupts NOP No Operation RFF Reset Carry Flag SBO Set Bank 0 SB1 Set Bank 1 SCF Set Carry Flag SRP src Set Register Pointers SRPO src Set Register Pointer 0			
BXOR dst,src Bit XOR TCM dst,src Test Complement Under Mask TM dst,src Test Under Mask Rotate and Shift Instructions Rotate Left RL dst Rotate Left RLC dst Rotate Left through Carry RR dst Rotate Right RRC dst Rotate Right through Carry SRA dst Shift Right Arithmetic SWAP dst Swap Nibbles CCF Complement Carry Flag DI Disable Interrupts NOP No Operation RCF Reset Carry Flag SB0 Set Bank 0 SB1 Set Bank 1 SCF Set Carry Flag SRP src Set Register Pointers SRPO src			
TCM dst,src Test Complement Under Mask TM dst,src Test Under Mask Rotate and Shift Instructions Rotate Left RL dst Rotate Left RLC dst Rotate Left through Carry RR dst Rotate Right RRC dst Rotate Right through Carry SRA dst Shift Right Arithmetic SWAP dst Swap Nibbles CPU Control Instructions CCF Complement Carry Flag DI Disable Interrupts EI Enable Interrupts NOP No Operation RCF Reset Carry Flag S80 Set Bank 0 S81 Set Bank 1 SCF Set Carry Flag SRP src Set Register Pointers SRP0 src Set Register Pointer 0			
TM dst,src Test Under Mask Rotate and Shift Instructions Rel dst Rotate Left RL dst Rotate Left Rough Carry RR dst Rotate Right Rough Carry RR dst Rotate Right Rough Carry SRA dst Rotate Right through Carry SRA dst Shift Right Arithmetic SWAP dst Swap Nibbles CPU Control Instructions CCF Complement Carry Flag DI Disable Interrupts Enable Interrupts NOP No Operation RCF Reset Carry Flag S80 Set Bank 0 S81 Set Bank 1 SCF Set Carry Flag SRP src SRP src Set Register Pointers SRP0 src		-	
Rotate and Shift Instructions RL dst Rotate Left RLC dst Rotate Left through Carry RR dst Rotate Right RRC dst Rotate Right through Carry SRA dst Shift Right Arithmetic SWAP dst Swap Nibbles CPU Control Instructions CCF CCF Complement Carry Flag DI Disable Interrupts EI Enable Interrupts NOP No Operation RCF Reset Carry Flag S80 Set Bank 0 S81 Set Bank 1 SCF Set Carry Flag SRP src SRP src SRP src		-	
RL dst Rotate Left RLC dst Rotate Left through Carry RR dst Rotate Right RRC dst Rotate Right through Carry SRA dst Shift Right Arithmetic SWAP dst Swap Nibbles CPU Control Instructions CCF COmplement Carry Flag DI Disable Interrupts EI Enable Interrupts NOP No Operation RCF Reset Carry Flag S80 Set Bank 0 S81 Set Bank 1 SCF Set Carry Flag SRP src Set Register Pointers SRP src Set Register Pointer 0	I M	dst,src	lest Under Mask
RLC dst Rotate Left through Carry RR dst Rotate Right RRC dst Rotate Right through Carry SRA dst Shift Right Arithmetic SWAP dst Swap Nibbles CPU Control Instructions CCF Complement Carry Flag DI Disable Interrupts EI Enable Interrupts NOP No Operation RCF Reset Carry Flag S80 Set Bank 0 S81 Set Bank 1 SCF Set Carry Flag SRP src Set Register Pointers SRP0 src Set Register Pointer 0	Rotate and	Shift Instructi	ons
RLC dst Rotate Left through Carry RR dst Rotate Right RRC dst Rotate Right through Carry SRA dst Shift Right Arithmetic SWAP dst Swap Nibbles CPU Control Instructions CCF Complement Carry Flag DI Disable Interrupts EI Enable Interrupts NOP No Operation RCF Reset Carry Flag S80 Set Bank 0 S81 Set Bank 1 SCF Set Carry Flag SRP src Set Register Pointers SRP0 src Set Register Pointer 0	RL	dst	Rotate left
RR dst Rotate Right RRC dst Rotate Right through Carry SRA dst Shift Right Arithmetic SWAP dst Swap Nibbles CPU Control Instructions CCF Complement Carry Flag DI Disable Interrupts EI Enable Interrupts NOP No Operation RCF Reset Carry Flag S80 Set Bank 0 S81 Set Bank 1 SCF Set Carry Flag SRP src SRP src SRP src SRP0 src			
RRC dst Rotate Right through Carry SRA dst Shift Right Arithmetic SWAP dst Swap Nibbles CPU Control Instructions CCF COmplement Carry Flag DI Disable Interrupts EI Enable Interrupts NOP No Operation RCF Reset Carry Flag S80 Set Bank 0 S81 Set Bank 1 SCF Set Carry Flag SRP src SRP src SRP0 src		030	
SRA dst Shift Right Arithmetic SWAP dst Swap Nibbles CPU Control Instructions CCF Complement Carry Flag DI Disable Interrupts EI Enable Interrupts NOP No Operation RCF Reset Carry Flag S80 Set Bank 0 S81 Set Bank 1 SCF Set Carry Flag SRP src SRP0 src		det	
SWAP dst Swap Nibbles CPU Control Instructions Complement Carry Flag DI Disable Interrupts EI Enable Interrupts NOP No Operation RCF Reset Carry Flag S80 Set Bank 0 S81 Set Bank 1 SCF Set Carry Flag SRP src SRP0 src	RR		-
CPU Control Instructions CCF Complement Carry Flag DI Disable Interrupts EI Enable Interrupts NOP No Operation RCF Reset Carry Flag S80 Set Bank 0 S81 Set Bank 1 SCF Set Carry Flag SRP src SRP0 src	RR RRC	dst	Rotate Right through Carry
CCFComplement Carry FlagDIDisable InterruptsEIEnable InterruptsNOPNo OperationRCFReset Carry FlagS80Set Bank OSB1Set Bank 1SCFSet Carry FlagSRPsrcSRP0srcSet Register Pointer O	RR RRC SRA	dst dst	Rotate Right through Carry Shift Right Arithmetic
DIDisable InterruptsEIEnable InterruptsNOPNo OperationRCFReset Carry FlagSB0Set Bank OSB1Set Bank 1SCFSet Carry FlagSRPsrcSRP0srcSet Register PointersSRP0srcSet Register Pointer O	RR RRC	dst dst	Rotate Right through Carry Shift Right Arithmetic
EIEnable InterruptsNOPNo OperationRCFReset Carry FlagSB0Set Bank OSB1Set Bank 1SCFSet Carry FlagSRPsrcSRP0srcSet Register PointersSRP0srcSet Register Pointer O	RR RRC SRA SWAP	dst dst dst	Rotate Right through Carry Shift Right Arithmetic
EIEnable InterruptsNOPNo OperationRCFReset Carry FlagSB0Set Bank OSB1Set Bank 1SCFSet Carry FlagSRPsrcSRP0srcSet Register PointersSRP0srcSet Register Pointer O	RR RRC SRA SWAP	dst dst dst	Rotate Right through Carry Shift Right Arithmetic Swap Nibbles
NOPNo OperationRCFReset Carry FlagSB0Set Bank OSB1Set Bank 1SCFSet Carry FlagSRPsrcSRP0srcSet Register Pointer O	RR RRC SRA SWAP CPU Control	dst dst dst	Rotate Right through Carry Shift Right Arithmetic Swap Nibbles Complement Carry Flag
RCF Reset Carry Flag SB0 Set Bank 0 SB1 Set Bank 1 SCF Set Carry Flag SRP src SRP0 src Set Register Pointer 0	RR RRC SRA SWAP CPU Control	dst dst dst	Rotate Right through Carry Shift Right Arithmetic Swap Nibbles Complement Carry Flag Disable Interrupts
SB0Set Bank OSB1Set Bank 1SCFSet Carry FlagSRPsrcSRP0srcSet Register Pointer O	RR RRC SRA SWAP CPU Contro CCF DI	dst dst dst	Rotate Right through Carry Shift Right Arithmetic Swap Nibbles Complement Carry Flag Disable Interrupts Enable Interrupts
SB1Set Bank 1SCFSet Carry FlagSRPsrcSRP0srcSet Register Pointer 0	RR RRC SRA SWAP CPU Control CCF DI EI	dst dst dst	Rotate Right through Carry Shift Right Arithmetic Swap Nibbles Complement Carry Flag Disable Interrupts Enable Interrupts No Operation
SCFSet Carry FlagSRPsrcSet Register PointersSRP0srcSet Register Pointer O	RR RRC SRA SWAP CPU Control CCF DI EI EI NOP RCF	dst dst dst	Rotate Right through Carry Shift Right Arithmetic Swap Nibbles Complement Carry Flag Disable Interrupts Enable Interrupts No Operation Reset Carry Flag
SRPsrcSet Register PointersSRP0srcSet Register Pointer O	RR RRC SRA SWAP CPU Control CCF DI EI EI NOP RCF SBO	dst dst dst	Rotate Right through Carry Shift Right Arithmetic Swap Nibbles Complement Carry Flag Disable Interrupts Enable Interrupts No Operation Reset Carry Flag Set Bank O
SRPO src Set Register Pointer O	RR RRC SRA SWAP CPU Control CCF DI EI EI NOP RCF SB0 SB1	dst dst dst	Rotate Right through Carry Shift Right Arithmetic Swap Nibbles Complement Carry Flag Disable Interrupts Enable Interrupts No Operation Reset Carry Flag Set Bank O Set Bank 1
	RR RRC SRA SWAP CPU Control CCF DI EI EI NOP RCF SB0 SB1 SCF	dst dst dst I Instructions	Rotate Right through Carry Shift Right Arithmetic Swap Nibbles Complement Carry Flag Disable Interrupts Enable Interrupts No Operation Reset Carry Flag Set Bank O Set Bank 1 Set Carry Flag
on i Sic del Regiscel Foincer i	RR RRC SRA SWAP CPU Control CCF DI EI EI NOP RCF SBO SB1 SCF SRP	dst dst I Instructions	Rotate Right through Carry Shift Right Arithmetic Swap Nibbles Complement Carry Flag Disable Interrupts Enable Interrupts No Operation Reset Carry Flag Set Bank O Set Bank 1 Set Carry Flag Set Register Pointers
	RR RRC SRA SWAP CPU Control CCF DI EI NOP RCF SB0 SB1 SCF SRP SRP0	dst dst dst I Instructions src src	Rotate Right through Carry Shift Right Arithmetic Swap Nibbles Complement Carry Flag Disable Interrupts Enable Interrupts No Operation Reset Carry Flag Set Bank O Set Bank 1 Set Carry Flag Set Register Pointers Set Register Pointer O

Instruction Set

Half-Carry Flag (H). The Half-Carry flag is set to 1 whenever an addition generates a carry-out of bit 3 or subtraction generates a borrow into bit 3. The Half-Carry flag is used by the Decimal Adjust (DA) instruction to convert the binary result of a previous addition or subtraction into the correct decimal (BCD) result. It is not normally used as a test flag by the programmer.

Overflow Flag (V). This flag is set to 1 during arithmetic, rotate, or shift operations that result in a value greater than +127 or less than -128 (the maximum and minimum numbers that can be represented in twos-complement form); it is cleared to 0 whenever the result is a value within these ranges. This flag is also cleared to 0 following logical operations.

Sign Flag (S). When performing arithmetic operations on signed numbers, binary twos-complement notation is used to represent and process information. A positive number is identified by a 0 in the most significant bit position; when this occurs, the Sign flag is also cleared to 0. A negative number is identified by a 1 in the most significant bit position and therefore the Sign flag would be set to 1. Zero Flag (Z). During arithmetic and logical operations, the Zero flag is set to 1 if the result is zero and cleared to 0 if the result is non-zero. When testing bits in a register or when shifting or rotating, the Zero flag is set to 1 if the result is zero; if the result is not zero, the flag is cleared to 0.

5.3 CONDITION CODES

Flags C, Z, S, and V control the operation of the "conditional" Jump instructions. Sixteen frequently used combinations of flag settings are encoded in a 4-bit field called the condition code (cc), which forms a part of the conditional instructions (bits 4-7).

The condition codes and the flag settings they represent are listed in Table 5-2.

5.4 NOTATION AND BINARY ENCODING

The following sections describe the symbols used for operands and status flags, and the flag settings and their meanings.

Binary	Mnemonic	Meaning	Flags Set
0000	F	Always False	-
1000		Always True	
0111*	C	Carry	C = 1
1111*	NC	No Carry	C = 0
0110*	Z	Zero	Z = 1
1110*	NZ	Not Zero	Z = 0
1101	PL	Plus	S = 0
0101	MI	Minus	S = 1
0100	` OV	Overflow	V = 1
1100	NOV	No Overflow	V = 0
0110*	EQ	Equal	Z = 1
1110*	NE	Not Equal	Z = 0
1001	GE	Greater than or equal	(S XOR V) = 0
0001	LT	Less than	(S XOR V) = 1
1010	GT	Greater than	(Z OR (S XOR V)) = 0
0010	LE	Less than or equal	(Z OR (S XOR V)) = 1
1111*	UGE	Unsigned greater than or equal	C = 0
0111*	ULT	Unsigned less than	C = 1
1011	UGT	Unsigned greater than	(C = 0 AND Z = 0) = 1
0011	ULE	Unsigned less than or equal	(C OR Z) = 1

Table 5-2. Condition Codes

*Indicates condition codes that relate to two different mnemonics but test the same flags. For example, Z and EQ are both True if the Zero flag is set, but after an ADD instruction, Z would probably be used, while after a CP instruction, EQ would probably be used.

Table 5-3. Notation and Binary Encoding

Notation	Meaning	Actual Operand/Range
cc	Condition code	See condition code list (Table 5-2)
r	Working register only	Rn: where $n = 0-15$
rb	Bit b of working register	Rn $\#$ b: where n = 0-15 and b = 0-7
rO	Bit 0 of working register	Rn: where n = 0-15
rr	Working register pair	RRp: where p = 0,2,4,,14
R	Register or working register	Reg: where reg represents a number in the range 0-255
		Rn: where $n = 0-15$
Rb	Bit b of register, or working register	Reg #b: where reg represents a number in the range 0-255 and b = 0-7
	.	Rn #b: where $n = 0-15$ and $b = 0-7$
RR	Register pair or working register pair	Reg: where reg reprsents an even number in the range 0-254
		RRp: where $p = 0, 2,, 14$
IA	Indirect addressing mode	# addrs: where addrs represents an even number in the range 0-254
Ir	Indirect working register only	@Rn: where n = 0-15
IR	Indirect register or working register	@reg: where reg represents a number in the range 0-255
		@Rn: where n = 0-15
Irr	Indirect working register only	@RRp: where p = 0,2,,14
IRR	Indirect register pair or working register pair	@reg: where reg represents an even number in the range 0-254
·		@RRp: where p = 0,2,,14
X	Indexed addressing mode	reg (Rn): where reg represents a number in the range 0-255 and n = 0-15
XS	Indexed (Short Offset) addressing mode	addrs (RRp): where addrs represents a number in the range -128 to +127 and p = 0,2,,14
XL	Indexed (Long Offset) addressing mode	addrs (RRp): where addrs represents a number in the range 0-65,535 and p = 0,2,,14
DA	Direct addressing mode	addrs: where addrs represents a number in the range 0-65,535
RA	Relative addressing mode	addrs: where addrs represents a number in the range +127,-128 that is an offset relative to the address of the next instruction
IM	Immediate addressing mode	#data: where data is a number between O and 255
IML	Immediate (Long) addressing mode	#data: where data is a number between O and 65,535

Instruction Set

5.4.1 Notational Shorthand

Operands and status flags are represented by a notational shorthand in the detailed instruction descriptions of section 5.5.2. The notation for operands (condition codes and addressing modes) and the actual operands they represent are shown in Table 5-3.

Additional Symbols Used:

Symbol

-

Meaning

dst	Destination operand
src	Source operand
8	Indirect Register address prefix
SP	Stack Pointer (R216 and R217)
PC	Program Counter
ĮΡ	Instruction Pointer (R218 and
	R219)
FLAGS	Flag register (R213)
RPO	Register Pointer O (R214)
RP1	Register Pointer 1 (R215)
IMR	Interrupt Mask register (R221)
#	Immediate operand or Register
	address prefix
Ň	Hexadecimal number prefix
OPC	Opcode

Assignment of a value is indicated by the symbol "<--"; for example,

dst <--- dst + src

indicates that the source data is added to the destination data and the result is stored in the destination location. The notation "addr (n)" is used to refer to bit "n" of a given location. For example,

dst (7)

refers to bit 7 of the destination operand.

5.4.2 Flag Settings


Notation for the flags is shown below.

Flag	Meaning
С	Carry flag
Z	Zero flag
S	Sign flag
v	Overflow flag
D	Decimal-Adjust flag
н	Half-Carry flag
0	Cleared to O
1	Set to 1
*	Set or Cleared according to
	Unaffected
х	Undefined

Figure 5-2 provides a quick reference guide to the commands.

operation

SUF	ER8 OP	CODEN	IAP				Lo	wer Nibbl	e (Hex)							
	0	1	2	, 3	4	5	6	7	8	9	Α	в	C	D	Е	F
Q	6 DEC R ₁	6 DEC IR ₁	6 ADD r _{1,} r ₂	6 ADD r ₁ ,lr ₂	10 ADD R ₂ ,R ₁	10 ADD IR ₂ ,R ₁	10 ADD R ₁ ,IM	10. BOR⁺ r ₀ -R _b	6 LD r ₁ ,R ₂	6 LD r ₂ ,R ₁	12/10 DJNZ r ₁ ,RA	12/10 JR cc,RA	6 LD r ₁ ,IM	12/10 JP cc,DA	6 INC r1	14 NEXT
1	6 RLC R ₁	6 RLC IR ₁	6 ADC r ₁ ,r ₂	6 ADC r ₁ ,lr ₂	10 ADC R ₂ ,R ₁	10 ADC IR ₂ ,R ₁	10 ADC R ₁ ,IM	10 BCP r ₁ ,b,R ₂								20 ENTEI
2	6 INC R ₁	6 INC IR ₁	6 SUB r ₁ ,r ₂	6 SUB r ₁ ,lr ₂	10 SUB R ₂ ,R ₁	10 SUB IR ₂ ,R ₁	10 SUB R ₁ ,IM	10 BXOR* r ₀ -R _b			-					22 EXIT
3	10 JP IRR ₁	NOTE C	6 SBC r ₁ ,r ₂	6 SBC r ₁ ,lr ₂	10 SBC R ₂ ,R ₁	10 SBC IR ₂ ,R ₁	10 SBC R ₁ ,IM	NOTE A								6 WFI
4	6 DA R ₁	6 DA IR ₁	6 OR r ₁ ,r ₂	6 OR r ₁ ,lr ₂	10 OR R ₂ ,R ₁	10 OR IR ₂ ,R ₁	10 OR R ₁ ,IM	10 LDB* r ₀ -R _b								6 SBO
5	10 POP R ₁	10 POP IR ₁	6 AND r ₁ ,r ₂	6 AND r ₁ ,lr ₂	10 AND R ₂ ,R ₁	10 AND IR ₂ ,R ₁	10 AND R ₁ ,IM	8 BITC r ₁ ,b								6 . SB I
6	6 СОМ В1	6 СОМ IR ₁	6 . TCM r ₁ ,r ₂	6 TCM r ₁ ,lr ₂	10 TCM R ₂ ,R ₁	10 TCM IR ₂ ,R ₁	10 TCM R ₁ ,IM	10 BAND* r ₀ -R _b								,
, 7 . 8	10/12 PUSH R ₂	12/14 PUSH IR ₂	6 TM r ₁ ,r ₂	6 TM r ₁ ,lr ₂	10 TM R ₂ ,R ₁	10 TM IR ₂ ,R ₁	10 TM R ₁ ,IM	NOTE B								
8	10 DECW RR ₁	10 DECW	10 PUSHUD IR ₁ ,R ₂	10 PUSHUI IR ₁ ,R ₂	24 MULT R ₂ ,RR ₁	24 MULT IR ₂ ,RR ₁	24 MULT IM.RR1	10 LD r ₁ ,x,r ₂								6 DI
9	6 RL R ₁	6 RL IR ₁	10 POPUD IR ₂ ,R ₁	10 POPUI IR ₂ ,R ₁	28/12 DIV R ₂ ,RR ₁	28/12 DIV IR ₂ ,RR ₁	28/12 DIV IM,RR ₁	10 LD r ₂ ,x,r ₁								6 El
A	10 INCW RR ₁	10 INCW IR ₁	6 CP r ₁ ,r ₂	6 CP r ₁ ,lr ₂	10 CP R ₂ ,R ₁	10 CP IR ₂ ,R ₁	10 CP R ₁ ,IM	NOTE D								14 RET
E	6 CLR R1	6 CLR IR ₁	6 XOR r ₁ ,r ₂	6 XOR r ₁ ,lr ₂	10 XOR R ₂ ,R ₁	10 XOR IR ₂ ,R ₁	10 XOR R ₁ ,IM	NOTE E								16/6 IRET
Ċ	6 RRC R1	6 RRC IR ₁	16/18 CPIJE Ir,r ₂ ,RA	12 LDC* r ₁ ,lrr ₂	10 LDW RR ₂ ,RR ₁	10 LDW IR ₂ ,RR ₁	12 LDW RR ₁ ,IML	6 LD r ₁ ,ir ₂								6 RCF
C	6 SRA R ₁	6 SRA IR ₁	16/18 CPIJNE Ir ₁ ,r ₂ ,RA	12 LDC* r ₂ ,lrr ₁	20 CALL IA ₁		10 LD IR ₁ ,IM	6 LD Ir ₁ ,r ₂								6 SCF
E	6 RR R1	6 RR IR ₁	16 LDCD* r ₁ ,lrr ₂	16 LDCI* 'r ₁ ,lrr ₂	10 LD R ₂ ,R ₁	10 LD IR ₂ ,R ₁	10 LD R ₁ ,IM	18 LDC* r ₁ ,Irr ₂ ,xs								CCF
F	8 SWAP R1	8 SWAP	16 LDCPD* r ₂ ,lrr ₁	16 LDCPI* r ₂ ,lrr ₁	18 CALL IRR1	10 LD R ₂ ,IR ₁	18 CALL DA ₁	18 LDC* r ₂ ,lrr ₁ ,xs		V						6 NOP





*Examples: BOR $r_0 R_2$ is BOR r_1, b, R_2 or BOR r_2, b, R_1 LDC r_1, lr_2 is LDC r_1, lr_2 = program or LDE r_1, lr_2 = data

Sequence: Opcode, first, second, third operands

NOTE: The blank areas are not defined.

Figure 5-2. Super8 Opcode Map

498

5.5 Instruction ΔΠ Descriptions Add With Carry and Formats ADC dst.src Operation: dst **∢-** dst + src + c The source operand, along with the setting of the Carry flag, is added to the destination operand and the sum is stored in the destination. The contents of the source are unaffected. Twos-complement addition is performed. In multiple precision arithmetic, this instruction permits the carry from the addition of low-order operands to be carried into the addition of high-order operands. C: Set if there is a carry from the most significant bit of the result; cleared otherwise. Flags: Z: Set if the result is 0; cleared otherwise.

 V: Set if arithmetic overflow occurs, that is, if both operands are of the same sign and the result is of the opposite sign; cleared otherwise.

- S: Set if the result is negative; cleared otherwise.
- D: Always cleared

H: Set if there is a carry from the most significant bit of the low-order four bits of the result; cleared otherwise.

Instruction Format:				Cycles	Opcode (Hex)	Addressing Mode dst src
	Opcode	dst src		6	12 13	r r r Ir
	Opcode	src	dst	10	14 15*	R R R IR
	Opcode	dst	src	10	16	R IM
				*This for	mat is used	in the example.

Example:

If the register named SUM contains %16, the Carry flag is set to 1, working register 10 contains %20 (32 decimal), and register 32 contains %10, the statement

ADC SUM, @R10

leaves the value %27 in register SUM.

AND dst,src Operation: dst -- dst AND src The source operand is logically ANDed with the destination operand. The result is stored in the destination. The AND operation results in a 1 bit being stored whenever the corresponding bits in the two operands are both 1s; otherwise a O bit is stored. The contents of the source are unaffected. C: Flags: Unaffected Z: Set if the result is 0; cleared otherwise. ۷: Always cleared to O. S: Set if the result bit 7 is set; cleared otherwise. H: Unaffected D: Unaffected Instruction Format: Opcode Addressing Mode Cycles (Hex) dst SIC Opcode dst 6 52 src r r 53 r Ir Opcode src dst 10 54 R R 55 IR R Opcode dst 10 56.* R IM src *This format is used in the example.

Example:

If the source operand is the immediate value %7B (01111011) and the register named TARGET contains %C3 (11000011), the statement

AND TARGET, #%7B

leaves the value %43 (01000011) in register TARGET.

BAND Bit And

BAND dst,src, BAND dst,b,sr			
Operation:	dst(0) ←- dst(0) AND src(b) or dst(b) ←- dst(b AND src(0)		
	The specified bit of the source (destination (or source). The destination. No other bits of the	resultant bit is stored i	in the specified bit of the
Flags:	C: Unaffected Z: Set if the result is 0; cleare V: Undefined S: 0 H: Unaffected D: Unaffected	d otherwise.	
Instruction Format:		Cycles	Opcode Addressing Mode (Hex) dst src
	Opcode dst b O	src 10	67* r ₀ R _b
	Opcode src b 1	dst 10	67 R _b r ₀
-		*This for	mat is used in the example.

Example:

If the register named BYTE contains %73 (01110011) and working register 3 contains %01, the statement

BAND R3, BYTE, #7

leaves the value %00 in working register 3.

BCP dst,src,b			
Operation:	dst(0) - src(b)		
	The specified bit of the source is compared to (subtracted fr The Zero flag is set if the bits are the same; otherwise it both operands are unaffected by the comparison.		
Flags:	 C: Unaffected Z: Set if the two bits are the same; cleared otherwise. V: Undefined S: 0 H: Unaffected D: Unaffected 		
Instruction Format:	<u>Cycles</u>	Opcode (Hex)	Addressing Mode <u>dst src</u>
	Opcode dst b 0 src 10	17	ro R _b
Example:	If working register 3 contains %01 and register 64 (%40) contai BCP R3,64,#0 sets the Zero flag bit in Flag register R213.	ins %FF, t	he statement
			BITC Bit Complement
BITC dst,b			
Operation:	dst(b) ←- NOT dst(b)		
	This instruction complements the specified bit within the dest other bits in the destination.	ination w	ithout affecting any
Flags:	C: Unaffected Z: Set if the result is 0; cleared otherwise. V: Undefined S: 0 H: Unaffected D: Unaffected		
Instruction Format:	Cycles	Opcode (Hex)	Addressing Mode dst
	Opcode dst b 0 8	57	۴ ^р
Example:	If working register 3 contains %FF, the statement BITC R3,#7		
	leaves the value %7F in that register.		

BITR Bit Reset				
BITR dst,b				· · · · · · · · · · · · · · · · · · ·
Operation:	dst(b) 0			
	This instruction clears the specified bit within the bits in the destination.	ne destinati	on without	affecting any other
Flags:	No flags affected			
Instruction Format:		Cycles	Opcode (Hex)	Addressing Mode dst
• •	Opcode dst b O	8	77	гb
Example:	If working register 3 contains %80, the statement BITR R3,#7		· · · · · · · · · · · · · · · · · · ·	
	leaves the value %00 in that register.	- 		
		1		
BITS Bit Set				
BITS dst,b				· · ·
Operation:	dst(b) ≪ 1		,	
	This instruction sets the specified bit within the bits in the destination.	e destinatio	on without a	affecting any other

Flags:

No flags affected

 Instruction
 Opcode
 Addressing Mode

 Format:
 0pcode
 dst

 0pcode
 dst
 1
 8
 77
 rb

Example:

If working register 3 contains %00, the statement

BITS R3,#7

leaves the value %80 in that register.

BOR dst,src,b BOR dst,b,src	· ·					
Operation:	dst(0) ←- dst(0) OR src(b) or dst(b) ←- dst(b) OR src(0)					, ,
	The specified bit of the source (c destination (or the source). The destination. No other bits of the c	resultant bit is	stored i	n the spec	ified bit	of the
Flags:	C: Unaffected Z: Set if the result is 0; cleared V: Undefined S: 0 H: Unaffected	otherwise.				
с 1	D: Unaffected	• • • • • • •	1			
Instruction Format:			Cycles	Opcode (Hex)	Addressing <u>dst</u>	Mode src
	Opcode dst b O s	BFC	10	07	rO	Rb
١	Opcode src b 1	İst	10	07*	Rb	rO
		ана стан 1919 г. – Стан	This form	at is used :	in the exam	ple.
Example:						

If register 32 (%20) contains %OF and working register 3 contains %O1, the statement

BOR 32,#7,R3

leaves the value %8F in register 32.

BTJRF Bit Test and Jump Relative on False

	If src(b) is a O, PC ← - PC + dst
	The specified bit within the source operand is tested. If it is a O, the relative addres is added to the Program Counter and control passes to the statement whose address is now i the PC; otherwise the instruction following the BIJRF instruction is executed.
Flags:	No flags affected
Instruction Format:	Opcode Addressing Mode Cycles (Hex) dst src
	Opcode src b 0 dst 16/18 [*] 37 RA r _b * 18 if jump taken, 16 if not
Example:	If working register 6 contains %7F,the statement BTJRF SKIP,R6,#7 causes the Program Counter to jump to the memory location pointed to by SKIP. The memor location must be within the allowed range of +127,-128.
	Jump Relative on True
BTJRT dst,sro	d, d
Operation:	If src(b) is a 1. PC ←- PC + dst
Operation:	If src(b) is a 1, PC ← - PC + dst The specified bit within the source operand is tested. If it is a 1, the relative address is added to the Program Counter and control passes to the statement whose address is now in the PC; otherwise the instruction following the BTJRT instruction is executed.
Operation: Flags:	The specified bit within the source operand is tested. If it is a 1, the relative address is added to the Program Counter and control passes to the statement whose address is now i
	The specified bit within the source operand is tested. If it is a 1, the relative address is added to the Program Counter and control passes to the statement whose address is now in the PC; otherwise the instruction following the BTJRT instruction is executed.
Flags:	The specified bit within the source operand is tested. If it is a 1, the relative address is added to the Program Counter and control passes to the statement whose address is now in the PC; otherwise the instruction following the BTJRT instruction is executed. No flags affected Opcode Addressing Mode
Flags:	The specified bit within the source operand is tested. If it is a 1, the relative address is added to the Program Counter and control passes to the statement whose address is now in the PC; otherwise the instruction following the BTJRT instruction is executed. No flags affected Opcode Addressing Mode Opcode src b 0pcode src b 0pcode src b

bxor bxor	dst,src,b dst,b,src										
Opera	tion:	or dst(b) - The spec of the c	∉– dst(ified t destina	ion (or :	c(O) source). The re	destination sultant bit nation are a	is stored	i in the sp	becified b	it of the
Flags	•••	Z: Set V: Unde S: O H: Unaf	fected if the fined fected fected	result is	0; cl	eared othe	rwise.	2 2 2		с. 	
Instr Forma	ruction It:	-				·		Cycles	Opcode (Hex)	Addressi dst	ing Mode src
		Opcod	e	dst b	0	SFC		10	27*	rO	Rb
		Opcod	е	src b	TI	dst		10	27	R _b	rO
						<u></u>		*This fo	ormat is use	ed in the e	example.
Examp	ole:	If worki	ng regi	ster 6 co	ntains	; %FF and w	orking regis	ter 7 cont	ains %FO, t	the stateme	ent

BXOR R6,R7,#4

leaves the value %FE in working register 6.

CALL Call Procedure

CALL dst	,						
Operation:	SP ← SP - 1 @SP ← PCL SP ← SP - 1 @SP ← PCH PC ← dst						
	instruction. I points to the f	r value use he specified irst instruc the proced	d is the add destination tion of a pro ure the Retu	iress of the address is ocedure. rn (RET) in	e first in then loaded struction c	struction f d into the P an be used	ollowing the CALL rogram Counter and to return to the
Flags:	No flags affect	ed				······································	· · · · · · · · · · · · · · · · · · ·
Instruction Format:		• • • • • • • • • • • • • • • • • • •		· · ·	Cycles	Opcode (Hex)	Addressing Mode <u>dst</u>
	Opcode	d	st	'	18	F6	DA
	Opcode	dst]		18	F4	IRR
	Opcode	dst			20	D4	IA
Examples: (1)	If the content (control regist					ontents of	the Stack Pointer
	CALL %3521			· · ·			
							ess following the 01 (%4A in %30001.

(2) If the contents of the Program Counter and Stack Pointer are the same as in Example 1, working register 6 contains %35, and working register 7 contains %21, the statement

points to the address of the first statement in the procedure to be executed.

CALL @RR6

produces the same result as Example 1 except that %49 is stored in external data memory location %3000.

%1A in %3000), and the Program Counter to be loaded with %3521. The Program Counter now

(3) If the contents of the Program Counter and Stack Pointer are the same as in Example 1, address %0040 contains %35, and address %0041 contains %21, the statement

CALL #%40

produces the same result as Example 2.

ADD Add

DD dst,src						
peration:	dst \prec- dst + src					
	The source operand is added destination. The contents o performed.	to the destination f the source are un				
lags:	 C: Set if there was a carry f Z: Set if the result is 0; cl V: Set if arithmetic overflow the result is of the oppos S: Set if the result is negat H: Set if a carry from the lo D: Always cleared to 0. 	eared otherwise. occurred, that is, if ite sign; cleared othe ive; cleared otherwise	^r both opera erwise. e.			
nstruction				Opcode	Addressi	
UI IIIQU .		1	Cycles	(Hex)	dst	ng Mode
Ut liket •	Opcode dst src	1 · · · · · · · ·	Cycles 6			ng Mode <u>src</u> r Ir
GENREL .	Opcode dst src Opcode src	dst		(Hex) 02	<u>dst</u> r	src r

Example:

If the register named SUM contains %44 and the register named AUGEND contains %11, the statement †

ADD SUM, AUGEND

leaves the value %55 in Register SUM.

CCF				
Operation:	C ≪- - NOT C		•	
•	The Carry flag is complemented; if C = 1, it is cha	nged to C =	O, and vic	e-versa.
Flags:	C: Complemented		· · · · · · · · · · · · · · · · · · ·	
-	No other flags affected	1. F.		
Instruction Format:		Cycles	Opcode (Hex)	
	Opcode	6	EF	
Example:	If the Carry flag contains a O, the statement			
	CCF changes the O to 1.			
CLR dst				······································
Operation:	dst \prec - O The destination location is cleared to O.			
Flags:	No flags affected			
Instruction Format:		Cycles	Opcode (Hex)	Addressing Mode
	Opcode dst	6	80* 81	R IR
		*This form	nat is used	in the example.
Example:	If working register 6 contains %AF, the statement			· · · · · · · · · · · · · · · · · · ·
	CLR R6			
	leaves the value O in that register.			

COM Complement

COM dst						
Operation:	dst 🛶 NOT dst					
	The contents of the destination location are complemented (ones complement); all 1 bits are changed to 0, and vice-versa.					
Flags:	 C: Unaffected Z: Set if the result is 0; cleared otherwise. Y: Always reset to 0 S: Set if the result bit 7 is set; cleared otherwise. H: Unaffected D: Unaffected 					
Instruction Format:	Opcode Addressing Mode <u>Cycles (Hex) dst</u>					
	Opcode dst 6 60* R 61 IR IR IR IR					

*This format is used in the example.

Example:

If working register 8 contains %24 (00100100), the statement

COM R8

leaves the value %DB (11011011) in that register.

CP dst,src	
Operation:	dst - src
	The source operand is compared to (subtracted from) the destination operand, and the appropriate flags are set accordingly. The contents of both operands are unaffected by the comparison.
Flags:	<pre>C: Set if a "borrow" occurred (src > dst); cleared otherwise. Z: Set if the result is 0; cleared otherwise. V: Set if arithmetic overflow occurred, cleared otherwise. S: Set if the result is negative; cleared otherwise. H: Unaffected D: Unaffected</pre>
Instruction Format:	Opcode Addressing Mode Cycles (Hex) dst src
	Opcode dst src 6 A2 r r A3 r Ir

opcode	ust src		0	AZ A3	r	Ir -
	· · · · · · · · · · · · · · · · · · ·					
Opcode	src	dst	10	A4 A5*	R	R
	[AD	R	IR
Opcode	dst	SFC	10	A6	R	IM
			*This fo	rmat is used	in the ex	kample.

Example:

If the register named TEST contains %63 , working register O contains %30 (48 decimal), and register 48 contains %63 , the statement

CP TEST, @RO

sets (only) the Z flag. If this statement is followed by "JP EQ, true_routine," the jump will be taken.

DA dst

Operation:

dst 🖛- DA dst

The destination operand is adjusted to form two 4-bit BCD digits following an addition or subtraction operation. For addition (ADD, ADC) or subtraction (SUB, SBC), the following table indicates the operation performed:

Instruction	Carry Before DA	Bits 4-7 Value (Hex)	H Flag Before DA	Bits O-3 Value (Hex)	Number Added To Byte	Carry After DA
	0	0-9	0	0-9	00	0
	0	0-8	0	A-F	06	0
	0	0-9	1	0-3	06	0
ADD	0	A-F	0	0-9	- 60	1
ADC	0	9-F	0	A-F	66	1
	0	A-F	1 '	0-3	66	1
	1	0-2	0	0-9	60	1
	1	0-2	0	A-F	66	· 1 ·
	1	0-3	1	0-3	66	1
	0	0-9	0	0-9	00 = -00	0
SUB	0	0-8	1	6-F	FA = -06	0
SBC	1	7-F	Ó	0-9	A0 = -60	1
	1 .	6-F	1	6-F	9A = -66	1

The operation is undefined if the destination operand was not the result of a valid addition or subtraction of BCD digits.

Flags:

C: Set if there was a carry from the most significant bit; cleared otherwise (see table above).
Z: Set if the result is 0; cleared otherwise.
V: Undefined

S: Set if the result bit 7 is set; cleared otherwise.

H: Unaffected

D: Unaffected

Instruction Format:		Cycles	Opcode (Hex)	Addressing Mode
	Opcode dst	6	40* 41	R IR
		*This form	nat is used	i in the example.

Example:

If working register RO contains %15 and working register R1 contains %27, the statements

ADD R1, RO DAB R1

leave %42 in working register R1.

If addition is performed using the BCD values 15 and 27, the result should be 42. The sum is incorrect, however, when the binary representations are added in the destination location using standard binary arithmetic.

+	0010	0111	7	
	0011	1100	-	<u> «</u> 3r

The DA statement adjusts this result so that the correct BCD representation is obtained.

+	0011 0000	1100 0110		
	0100	0010	=	42

CPIJE Compare Increment and Jump on Equal

CPIJE dst,src	,RA
Operation:	If dst - src = zero, PC ← - PC + RA Ir ← - Ir + 1
	The source operand is compared to (subtracted from) the destination operand. If the result is 0, the relative address is added to the Program Counter and control passes to the statement whose address is now in the Program Counter; otherwise the instruction following the CPIJE instruction is executed. In either case the source pointer is incremented by one before the next instruction.
Flags:	No flags affected
Instruction Format:	Opcode Addressing Mode <u>Cycles (Hex) dst src</u>
	Opcode src dst RA 16/18* C2 r Ir * 18 if jump taken, 16 if not
Example:	If working register 3 contains %AA, working register 5 contains %10, and register %10 contains %AA, the statement
	CPIJE R3, ars, \$
	puts the value %11 in working register 5 and then executes the same instruction again.
CPIJNE Compare Inc	rement and Jump on Non Equal
CPIJNE dst,sr	c,RA
Operation:	If dst - src ≠ zero, PC PC + RA Ir - Ir + 1
1	The source operand is compared to (subtracted from) the destination operand. If the result is not 0, the relative address is added to the Program Counter and control passes to the statement whose address is now in the Program Counter; otherwise the instruction following the CPIJNE instruction is executed. In either case, the source pointer is incremented by one before the next instruction.
Flags:	No flags affected
Instruction Format:	Opcode Addressing Mode <u>Cycles (Hex) dst src</u>
	Opcode src dst RA 16/18* D2 r Ir * 18 if jump taken, 16 if not
Exemple:	If working register 3 contains %AA, working register 5 contains %10, and register %10 contains %AA, the statement
· · · ·	CPIJNE R3,@R5,\$
	puts the value %11 in working register 5 and then executes the next instruction following this instruction.
Note:	The \$ refers to the address of the first byte of the instruction currently being executed.

DEC Decrement

DEC dst Operation:	dst 🛶- dst - 1				
	The contents of the destinati	ion operand are decr	emented by one	•	
Flags:	C: Unaffected Z: Set if the result is 0; c V: Set if arithmetic overflo S: Set if result is negative H: Unaffected D: Unaffected	ow occurred; cleared			
Instruction Format:			Cycles	Opcode (Hex)	Addressing Mode
	Opcode dst		6	00 [*] 01	R IR
		· ·	*This for	mat is use	d in the example.

Example:

If working register 10 contains %2A, the statement

DEC R10

leaves the value %29 in that register.

DECW dst	
Operation:	dst ←- dst - 1
	The contents of the destination location (which must be an even address) and the operand following that location are treated as a single 16-bit value which is decremented by one.
Flags:	 C: Unaffected Z: Set if the result is 0; cleared otherwise. V: Set if arithmetic overflow occurred; cleared otherwise. S: Set if the result is negative; cleared otherwise. H: Unaffected D: Unaffected
Instruction Format:	Opcode Addressing Mode <u>Cycles (Hex) dst</u>
	Opcode dst 10 80 RR 81* IR
	*This format is used in the example.
Example:	If working register O contains %3O (48 decimal) and registers 48-49 contain the value %FAF3, the statement DECW @RO
	leaves the value %FAF2 in registers 48 and 49.
	Disable Interrupts
DI	
Operation:	SMR (0) ← 0
	Bit O of control register 222 (the System Mode register) is cleared to O. All interrupts are disabled; they can still set their respective interrupt status latches, but the CPU will not directly service them.
Flags:	No flags affected
Instruction Format:	Opcode <u>Cycles (Hex)</u>
	Opcode 6 8F
Example:	If control register 222 contains %01, that is, interrupts are enabled, the statement DI

Divide (Unsigned)

DIV dst.src	
Operation:	dst÷src dst (UPPER) ←- REMAINDER dst (LOWER) ←- QUOTIENT
	The destination operand (16 bits) is divided by the source operand (8 bits). The quotiend (8 bits) is stored in the lower half of the destination. The remainder (8 bits) is stored in the upper half of the destination. When the quotient is ≥2 ⁸ , the numbers stored in the upper and lower halves of the destination for quotient and remainder are incorrect. Both operands are treated as unsigned integers.
Flags:	C: Set if V is set and quotient is between 2 ⁸ and 2 ⁹ - 1; cleared otherwise. Z: Set if divisor or quotient = 0; cleared otherwise. V: Set if quotient is ≥ 2 ⁸ or divisor = 0; cleared otherwise. S: Set if MSB of quotient = 1; cleared otherwise. H: Unaffected D: Unaffected
Instruction Format:	Opcode Addressing Mode <u>Cycles (Hex) dst src</u>
	Opcode src dst 28/12* 94** RR R 28/12* 95 RR IR 28/12* 96 RR IM
I	* 12 if divide by zero is attempted ** This format is used in the example
Example:	If working register pair 6-7 (dividend) contains %10 in register 6 and %03 in register 7, and working register 4 (divisor) contains %40, the statement DIV RR6,R4
	leaves the value %40 in working register 7 (quotient) and the value %03 in working register


6 (remainder).

DJNZ r,dst				
Operation:	r ←- r -1 If r ≠ 0, PC ←- PC + dst			
	The working register being register are not 0 after dec and control passes to the st of the relative address is taken to be the address of working register counter rea DJNZ statement.	rementing, the relative ac atement whose address is n +127 to -128, and the orig the instruction byte foll	ldress is added to ow in the Program (jinal value of the owing the DJNZ st	the Program Counte: Counter. The rang Program Counter is atement. When the
Flags:	No flags affected	J.		· · · · · · · · · · · · · · · · · · ·
Instruction Format:		Cycles	Opcode (Hex)	Addressing Mode
	r Opcode dst	12 if jump taker 10 if jump not t	r = 0 to	F
Example:	DJNZ is typically used to co moved from one buffer area in o Load 12 into the counter (o Set up the loop to perform o End the loop with DJNZ	n the register file to ano (working register 6)		
	LD R6,#12 LOOP: LD R9,OLDBUF (R6) LD NEWBUF (R6),R9 DJNZ R6,LOOP	!Load Counter! !Move one byte to! !New location! !Decrement and ! !Loop until counter = O!		

The working register being used as a counter must be one of the registers OO-CF. Using one of the $\rm I/O$ ports, control or peripheral registers will have undefined results.


El Enable Interrupts

EI	
Operation:	SMR (0) 🛶 1
	Bit O of control register 22O (the System Mode register) is set to 1. This allows any interrupts to be serviced when they occur (assuming they have highest priority) or, if their respective interrupt status latch was previously enabled by its interrupt, then its interrupt can also be serviced.
Flags:	No flags affected
Instruction Format:	Opcode Cycles (Hex) Opcode 6 9F
Example:	If control register 222 contains %00, (i.e., interrupts are disabled), the statement EI sets control register 222 to %01, enabling all interrupts.
ENTER	
Enter	
ENTER	
Operation:	$SP \iff SP - 2$ $@SP \iff IP$ $IP \iff PC$ $PC \iff @IP$ $IP \iff IP + 2$ This instruction is useful for the implementation of threaded-code languages. The contents of the Instruction Pointer are pushed onto the stack. The value in the Program Counter is then transferred to the Instruction Pointer. The program memory word pointed to by the Instruction Pointer is loaded into the Program Counter. The Instruction Pointer is then incremented by two.
Flags:	No flags affected
Instruction Format:	Opcode Cycles (Hex) Opcode 20 1F
•	



EXIT Exit (Continued)

Example:



Note:

The examples for ENTER, EXIT, and NEXT illustrate how these instructions could actually be used together in a program.

INC Increment

INC dst				
Operation:	dst ≪- dst + 1			i.
	The contents of the destination operand are incremen	nted by one.	· 、	
Flags:	 C: Unaffected Z: Set if the result is 0; cleared otherwise. V: Set if arithmetic overflow occurred; cleared otherwise S: Set if the result is negative; cleared otherwise H: Unaffected D: Unaffected 			
Instruction Format:		Cycles	Opcode (Hex)	Addressing Mode <u>dst</u>
	dst Opcode	6	rE [*] r = 0 to	r F
	Opcode dst	6	20 21	R IR
		*This form	nat is used	in the example.
Example:	If working register 10 contains %2A, the statement	r		<u> </u>
	INC R10			
	leaves the value %2B in that register.			

INCW dst				
Operation:	dst 🖛- dst + 1			
	The contents of the destination (which must be an location are treated as a single 16-bit value which			
Flags:	 C: Unaffected Z: Set if the result is 0; cleared otherwise. V: Set if arithmetic overflow occurred; cleared of S: Set if the result is negative; cleared otherwill H: Unaffected D: Unaffected 			
Instruction Format:		Cycles	Opcode (Hex)	Addressing Mode dst
· ·	Opcode dst	10	A0* A1	RR IR
		*This for	mat is used	in the example.
Example:	If working register pair O-1 contains the value %	FAF3, the sta	atement	

INCW RRO


leaves the value %FAF4 in working register pair 0-1.

IRET Interrupt Return

	IRET (Normal)	IRET (Fast)			· · · · · · · · · · · · · · · · · · ·
Operation:	Flags ← - @SP SP ← - SP + 1 PC ← - @SP SP ← - SP + 2 SYM(0) ← 1	PC ←→ IP Flag ←- Flag' FIS ←- O			
	This instruction is issued at register and the Program Count Normal IRET is executed only register R213) is cleared. interrupt is being serviced.	er. It also reenables if the Fast Interrup	s global int ot Status t	terrupts. Dit (FIS,	bit 1 of the Flags
Flags:	All flags are restored to orig	ginal settings (before	interrupt o	occurred).	en en en en en en en en en en en en en e
Instruction Format:	IRET (Normal) Opcode IRET (Fast)		<u>Cycles</u> 16 Cycles	Opcode (Hex) BF Opcode (Hex)	
	Opcode		6*	BF	in the example.

Example:

In the figure below, the Instruction Pointer is initially loaded with %100 in the main program before interrupts are enabled. When an interrupt occurs; the Program Counter and Instruction Pointer are swapped. This causes the Program Counter to jump to address %100 and the Instruction Pointer to keep the return address. The last instruction in the service routine normally is a Jump to IRET at address %F. This causes the Instruction Pointer to be loaded with %100 "again" and the Program Counter to jump back to the main program. Now the next interrupt can occur and the Instruction Pointer is still correct at %100.



Note:

For the Fast Interrupt example above, if the last instruction is not a Jump to IRET, then care must be taken with the order of the last two instructions. The instruction IRET cannot be immediately preceded by a clear of interrupt status (such as a reset of the Interrupt Pending register).

JP cc,dst JP dst							
Operation:	If cc is true,	PC 🛶 dst					
	specified by "	cc" is true;		l to the destinat instruction follo tion codes.			
		ed register pa		tents of the Prog en passes to the			
Flags:	No flags affect	ed	<u> </u>	1999 - 1999 -			
Instruction Format:				Cycles	Opcode (Hex)	Addressing Mod	te
Conditional	cc Opcode	dst		10/12*	ccD ^{**} cc = 0	DA to F	
Unconditional	Opcode	dst		10	30	IRR	
				. [*] 12 if jur ^{**} This form	np taken, ' nat is used	10 if not d in the example	
Example:	If the Carry fl	ag is set to 1,	, the statement				

JP C,%1520

replaces the contents of the Program Counter with %1520 and transfers control to that location. Had the Carry flag not been set, control would have fallen through to the statement following the JP.

JR Jump Relative

JR cc,dst	
Operation:	If cc is true, PC ← - PC + dst
	If the condition specified by "cc" is true, the relative address is added to the Progra Counter and control passes to the statement whose address is now in the Program Counter otherwise, the instruction following the JR instruction is executed. (See section 5.3 for list of condition codes.) The range of the relative address is ± 127 , ± 128 , and the origina value of the Program Counter is taken to be the address of the first instruction byt following the JR statement.
Flags:	No flags affected
Instruction Format:	Opcode Addressing Mode <u>Cycles (Hex) dst</u>
	$\begin{array}{ccc} cc & 0pcode \\ \hline dst & 10/12^{*} & ccB & RA \\ cc = 0 & to F \\ \end{array}$
	* 12 if jump taken, 10 if not
Example:	If the result of the last arithmetic operation executed is negative, then the four followin statements (which occupy a total of seven bytes) are skipped with the statement
	JR MI,\$+9
	If the result is not negative, execution continues with the statement following the JR. short form of a jump to label LO is

JR LO

where LO must be within the allowed range. The condition code is "blank" in this case, and JR has the effect of an unconditional JP instruction.

Note:

The \$ refers to the address of the first byte of the instruction currently being executed.

LD dst,src

Operation:

ion: dst 🛶 src

No flags affected

The contents of the source are loaded into the destination. The contents of the source are unaffected.

Flags:

					`	,		
Instruction Format:					Cycles	Opcode (Hex)	Addressi <u>dst</u>	ng Mode <u>src</u>
	dst Opcode	SFC			6 6	rC r8	r r	IM R
	src Opcode	dst			6	r9 r=O to	R	r
	Opcode	dst src			6 6	C7 D7	r Ir	Ir r
	Opcode	SFC	dst		10 10	E4 .E5	R R	R IR
	Opcode	dst	SFC		10 10	E6 D6	R IR	IM IM
	Opcode	src	dst		10	F5	IR	R
	Opcode	dst src	x		10	87	r	×(r)
	Opcode	src dst	×	· · ·	10	97*	x(r)	r
				·	*This for	mat is used	in the ex	ample.

Example:

If working register 0 contains % 08 (11 decimal) and working register 10 contains % 83, the statement

LD 240(RO),R10

loads the value \$83 into register 251 (240 +11). The contents of working register 10 are unaffected by the load.

) B d Bit		, ¹ .					• •	,	
ldb Ldb	dst,src,b dst,b,src			-	÷		-	-		
Opera	ation:	dst(O) ←- s or dst(b) ←- s		Р. ₁ .						
		source is l	d bit of the loaded into are affected.	the sp	ecified t	it of the				0 of the s of the
Flag	5:	No flags aff	ected				· · · · · · · · · · · · · · · · · · ·			
Inst Fo rm a	ruction at:						Cycles	Opcode (Hex)	Address dst	ing Mode <u>src</u>
		Opcode	dst b	0	SFC		10	47	rO	Rb
		Opcode	src b	1	dst		10	47	Rb	rO
Exam	ple:	If working r	egister 3 con	tains %	600 and wo	rking regis	ter 5 cont	ains %FF,	the statem	ent ·

LDB R3,R5,#7

leaves the value %01 in working register 3.

LDE/LDC dst,src

Operation: dst -- src

No flags affected

This instruction is used to load a byte from program or data memory into a working register or vice-versa. The contents of the source are unaffected.

Flags:

			Cycles	Opcode (Hex)		g Mode src
dst src			12	C3	r	Irr
src dst			12	D3**	Irr	r
dst src	XS		18	Ε7	r	xs(rr)
src dst	XS	•	18	F7	xs(rr)	r
dst src*	×1L	×1 _H	20	Α7	Г	xl(rr)
src dst*	x1,	×1 _H	20	В7	x1(rr)	r
dst 0000	DAL	DAH	20	A7	Г	DA Program
src 0000	DAL	DAH	_20	B7	DA	r) Memory
dst 0001	DA	DA H	20	A7	r	DA Data
src 0001	DAL	DA _H	20	B7	DA	r) Memory
	src dst dst src dst src* src dst output output dst 0000 src 0000 dst 0000	src dst dst src src dst dst src* src dst* src dst* src dst src dst src dst src dst dst 0000 DA L dst 0001 DA L	src dst dst src src dst dst src dst src* x1_L x1_H src dst* x1_L x1_H dst 0000 DA_L DA_H src 0001 DA_L DA_H	dstsrc12srcdst12dstsrcxs18srcdstxs18dstsrc* $x1_L$ $x1_H$ 20srcdst* $x1_L$ $x1_H$ 20dst0000DADA_H20src0000DALDA_H20src0000DADA20dst0001DADA20	Cycles(Hex)dstsrc12C3srcdst12D3**dstsrcxs18E7srcdstxs18F7dstsrc* x_1 x_1 20A7srcdst*x1 x_1 P3dst0000DADADAA7src0000DADAP3P3dst0001DADAP420P3	Cycles(Hex)dstdstsrc12C3rsrcdst12D3**Irrdstsrcxs18E7rdstsrcxs18F7xs(rr)dstsrc* $x1_L$ $x1_H$ 20A7rsrcdstx1L $A1_H$ 20B7x1(rr)dst0000DADADA20A7rsrc0000DADA20A7rdst0001DADA20A7r

**This format is used in the example.

Example:

If the working register pair 6-7 contains %404A and working register 2 contains %22, the statement

LDE @RR6,R2

will load the value %22 into data memory location %404A.

Note:

LDE refers to data memory. LDC refers to program memory.

The assembler makes Irr or rr even for program memory and odd for data memory. In the example above, the assembler produces this code: D3 27.

LDED/LDCD Load Memory and Decrement

LDED/LDCD dst,s	rc
Operation:	dst ←- src rr ←- rr -1
	This instruction is used for user stacks or block transfers of data from program or data memory to the register file. The address of the memory location is specified by a working register pair. The contents of the source location are loaded into the destination location. The memory address is then decremented. The contents of the source are unaffected.
Flags:	No flags affected
Instruction Format:	Opcode Addressing Mode <u>Cycles (Hex) dst src</u>
	Opcode dst src 16 E2 r Irr
Example:	If working register pair 6-7 contains %30A3 and data memory locations %30A2 and %30A3 contain %22BC, the statement
	LDED R2, @RR6
	loads the value %BC into working register 2 and the value %30A2 into working register pair 6-7. A second statement
	LDED R2, @RR6
	loads the value %22 into working register 2 and the value %30A1 into working register pair 6-7.
Note:	LDED refers to data memory. LDCD refers to program memory.
	The assembler makes Irr even for program memory and odd for data memory. In the example above, the assembler produces this code: E2 27.
	This instruction is the equivalent of a POPUD with the stack in memory rather than in the register file.
· 2	
1	

Operation: dst - src rr →- rr + 1 This instruction is used for user stacks or block transfers of data from program or data memory to the register file. The address of the memory location is specified by a working register pair. The contents of the source location are loaded into the destination location. The memory address is then incremented automatically. The contents of the source are unaffected. Flags: No flags affected Instruction Format: Opcode Addressing Mode Cycles (Hex) dst SIC Opcode dst 16 Ε3 Irr src r Example: If working register pair 6-7 contains %30A2 and program memory locations %30A2 and %30A3 contain %22BC, the statement LDCI R2.@RR6

loads the value %22 into working register 2, and working register pair 6-7 is incremented to %30A3. A second

LDCI R2,@RR6

loads the value %BC into register 2, and working register pair 6-7 is incremented to %30A4.

Note:

LDEI/LDCI dst.src

LDEI refers to data memory. LDCI refers to program memory.

The assembler makes Irr even for program memory and odd for data memory. In the example above, the assembler produces this code: E3 26.

This instruction is the equivalent of a POPUI with the stack in memory rather than the register file.

LDEPD/LDCPD Load Memory with Pre-Decrement


LDEPD/LDCPD	dst,src
Operation:	rr ← rr - 1 dst ← - src
· .	This instruction is used for block transfers of data to program or data memory from the register file. The address of the memory location is specified by a working register pair and is first decremented. The contents of the source location are loaded into the destination location. The contents of the source are unaffected.
Flags:	No flags affected
Instruction Format:	Opcode Addressing Mode <u>Cycles (Hex) dst src</u>
	Opcode src dst 16 F2 Irr r
Example:	If working register pair 6-7 contains %404B and working register 2 contains %22 (34 decimal), the statement
	LDEPD @RR6,R2
	loads the value %22 into data memory location %404A and the value %404A into working register pair 6-7.
Note:	LDEPD refers to data memory. LDCPD refers to program memory.
	The assembler makes Irr even for program memory and odd for data memory.
	This instruction is the equivalent of a PUSHUD with the stack in memory rather than the register file.

ı

LDEPI/LDCPI	t,src
Operation:	rr ← rr + 1 dst ← src
	This instruction is used for block transfers of data to program or data memory from the register file. The address of the memory location is specified by a working register pai and is first incremented. The contents of the source location are loaded into the destination location. The contents of the source are unaffected.
Flags:	No flags affected
Instruction Format:	Opcode Addressing Mode <u>Cycles (Hex) dst src</u>
	Opcode src dst 16 F3 Irr r
Example:	If working register pair 6-7 contains %404A and working register 2 contains %22 (3 decimal), the statement
	LDEPI @RR6,R2
	loads the value %22 into external data memory location %404B and the value %404B int working register pair 6-7.
Note:	LDEPI refers to data memory. LDCPI refers to program memory.
	The assembler makes Irr even for program memory and odd for data memory.
	This instruction is the equivalent of a PUSHUI with the stack in memory rather than th register file.

LDW Load Word

			•		
LDW dst,src		· ,			
Operation:	dst 🖛 src				
	The contents of the source (a word) are loaded in source are unaffected.	to the dest	ination.	The content	s of th
Flags:	No flags affected	· · ·			×.
Instruction Format:		Cycles	Opcode (Hex)	Add ress io	ng Mode <u>src</u>
	Opcode src dst	10 10	C4 C5	RR RR	RR IR
	Opcode dst src	12 *Ihis fo	C6 [*]	RR ed in the ex	IML
Example:	If the source operand is the immediate value %5AA5,	<u> </u>			
	LDW RR6,#%5AA5			,	
	leaves the value %5A in working register 6 and the	value %A5 i	n working	register 7.	
MULT Multiply (Un	signed)	· · ·			
MULT dst,src					- 1 x
Operation:	dst 🖛 dst x src				
	The 8-bit destination operand (even register of source operand (8 bits) and the product (16 bits) by the destination address. Both operands are trea	is stored i	n the reg	ister pair	
Flags:	 C: Set if result is > 255; cleared otherwise. Z: Set if the result is 0; cleared otherwise. V: Cleared S: Set if MSB of the result is a 1; cleared otherw H: Unaffected D: Unaffected 	wise.	· · · · · · · · · · · · · · · · · · ·		
Instruction Format:		Cycles	Opcode (Hex)	Addressi dst	ng Mode src
	Opcode src dst	24 24 24	84* 85 86	RR RR RR ed in the ex	R IR IM
Example:	If working register 6 contains %40 (64 decimal) decimal), the statement	and working	j register	4 contains	%42 (6
	MULT RR6, R4				
* *	leaves the value %10 in working register 6 and % decimal).	80 in worki	ng regist.	er 7 (%1080	is 422



Note:

The examples for ENTER, EXIT, and NEXT illustrate how they could actually be used together in a program.

NOP No Operation

NOP

Operation:

No action is performed by this instruction. It is typically used for timing delays.

Flags:	No flags affected		
Instruction Format:	Opcode	<u>Cycles</u> 6	Opcode (Hex) FF
OR Logical OR			
OR dst,src	· · ·		in a contra contra contra contra contra contra contra contra contra contra contra contra contra contra contra c
Operation:	dst 🛶 dst OR src	· · ·	
	The source operand is logically ORed with in the destination. The contents of the sou a 1 bit being stored whenever either of t otherwise a 0 bit is stored.	irce are unaffected	 The OR operation results
Flags:	 C: Unaffected Z: Set if the result is 0; cleared otherwis V: Always cleared to 0 S: Set if the result bit 7 is set; cleared H: Unaffected D: Unaffected 		
Instruction Format:		Cycles	Opcode Addressing Mode (Hex) dst src

at :				Opcode	Addressing Mode	
			Cycles	(Hex)	dst	SIC
	Opcode dst src		6 6	42 43	r r	r Ir
	Opcode src	dst	10 10	44 45	R R	R IR
	Opcode dst	STC	10	46*	R	IM
		-	*This for	nat is used	d in the e	ample.

Example:

If the source operand is the immediate value %7B (01111011) and the register named TARGET contains %C3 (11000011), the statement

OR TARGET, #%7B

leaves the value %FB (11111011) in register TARGET.

POP dst	
Operation:	dst ≪ - @SP SP ≪- SP + 1
	The contents of the location addressed by the Stack Pointer are loaded into the destination. The Stack Pointer is then incremented by one.
Flags:	No flags affected
Instruction Format:	Opcode Addressing Mode Cycles (Hex) dst
	Opcode dst 10 50 R 10 51* IR
·	*This format is used in the example.
Example:	If the Stack Pointer (control registers 216-217) contains %1000, external data memory location %1000 contains %55, and working register 6 contains %22 (34 decimal), the statement POP @R6
	loads the value %55 into register 34. After the POP operation, the Stack Pointer contains %1001.
	POPUD Pop User Stack (Decrementing)
POPUD dst,src	
Operation:	dst ≪- src IR ≪- IR - 1
	This instruction is used for user-defined stacks in the register file. The contents of the register file location addressed by the user Stack Pointer are loaded into the destination. The user Stack Pointer is then decremented.
Flags:	No flags affected
Instruction Format:	Opcode Addressing Mode <u>Cycles (Hex) dst src</u>
	Opcode src dst 10 92 R IR
Example:	If the user Stack Pointer (register %42, for example) contains %80 and register %80 contains 5A, the statement
	POPUD R2,8%42
	loads the value %5A into working register 2. After the POP operation, the user Stack Pointer contains %7F.


POPUI Pop User Stack (Incrementing)

POPUI dst,src					
Operation:	dst ←- src IR ←- IR + 1				
	This instruction is used for user-defined register file location addressed by the us The user Stack Pointer is then incremented	er Stack Pointer are			
Flags:	No flags affected	******			
Instruction Format:		Cycles	Opcode (Hex)	Addressing dst_	Mode src
,	Opcode src dst	10	93	R	IR
Example:	If the user Stack Pointer (register %42, fo %5A, the statement	or example) contains	%80 and re	egister %80 co	ontains
	POPUI R2,@%42	an an an an an an an an an an an an an a			
	loads the value %5A into working registe Pointer contains %81.	er 2. After the PO	DP operati	on, the user	Stack
PUSH ^{Push}				:	
PUSH src		х.			
Operation:	SP ←- SP - 1 @SP ←- src				
	The contents of the Stack Pointer are d loaded into the location addressed by t element to the top of the stack.				
Flags:	No flags affected				
Instruction Format:		Cycles	Opcode (Hex)	Addressing src	Mode
	Opcode src	10 Internal stack 12 External stack	70*	R	
		12 Internal stack 14 External stack	71	IR	
- 1. 					
		*This fo	rmat is us	ed in the exa	mple.
Example:	If the Stack Pointer contains %1001, the s		rmat is us	ed in the exa	mple.
Example:	If the Stack Pointer contains %1001, the s PUSH FLAGS		rmat is us	ed in the exa	mple.

PUSHUD dst,src				
Operation:	IR ← IR - 1 dst ← src	ţ		
	This instruction is used for user-defined stacks in the rec Pointer is decremented, then the contents of the source are location addressed by the decremented user Stack Pointer.			ser Stack ster file
Flags:	No flags affected	<u>.</u>		
Instruction Format:	<u>Cycles</u>	Opcode (Hex)	Addressi dst	ng Mode <u>src</u>
	Opcode dst src 10	82	IR	R
Example:	If the user Stack Pointer (%42, for example) contains %81, the	statement		
	PUSHUD @%42,R2			
	stores the contents of working register 2 in location %80. user Stack Pointer contains %80.	After the f	PUSH operal	ion, the
· · · ·				·* .
			PU	SHU
	Push U	ser Stack	(Increm	enting
Push User Stack	(Teasantian)			
	(Incrementing)			
PUSHUI dst,src			<u></u>	
	IR ← IR + 1 dst ← src		<u> </u>	
	IR ← - IR + 1			
PUSHUI dst,src Operation: Flags:	<pre>IR ← IR + 1 dst ← src This instruction is used for user-defined stacks in the rec Pointer is incremented, then the contents of the source are</pre>			
Operation: Flags: Instruction	IR ← IR + 1 dst ← src This instruction is used for user-defined stacks in the req Pointer is incremented, then the contents of the source are location addressed by the incremented user Stack Pointer.			ster file
Operation: Flags: Instruction	<pre>IR ←- IR + 1 dst ←- src This instruction is used for user-defined stacks in the rec Pointer is incremented, then the contents of the source are location addressed by the incremented user Stack Pointer. No flags affected</pre>	loaded into	Addressi	ster file
	IR ← IR + 1 dst ← src This instruction is used for user-defined stacks in the rec Pointer is incremented, then the contents of the source are location addressed by the incremented user Stack Pointer. No.flags affected Qpcode dst src 10 If the user Stack Pointer (%42, for example) contains %81, the	Opcode (Hex) 83	Addressi	ng Mode <u>src</u>
Operation: Flags: Instruction Format:	IR < IR + 1 dst < src This instruction is used for user-defined stacks in the rec Pointer is incremented, then the contents of the source are location addressed by the incremented user Stack Pointer. No.flags affected <u>Cycles</u> Opcode dst src 10	Opcode (Hex) 83 statement	Addressi <u>dst</u> IR	ng Mode <u>src</u> R

RCF Reset Carry Flag

No other flags affected Instruction Format: Dpcode 6 CF RET Return RET Operation: PC @SP SP SP + 2 This instruction is normally used to return to the previously executing procedu of a procedure entered by a CALL instruction. The contents of the location add Stack Pointer are popped into the Program Counter. The next statement exec addressed by the new contents of the Program Counter.	
Flags: C: Cleared to 0 No other flags affected Instruction Format: Opcode Opcode (Hex) Opcode 6 CF RET Return PC @SP SP SP + 2 SP SP + 2 This instruction is normally used to return to the previously executing procedu of a procedure entered by a CALL instruction. The contents of the location add Stack Pointer are popped into the Program Counter. The next statement exec addressed by the new contents of the Program Counter.	
No other flags affected Instruction Format: Opcode Cycles Cycles Cycles CF 6 CF RET Return RET Operation: PC @SP SP SP + 2 This instruction is normally used to return to the previously executing procedu of a procedure entered by a CALL instruction. The contents of the location add Stack Pointer are popped into the Program Counter. The next statement exec addressed by the new contents of the Program Counter.	
Instruction Format:	
Format:	
RET Return RET Operation: PC @SP SP SP + 2 This instruction is normally used to return to the previously executing procedur of a procedure entered by a CALL instruction. The contents of the location add Stack Pointer are popped into the Program Counter. The next statement exec addressed by the new contents of the Program Counter.	
RET Operation: PC ←- @SP SP ←- SP + 2 This instruction is normally used to return to the previously executing procedure of a procedure entered by a CALL instruction. The contents of the location add Stack Pointer are popped into the Program Counter. The next statement exec addressed by the new contents of the Program Counter.	
RET Operation: PC ←- @SP SP ←- SP + 2 This instruction is normally used to return to the previously executing procedure of a procedure entered by a CALL instruction. The contents of the location add Stack Pointer are popped into the Program Counter. The next statement exec addressed by the new contents of the Program Counter.	
RET Operation: PC ←- @SP SP ←- SP + 2 This instruction is normally used to return to the previously executing procedu of a procedure entered by a CALL instruction. The contents of the location add Stack Pointer are popped into the Program Counter. The next statement exec addressed by the new contents of the Program Counter.	· · ·
RET Operation: PC ←- @SP SP ←- SP + 2 This instruction is normally used to return to the previously executing procedu of a procedure entered by a CALL instruction. The contents of the location add Stack Pointer are popped into the Program Counter. The next statement exec addressed by the new contents of the Program Counter.	
Operation: PC ←- @SP SP ←- SP + 2 This instruction is normally used to return to the previously executing procedu of a procedure entered by a CALL instruction. The contents of the location add Stack Pointer are popped into the Program Counter. The next statement exec addressed by the new contents of the Program Counter.	
SP → - SP + 2 This instruction is normally used to return to the previously executing procedu of a procedure entered by a CALL instruction. The contents of the location add Stack Pointer are popped into the Program Counter. The next statement exec addressed by the new contents of the Program Counter.	
of a procedure entered by a CALL instruction. The contents of the location add Stack Pointer are popped into the Program Counter. The next statement exec addressed by the new contents of the Program Counter.	
Flags: No flags affected	ressed by th
Instruction Format: Opcode Cycles (Hex)	······
Opcode 14 AF	
Example: If the Program Counter contains %3584, the Stack Pointer contains %20 data memory location %2000 contains %18, and location %2001 contains %85, then	
RET	
leaves the value %2002 in the Stack Pointer and %1885, the address of the next in the Program Counter.	
	instruction



leaves the value %11 (00010001) in that register and the Carry and Overflow flags are set to 1.

RLC **Rotate Left Through Carry**

RLC dst

Operation:	dst (0) ←- C C ←- dst (7) dst (n + 1) ←- dst (n) n = O - 6			
	The contents of the destination operand wit position. The initial value of bit 7 replac Carry flag replaces bit 0.			
		0		
Flags:	 C: Set if the bit rotated from the most signi Z: Set if the result is 0; cleared otherwise. V: Set if arithmetic overflow occurred, that during rotation; cleared otherwise. S: Set if the result bit 7 is set; cleared ot H: Unaffected D: Unaffected 	is, if the si		
Instruction Format:		Cycles	Opcode (Hex)	Addressing Mode
	Opcode dst	6	10* 11	R IR
		*This for	rmat is used	in the example.
Example:	If the Carry flag is cleared to 0 and the re the statement			

RLC SHIFTER

sets the Carry and Overflow flags to 1 and leaves the value %1E (00011110) in SHIFTER.


	1								
RR dst			. ,						
Operation:	C ←- dst (O) dst (7) ←- dst dst (n) ←- dst		= 0 - 6			к			
	The contents of value of bit O i						ition.	The in	itia
			7	0					
Flags:	during rotat	result is O hmetic ove ion; clear		erwise. d, that is,	if the sid				
	D: Unaffected			- ,					
Instruction Format:	£	1	<u> </u>		Cycles	Opcode (Hex)		essing M dst	ode
	Opcode	dst			6 6	E0* E1	e geste	R IR	
				Ň	*This for	mat is used	in the	exampl	e.
Example:	If the contents	of registe	r 6 are %31 (0	00110001), the	e statemeni	÷			
	RR R6								
	sets the Carry bit 7 now equals						registe	er 6.	Since

RRC Rotate Right Through Carry

RRC dst

Operation: $dst (7) \leftarrow C$ $C \leftarrow - dst (0)$ $dst (n) \leftarrow - dst (n + 1) n = 0 - 6$

The contents of the destination operand and the Carry flag are rotated right one bit position. The initial value of bit 0 replaces the Carry flag; the initial value of the Carry flag replaces bit 7.



Flags:

.

C: Set if the bit rotated from the least significant bit position was 1, i.e., bit 0 was 1.
Z: Set if the result is 0; cleared otherwise.
V: Set if arithmetic overflow occurred, that is, if the sign of the destination changed during rotation; cleared otherwise.

- S: Set if the result bit 7 is set; cleared otherwise.
- H: Unaffected
- D: Unaffected

Instruction Format:		、 、	Cycles	Opcode (Hex)	Addressing Mode <u>dst</u>
	Opcode dst		6	co*	R
			6	C1,	IR
			*This for	mat is used	d in the example.

Example:

If the contents of the register named SHIFTER are \mbox{DD} (11011101), and the Carry flag is cleared to 0, the statement

RRC SHIFTER

sets the Carry and Overflow flags to 1 and leaves the value %6E (01101110) in the register.

SB0	
Operation:	BANK 🖛 O
•	This instruction causes the Bank Address flag (bit O) of Flag register 213 to be cleared to O.
Flags:	No flags affected
Instruction Format:	Opcode <u>Cycles (Hex)</u>
	Opcode 6 4F
	SB1 Set Bank 1
581	
Operation:	BANK 🖛 1
	This instruction causes the Bank Address flag (bit O) of Flag register 213 to be set to 1.
Flags:	No flags affected
Instruction Format:	Opcode <u>Cycles</u> (Hex)
	Opcode 6 5F

SBC Subtract With Carry

	destination of are unaffecte operand to th permits the o	perand and the ed. Subtracti ne destination carry ("borrow"	with the sett result is store on is performe operand. In ') from the sub n-order operands	d in the d d by addin multiple p traction c	estination ng the to precision	n. The con wos complem arithmetic	tents of t ment of t , this in	the source he source hstruction
lags:	Z: Set if th V: Set if ar the sign S: Set if th	e result is O; ithmetic overf of the result i e result is nec	i (src > dst); c cleared otherwi low occured, th is the same as t jative; cleared	se. at is, if he sign of otherwise.	the operative the source		otherwise	
Instruction		t; set otherwis	se, indicating a		·.	Opcode	Addressi	ing Mode
	the resul	t; set otherwis			Cycles	Opcode (Hex)	Address dst	ing Mode <u>src</u>
	the resul	t; set otherwis			·.			-
	the resul D: Always se	t; set otherwis t to 1.			<u>Cycles</u> 6	(Hex) 32	dst r	src r
	the resul D: Always se	t; set otherwis t to 1.	se, indicating a		<u>Cycles</u> 6 6 10	(Hex) 32 33* 34	dst r r R	r Ir R

SBC MINUEND, @R10

leaves the value %10 in register MINUEND.

SCF	, ,							
Operation:	C → - 1	1						•
	The Carry flag	is set to	1, regardl	ess of	its previ	ous value.	· · ·	- 1 1
Flags: C:	Set to 1							· · · · · · · · · · · · · · · · · · ·
	No other flags	affected		r			-	
Instruction								····
Format:	·		ан 1. 1.	,		Cycles	Opcode (Hex)	
2	Opcode			-		6	DF	
	. 1							
							Chist I	SRA
	<u>.</u>						Shint	Right Arithmetic
SRA dst			·	· .				
Operation:	dst (7) ↔- ds C ↔- dst (0) dst (n) ↔- ds		n = 0 - 6					
	An arithmetic replaces the C into bit posit	arry flag.						ion operand. Bit O lue is also shifted
		[7 6			0		
				<u> </u>		-		
	*		A A	£				
<u></u>	C . C.L. (C.L.)	L:1		1 +				
Flags:	Z: Set if the	result is				nt bit posi	tion was I,	i.e., bit O was 1.
	 V: Always cle S: Set if the H: Unaffected D: Unaffected 	result is	negative;	cleared	otherwise	2.		
Instruction Format:					<u></u>	Cycles	Opcode (Hex)	Addressing Mode dst
	Opcode	dst				6 6	D0*) D1	R IR
						*This for	mat is used	in the example.
Example:	If the registe	r named SH1	IFTER conta	ins %B8	(10111000]), the sța	itement	
	SRA SHIFT	ER						
	clears the Car Sign flag is s		0 and leav	es the	value %DC	(11011100)) in the reg	ister SHIFTER. The

SRP/SRP0/SRP1 Set Register Pointer

SRP/SRP0/SRP1	src			
Operation:		()		
~	If src (1) = 1 and src (0) = 0 then: RPO (3-7) $-$ s	rc (3-7)		
	If src (1) = 0 and src (0) = 1 then: RP1 (3-7) \leftarrow s	rc (3-7)		
	If src (1) = 0 and src (0) = 0 then: RPO (4-7) ← - s RPO (3) ← - 0 RP1 (4-7) ← - s RP1 (3) ← 1			
	The source data bits 1 and 0 determine if one or b written. Bits 3-7 of the selected Register Point Pointers are selected. Then bit 3 of RPO is forced 1.	ter are w	written unle	ess both Registe
lags:	No flags affected			
Instruction Format:		Cycles	Opcode (Hex)	Addressing Mode
	Opcode src	6	31	IM
xamples: (1) The statement			. ·
	SRP0 #%50			
	sets Register Pointer O (control register 214) to %50 The assembler produces this code: 31 52.	•		
(2	2) The statement	-		
	SRP1 #%68		- · ·	
	sets Register Pointer 1 (control register 215) to %68 The assembler produces this code: 31 69.	•	n N	
(3	3) The statement			
	SRP #%40			
	sets Register Pointer O to %40 and Register Pointer 1 The assembler produces this code: 31 40.	to %48.		

	the destinat	ion. The conten	acted from the des nts of the source f the source opera	are unaffected.	Subtract	ion is per	
lags:	Z: Set if th V: Set if an the sign S: Set if th	ne result is O; c rithmetic overflo of the result is ne result is nega if there is a ca	ed; cleared otherw cleared otherwise. ow occured, that s the same as the ative; cleared oth rry from the most	is, if the opera sign of the sour erwise. significant bit	ce operand;	cleared o	otherwis
	the resul D: Always se	lt; set otherwise et to 1.	a indicating a bo				
Instruction Format:			a indicating a bo	<u>Cycles</u>	Opcode (Hex)	Addressi <u>dst</u>	ing Mode <u>src</u>
			a indicating a bo	· · · · ·			-
			a indicating a "bo	· · · · ·			-
	D: Always se	et to 1.	dst	<u>Cycles</u> 6	(Hex) 22	<u>dst</u> r	<u>src</u>

This format is used in the example.

Example:

If the register named MINUEND contains %29, the statement

SUB MINUEND, #%11

leaves the value %18 in the register.

SWAP Swap Nibbles

dst (0 - 3) 🛶-	► dst (4 - 7), .				
The contents o swapped.	f the lower	four bits	and upper	four bits o	f the desti	ination operand ar
	7	4 3	0			
V: Undefined			•	cwise.		
				Cycles	Opcode (Hex)	Addressing Mode dst
Opcode	dst]	1	8	F0* F1	R IR
	The contents o swapped. C: Undefined Z: Set if the Y: Undefined S: Set if the H: Unaffected D: Unaffected	The contents of the lower swapped. 7 C: Undefined Z: Set if the result is 0; V: Undefined S: Set if the result bit 7 H: Unaffected D: Unaffected	Swapped. 7 4 3 C: Undefined Z: Set if the result is 0; cleared of V: Undefined S: Set if the result bit 7 is set; c. H: Unaffected D: Unaffected	The contents of the lower four bits and upper swapped. 7 4 3 0 7 10 7 10 10 10 10 10 10 10 10 10 10 10 10 10 1	The contents of the lower four bits and upper four bits of swapped. 7 4 3 0 7 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	The contents of the lower four bits and upper four bits of the desti swapped. 7 4 3 0 7 7 4 3 0 7 7 4 3 0 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7

SWAP BDC_Operands

leaves the value %3B (00111011) in the register.

TCM dst,src	
Operation:	(NOT dst) AND src
	This instruction tests selected bits in the destination operand for a logical "1" value. The bits to be tested are specified by setting a 1 bit in the corresponding position of the source operand (mask). The TCM statement complements the destination operand, which is then ANDed with the source mask. The Zero (Z) flag can then be checked to determine the result. The destination and source operands are unaffected.
Flags:	 C: Unaffected Z: Set if the result is 0; cleared otherwise. V: Always cleared to 0. S: Set if the result bit 7 is set; cleared otherwise. H: Unaffected
· · · · ·	D: Unaffected
Instruction Format:	Opcode Addressing Mode <u>Cycles (Hex) dst src</u>
	Opcode dst src 6 62* r r 6 6 63 r Ir Ir<
	Opcode src dst 10 64 R R 10 65 R IR
	Opcode dst src 10 66 R IM
	*This format is used in the example.
Example:	If the register named TESTER contains %F6 (11110110) and the register named MASK contains %O6 (00000110), that is, bits 1 and 2 are being tested for a 1 value, then the statement
· · · ·	TCM TESTER, MASK

complements TESTER (to 00001001) and then does a logical AND with register MASK, resulting in %00.~ A subsequent test of the Z flag

JP Z, label

causes a transfer of program control. At the end of this sequence, TESTER still contains % F6.

TM Test Under Mask

TM dst,src					
Operation:	dst AND src				÷
· · · · · ·	This instruction tests selected bits in the dest The bits to be tested are specified by setting a 1 source operand (mask), which is ANDed with the dest then be checked to determine the result. The unaffected.	bit in the stination ope	correspond erand. The	ing positio Zero (Z)	on of the flag can
Flags:	 C: Unaffected Z: Set if the result is 0; cleared otherwise. Y: Always reset to 0. S: Set if the result bit 7 is set; cleared otherw H: Unaffected D: Unaffected 	ise.			
Instruction Format:		Cycles	Opcode (Hex)	Addressi dst	ng Mode <u>src</u>
	Opcode dst src	6 6	72 * 73	r r	r Ir
	Opcode src dst	10 10	74 75	R R	R IR
	Opcode dst src	10	76	R	IM
		*This for	nat is used	in the ex	àmple.

Example:

If the register named TESIER contains %F6 (11110110) and the register named MASK contains %O6 (00000110), that is, bits 1 and 2 are being tested for a 0 value, then the statement

TM TESTER, MASK

results in the value %06 (00000110). A subsequent test for nonzero

JP NZ, label

causes a transfer of program control. At the end of this sequence, TESTER still contains % F6.

₩FI Operation: The CPU is effectively halted until an interrupt occurs, except that DMA transfers still take place in the halt state. Either a fast interrupt or normal interrupt can take the CPU out of the halt state. Flags: No flags affected Instruction Format: Opcode (Hex) Cycles Opcode 3F 6n n = 1,2,3,... Example: Main Program . EI (Enable Global Interrupt) WFI (Wait for Interrupt) (next instruction) . interrupt occurs Interrupt Service Routine Clear Interrupt Flag IRET Done with service routine

551

XOR Logical Exclusive OR

Operation:	dst 🖛- dst XOR s	rc						
	The source opera is stored in the whenever the corr	destination	. The EXCLUSIN	E OR op	eration re	sults in a	1 bit bei	ng store
lags:	V: Always reset	to 0.	leared otherwis s set; cleared		e.			
Instruction Format:			,	· .	Cycles	Opcode (Hex)	Addressi dst	ng Mode <u>src</u>
i K	Opcode	dst src			6 6	B2 B3	r r	r Ír
	Opcode	src	dst		10 10	84 85	R R	R IR

Example:

If the source is the immediate value %7B (O1111O11) and the register named TARGET contains %C3 (11000011), the statement

XOR TARGET, #%7B

leaves the value %B8 (10111000) in the register.

Chapter 6 Interrupts

6.1 INTRODUCTION

The interrupt structure of the Super8 consists of 27 different interrupt sources, 16 vectors, and 8 levels (Figure 6-1). Two of the vectors are reserved for future members of the Super8 family.

Interrupt priority is assigned by level, which is controlled by the Interrupt Priority register (IPR). Each level is masked (or enabled) according to the bits in the Interrupt Mask register (IMR), and the entire interrupt structure can be disabled by clearing bit 0 in the System Mode register (R222). The three major components of the interrupt structure are sources, vectors, and levels. A source is anything that generates an interrupt. This can be internal or external to the Super8. Internal sources are hardwired to a particular vector and level, while external sources can be assigned to various external events. External interrupts are falling edge triggered.

6.1.2 Vectors

The vector number is used to generate the address of a particular interrupt servicing routine; therefore all interrupts using the same vector must use the same interrupt handling routine.


INTERRUPT SOURCES	POLLING	VECTORS	LEVELS
COUNTER 0 ZERO COUNT EXTERNAL INTERRUPT (P26) EXTERNAL INTERRUPT (P27)		12	IRQ2
COUNTER 1 ZERO COUNT EXTERNAL INTERRUPT (P36) EXTERNAL INTERRUPT (P37)		14	IRQ5
HANDSHAKE CHANNEL 0 EXTERNAL INTERRUPT (P24) EXTERNAL INTERRUPT (P25)		28	IRQ4
HANDSHAKE CHANNEL 1 EXTERNAL INTERRUPT (P34) EXTERNAL INTERRUPT (P35)		30	IRQ7
RESERVED		0	
RESERVED		2	IRQ3
EXTERNAL INTERRUPT (P32)		4	
EXTERNAL INTERRUPT (P22)		6	
EXTERNAL INTERRUPT (P23)		8	IRQO
EXTERNAL INTERRUPT (P33)		10	
UART RECEIVE OVERRUN UART FRAMING ERROR UART PARITY ERROR		16	
UART WAKEUP DETECT UART BREAK DETECT UART CONTROL CHAR DETECT		18	IRQ6
UART RECEIVE DATA EXTERNAL INTERRUPT (P30)		20	
EXTERNAL INTERRUPT (P20)	— <u> </u>	22	
UART ZERO COUNT EXTERNAL INTERRUPT (P21) UART TRANSMIT DATA		24	IRQ1
EXTERNAL INTERRUPT (P31)	ł		

Figure 6-1. Interrupt Structure


When more than one vector shares an interrupt level, the priorities of the vectors on that level are fixed. Figure 6-1 lists the vectors within a level in the order of decreasing priority (i.e., the top vector in each level has the highest priority). For example, for IRQ6, vector 16 always has priority over vectors 18, 20, and 22.

6.1.3 Levels

While the sources and vectors are hardwired within each level, the priorities of the levels can be changed by using the Interrupt Priority register (R255, Bank 0) (Figure 6-2).



If more than one interrupt source is active, the source from the highest priority level is serviced first. If both sources are from the same level, the source with the lowest vector number has priority. For example, if the UARI Receive Data bit and UART Parity Error bit are both active, the UARI Parity Error is serviced first because it is vector 16 and the UARI Receive Data bit is vector 20.








Figure 6-3. Interrupt Priority Tree

When an interrupt occurs, the software is automatically vectored to one of 16 possible service routines. If more than one active source shares that vector, the software must poll the individual sources connected with that vector to find the interrupting source or sources. Each interrupt source has its own Interrupt Enable bit located in the mode and control registers of the I/O section associated with the source. The software has complete control over which sources are allowed to cause interrupts. If only one source associated with a particular vector is enabled, then when an interrupt occurs that uses that vector, no polling is required and the software is automatically vectored to the appropriate service routine.

(Vectors Memory A	ddress)	Levels	Interrupt Sources
		30,31		IRQ7	P3 ₄ External Interrupt or HS1 /
					P3 ₅ External Interrupt
		28,29		IRQ4	P2 ₄ External Interrupt or HSO /
			а		P25 External Interrupt
		26,27		IRQ1	UART Transmit Data /
					^{P3} 1 External Interrupt
	2	24,25		IRQ1	UART Zero Count /
					P2 ₁ External Interrupt
		22,23		IRQ6	P2 ₀ External Interrupt
		20,21		IRQ6	UART Receive Data /
					P3 ₀ External Interrupt
		18,19		IRQ6	UART Break / Control Character /
					Wake-Up
		16,17		IRQ6	UART Overrun / Framing /
		,	. ,	1.140	Parity
		14,15		IRQ5	Counton 1 Zono Count /
~		14,17		INGO	Counter 1 Zero Count / P3 ₆ External Interrupt /
					P37 External Interrupt
		12,13		IRQ2	Counton O Zone Count /
		12,17		INQZ	Counter O Zero Count / P2 ₆ External Interrupt /
					P27 External Interrupt
		10,11		IRQO	P3- Externel Internut
		10,11		INQU	P33 External Interrupt
		8,9		IRQO	P23 External Interrupt
		6,7		IRQ3	P2 ₂ External Interrupt
		.,.		211022	-27 External Incertabl
		4,5		IRQ3	P3 ₂ External Interrupt
		2,3		IRQ3	Reserved

555

Interrupts

6.1.4 Enables

Interrupts can be enabled or disabled as follows:

- Interrupt enable/disable. The entire interrupt structure can be enabled or disabled by setting bit 0 in the System Mode register (R222).
- Level enable. Each level can be enabled or disabled by setting the appropriate bit in the Interrupt Mask register (R221).
- Level priority. The priority of each level can be controlled by the values in the Interrupt Priority register (R255, Bank 0).
- Source enable/disable. Each interrupt source can be enabled or disabled in the source's Mode and Control register.

6.1.5 The Interrupt Routine

Interrupts are sampled at the end of each instruction. Before an interrupt request can be granted a) interrupts must be enabled, b) the level must be enabled and must be the highest priority interrupting level, and c) the interrupt request must be enabled at the interrupting source and must have the highest priority within the level.


If all this occurs, an interrupt request is granted.

The Super8 then enters an interrupt machine cycle that completes the following sequence:

- Resets the Interrupt Enable bit to disable all subsequent interrupts
- Saves the Program Counter and status flags on the stack
- Branches to the address contained within the vector location for the interrupt
- Passes control to the interrupt servicing routine

Interrupts can be re-enabled by the interrupt handling routine (EI instruction), which allows interrupt nesting. First, however, the contents of the Interrupt Mask register should be saved and a new mask loaded which disables the present level being serviced and all lower levels.

When the interrupt handling routine is finished. should issue an Interrupt Return (IREI) it instruction. This instruction restores the Program Counter and status flags from the stack and sets the Global Interrupt Enable bit. If nesting was used, the interrupt handling routine should first execute a Disable Interrupt (DI) instruction and restore the saved mask before the IRET instruction. Figure executing 6-4 illustrates the interrupt cycle process that occurs when an interrupt request occurs.





6.2 FAST INTERRUPT PROCESSING

The Super8 provides a feature called fast interrupt processing, which completes the interrupt servicing in 6 clock periods instead of the usual 22.

Any one of the eight interrupt levels can be programmed to use this feature by loading the fast interrupt select field of the System Mode register (R222) with the level number and setting the Fast Interrupt Enable bit.

Two hardware registers support fast interrupts. The Instruction Pointer (IP) holds the starting address of the service routine and saves the Program Counter (PC) value when a fast interrupt occurs. A dedicated register, Flag', saves the contents of the Flag register when a fast interrupt occurs.

To use this feature, software must first set the Instruction Pointer to the starting location of the interrupt service routine during initialization and before interrupts are enabled for the first time. Then the level number is loaded into the Fast Interrupt Select field and the Fast Interrupt Enable bit in the System Mode register is turned on.

When an interrupt occurs in the level selected for fast interrupt processing, the following occurs:

- The contents of the Instruction Pointer and the Program Counter are swapped.
- The contents of the Flag register are copied into Flag'.
- The Fast Interrupt Status bit in the Flag register is set.
- The interrupt is serviced.
- When IRET is issued after the interrupt service routine is completed, the Instruction Pointer and the Program Counter are swapped again.
- The contents of Flag' are copied back into the Flag register.
- The Fast Interrupt Status bit in the Flag register is cleared.

After the Interrupt Return (IRET) of a fast interrupt, the Instruction Pointer (IP) will point to the next byte following the IRET. Before using the fast interrupt again, the IP should be reinitialized to point to the beginning of the interrupt routine. While fast interrupt processing is enabled, normal interrupt processing still functions for the unselected levels.

The Super8 supports both polled and interruptdriven systems or a combination of both. To accommodate a polled structure or a partially polled structure, any or all of the interrupt levels can be masked and the individual bits of the IRQ register polled.

6.3 CLEARING THE INTERRUPT SOURCE

Internally, the interrupt requests are represented as levels. This level-activated system requires that the software that services an interrupt must perform some action that removes the interrupting source before re-enabling that interrupt.

For external interrupt inputs on the Port 2 and 3 pins, edge-triggered "interrupt pending" flipflops are used to convert an edge-triggered input to a level-activated interrupt. Thus, the service routine must reset the interrupt pending flip-flop to clear the interrupt request by writing to the Port 2/3 Interrupt Pending register.

For receive character available interrupts from the UART receiver, emptying the Receive Data register (UIOR) will automatically clear the interrupt source. For receiver interrupts due to a receive error, detection of a control character, or detection of the wake-up condition, resetting the appropriate status bit in the Receive Control register (URC) will clear the interrupt source. For interrupts from the UART transmitter, filling the Transmit Data register (UIOT) will automatically clear the interrupt source:

For end-of-count interrupts from the counter/ timers, resetting the Reset/End of Count Status bit (D_1) in the Counter Control register will clear the interrupt source.

For interrupts from the on-chip DMA channel, loading a non-zero value into the DMA Count register will clear the interrupt source.

6.4 INTERRUPT CONTROL REGISTERS

The interrupt hardware is controlled by fields in the System Mode register (R222), the Interrupt Request register IRQ (R220), the Interrupt Mask register IMR (R221), the Interrupt Priority register IPR (R255, Bank O), and the Fast Interrupt Status bit (FIS) of the Flags register (R213). Interrupts

6.4.1 System Mode Register

The System Mode register (R222) controls the mode of operation of the interrupt hardware. The format of the System Mode register is shown in Figure 6-5.

The fields in this register pertaining to the interrupt hardware are:

Global Interrupt Enable (D_0) . When this bit is set to 1, interrupts are enabled. When this bit is cleared to 0, all interrupts are disabled regardless of the state of individual interrupt enable or mask bits. This bit is automatically cleared during an interrupt machine cycle and can also be cleared by the DI instruction. It can be set by using an El or IRET instruction. A hardware reset clears this bit. Fast Interrupt Enable (D_1) . When this bit is a 1, the fast interrupt processing feature is enabled for the selected interrupt level. When this bit is a 0, fast interrupt processing is disabled. When fast interrupt processing is used, the Interrupt Mask Register bit for the selected level must also be set.

Fast Interrupt Select (D_2-D_4) . The value of this 3-bit field selects the interrupt level for fast interrupt processing. All other levels still operate in the normal interrupt mode.

(Bit 7 relates to external memory and not to interrupts. For more details on bit 7, see section 12.3.)





Figure 6-5. System Mode Register

6.4.2 Interrupt Request Register

The Interrupt Request (IRQ) register (R220) indicates which interrupt levels have pending interrupts. It takes a snapshot once for each instruction near the end of execution. Each bit in the register corresponds to one interrupt level. Software can use the IRQ for polling those levels that are not using hardware interrupts and have been masked off by the IMR. Even when polling, the software is responsible for removing the interrupting source when servicing that source. Writing to the IRQ has no effect. The interrupt request must be renewed at the source, such as the UARI or a port.

External interrupts are disabled by a reset and must be enabled via execution of an EI instruction before bits in the Port 2/3 Interrupt Pending registers can be set and external hardware interrupts can occur.

The format of the Interrupt Request register is shown in Figure 6-6.





558

6.4.3 Interrupt Mask Register

The Interrupt Mask (IMR) register (R221) is used to mask individual interrupt levels, thus preventing interrupts at that level. A 1 enables interrupts at that level, a 0 disables them. Interrupts should be globally disabled before writing to this register.

The format of the Interrupt Mask register is shown in Figure 6-7.




Figure 6-7. Interrupt Mask Register

6.4.4 Interrupt Priority Register

The Interrupt Priority (IPR) register (R255, Bank O) defines the priority order of the interrupt levels. The coding of this register is defined in Figure 6-2. Interrupts should be globally disabled before writing to this register.

6.4.5 Fast Interrupt Status Bit (FIS of Flags Register)

This is a status bit; when it is set to 1, it indicates that a fast interrupt has occurred. This bit determines what type of action is taken during an IRET. If it is a 1, then an IRET causes a swap between the Program Counter and the Instruction Pointer, and the Flags' register to be written into the Flag register. If it is a 0, then IRET causes a normal interrupt return. A hardware reset clears this bit to 0.

The format of the Flags register is shown in Figure 5-1, Chapter 5.

6.5 INTERRUPTS AND THE DMA CHANNEL

When the DMA channel is enabled to work with a handshake-driven I/O port or the UART, the interrupt request from the specific device is replaced by an interrupt request from the DMA channel when the specified number of transfers has been completed (see Figure 6-8).




Figure 6-8. Interrupts and the DMA

Chapter 7 Reset and Clock

7.1 RESET

A system reset, activated by a low level on the RESET input, overrides all other operating conditions and puts the Super8 into a known state. The RESET input is internally synchronized with the internal clock of the Super8 to form the internal reset line. For a power-up reset operation when using the on-chip oscillator, the RESET input must be held low for at least 50 milliseconds after the power supply is within tolerance to allow the onchip clock oscillator to stabilize. If an external clock oscillator is used or power has been applied long enough for the on-chip oscillator to stabilize, then the RESET input must be held low for at least 18 clock periods to cause a system reset.

While RESET is active low, the DS output is forced low while AS pulses low once every four clock cycles and R/W remains high. Z-BUS-compatible peripherals use the AS and DS coincident low state as a peripheral reset function. Resets also result in the following:

- Interrupts are disabled (the Global Interrupt Enable bit is cleared and the Interrupt Request register is disabled)
- Ports 2, 3, and 4 are placed in input mode
- In parts with on-chip ROM, Ports 0 and 1 are placed in input mode; in ROMless parts, Port 1 is configured as an address/data bus to external memory while Port 0 bits 0-4 are configured as address bits 8-12 and bits 5-7 are in input mode
- The on-chip peripherals are all disabled
- The Program Counter is loaded with OO20_H

Table 7-1 shows the reset values of the control and peripheral registers. Specific reset values are shown by 1s or Os, while an x indicates bits whose states are not defined and † indicates not used. Table 7-1. Control and Peripheral Register Reset Values

	egister Name Nic, Decimal, Hex	D7	D ₆	D5	D4	D3	D2	D ₁	DO	Comments
Genera	al Registers									
-	am Control Flags , R213, D5	×	x	×	x	x	x	0	0	Bank O, no fast interrupt
-	er Pointer O 214, D6	1	1	0	0	0	0	0	0	Working register CO
-	er Pointer 1 2215, D7	1	1	0	0	1	0	0	0	Working register C8
	Pointer 216-7, D8-D9	×	x	×	x	x	×	x	x	
	uction Pointer 218–9, DA,DB	×	×	X	x	x	x	x	x	
	rupt Request R220, DC	0	0	0	0	0	Ō	0	0.	Interrupts disabled
	upt Mask 221, DD	x	×	x	x	X	X	×	x	
Systen SYM, F	n Mode 1222, DE	Ó	t	t	x	x	x	0	0	Disable interrupts disable 3-state
	nal Memory Timing R254, FE O)	0	1	1	1	1	1	0	0	3 wait states for Program and Data, Slow memory
	rupt Priority 2255, FF Q)	×	×	×	×	×	×	×	×	
Port f	legisters									
Port (PO, R2) 208, DO	x	×	×	×	×	×	×	×	
Port 1 P1, R2	1 209, D1	x	x	×	×	×	x	×	x	

Register	D7	D6	D5	D4	D3	D2	D1	DO	Comments
Port Registers (Continued)		• • •							
Port 2 P2, R210, D2	1	1	1	1	1	1	1	1	Output register = 1 Value will not be observable until ports are configured as output
Port 3 P3, R211, D3	1	1	1	1	1	1	1	1	Output register = 1 Value will not be observable until ports are configured as output
Port 4 P4, R212, D4	×	x	×	x	x	x	x	X	
Handshake O Control HOC, R244, F4	×	×	×	×	×	0	×	0	Disable handshake Ports 1 and 4, disable C (write only)
Handshake 1 Control H1C, R245, F5	×	×	x	x .	×	x	x	0	Disable handshake Port O (write only)
Port 4 Direction P4D, R246, F6	1	1	1	1	1	1	1	1	Inputs
Port 4 Open-Drain P40D, R247, F7	0	0	0	0	0	0	0	0	Push-pull
Port 2/3 Mode P2AM, R248-251, F8,F9,FA,F (Bank O)	0 "B	0	Ō	0	0	0	0	0	Inputs (write only) (P2AM, P2BM, P2CM, P2DM)
Port 2/3 Interrupt Pending P2AIP, R252-3, FC,FD	0	0	0	0	0	0	0	0	(Write only) software reset (P2AIP, P2BIP)
Port O Mode POM, R240, FO (Bank O)	0	0	0 - 0	0 1	0 1	0 1	0 1	0 1	With ROM: input/output ROMless: 1 = Address
Port Mode PM, R241, F1	+	t	0	1	0	0	0	1	With ROM: Port O/1 input (write only)
(Bank O)	t	t	1	0	0	0	0	1	ROMless: Port 0/1 output

Table 7-1. Control and Peripheral Register Reset Values (Continued)

Table 7-1. Control and Peripheral Register Reset Values (Continued)

Register	D7	D ₆	D5	D4	D3	DZ	D ₁	DO	Compents
UART and DMA Registers									
UART Transmit Control UTC, R235, EB	0	0	0	0	0	0	1	0	Disable transmitter, transmit buffer empty
UART Receive Control URC, R236, EC	0	0	0	Ō	0	0	0	0	Disable receiver No character received
UART Interrupt Enable UIE, R237, ED	0	0	0	0	0	0	0	0	Disable interrupts
UART Data UIO, R239, EF	x	x	×	x	x	x	×	x	
UART Baud-Rate Generator UBG, R248-9, F8,F9 (Bank 1)	×	x	×	×	X	X	×	X 1	
UART Mode A UMA, R250, FA (Bank 1)	x	×	×	×	X	×	×	×	
UART Mode B UMB, R251, FB (Bank 1)	0	0	0	0.	0	0	0	0	Disable baud-rate generato
Wake-Up Match WUMCH, R254, FE (Bank 1)	×	×	x	×	×	×	×	X	
Wake-Up Mask WUMSK, R255, FF (Bank 1)	×	×	×	×	×	×	×	X	
DMA Count DC, R240-1, F0,F1 (Bank 1)	×	×	×	X	×	X	×	X	
Counter Registers									1
Counter O Control COCT, R224, EO (Bank O)	x :	x ·I	0 1	0.0	0 (ני נ	ום	כ ייי	Disable counter O, interrupts, software capture

0 = Reset value of 0

t = not used


Table 7-1. Control and Peripheral Register Reset Values (Continued)

Register	D	ס ל	6 D	95 D	4 D	3 D	2 D	1 D() Comments
Counter Registers (Cont	inu	ed)							
Counter 1 Control C1CT, R225, E1 (Bank O)	×	×	0	0	0	0	0	0	Disable counter 1, interrupts, software capture
Counter O Capture COC, R226-7, E2,E3 (Bank O)	×	×	×	×	×	×	×	×	
Counter 1 Capture C1C, R228-9, E4,E5 (Bank O)	×	×	×	×	×	x	×	×	
Counter O Mode COM, R224, EO (Benk 1)	0	0	0	0	x	x	×	×	Port 2 I/O
Counter 1 Mode C1M, R225, E1 (Bank 1)	0	0	0	0	×	×	x	×	Port 3 I/O
Counter O Time Constant COTC, R226-7, E2,E3 (Bank 1)	×	x	×	×	×	×	×	×	
Counter 1 Time Constant C1TC, R228-9, E4,E5 (Bank 1)	×	×	×	×	×	×	×	×	


Reset and Clock

Eight clock cycles after RESET has returned high, the Super8 starts program execution. The initial instruction fetch is from location $0020_{\rm H}$. The first program segment executed is typically a

routine to initialize the control registers to the required system configuration. Figures 7-1 and 7-2 show the reset timing.









7.2 CLOCK

The Super8 derives its timing from on-board clock circuitry connected to pins XTAL1 and XTAL2. The clock circuitry consists of an oscillator, a divide-by-two shaping circuit, and a clock buffer. Figure 7-3 illustrates the clock circuitry.

The oscillator's inputs are XTAL1 and XTAL2, which can be driven by a crystal, a ceramic resonator, or an external clock source. The divide-by-two circuit can also be driven directly from a TTL level on the XTAL1 pin.




Figure 7-3. Super8 Clock Circuit

Crystals and ceramic resonators would be connected across XTAL1 and XTAL2 and should have the following characteristics to ensure proper oscillator operation:

Cut:	AT (crystal only)
Mode:	Parallel, fundamental
Output Frequency:	1 MHz-12 MHz
Resistance:	100 ohms maximum
Capacitance:	30 pf maximum

When an external frequency source is used, only the XTAL1 input needs to be driven. Any TTLcompatible driver can be used for this function. The XTAL2 input can be left floating.

7.3 TEST MODE


Test mode is a special mode of operation designed to facilitate testing of Super8 devices that contain on-board ROM. Test mode consists of a special 128-byte "shadow" ROM that is mapped into the first 128 locations of program memory and accessible only when test mode is invoked.

Test mode is entered by driving the RESET input to a voltage level of $V_{\rm CC}$ + 2.5V upon terminating a normal reset cycle. The voltage waveform needed to enter test mode is shown in Figure 7-4 and must be adhered to for proper operation.

After entering test mode, instructions are fetched from the internal test ROM and are used to configure Ports 0 and 1 as an external memory interface and then jump to external memory location 4030_H. Once in external memory. diagnostic routines used to verify the functionality of the Super8 are invoked by the test system via the address/data bus. During this process, Port 1 is used only in its address/data mode; therefore, additional routines are provided in the test ROM which the test system uses to verify the I/O and handshake modes of Port 1.

To support testing the interrupt structure, the first 32 locations of test ROM contain interrupt vectors. Interrupt vectors point to locations $4000_{\rm H}$ for IRQ0, $4003_{\rm H}$ for IRQ1, $4006_{\rm H}$ for IRQ2, and so on in external memory. This allows the external program to have a 2- or 3-byte jump instruction for each interrupt service routine.

The Super8 stays in test mode until a normal reset occurs.



Note the maximum ramp for application of $\,+$ 7.5V dc to $\overline{\text{RESET}}$ pin. After a minimum of 6 XTAL CLK cycles, the RESET voltage can be relaxed to V_{RM}.

Figure 7-4. Voltage Waveform for Test Mode

8.1 INTRODUCTION

The Super8 has 40 lines dedicated to input and output. These are grouped into five ports of eight lines each. All the lines can be configured as inputs or outputs; some can be configured as address/data lines. All ports have TIL-compatible input and output characteristics and can drive two standard TIL loads.

8.2 GENERAL STRUCTURE

In general, each bit of the five ports has an associated input register, output register, and buffer and control logic. When the CPU writes to a port, it causes data to be stored in the output register. Those bits of that port configured as outputs enable the output buffer, and the output register contents are present on the external pin. If those bits configured as outputs are read by the CPU, the data present on the external pin is returned. Under normal output loading, this is the equivalent of reading the output register. However, if a bit of the port is configured as an open-drain output, the data returned may not be the value contained in the output register; rather it is the value forced on the input pins by the external system.

When a bit of any port is defined as an input, reading that bit causes data present on the external pin to be returned. Ports that are under handshake control are an exception. Reading a handshake-driven input bit returns the data last latched into the input register by the input strobe.

Bits configured as inputs can be written to by the CPU, but in this case, the data is stored in the output register and cannot be read back because the output buffer is disabled. However, if the input bits are reconfigured as output bits, the data stored in the output register is then reflected on the output pins. This mechanism allows the user to initialize outputs prior to driving their loads.

Chapter 8 I/O Ports

8.3 PORT O

Port O (R208) can be configured as I/O or as an address output port for addressing external memory on a bit basis. Those bits selected as I/O can be configured as all inputs or all outputs. When configured as outputs, the option exists to select open-drain outputs. The open-drain option does not apply to those bits configured as address lines.

Accesses to Port O are made by reading and writing to register R208 (DO_H in set one). When a Port O bit is configured as an address output, it cannot be accessed as a register (writes have no effect, reads return the state of the external pin). When used as an 1/0 port, Port O may be placed under handshake control by using the facilities of Handshake Channel 1 (see section 8.8).

The following control registers are associated with configuring Port 0:

- Port Mode register (R241, Bank 0). Controls direction of 1/0 lines and selection of opendrain or push-pull outputs.
- Port O Mode register (R240, Bank O). Configures each bit as I/O or address bit.
- Handshake 1 Control register (R245, Bank 0).
 Controls enabling and configuration of handshake signals.

8.4 PORT 1

Port 1 (R209) can be configured as an address/data port for interfacing external memory or as a byte I/O port. The configuration is set using the Port Mode register (R241, Bank 0). (For a description of Port 1 as part of the external memory interface, see section 12.3.) When configured as a byte output port, there is an option to select open-drain outputs on the entire port. In the ROMLess parts, Port 1 is always an address/data bus and cannot be programmably configured.

I/O Ports

When configured as an input or output port, accesses are made to Port 1 via reads or writes to register R209 (D1_H in set one). When Port 1 is configured as a multiplexed address/data port, it cannot be accessed as a register; writes have no effect and reads return an FF_{H} . When used as an I/O port, Port 1 can be placed under handshake control by using the facilities of Handshake Channel 0 (see section 8.8).

The following control registers are associated with configuring Port 1:

- Port Mode register (R241, Bank O). Controls Port 1 configuration (input port, output port, or address/data bus) and selection of opendrain or push-pull outputs.
- Handshake O Control register (R244, Bank O). Controls the enabling and configuration of the handshake signals.

8.5 PORTS 2 AND 3

Ports 2 and 3 (R210 and R211) are used to provide the external control inputs and outputs for the UART, the handshake channels, and the counter/ timers. The relationship between port pins and their control function is shown in Table 8-1. When Port 2 and 3 bits are not used for control inputs and outputs, they are available for use as general-purpose I/O lines and/or external interrupt inputs. Each bit is individually configured as to its function.

When Ports 2 and 3 are used as general-purpose I/O lines, the direction of each bit can be configured individually. Each bit selected as an output can also be configured individually as an open-drain or push-pull output. All inputs of Ports 2 and 3 are Schmidt-triggered. The following control registers are associated with configuring Ports 2 and 3:

- Port 2/3 A Mode register (R248, Bank 0).
 Controls the configuration of bits 0 and 1 (input, input with interrupt enabled, push-pull input, open-drain output).
- o Port 2/3 B Mode register (R249, Bank 0). Controls configuration of bits 2 and 3.
- Port 2/3 C Mode register (R250, Bank 0). Controls configuration of bits 4 and 5.
- Port 2/3 D Mode register (R251, Bank 0). Controls configuration of bits 6 and 7.

The various control functions are enabled in the control register for the associated device (Handshake Control register, Counter Mode register, etc.). When using Port 2 and 3 pins as control signals, the Port 2/3 Mode registers must still be programmed to specify which bits are inputs and which bits are outputs.

Each bit of Ports 2 and 3 can be used as an external interrupt input. Each bit used as an external interrupt input must be configured as an input. but may still be used as an external control input or as a general-purpose input line. Each external interrupt bit has an edge-triggered "interruptpending" flip-flop that captures the external interrupt requests. Software can read and reset the edge-triggered flip-flops without affecting the normal I/O operation of the bit. Each external interrupt has its own interrupt enable control that determines if that bit is allowed to cause an The edge-triggered flip-flops still interrupt. capture edges when the interrupt enable control is disabled. Port 2 is accessed as general register R210, Port 3 as general register R211.

	Port 2		- Port 3
Bit	Function	Bit	Function
0	UART Receive Clock	0	UART Receive Data
1	UART Transmit Clock	1	UART Transmit Data
2	Reserved	2	Reserved
3	Reserved	3	Reserved
4	Handshake O Input	4	Handshake 1 Input/WAIT
5	Handshake O Output	5	Handshake 1 Output/DM
6	Counter O Input	6	Counter 1 Input
7	Counter O I/O	7	Counter 1 I/O

Table 8-1. Ports 2 and 3 Control Functions

Two registers are directly associated with the interrupt flip-flops:

- Port 2/3 A Interrupt Pending register (R252, Bank 0). Controls interrupt flip-flops for bits 0, 1, 2 and 3 of Ports 2 and 3.
- Port 2/3 B Interrupt Pending register (R253, Bank 0). Controls interrupt flip-flops for bits 4, 5, 6, and 7 of Ports 2 and 3.

These registers can be used to poll the external interrupts and to reset the interrupt pending bits (the flip-flops). Reading these registers returns the state of the interrupt pending flip-flop. When writing to these registers, writing a 1 to a bit position clears that flip-flop and writing a 0 to a bit position has no effect.

The Interrupt Mask register (R221) and Port 2/3 Mode registers determine which interrupts are enabled.

8.6 PORT 4

Port 4 (R212) is always an I/O port whose direction can be configured on a bit-by-bit basis. Each bit configured as an output can be configured individually as an open-drain or push-pull output.

Port 4 I/O lines are accessed via reads and writes to register R212 (D4_H in set one).

Port 4 can be placed under handshake control by using the facilities of Handshake Channel O (see section 8.8).

The following control registers are associated with configuring Port 4:

- o Port 4 Direction register (R246, Bank 0). Controls direction of each bit of Port 4.
- Port 4 Open-Drain register (R247, Bank 0).
 Selects open-drain or push-pull for each Port 4 output.
- Handshake O Control register (R244, Bank O). Controls the enabling and configuration of the handshake signals.

8.7 PORT MODE AND CONTROL REGISTERS

The ports are configured and controlled by the following set of registers:

- Port Mode
- ø Port O Mode
- o Port 2/3 A Mode
- Port 2/3 B Mode
- Port 2/3 C Mode
- o Port 2/3 D Mode
- Port 2/3 A Interrupt Pending
- Port 2/3 B Interrupt Pending
- Port 4 Direction
- Port 4 Open-Drain

8.7.1 Port Mode Register

The Port Mode register provides some additional mode control for Ports 0 and 1. The fields in this register are (Figure 8-1):




Figure 8-1. Port Mode Register

Port O Direction (D_0) . If this bit is a 1, all bits of Port O configured as I/O will be inputs. If this bit is a 0, then the I/O lines will be outputs. A hardware reset forces this bit to a 1.

Open-Drain Port O (D_1) . If this bit is a 1, all bits of Port O configured as outputs will be open-drain outputs; if O, they will be push-pull outputs. This bit has no effect on those bits not configured as outputs. A hardware reset forces this bit to a O.

Open-Drain Port 1 (D₂). If Port 1 is configured as an output port and this bit is a 1, then all of the port will be open-drain outputs. If this bit is a 0, they will be push-pull outputs. This bit has no effect if Port 1 is not configured as an output port or A/D_{0-7} . A hardware reset forces this bit to a 0. **Enable DW (D3).** If this bit is a 1, Port 3_5 is configured as Data Memory output line (DM). A hardware reset forces this bit to a 0.

Port 1 Mode (D₄-D₅). This field selects the configuration of Port 1 as an output port, input port, or address/data port as part of the external memory interface. The coding for this field is as follows:

Field	Function
00	Output port
01	Input port
1X .	Address/data

A hardware reset forces this field to the O1 (input port) state. The ROMless part has this field forced to 1X.

8.7.2 Port O Mode Register

The Port O Mode register programs each bit of Port O as an address output (part of an external memory interface) or as an I/O bit (Figure 8-2). When a bit of this register is a 1, the corresponding bit of Port O is defined as an address output. When a O, the corresponding bit of Port O is defined as an I/O bit. For ROMless parts, a hardware reset forces this register to all 1s for pins PO_0-PO_4 and Os for pins PO_5-PO_7 ; for parts with on-chip ROM, a hardware reset forces all pins to O.




Figure 8-2. Port 0 Mode Register


8.7.3 Port 2/3 Mode Registers


The Port 2/3 A Mode, Port 2/3 B Mode, Port 2/3 C Mode, and Port 2/3 D Mode registers control the modes of Ports 2 and 3 (Figures 8-3, 8-4, 8-5, and 8-6). A separate 2-bit field for each of the bits


of Ports 2 and 3 configures the bit as input or output. The field also controls whether the bit is enabled as an external interrupt source and selects the output as open-drain or push-pull. The field is coded as follows:


Field	Function
00	Input
01	Input and interrupt enabled
10	Output, push-pull drivers
11	Output, open-drain


A hardware reset forces all bits of the four registers to the O state.

















8.7.4 Port 2/3 Interrupt Pending Registers

The Port 2/3 A Interrupt Pending and Port 2/3 B Interrupt Pending registers represent the software interface to the edge-triggered flip-flops associated with external interrupt inputs. Fach bit of these registers corresponds to an interrupt generated by an external source. When one of these registers is read, the value of each bit represents the state of the corresponding interrupt. When one of these registers is written to. a 1 in a bit position causes the corresponding edge-triggered flip-flop to be reset to 0; a 0 causes no action.

The software interfaces with these registers to poll the interrupts and also to reset pending interrupts as they are processed. The relationship between these registers and the corresponding externally generated interrupts is shown in Figures 8-7 and 8-8. A hardware reset forces all interrupt edge-triggered flip-flops to the O state.




Figure 8-7. Port 2/3 A Interrupt Pending Register




Figure 8-8. Port 2/3 B Interrupt Pending Register

8.7.5 Port 4 Direction Register

The Port 4 Direction register defines the I/O direction of Port 4 on a bit basis (Figure 8-9). If a bit in this register is a 1, the corresponding bit of Port 4 is configured as an input line. If the bit is a 0, the corresponding bit of Port 4 is configured as an output line. A hardware reset forces this register to the all 1s state.




Figure 8-9. Port 4 Direction Register

8.7.6 Port 4 Open-Drain Register

The Port 4 Open-Drain register defines the output driver type for Port 4 (Figure 8-10). If a bit of Port 4 has been configured as an output and the corresponding bit in the Port 4 Open-Drain register is a 1, then the Port 4 bit will have an open-drain output driver; if it is a 0, then the Port 4 bit will have a push-pull output driver. If the bit of Port 4 has been configured as an input, then the corresponding bit in the Port 4 Open-Drain register has no effect. A hardware reset forces this register to the all Os state.





Figure 8-10. Port 4 Open-Drain Register

8.8 HANDSHAKING CHANNELS


The Super8 has two handshaking channels. Channel "O" is associated with Ports 1 or 4; Channel "1" is associated with Port O. They are identical in function except Channel O also has DMA capability.

There are two basic modes of operation. The first is the "fully interlocked" or two-wire mode. In this mode, there is an incoming control wire and an outgoing control wire. Each transition on a control wire must be answered by a transition on the other control wire before the first can make another transition. Thus both the sender and receiver control the data transmission rate. Figures 8-11 and 8-12 illustrate the operation of the "fully interlocked handshake."



- has been latched.
- State 4. The I/O device returns the DAV line high in response to RDY going low.
- State 5. The Super8 DMA or interrupt software must respond to the service request and read the contents of the port in order for the handbake sequence to be completed. The RDY line goes high it, and only it, the port has been read and DAV is high. This returns the interface to its initial state.







The second mode is the "strobed" or single-wire mode. In this mode there is a single control wire and it is generated by the sender. Figures 8-13 and 8-14 illustrate the operation of "strobed" handshaking.

Each channel has a 4-bit counter, called the Deskew Counter, that is used to count processor In the "strobed" mode, this counter is clocks. used to generate the set-up time and strobe width for the output handshake. In the "fully inter-





Figure 8-13. Super8 Input Handshake—Strobed Mode





locked" mode, the counter generates the set-up time. This set-up time is the delay between outputting valid data at the port and activating the Data Available handshake signal. The Deskew Counter can be loaded with a value from 1 to 16 that represents the minimum number of CPU clock cycles in the data set-up and strobe times.

The direction of data transfer during handshake is determined by the selected direction of bit 0 of the parallel port associated with the handshake channel. This also controls the DMA direction when used.

8.8.1 Pin Descriptions

The handshake channels each use two pins of Ports 2 and 3 (bits 4 and 5) for interfacing with the external world:

	U U		
Handshake	Channel O	Input	P24
Handshake	Channel O	Output	P25
Handshake	Channel 1	Input	P34
Handshake	Channel 1	Output	P35

The individual Port 2 and 3 pins should be configured for the appropriate I/O direction as needed by the handshake function. Note that the open-drain options of Ports 2 and 3 can be applied to the handshake outputs. Note also that Port 2 and 3 pins used by the handshake channels as inputs can still be used as external interrupt pins to drive the handshake service routines.

Handshake Input. This input provides the DAV signal for input handshaking or the RDY signal for output handshaking.

Handshake Output. This output provides the RDY signal for input handshaking or the DAV signal for output handshaking.

8.8.2 Handshake Control Registers

Each handshake channel is controlled by an 8-bit control register (Figures 8-15 and 8-16). Handshake 0 Control register (R244) and Handshake 1 Control register (R245) include the controls for enabling handshakes, selecting the associated port (Channel 0 only), selecting the handshake type, enabling DMA capability (Channel 0 only), and initializing the Deskew Counter. The fields in these registers are:





Figure 8-15. Handshake 0 Control Register





Handshake Enable (D₀). When this bit is set to 1, the handshake function is enabled.

Port Select (Channel 0 only)(D1). This bit selects which port is controlled by Handshake Channel 0. When it is set to 1, Port 1 is selected and when it is cleared to 0, Port 4 is selected.

DMA Enable (Channel O only)(D₂). When this bit is set to 1, the DMA function is enabled for Handshake Channel 0. When it is cleared to 0, the DMA function is not used by the handshake channel and may be used by the UARI.

Mode (D₃). When this bit is set to 1, the "fully interlocked" mode is enabled. When it is cleared to 0, the "strobed" mode is enabled.

Deskew Counter (D₄-D₇). This 4-bit field is used to select a count value from 1 to 16 (0000-1111). This value is the number of processor clocks used to generate the set-up and strobe when using the "strobed" mode, or the set-up when using the "fully-interlocked" mode.

Chapter 9 Counter/Timers

9.1 INTRODUCTION

The Super8 has two identical 16-bit counter/timers that can be programmed independently. They can be cascaded to produce a counter 32 bits in length and can operate from internal inputs (as timers) or external inputs (counters). When used as timers, the internal input is the internal CPU clock divided by two, which is the XTAL divided by four. Figure 9-1 shows the counter/timer block diagram. The counter/timers can count up or down. The direction can be controlled on the fly by either software or an external event.

The counter/timers have the option of single cycle or continuous counting capability. In the single cycle mode, the counters count to zero (up or down) from the preset time-constant value and then stop. In the continuous mode, counting is continuous and each time the counter reaches zero, it is reloaded with the preset time-constant value from the Time Constant register (or the Capture register in bi-value mode).




Figure 9-1. Counter/Timer Block Diagram

9.1.1 Bi-Value Mode

Another option allows either a single or dual (bi-value) preset time constant value. In bi-value mode, both the Time Constant register and Capture register are used to supply load values to the counter/ timer. The two registers alternate in loading the counter/timer each time the counter/timer makes a transition between a count of O and a count of FFFF_H when counting down, or between a count of FFFFH and O when counting up (assuming continuous mode operation), or when a trigger causes the counter/timer to be reloaded. This can be used to produce an output pulse train with a variable duty cycle. The bi-value feature is not available when the capture feature is enabled and vice versa. Upon enabling a counter/timer in bi-value mode from a previously disabled condition, the initial load of the counter/timer is from the Time Constant register.

9.1.2 Capture


Another feature, called "capture on external event," takes a snapshot of the counter when a specific event occurs. The external event can be simulated by software. When "captured," the current value in the counter is loaded into a special register that can subsequently be read via software. The capture feature is needed to look at counters on the fly, especially cascaded counters. The external event can be either the rising edge of the counter/timer I/O line ($P2_7$ for C/TO, $P3_7$ for C/T1) or both edges. On the rising edge, the current count value is loaded into the Capture register. If capture on both edges is enabled, the current count value is loaded into the Time Constant register on the falling edge, overwriting the initial load value for that counter.

The capture feature is not available when the bi-value counting feature is being used and vice versa.

If interrupts are enabled, the interrupt request is generated on the transition from a count of O to a count of FFFF_H or from a count of FFFF_H to a count of O, and/or on an external event. If configured for an external output, the output pin toggles at this same count change.

9.1.3 External Gate and Trigger

The counter/timers have an external gate capability. When this feature is selected, an external input line (GATE) is monitored. The counting or timing operation is performed only when this line is low. The gate facility is illustrated in Figure 9-2.



An external input can be used as a trigger input to a counter/timer. When this feature is selected, an external line is monitored. A software trigger is also present in a control register. The trigger input to the Counter/Timer is an OR of the software and hardware triggers. Prior to a lowto-high transition on the trigger, the Counter is disabled. After the low-to-high transition on the trigger, counting is enabled. Retriggerable or non-retriggerable mode can be selected.

Clearing the Counter Enable bit in the Control register also resets the triggered condition; a new trigger must be received after the Counter Enable bit is set again before counting will resume. The trigger operation is illustrated in Figure 9-3.

One input line (GATE/TRIGGER) can be used for both the gating and the triggering functions. An initial low-to-high transition on this line acts as a trigger and subsequent low signals on this line function as gate signals (Figure 9-4).

9.2 COUNTER/TIMER CONTROL AND MODE REGISTERS


Each counter/timer has an 8-bit Mode register, an 8-bit Control register, a 16-bit Time Constant register, and a 16-bit Capture register. The Mode and Control registers determine the counter/timer operations. The Mode register selects the configuration of the counter/timers and is generally loaded only at initialization time, while the Control register handles those features that are likely to be dynamically changed.

The Time Constant register contains the initialization value for the counter/timer and also holds the counter value saved on the falling edge of $P2_7/P3_7$ when capture on both edges is enabled.


The Capture register holds the counter value saved when using the "capture on external event" function. When capture on both edges is enabled, it holds the value saved on the rising edge of $P_2\gamma/P_3\gamma$. It also holds a second initialization value when using the bi-value counting feature.


9.2.1 Counter/Timer Control Registers

The fields in these registers, as shown in Figures 9-5 and 9-6, are:









Counter/Timers

Enable Counter (D_0) . When this bit is set to 1, the counter/timer is enabled; operation begins on the rising edge of the first processor clock period following the setting of this bit from a previously cleared value. Writing a 1 in this field when the previous value was 1 has no effect on the operation of the counter/timer. When this bit is cleared to 0, the counter/timer performs no operation during the next (and subsequent) processor clock periods. A hardware reset forces this bit to 0.

Reset/End of Count Status (D₁). This bit is set to 1 each time the counter reaches 0. Writing a 1 to this bit resets it, while writing a 0 has no effect.

Zero Count Interrupt Enable (D_2) . When this bit is set to 1, the counter/timer generates an interrupt request when it counts to 0. A hardware reset forces this bit to 0.

Software Capture (D_3) . When this bit is set to 1, the current counter value is loaded into the capture register. This bit is automatically cleared following the capture.

Software Trigger (D_4) . This bit is effectively "ORed" with the external rising-edge trigger input and can be used by the software to force a trigger signal. This bit produces a trigger signal regardless of the setting of the Input Pin Assignment field of the Mode register. This bit is automatically cleared following the trigger.

Load Counter (D₅). The contents of the Time Constant register are transferred to the Counter prescaler one clock period after this bit is set. This operation alone does not start the Counter. This bit is automatically cleared following the load.

Count Up/Down (D₆). This bit determines the count direction if internal up/down control is specified in the Mode register. A 1 indicates up, a 0 down.

Continuous/Single Cycle (D7). When this bit is set to 1 and the count reaches 0, the countdown sequence is automatically restarted by loading the time-constant value into the counter. When this bit is cleared to 0, no reloading occurs.

9.2.2 Counter/Timer Mode Registers

The fields in these registers, as shown in Figure 9-7 and 9-8, are:

Capture Mode (D₁, D₀). This 2-bit field selects the capture or bi-value count mode. A value of 01 enables capture on the rising edge of the I/O pin, a value of 11 enables capture on both edges of the I/O pin, a value of 10 enables the bi-value count mode and disables capture, and a value of 00 disables both capture and bi-value load.

Programmed/External Up/Down Control (D2). A 1 enables programmed up/down control and a 0 enables external up/down control. If external up/down is enabled, a 0 on $P2_7/P3_7$ indicates down and a 1 indicates up.

Enable Retrigger (D₃). When this bit is set to 1, the time-constant value is automatically loaded into the Counter/Timer register when a trigger




Figure 9-7. Counter 0 Mode Register




Figure 9-8. Counter 1 Mode Register

input is received while the counter/timer is counting (Counter/Timer not equal to 0). When this bit is cleared to 0, no reloading occurs.

Input Pin Assignments (D_4-D_7) . This 4-bit field specifies the functionality of the port lines associated with the counter/timer. It also determines whether the counter/timer will monitor an external input (counting operation) or use the scaled internal processor clock (timing operation). The four bits in the field select the following options: enable output (EO), external signal or internal clock (C/T), enable gate facility (G), and enable triggering facility (T). The selected options determine the functions associated with each external line of the counter/ timer as illustrated in Table 9-1. A hardware reset forces these four pins to O.

If 1111 is coded in this field in the Counter O Mode register, then the two counter/timers are linked together as a 32-bit counter with Counter O as the low-order 16 bits and Counter 1 as the high-order 16 bits. Counter 1 selects the mode and control options for the 32-bit counter and external accesses are made through the lines associated with Counter 1 (P3₆ and P3₇).

IPA Field				Pin Functio		
EO D7	C/T D ₆	G D5	T D ₄	Counter/Timer I/O (P27 or P37) [#]	Counter/Timer Input (P26 or P36) [#]	Notes
0	0	0	0	I/0	I/0	Timer
0	0	0	1	I/0	Trigger	Timer
Q	0	1	0	Gate	1/0	Timer
0	0	1	1	Gate	Trigger	Timer
0	1	0	0	I/0	Input	Counter
0	1	0	1	Trigger	Input	Counter
0	1	1	0	Gate	Input	Counter
0	. 1	1	1	Gate/trigger	Input	Counter
1	0	0	0	Output	I/0	Timer
1	0	0	1	Output	Trigger	Timer
1	0	1	0	Output	Gate	Timer
1	0	1	1	Output	Gate/trigger	Timer
1	1	0	0	Output	Input	Counter
1	1	0	1	Undefined	Undefined	Reserved
1	1	1	0	Undefined	Undefined	Reserved
1	1	1	1	Undefined	Undefined	Reserved for Counter 1
						Cascade for Counter O

Table 9-1. IPA Field Encoding in Counter Mode Registers

Counter/timer 0 - P27 and P26

Counter/timer 1 - P37 and P36

The counter/timer I/O line (P27 for C/TO, P37 for C/T1) is also used as the external capture input if the capture feature is enabled, and the up/down control input (D=down, 1=up) if external up/down control is enabled.

9.2.3 Time Constant Register

This 16-bit register pair holds the value that is automatically loaded into the counter/timer 1) when the counter/timer is enabled, 2) in continuous mode, when the count reaches zero, or 3) in re-trigger mode, when the trigger is asserted. If capture on both edges is enabled, then this register captures the contents of the counter on the falling edge of the I/O pin.

The format of the Time Constant register is illustrated in Figure 9-9.


R226 BANK 1 (E2) COTCH COUNTER 0 TIME CONSTANT D6 D7 D₅ D₄ D₃ D₂ D₁ D₀ D7 D₆ HIGH BYTE (COTC8-COTC15) R227 BANK 1 (E3) COTCL COUNTER 0 TIME CONSTANT D7 D₆ D₅ D₄ D₃ D₂ D₁ D₀ D7 D₆ LOW BYTE (C0TC0-C0TC7) R228 BANK 1 (E4) C1TCH COUNTER 1 TIME CONSTANT D7 D₆ D₅ D₄ D₃ D₂ D₁ D₀ D7 HIGH BYTE (C1TC8-C1TC15) R229 BANK 1 (E5) C1TCL COUNTER 1 TIME CONSTANT D₅ D₄ D₃ D₂ D₁ D7 Da Dn LOW BYTE (C1TC0-C1TC7)



9.2.4 Capture Register

This 16-bit register pair is used to hold the counter value saved when using the "capture on external event" function. This register will capture at the rising edge of the I/O pin or when software capture is asserted. When the bi-value mode of operation is enabled, this register is used as a second Time Constant register and the counter is alternately loaded from each.

The format of the Capture Register is shown in Figure 9-10.





10.1 INTRODUCTION

The universal asynchronous receiver/transmitter (UART) is a full-duplex asynchronous channel. Transmission and reception can be accomplished independently with 5 to 8 data bits per character, plus optional even or odd parity, and an optional wake-up bit.

Data can be read into or out of the UART via R239. This single address is able to serve a full-duplex channel because it contains two complete 8-bit registers--one for the transmitter and the other for the receiver.

10.2 TRANSMITTER

When the UART's register address is specified as the destination (dst) of an operation, the data is output on the UART. The UART automatically adds the start bit, the programmed parity bit (odd, even, or no parity), and the programmed number of stop bits to the data character to be transmitted. The transmitter can also add a Wake-Up bit (optional) between the parity bit (or the last bit in the character if parity is disabled) and the first stop bit, as shown in Figure 10-1. When the character is five, six, or seven bits long, the unused bits in the Transmit Data register (UIO) are automatically ignored by the UART.

Serial data is shifted from the transmitter at a rate equal to 1, 1/16th, 1/32nd, or 1/64th of the clock rate supplied to the transmitter clock input (as determined by the clock-rate field in the UMA register). Serial data is shifted out on the falling edge of the transmitter clock.

Chapter 10 UART

The Transmit Data output $(P3_1)$ line is held marking (high) when the transmitter has no data to send. If the Send Break (SENBRK) bit of the UART Transmit Control (UTC) register is set to 1, the Data Output line will be held spacing (low) until it is cleared.

10.3 RECEIVER

An asynchronous receive operation begins when the Receive Enable bit (RENB) in the UART Receive Control register (URC) is set. A low (spacing) condition on the Receive Data line $(P3_0)$ indicates a start bit. If this low persists for at least one-half of a bit time, the start bit is assumed to be valid and the data input is then sampled at the middle of each bit time until the entire character is assembled and placed in the Receive Data (UIOR) register. This method of detecting a start bit improves error rejection when noise spikes exist on an otherwise marking line.

If X1 clock mode is selected, bit synchronization must be accomplished externally, and the received data is sampled on the rising edge of the clock input.

A received character can be read from the 8-bit Receive Data register (UIOR). The receiver inserts 1s into the unused bits when a character length of other than eight bits is used. If parity is enabled, the parity bit is not stripped from the assembled character for character lengths less than eight bits; i.e., for lengths less than eight bits, the receiver assembles a character for the required number of data bits, plus a parity bit, wake-up bit, and 1s for any unused bits, and places it in the UART Data register (UIO).




Figure 10-1. Asynchronous Transmission Data Format

581

UART

Since the receiver is buffered by one 8-bit register in addition to the Receive Data register, the CPU has enough time to service an interrupt and to accept the data character assembled by the UART. The receiver also has a buffer that stores error flags for each data character in the receive buffer. These error flags are loaded at the same time as the data character.


After a character is received, it is checked for the following conditions:

- If the received character is an ASCII control character, it sets the Control Character Detect (CCD) bit in the UART Receive Control (URC) register. (An ASCII control character is any character that has bits 5 and 6 cleared to 0.) It can also cause an interrupt if the Control Character Interrupt Enable (CCIE) bit in the UART Interrupt Enable (UIE) register is set to 1. Once this bit is set, it remains set until cleared by software.
- The wake-up settings are checked and any indicated action is completed. In wake-up mode, the CPU can be selectively interrupted on a match condition that includes all of the eight bits in the received character and a Wake-Up bit. The Wake-Up bit match and character match can be enabled simultaneously or individually. Each bit in this character match can also be masked individually. (For more discussion of this feature, see section 10.4.) Once this bit is set, it remains set until cleared by software.

- If parity is enabled, the Parity Error bit (PERR) in the UARI Receive Control (URC) register is set to 1 whenever the parity bit of the character does not match the programmed parity. Once this bit is set, it remains set until cleared by software.
- The Framing Error bit (FERR) in the URC register is set to 1 if the character is assembled without any stop bits (i.e., a low level is detected for a stop bit) and it is set with the character on which it occurs. It stays latched until cleared by software.
- If the CPU fails to read a data character when more than one character has been received, the Receive Overrun Error bit (OVERR) in the URC is set to 1. When this occurs, the new character assembled replaces the previous character in the Receive Data register. With this arrangement, only the overwriting character is flagged with the Receive Overrun Error. Like the Parity Error bit, this bit can be cleared only by software command from the CPU.

10.4 WAKE-UP FEATURE

The Super8 offers a powerful scheme to configure the UART receiver to interrupt only on certain special match conditions. Figure 10-2 shows the logic diagram for the scheme.





The pattern match logic can be used with or without the Wake-Up bit. The Wake-Up Match register and Wake-Up Mask register determine the character or characters that will generate a pattern match when detected at the receiver. If the Wake-Up bit is enabled, the pattern match occurs if the Wake-Up bit in the received character matches a pre-determined value, and the received character matches the value(s) specified in the Wake-Up Match and Wake-Up Mask registers. If the Wake-Up bit is disabled, the pattern match depends only on the character's value.

The Receive Data (UIOR) register is the receive buffer that is loaded if a new character is received and the previous character has been read by the CPU. The Wake-Up Match (WUMCH) register contains the match value. The Wake-Up Mask (WUMSK) register is used to mask out any selected bit positions in the WUMCH register. The Wake-Up Enable (WUENB) bit in the UART Transmit Control (UTC) register is enabled only if a match for the Wake-Up bit is also desired. If this is disabled, the scheme can still be used to look for a character match. The Receive Wake-Up Value (RWUVAL) bit in UART Mode A (UMA) register is the expected value of the Wake-Up bit; the Received Wake-Up bit (RWUIN) is the Wake-Up bit value received by the receiver.

The following cases show how the Wake-Up Detect (WUD) bit in the UART Receive Control (URC) register can be set by a match condition. However, the CPU is interrupted only if the Wake-Up Interrupt Enable (WUIE) bit in the UART Interrupt Enable (UIE) register is set to 1.

Case 1: MUENB = 1 (Make-Up bit is enabled)

a) If Wake-Up bit match and WUMCH match (all 8 bits) is desired:

Set WUMSK = 1111 1111 (%FF) WUMCH = ____ (desired match value)

If WUMCH (bits 7-0) = UIO (bits 7-0) and RWUVAL = RWUIN

Then Wake-Up Detect (WUD) flag is set.

b) If Wake-Up bit match and WUMCH match (selected bit, i.e., bits
 5, 4, 1, 0) is desired:

Set WUMSK = 0011 0011 (%33) WUMCH = XX___ XX__ (desired match bits 5, 4, 1, 0)

If WUMCH (bits 5, 4, 1, 0) = UIO (bits 5, 4, 1, 0) and RWUVAL = RWUIN

Then Wake-Up Detect (WUD) flag is set.

c) If only a Wake-Up bit match is desired:

Set WUMSK = 0000 0000 (%00) WUMCH = XXXX XXXX (don't care)

IF RWUVAL = RWUIN

Then Wake-Up Detect (WUD) flag is set.

UART Case 2: MUENB = 0 (Wake-Up bit is ignored) a) If a match is desired for WUMCH (all 8 bits): Set WUMSK = 1111 1111 (%FF) WUMCH = _______ (desired match value) If WUMCH (bits 7-0) = UIO (bits 7-0) Then Wake-Up Detect (WUD) flag is set. b) If a match is desired on WUMCH (selected bits only, i.e., bits 4, 3, 2): Set WUMSK = 0001 1100 (%1C) WUMCH = XXX_ __XX (desired match bits 4, 3, 2) If WUMCH (bits 4, 3, 2) = UIO (bits 4, 3, 2)

Then Wake-Up Detect (WUD) flag is set.

c) If a match is always desired:

Set WUMSK = 0000 0000 (%00) WUMCH = XXXX XXXX (don't care)

If this character is received, the Wake-Up Detect (WUD) flag is always set. However, this will be ignored if the Wake-Up Interrupt Enable (WUIE) bit in the UART Interrupt Enable (UIE) register is disabled.

10.5 AUTO-ECHD/LODPBACK

As shown in Figure 10-3, the UART can be configured to automatically transmit any data coming in at the Receive Data input pin $(P3_0)$ RXD. This autoecho mode of operation is enabled by setting the Auto-Echo (AE) bit in the UART Mode B (UMB) register to 1. In addition, the Transmit Data Select (TXDTSEL) bit in the UART Transmit Control (UTC) register must be set to 1 for this mode to work correctly.

Similarly, the UART can be set in the local loopback mode by setting the Loopback Enable (LBENB) bit in the UMB register to 1. In loopback mode, the output of the transmitter is automatically routed to the receiver.




Figure 10-3. Auto-Echo/Loopback

In auto-echo mode, the transmitter can still be enabled; however, the transmitter data goes nowhere unless loopback is also enabled.

10.6 POLLED OPERATION

In a polled environment, the Receive Character Available (RCA) bit in the URC register must be monitored so the CPU can decide when to read a character. This bit is automatically cleared when the UIOR is read.

To prevent overwriting data in polled operations, the transmit buffer status must be checked before writing to the transmit buffer (UIOT). The Transmit Buffer Empty (TBE) bit in the UIC is set to 1 after completing the sending of a character.

10.7 BAUD-RATE GENERATOR

The UARI has its own on-chip programmable baudrate generator implemented as a 16-bit downcounter. The transmitter can receive its clocking signal from an external source ($P2_1$) or the baudrate generator (BRG); the receiver clock can come from an external source ($P2_0$) or the on-chip baud-rate generator.

If $P2_1$ is not used as a Transmit Clock input, it can be used to output the transmit clock, the CPU clock, the output of the baud-rate generator, or as an I/O line.

The baud-rate generator consists of two 8-bit Time Constant registers, a 16-bit downcounter, and a flip-flop on the counter's output that produces a square wave.

On startup, the flip-flop is set to a high state, the value in the Time Constant registers is loaded into the Counter, and the Counter starts counting down. The output of the baud-rate generator toggles on reaching zero, the value in the Time Constant registers is again loaded into the Counter, and the process is repeated. The time constant can be changed at any time, but the new value does not take effect until the next load of the Counter.

As shown in Figure 10-4, the output of the baudrate generator can be used as the receive clock, the transmit clock, or both. The transmitter and receiver can handle data at a rate of 1, 1/16th, 1/32nd, or 1/64th of the clock rate supplied to the receive and transmit clock inputs.

If $P2_1$ (Port 2, Bit 1) is not used as transmit clock input, it may be used as an output. A multiplexer (MUX) provided at $P2_1$ can be used to output various clocks or $P2_1$ data; bits 6 and 7 of the UMB register determine the function of P2 when it is used as an output.




Figure 10-4. Baud-Rate Generator

10.8 UART INTERFACE PINS

The UART uses up to four Port 2 and 3 pins for interfacing with the external world. These are:

P20	Receive Clock
P30	Receive Data
P21	Transmit Clock
P31	Transmit Data

10.9 UART CONTROL/MODE AND STATUS REGISTERS

The following sections and figures describe the UART Control/Mode and Status registers.

10.9.1 UART Data Register (UIOT & UIOR)

Writing to this register automatically writes the data in the Transmit Data register (UIDT); a read from this register gets the data from the UART Receive Data register (UIDR). The format of this register is shown in Figure 10-5.




Figure 10-5. UART Data Register

10.9.4 UART Receive Control Register (URC)

The fields in this register (Figure 10-8) are:

RCA. Receive Character Available (D_0) . This is a status bit that is set to a 1 when data is available in the receive buffer (UIOR). When the CPU reads the receive buffer, it automatically clears

10.9.2 Wake-Up Match Register (WUMCH)

Any character up to eight bits can be written into this register. The receiver detects a match between the received character and this character. The format of this register is shown in Figure 10-6.




Figure 10-6. Wake-Up Match Register

10.9.3 Wake-Up Mask Register (WUMSK)

Any bit in the WUMCH register can be masked by writing a O into the corresponding bit in this register. The format of this register is shown in Figure 10-7.




Figure 10-7. Wake-Up Mask Register

this bit to O. A write to this bit position has no effect. A hardware reset forces this bit to O.

RENB. Receive Enable (D1). When this bit is set to 1, the receive operation begins. This bit should be set only after all other receive parameters are established and the receiver is completely initialized. This bit is cleared to a 0 by a hardware reset, which disables the receiver.




Figure 10-8. UART Receive Control Register

PERR. Parity Error (D₂). This is a status bit. When parity is enabled, this bit is set to 1 and buffered with the character whose parity does not match the programmed parity (even/odd). This bit is latched so that once an error occurs, it remains set until it is cleared to 0 by writing a 1 to this bit position. A hardware reset forces this bit to 0.

OVERR. Overrum Error (D3). This status bit indicates that the receive buffer has not been read and another character has been received. Only the character that has been written over is flagged with this error; once set, this bit remains set until cleared to 0 by writing a 1 to this bit position. A hardware reset forces this bit to 0.

FERR. Framing Error (D_4) . This is a status bit. If a framing error occurs (no stop bit where expected), this bit is set for the receive character in which the framing error occurred. This bit remains set until cleared to 0 by writing a 1 to this bit position. A hardware reset forces this bit to 0.


BRKD. Break Detect (D5). This is a status bit that is set at the beginning and the end of a break sequence in the receive data stream. It stays set to 1 until cleared to 0 by writing a 1 to this bit position. A hardware reset forces this bit to 0. See note in section 10.9.5 for more information.

CCD. Control Character Detect (D_6) . This status bit is set any time an ASCII control character is received in the receive data stream. It stays set until cleared to 0 by writing a 1 to this bit position. (An ASCII control character is any character that has bits 5 and 6 set to 0.) A hardware reset forces this bit to 0.

WUD. Wake-Up Detect (D7). This status bit is set any time a valid wake-up condition is detected at the receiver. It stays set until cleared to 0 by writing a 1 to this bit position. The wake-up condition can be satisfied in many possible ways by the Wake-Up bit, Wake-Up Match register, and Wake-Up Mask register. See the Wake-Up Feature section (section 10.4) for a more detailed explanation. A hardware reset forces this bit to 0.

10.9.5 UART Interrupt Enable Register (UIE)

This register contains the individual status and data interrupt enables (Figure 10-9). The fields in this register are:





RCAIE. Receive Character Available Interrupt Enable (D_0) . If this bit is set to 1, then a Receive Character Available status in the URC register will cause an interrupt request. In a DMA receive operation, if this bit is set to 1, then an interrupt request will be issued only if an End-of-Process (EOP) of the DMA counter is also set. If it is not set, a Receive Character Available status causes no interrupt. A hardware reset forces this bit to 0.

RDMAENB. Receive DMA Enable (D1). When this bit is set to 1, the DMA function is enabled for the UART receiver. Whenever a Receive Character Available signal in the URC register is true, a DMA request will be made. When the DMA channel gains control of the bus, it will transfer the received data to the register file or the external memory. A hardware reset forces this bit to O.

TIE. Transmit Interrupt Enable (D2). If this bit is set to 1, then a Transmit Buffer Empty signal in the UTC register will cause an interrupt request. In a DMA transmit operation, if this bit is set to 1, then an interrupt request will be issued only if an End-of-Process (EOP) of the DMA counter is also set. If it is not set, a Transmit Buffer Empty signal causes no interrupt. A hardware reset forces this bit to 0.

ZCIE. Zero Count Interrupt Enable (D3). If this bit is set to 1, a baud-rate generator Zero Count status in the UIC register will cause an interrupt request. A hardware reset forces this bit to 0.

REIE. Receive Error Interrupt Enable (D₄). If this bit is set to 1, any receive error condition will cause an interrupt request. Possible receive error conditions include parity error, overrun error, and framing error. A hardware reset forces this bit to 0.

BRKIE. Break Interrupt Enable (D5). If this bit is set to 1, a transition in either direction on the break signal will cause an interrupt request. A hardware reset forces this bit to 0.

Note: A break signal is a sequence of Os. When all the required bits, parity bit, wake-up bit, and stop bits are Os, the receiver immediately recognizes a break condition (not a framing error) and causes Break Detect (BRKD) to be set and an interrupt request. At the end of the break signal, a zero character is loaded into the Receive Data register (UIOR) and Break Detect (BRKD) is set again, along with another interrupt request. **CCIE. Control Character Interrupt Enable (D_6).** If this bit is set to 1, then an ASCII Control Character Detect signal in the URC register will cause an interrupt. A hardware reset forces this bit to 0.

WUIE. Wake-Up Interrupt Enable (D7). If this bit is set to 1, then any of the wake-up conditions that set the Wake-Up Detect bit (WUD) in the URC register will cause an interrupt request. A hardware reset forces this bit to 0.

10.9.6 UART Mode A Register (UMA)

This register controls the configurations of the receiver/transmitter that are not likely to change on a dynamic basis. The fields in this register (Figure 10-10) are:




Figure 10-10. UART Mode A Register

TWUVAL. Transmit Wake-Up Value (D₀). If the wake-up mode is enabled, then the value in this bit position is transmitted along with the character at the appropriate time by the transmitter.

RWUVAL. Receive Wake-Up Value (D₁**).** If the wakeup mode is enabled, then the receiver expects a wake-up bit after the parity bit in the incoming data stream and the value is compared with this bit value. For further explanation of how this is used, see the Wake-Up Feature section (Section 10.4).

EVNPAR. Even Parity (D_2). This bit determines the type of parity used by both the receiver and the

transmitter. If this bit is set to 0, odd parity is used; if this bit is set to 1, then even parity is used. If the Parity Enable (PARENB) bit in this register is not enabled, then this bit has no effect.

PARENB. Parity Enable (D_3) . When this bit is set to 1, an additional bit position beyond those specified in the bits/character control is added to the transmitted data and is expected in the received data. The received parity bit is transferred to the CPU as a part of the data unless eight bits per character are used. If this bit is set to 0, the parity feature is disabled.

HART

BPC1, BPC0. Bits Per Charecter (D_5, D_4) . This field determines the number of bits per character for both the transmit and the receive sections. The character bits are right-justified with the least significant bit transmitted or received first. The field is coded as shown in Table 10-1.

Tabl	Table 10-1.		Character Siz	ze Fie	eld	Encoding
	D ₅	D4	Character	Size	in	Bits
	0	0		5		
	0	1		6		
	1	0		7		
	1	1		8		

CR1, CR0. Clock Rate (D_{7}, D_{6}) . This field specifies the multiplier between the clock and the data rates. Table 10-2 shows how this field is coded.

Table 10-2. Clock Rate Field	Encoding	
------------------------------	----------	--

D7	D6	Kode	Description
0	0	1 ×	Clock rate = 1 x data rate
0	1	16 ×	Clock rate = 16 x data rate
1	0	32 ×	Clock rate = 32 x data rate
1	1	64 x	Clock rate = 64 x data rate




Figure 10-11. UART Transmit Control Register

10.9.7 UARI Transmit Control Register (UTC)

This register contains the status and command bits needed to control the transmit section of the UART. The fields in this register (Figure 10-11) are:

IDWAENB. Transmit DMA Enable (D₀**).** When this bit is set to 1, it enables the DMA function for the UART transmit section. If this bit is set and the Transmit Buffer Empty signal becomes true, then a DMA request is made. When the DMA channel gains control of the bus, it transfers bytes from the external memory or the register file to the UART transmit section. A hardware reset forces this bit to 0.

TBE. Transmit Buffer Empty (D1). This status bit is set to 1 whenever the transmit buffer is empty. It is cleared to 0 when a data byte is written in the transmit buffer. A hardware reset forces this bit to 1.

ZC. Zero Count (D_2) . This status bit is set to 1 and latched when the Counter in the baud-rate generator reaches the count of 0. This bit can be cleared to 0 by writing a 1 to this bit position. A hardware reset forces this bit to 0. TENB. Transmit Enable (D_3) . Data is not transmitted until this bit is set to 1. When cleared to 0, the Transmit Data pin continuously outputs 1s unless Auto-Echo mode is selected. This bit should be cleared only after the desired transmission of data in the buffer is completed. A hardware reset forces this bit to 0.

WENB. Wake-Up Enable (D_{A}) . If this bit is set to 1. wake-up mode is enabled for both the transmitter and the receiver. The transmitter adds a bit beyond those specified by the bits/character and the parity. This added bit has the value specified in the Transmit Wake-Up Value (TWUVAL) in the UMA register. The receiver expects a Wake-Up bit value in the incoming data stream after the parity bit and compares this value with that specified in the Received Wake-Up Value (RWUVAL) bit in the UMA The resulting action depends on the register. configuration of the Wake-Up feature. A more complete description is given in the Wake-Up Feature section (section 10.4). A hardware reset forces this bit to 0.

SIPBIS. Stop Bits (D_5) . This bit determines the number of stop bits added to each character transmitted from the UART transmit section. If this bit is a 0, then one stop bit is added. If this bit

is a 1, then two stop bits are added. The receiver always checks for at least one stop bit. A hardware reset forces this bit to O.

SENBRK. Send Break (D_6) . When set to 1, this bit forces the transmit section to continuously output Os, beginning with the following transmit clock, regardless of any data being transmitted at the time. This bit functions whether or not the transmitter is enabled. When this bit is cleared to 0, the transmit section continues to send the contents of the Transmit Data register. A hardware reset forces this bit to 0.

IXDISEL. Transmit Data Select (D7). This bit has an effect only if port pin $P3_1$ is configured as an

output. If this bit is set to 1, the serial data coming out of the transmit section is reflected on the P_{3_1} pin. If this bit is set to 0, then P_{3_1} acts as a normal port and P_{3_1} data is reflected on the P_{3_1} pin. A hardware reset forces this bit to 0.

10.9.8 UART Mode B Register (UMB)

This register (Figure 10-12) contains the necessary status and command bits for the baud-rate generator, transmit clock select, auto-echo and loopback enable. The fields are as follows:




Figure 10-12. UART Mode B Register

LBENG. Loopback Enable (D_0) . Setting this bit to 1 selects the local loopback mode of operation. In this mode, the data output from the transmit section is also routed back to the receive section. For meaningful results, the frequency of the transmit and receive clocks must be the same. A hardware reset forces this bit to 0.

BRGENB. Baud-Rate Generator Enable (D1). This bit controls the operation of the baud-rate generator. The Counter in the baud-rate generator is enabled for counting when this bit is set to 1 and disabled for counting when this bit is set to 0. A hardware reset forces this bit to 0.

BRGSRC. Baud-Rate Generator Source (D₂). This bit selects the source of the clock for the baud-rate generator. If this bit is set to 0, the baud-rate generator clock comes from the receive clock pin $(P2_0)$. If this bit is set to 1, the clock for the baud-rate generator is the CPU clock divided by two (XTAL clock divided by four). A hardware reset forces this bit to 0.

TCIS. Transmit Clock Input Select (D3). This bit selects the source for the transmit section clock input. If ICIS is cleared to 0, the source is the transmit clock pin $(P2_1)$. If it is set to 1, then the source is the baud-rate generator output. A hardware reset forces this bit to 0.

RCIS. Receive Clock Input Select (D_4) . This bit selects the source for the receive section clock input. If this bit is cleared to 0, the source is the receive clock pin $(P2_0)$. If it is set to 1, then the source is the baud-rate generator output. A hardware reset forces this bit to 0.

AE. Auto-Echo (D₅). Auto-echo mode of operation is enabled by setting this bit to 1. In this mode, the data coming in on the receive data pin is reflected out on the transmit data pin. The receive section still listens to the receive data input; however, the data from the transmit section goes nowhere. See section 10.6 for a more detailed description of this function. A hardware reset forces this bit to 0. **COS1, COSO.** Clock Output Select (D_7-D_6) . This field determines the source that drives the transmit clock pin if P2₁ is configured as an

output. A hardware reset forces this field to 00. Table 10-3 shows the coding of this field.

	D _	D.	Output Source	
	ל ^ט	U6		
	0	0	P21 Data	
	0	1	System clock (XTAL frequency divided by 2)	
	. 1	0	Baud-rate generator output	
	1	1	Transmit data rate	

10.9.9 UART Baud-Rate Generator Time Constant Register (UBG)

value does not take effect until the next time constant is loaded into the downcounter.

This register contains the high and low bytes (Figure 10-13) for the 16-bit time constant used to generate the desired baud rate. The time constant can be changed at any time, but the new The formula for determining the appropriate time constant for a given baud rate is shown below, with the desired rate in bits per second and the baud-rate clock period in seconds.

1

R248 BANK 1 (F8) UBGH UART BAUD-RATE GENERATOR		R249 BANK 1 (F9) UBGL UART BAUD-RATE GENERATOR
$D_7 D_6 D_5 D_4 D_3 D_2 D_1 D_0$		$ D_7 D_6 D_5 D_4 D_3 D_2 D_1 D_0 $
HIGH	HBYTE (UBG8-UBG15)	LOW BYTE (UBG ₀ -UBG ₇)



11.1 INTRODUCTION

The Super8 has an on-chip Direct Memory Access (DMA) channel to provide high bandwidth data transmission capabilities that can be used by the UART receive or transmit section or by Handshake Channel O.

The DMA channel can transfer data between the peripheral device and contiguous locations in either the register file or external data memory.

UART Receiver	>	Register file or data memory
UART Transmitter	<	Register file or data memory
Handshake Channel O	<	Register file or data memory
Handshake Channel O	>	Register file or data memory

Prior to enabling the DMA channel, the starting register address for the block to be transferred must be present in register $C1_{\rm H}$ or the starting memory address must be present in register $C0_{\rm H}$ (high byte) and $C1_{\rm H}$ (low byte). Registers $C0_{\rm H}$ and $C1_{\rm H}$ themselves can only be accessed as part of the working register group. The address is auto-incremented after each DMA-controlled transfer.

The DMA Count registers (R240 and R241, Bank 1) hold the 16-bit count that determines the number of transactions the DMA channel is to perform. The count loaded should be n-1 to perform n byte transfers. An interrupt can be generated when the count is exhausted.

DMA transfers to or from the register file take six CPU clock cycles; DMA transfers to or from memory take ten CPU clock cycles, excluding wait states.

11.2 DMA CONTROL REGISTERS

Chapter 11 DMA Channel

The control bits that link the DMA channel to the UART or an I/O port are the Transmit DMA Enable (TDMAENB) bit in the UART Transmit Control (UTC) register for the transmitter, the Receive DMA Enable (RDMAENB) bit in the UART Interrupt Enable (UIE) register for the receiver, and the DMA Enable bit (D_2) in the Handshake O Control register for the I/O ports. Only one of these three enable bits should be set at a given time. If Handshake Channel O is linked to the DMA channel, the data transfer direction is determined by the direction of the handshake.

A bit in the External Memory Timing register, called DMA INT/EXT, controls whether DMA transfers access the register file or external data memory. When this bit is cleared to 0, transfers are to/ from the register file. When this bit is set to 1, transfers are to/from external data memory. See Figure 11-1.




Figure 11-1. DMA Control Registers

11.3 DMA AND THE UART RECEIVER

The Receive DMA Enable bit (RDMAENB) in the UIE register (R237) of the UART is first set to 1 to link the DMA to the UART receiver.

Data received at the UART receiver is handled by the DMA as soon as the Receive Character Available (RCA) status bit of the URC register (R236) of the UART is set to 1. The DMA reads data from the UID register of the UARI and then clears the RCA bit to prepare the UARI receiver to receive new The data is then stored at the location data. whose address is contained in the DMA address register (RR192). The DMA count at RR240, Bank 1, is decreased by 1 and the DMA address register is increased by 1. When the DMA count is negative, an interrupt request (IRQ6, vector address 20, 21) is generated at the UART Receive section if the Receive Character Available Interrupt Enable bit of the UIE register of the UARI (R237) is set to 1.

The UARI continues to receive new data and the DMA responds to the RCA bit as described above until an interrupt is generated due to a negative DMA count.

11.4 DHA AND THE UART TRANSMITTER

First, the Transmit DMA Enable (TDMAENB) bit of the UTC register (R235) of the UARI is enabled to link the DMA to the UARI transmitter.

Upon transmit, the Transmit Buffer Empty status bit (TBE) in the UTC register (R235) of the UARI is set to 1. The DMA then transfers the data at the location whose address is contained in the DMA address register (RR192) to the UIO register (R239) of the UARI.

The TBE bit is then cleared to 0. The DMA count at RR240, Bank 1, is decreased by 1 and the DMA address register is increased by 1. When the DMA count is negative, the DMA issues an End-of-Process (EOP) signal to the UART. The UART grants an interrupt request (IRQ1, vector address 26, 27) to the Super8 if the Transmit Interrupt Enable (TIE) bit of the UIE register (R237) of the UART is set to 1.

The UART transmitter continues its operation with the new data in the UIO register and the DMA responds to the TBE bit as described above until an interrupt is generated due to a negative DMA count.

11.5 DHA AND HANDSHAKE CHANNEL O

The DMA can be configured with Handshake Channel O to transfer data from register file or data memory to I/O devices or vice versa through Port 1 or Port 4. Handshake Channel O can be in either fully interlocked mode or strobed mode as controlled by the Handshake O Control register (R244). The direction of DMA transfer is determined by the handshake direction, which is the direction of the chosen port.

11.5.1 DMA WRITE (INPUT HANDSHAKE CHANNEL O)

The 1/0 device transfers data to register file or data memory through Handshake Channel 0 and the DMA channel.

DMA Channel

The Handshake Channel O Enable and DMA Enable bits of the Handshake O Control (HOC) register (R244) should be first set to 1. When the 1/O device puts data on the port specified in the HOC register and activates DAV to go from high to low as in Figures 8-11 and 8-13, the DMA transfers data on the port to the specified address in the DMA address register (RR192). The DMA count at RR240. Bank 1, is decreased by 1 and the DMA address reqister is increased by 1. When the DMA count is negative, the DMA issues an End-of-Process (EOP) signal to Handshake Channel O. Handshake Channel O grants an interrupt request (1RO4) to the Super8. The handshake output at pin 25 is the same as described in Figures 8-11 and 8-13 and the DMA is waiting for the I/O device to put data on the port and activate the DAV signal again.

11.5.2 DHA READ (OUTPUT HANDSHAKE CHANNEL O)

Data is transferred from register file or data memory to the I/O device through the DMA channel and Handshake Channel 0.

The Handshake Channel O Enable and DMA Enable bits of the Handshake O Control (HOC) register (R244) should be first set to 1. The handshake direction should be set by choosing the direction of the port specified in the HOC register.

The DMA sequence should always begin by writing the first byte of data to the port to start the DMA. This is an important process, otherwise the DMA is not activated when Handshake Channel O is not yet activated. The DMA starting address in the DMA address register (RR192) should now be set at the second byte of the data block. The I/O device should then read that first byte of data and store it away as in Figures 8-12 and 8-14. The DMA is then activated.

11.5.2.1 FULLY INTERLOCKED MODE

At State 3 of Figure 8-12, the DMA reads the data at the address specified in the DMA address register (RR192) and transfers it to the port. The DMA count at RR240, Bank 1, is decreased by 1 and the DMA address register is increased by 1. When the DMA count is negative, the DMA issues an End-of-Process (EOP) signal to Handshake Channel 0. Handshake Channel 0 then grants an interrupt request (1RQ4) to the Super8.

The DMA and handshake process continues as in Figure 8-12 until an interrupt is caused by a negative DMA count.

11.5.2.2 STROBED MODE

After the first writing of the first byte of data to the port as in Figure 8-14, the DMA is activated at the end of strobe time. The DMA reads the data at the address specified in the DMA address register (RR192) and transfers it to the port. The DMA count at RR240, Bank 1, is decreased by 1 and the DMA address register is increased by 1. When the DMA count is negative, the DMA issues an End-of-Process (EOP) signal to Handshake Channel 0. Handshake Channel 0 then grants an interrupt request (IRQ4) to the Super8.

The handshake operation continues as in Figure 8-14 and the DMA transfers new data to the port only at the end of strobe time. The DMA stops when an interrupt is activated by a negative DMA count.

12.4 EXTERNAL STACKS

The Super8 architecture supports stack operations in either the register file or in data memory. A stack's location is determined by setting bit 1 in the External Memory Timing register, R254, Bank 0 (Figure 12-5).




Figure 12-5. External Memory Timing


The instruction used to change the stack selection bit should not be immediately followed by an instruction that uses the stack, since this will cause indeterminate program flow. Interrupts should be disabled when changing the stack selection bit.

12.6 BUS OPERATION

Typical data transfers between the Super8 and external memory are illustrated in Figures 12-7 and 12-8. Machine cycles can vary from six to twelve external clock periods depending on the operation being performed. The notations used to describe the basic timing periods of the Super8




The two external memory spaces, data and program, can be addressed as a single memory space or as two separate spaces. If the memory spaces are separated, program memory and data memory are logically selected by the Data Memory select output (DW). DM is made available on Port 3, line 5 (P35) by setting bit D3 in the Port Mode register to 1 (Figure 12-6).





are machine cycles (Mn), timing states (In), and clock periods. All timing references are made with respect to the output signals \overline{AS} and \overline{DS} . The clock is shown for clarity only and does not have specific timing relationships with other signals; the clock signal shown is the external clock, which has twice the frequency of the internal CPU clock.





595




Figure 12-8. External Memory Write Cycle

12.6.1 Address Strobe (AS)

All transactions start with Address Strobe (\overline{AS}) being driven low and then raised high by the Super8. The rising edge of \overline{AS} indicates that Read/Write (R/\overline{W}) , Data Memory (\overline{DM}) , and the addresses output from Ports 0 and 1 are valid. The addresses output via Port 1 typically need to be latched during \overline{AS} , whereas Port 0 address outputs, if used, remain stable throughout the machine cycle.

12.6.2 Data Strobe (DS)

The Super8 uses Data Strobe (\overline{DS}) to time the actual data transfer. For write operations (R/W = low), a low on \overline{DS} indicates that valid data is on the Port 1 AD₀-AD₇ lines. For read operations (R/W = high), the address/data bus is placed in a high-impedance state before driving \overline{DS} low so that the addressed device can put its data on the bus. The Super8 samples this data prior to raising \overline{DS} high.

12.6.3 External Memory Operations

Whenever the Super8 is configured for external memory operations, the addresses of all internal

program memory references appear on the external bus. This should have no effect on the external system since the bus control line DS remains in its inactive high state. DS becomes active only during external memory references.

12.7 EXTENDED BUS TIMING

The Super8 can accommodate slow memory access and cycle times by three different methods that give the user much flexibility in the types of memory available.

12.7.1 Software Programmable Wait States


The Super8 can stretch the Data Strobe (DS) timing automatically by adding one, two, or three internal clock periods. This is under program control and applies only to external memory cycles. Internal memory cycles still operate at the maximum rate. The software has independent control over stretched Data Strobe for external memory (i.e., the software can set up one timing for program memory and a different timing for data memory). Thus, program and data memory may be made up of different kinds of hardware chips, each requiring its own timing.


12.7.2 Slow Memory Tining

Another feature of the Super8 that is useful in interfacing with slow memories is the Slow Memory Timing option. When this option is enabled, the normal external memory timing is slowed by a factor of two (bus clock = CPU clock divided by two). All memory times for set-up, duration, hold, and access times are essentially doubled. This feature can also be used with the programmed automatic wait states described above. Programmed wait states can still be used to stretch the Data Strobe time by one, two, or three internal clock times (not two, four, or six) when Slow Memory Timing is enabled.

12.7.3 Hardware Wait States

Still another Super8 feature is an optional external WAIT input using port pin P34. The WAIT input function can be used with either or both of the above two features. Thus the Data Strobe width will have a minimum value determined by the number of programmed wait states selected and/or by Slow Memory Timing. The WAIT input provides the means to stretch it even further. The WAIT input is sampled each internal clock time and, if held low, can stretch the Data Strobe by adding one internal clock period to the Data Strobe time for an indefinite period of time. All of the extended bus timing features are programmed by writing the appropriate bits in the External Memory Timing register (Figure 12-9).





12.8 INSTRUCTION TIMING

The high throughput of the Super8 is due, in part, to the use of instruction pipelining, where the instruction fetch and execution cycles are overlapped. During the execution of the current instruction, the opcode of the next instruction is fetched, as illustrated in Figure 12-10.






Figure 12-10. Instruction Pipelining

External Interface

Figures 12-11 through 12-14 show typical instruction cycle timing for instructions fetched from external memory. All instruction fetch cycles have the same machine timing regardless of whether the memory is internal or external except when external memory timing is extended. In order to calculate the execution time of a program, the internal clock periods shown in the cycles column of the instruction formats in the Instruction Set (Chapter 5) should be added. Pipeline cycles are transparent to the user and should be ignored. Each cycle represents two cycles of the crystal or input clock.










Figure 12-12. Typical Instruction Cycle Timing (Two Byte Instruction)








Figure 12-14. Typical Instruction Cycle Timing (Four Byte Instruction)

12.1 INTRODUCTION

The 48-pin Super8 has 40 programmable I/O pins, some of which are configurable as an external memory interface. A description of the pins and their functions follows (see Figure 12-1).

12.2 PIN DESCRIPTIONS

A5. Address Strobe (output, active low, 3-state). A5 is pulsed low once at the beginning of each machine cycle. For external memory accesses, the rising edge of A5 indicates that addresses, R/W, and \overline{DM} signals are valid. Under program control, A5 can be placed in a high impedance state along with Ports 0 and 1, $\overline{D5}$, R/W, and \overline{DM} if used.

D5. Data Strobe (output, active low, 3-state). D5 provides timing for data movement to or from Port 1 for each external memory transfer. During a

Chapter 12 External Interface

write cycle, data out is valid at the leading edge of $\overline{\text{DS}}$; during a read cycle, data in is valid prior to the trailing edge of $\overline{\text{DS}}$. $\overline{\text{DS}}$ can be placed in a high-impedance state along with Ports 0 and 1, $\overline{\text{AS}}$, R/W, and $\overline{\text{DM}}$ if used.

R/M. **Read/Write (output, 3-state).** R/W determines the direction of data transfer for external memory transactions. R/W is low during write operations and high during all other operations. R/W can be placed in a high-impedance state along with Ports 0 and 1, AS, DS, and DM if used.

P00-P07, P10-P17, P20-P27, P30-P37, P40-P47. I/O Port Lines (inputs/outputs, TIL-compatible). These I/O lines provide five 8-bit I/O ports that can be configured under program control for I/O or external memory interfacing. Ports 0 and 1 can be placed in a high-impedance state under program control, along with AS, DS, R/W, and DM if used.




Figure 12-1. Pin Functions and Assignments

External Interface

RESET. Reset (input, active low). RESET is used to initialize the Super8. When RESET is deactivated, program execution begins from program address 0020_{H} . RESET is also used to enable the Super8 test mode.

XTAL1, XTAL2. Crystal (oscillator input/output). XTAL1 and XTAL2 are used to connect a parallel resonant crystal or external clock source to the on-board clock oscillator and buffer.

12.3 CONFIGURING FOR EXTERNAL MEMORY

Before external memory can be referenced in a ROM-based part, Ports 0 and 1 must be properly configured. The minimum bus configuration uses Port 1 as a multiplexed address/data bus (AD_0-AD_7) with access to 256 bytes of external memory. In this configuration, the eight lower order address bits (A_0-A_7) are multiplexed with the eight data bits (D_0-D_7) .

Additional address lines can be output on the Port O pins, where bit O of that port corresponds to A_8 , bit 1 to A_9 , and so on. The pins of Port O can be defined as memory address lines or 1/0 lines on a bit-by-bit basis, via programming of the Port O Mode register (R240, Bank O). This ensures the efficient use of the 1/0 pins, allowing the Super8 to address various sizes of external memory using no more pins than necessary. Port O pins not configured for address lines can be used as 1/0 lines.

Configuring Port 1 for external memory is accomplished by writing the appropriate bits in the Port Mode register, R241 in Bank 0 (Figure 12-2).





Figure 12-2. Configuring Port 1 for External Memory





Configuring Port O for external memory is accomplished in a similar manner, using Port O Mode Register, R24O in Bank O (Figure 12-3).

Once Port 1 is configured as an address/data port, it is no longer usable as a general-purpose 1/0 port. Attempting to read Port 1 returns "FF_H"; writing has no effect. Similarly, if Port 0 is configured for address lines A_g-A_{15} , it is no longer usable as a general-purpose I/O port; however, if not all of the bits are defined as address lines, the remaining bits are still accessible as an I/O port. Reading Port 0 will return the port data in those positions defined as I/O. The positions defined as address will return the value on the external pins which, under normal loading, will be the address.

After setting the modes of Ports 0 and 1 for external memory, the next three bytes must be fetched from internal memory.

An external memory interface may be 3-stated under program control by setting bit 7 of the System Mode register, R222 (Figure 12-4).

	SY	R: STEN	222 (E 1 MOI	DE) S' DE RE	YM	ER		
D7	D ₆	D ₅	D4	D ₃	D ₂	D1	D ₀	
T								3-STATE EXTERNAL MEMORY INTERFACE



When this bit is set to 1, the external memory interface, including \overline{AS} , \overline{DS} , R/\overline{W} and \overline{DM} , is 3-stated. A hardware reset forces this bit to a 0. The external memory interface can but should not be tri-stated in the ROMLess parts.

In Super8 parts with on-chip ROM, a hardware reset configures Ports 0 and 1 as input ports and instruction execution begins at location $0020_{\rm H}$, which is within the on-chip ROM.

In the ROMless parts, a hardware reset configures Port O pins POn-PO4 as address out and pins POs-POy as inputs; Port 1 is configured as an address/data port, allowing access to 8 Kbytes of memory. If external memory greater than 8 Kbytes is desired, additional address lines must be configured in Port O. Since Port O lines are initially configured as inputs, they will float and their logic state will be unknown until an initialization routine is executed that configures Port O. This initialization routine must reside within the first 8 Kbytes of executable code and must be physically mapped into memory by externally forcing the Port O address lines to a known state.

601

12.4 EXTERNAL STACKS

The Super8 architecture supports stack operations in either the register file or in data memory. A stack's location is determined by setting bit 1 in the External Memory Timing register, R254, Bank O (Figure 12-5).

		1254 ERNA						
D7	D ₆	D5	D4	D3	D ₂	D1	Do	
						Τ		STACK SELECTION
								0 = REGISTER FILE 1 = DATA MEMORY

Figure 12-5. External Memory Timing

The instruction used to change the stack selection bit should not be immediately followed by an instruction that uses the stack, since this will cause indeterminate program flow. Interrupts should be disabled when changing the stack selection bit.

12.6 BUS OPERATION

Typical data transfers between the Super8 and external memory are illustrated in Figures 12-7 and 12-8. Machine cycles can vary from six to twelve external clock periods depending on the operation being performed. The notations used to describe the basic timing periods of the Super8 12.5 DATA MEMORY

The two external memory spaces, data and program, can be addressed as a single memory space or as two separate spaces. If the memory spaces are separated, program memory and data memory are logically selected by the Data Memory select output (\overline{DM}). \overline{DM} is made available on Port 3, line 5 (P3₅) by setting bit D3 in the Port Mode register to 1 (Figure 12-6).





Figure 12-6. Data Memory

are machine cycles (Mn), timing states (Tn), and clock periods. All timing references are made with respect to the output signals AS and DS. The clock is shown for clarity only and does not have specific timing relationships with other signals; the clock signal shown is the external clock, which has twice the frequency of the internal CPU clock.






Figure 12-8. External Memory Write Cycle

12.6.1 Address Strobe (AS)

All transactions start with Address Strobe (\overline{AS}) being driven low and then raised high by the Super8. The rising edge of \overline{AS} indicates that Read/Write (R/\overline{M}), Data Memory (\overline{DM}), and the addresses output from Ports 0 and 1 are valid. The addresses output via Port 1 typically need to be latched during \overline{AS} , whereas Port 0 address outputs, if used, remain stable throughout the machine cycle.

12.6.2 Data Strobe (DS)

The Super8 uses Data Strobe (\overline{DS}) to time the actual data transfer. For write operations $(R/\overline{M} = low)$, a low on \overline{DS} indicates that valid data is on the Port 1 AD₀-AD₇ lines. For read operations $(R/\overline{M} = high)$, the address/data bus is placed in a high-impedance state before driving \overline{DS} low so that the addressed device can put its data on the bus. The Super8 samples this data prior to raising \overline{DS} high.

12.6.3 External Memory Operations

Whenever the Super8 is configured for external memory operations, the addresses of all internal

program memory references appear on the external bus. This should have no effect on the external system since the bus control line DS remains in its inactive high state. DS becomes active only during external memory references.

12.7 EXTENDED BUS TIMING

The Super8 can accommodate slow memory access and cycle times by three different methods that give the user much flexibility in the types of memory available.

12.7.1 Software Programable Wait States

The Super8 can stretch the Data Strobe (D5) timing automatically by adding one, two, or three internal 'clock periods. This is under program control and applies only to external memory cycles. Internal memory cycles still operate at the maximum rate. The software has independent control over stretched Data Strobe for external memory (i.e., the software can set up one timing for program memory and a different timing for data memory). Thus, program and data memory may be made up of different kinds of hardware chips, each requiring its own timing.

12.7.2 Slow Memory Timing

Another feature of the Super8 that is useful in interfacing with slow memories is the Slow Memory Timing option. When this option is enabled, the normal external memory timing is slowed by a factor of two (bus clock = CPU clock divided by two). All memory times for set-up, duration, hold, and access times are essentially doubled. This feature can also be used with the programmed automatic wait states described above. Programmed wait states can still be used to stretch the Data Strobe time by one, two, or three internal clock times (not two, four, or six) when Slow Memory Timing is enabled.

12.7.3 Hardware Wait States

Still another Super8 feature is an optional external WAIT input using port pin $P3_4$. The WAIT input function can be used with either or both of the above two features. Thus the Data Strobe width will have a minimum value determined by the number of programmed wait states selected and/or by Slow Memory Timing. The WAIT input provides the means to stretch it even further. The WAIT input is sampled each internal clock time and, if held low, can stretch the Data Strobe by adding one internal clock period to the Data Strobe time for an indefinite period of time.

All of the extended bus timing features are programmed by writing the appropriate bits in the External Memory Timing register (Figure 12-9).




Figure 12-9. External Memory Timing Register

12.8 INSTRUCTION TIMING

The high throughput of the Super8 is due, in part, to the use of instruction pipelining, where the instruction fetch and execution cycles are overlapped. During the execution of the current instruction, the opcode of the next instruction is fetched, as illustrated in Figure 12-10.





Figure 12-10. Instruction Pipelining

External Interface

Figures 12-11 through 12-14 show typical instruction cycle timing for instructions fetched from external memory. All instruction fetch cycles have the same machine timing regardless of whether the memory is internal or external except when external memory timing is extended. In order to calculate the execution time of a program, the internal clock periods shown in the cycles column of the instruction formats in the Instruction Set (Chapter 5) should be added. Pipeline cycles are transparent to the user and should be ignored. Each cycle represents two cycles of the crystal or input clock.










Figure 12-12. Typical Instruction Cycle Timing (Two Byte Instruction)





addressing mode: The way in which the location of an operand is specified. There are seven addressing modes: Register, Indirect Register, Indexed, Direct Address, Indirect Address, Relative Address, and Immediate.

auto-echo mode: In this UART mode, the data coming in on the Receive Data pin is reflected out on the Transmit Data pin. The receive section still listens to the receive data input; however, the data from the transmit section goes nowhere.

base address: The address used, along with an index and/or displacement value, to calculate the effective address of an operand. The base address is located in a general-purpose register, the Program Counter, or the instruction.

baud-rate generator: The UART has its own on-chip programmable baud-rate generator that consists of two 8-bit Time Constant registers that hold the time constant value, a 16-bit Timer/Counter that counts down, and a flip-flop at the output producing a square wave.

bi-value code: A Super8 counter/timer operating mode wherein the Time Constant and Capture registers alternate in loading the counter.

byte: A data item containing 8 contiguous bits. A byte is the basic data unit for addressing memory and peripherals.

capture: A "capture on external event" feature of the Super8 that takes a snapshot of the counter when a certain event occurs.

data memory: A memory address space that can hold only data to be read or written, not instruction code; data memory is always external to the Super8.

Deskew Counter: A 4-bit counter in each handshaking channel that is used to count processor clocks between the time that valid data is available at the port and the handshake signal indicates that data is available.

Direct Address (DA) addressing mode: In this mode, the effective address is contained in the instruction.

Glossary

Direct Memory Access (DMA): An on-chip channel that provides high-speed transfers of data direct-ly between memory and peripheral devices.

exception: A condition or event that alters the usual flow of instruction processing. The Super8 CPU supports two types of exception: reset and interrupts.

extended bus tiping: The Super8 has the capability of stretching the Data Strobe timing by 1, 2, or 3 internal clock periods during external memory accesses. The software can set up one timing for program memory and a different timing for data memory.

fest interrupt processing: Fast interrupt processing completes the interrupt servicing in 6 clock periods instead of the usual 22.

Flag register: This register is used to supply the status of the Super8 CPU at any time.

Flag': A dedicated register that saves the contents of the Flag register when a fast interrupt occurs.

general-purpose registers: The 325 registers that can be used as accumulators, address pointers, index registers, data registers, or stack registers.

handshaking channels: The Super8 has two identical handshaking channels which operate in two modes--"fully interlocked" or two-wire mode, and "strobed" or single-wire mode.

Immediate (IM) addressing mode: In this mode, the operand is contained in the instruction.

Indexed (X) addressing mode: In this mode, the contents of an index register are added to the contents of a specified working register or working register pair, which holds the index value desired.

Indirect Address (IA) addressing mode: In this mode, the instruction specifies a pair of memory locations and this selected pair, in turn, contains the actual address of the instruction to be executed. Indirect Register (IR) addressing mode: In this mode, the contents of the specified register or register pair is the address of the operand.

Instruction Pointer: A 16-bit register that acts as Program Counter for a threaded-code language, such as Forth, or can be used in the fast interrupt processing mode for special interrupt handling.

interrupt: An asynchronous exception generated by a peripheral device that needs attention. The interrupt structure of the Super8 contains 27 different interrupt sources, 16 vectors, and 8 levels.

interrupt level: Interrupt levels provide the top level of priority assignment and can be changed by programming the Interrupt Priority register.

Interrupt Priority register (IPR): This register assigns 192 different combinations of priority when more than one interrupt level is pending.

interrupt source: An interrupt source is anything that generates an interrupt, internal or external to the Super8.

interrupt vector: The vector number is used to generate the address of a particular interrupt servicing routine.

local loopback mode: In this mode, the data output from the transmit section of the UART is also routed back to the receive section.

pipelining: Instruction pipelining is a computer design technique in which the instruction fetch and execution cycles are overlapped. Thus, during the execution of the current instruction, the opcode of the next instruction is fetched, resulting in high throughput.

Program Counter (PC): The 16-bit Program Counter controls the sequence of instructions in the currently executing program and is not an addressable register.

program memory: A memory address space that can hold code or data; program memory can be internal or external to the Super8.

read access: The type of memory access used by the CPU for fetching data operands and instructions. **Register (R) addressing mode:** In this mode, the operand value is the contents of the specified register or register pair.

register file: One of the three types of address spaces supported by the Super8 CPU. Register file address space is an internal register file composed of 325 8-bit wide registers that are logically divided into 32 working register groups of eight registers each.

Register Pointer (RP): The two register pointers are system registers that contain the base address of the two active working register groups of the register file.

Relative Address (RA) addressing mode: In this mode, the displacement in the instruction is added to the contents of the Program Counter to obtain the effective address.

reset: A CPU operating state or exception that results when a reset request is signaled on the RESET line. A reset initializes the Program Status registers.

Slow Memory timing: An optional feature of the Super8 in which normal external memory timing is slowed by a factor of two.

Stack Pointer (SP): A 16-bit register pair indicating the top (lowest address) of the processor stack and used by the Call instruction and interrupts to hold the return address.

system registers: System registers govern the operation of the CPU and may be accessed using any of the instructions that reference the register file using the Direct addressing mode.

Universal Asynchronous Receiver/Transmitter (UART): A full duplex asynchronous channel that transmits and receives independently with 5 to 8 bits per character, options for even or odd parity, and an optional wake-up feature.

wake-up feature: A feature of the UARI wherein pattern match logic detects a pre-specified data pattern at the receiver; the pattern can include both the received character and a special wake-up bit.

write access: The type of memory access used by the CPU for storing data operands.



PRELIMINARY INFORMATION Product Specification

June 1987

Z8®Z8611 MCU Military Electrical Specification

Z8603 Prototyping Device with 2K EPROM Interface

General

Description

- Complete microcomputer, 2K (8601) or 4K (8611) bytes of ROM, 128 bytes of RAM, 32 I/O lines, and up to 62K (8601) or 60K (8611) bytes addressable external space each for program and data memory.
- 144-byte register file, including 124 generalpurpose registers, four I/O port registers, and 16 status and control registers.
- Average instruction execution time of 1.5 μs, maximum of 1 μs.
- Vectored, priority interrupts for I/O, counter/timers, and UART.

The Z8 microcomputer introduces a new level of sophistication to single-chip architecture. Compared to earlier single-chip microcomputers, the Z8 offers faster execution; more efficient use of memory; more sophisticated interrupt, input/output and bit-manipulation

capabilities; and easier system expansion. Under program control, the Z8 can be tailored to the needs of its user. It can be configured as a Full-duplex UART and two programmable 8-bit counter/timers, each with a 6-bit programmable prescaler.

- Register Pointer so that short, fast instructions can access any of nine working register groups in 1 μs.
- On-chip oscillator which accepts crystal or external clock drive.
- □ Single +5 V power supply—all pins TTL compatible.
- □ 12.5 MHz.

stand-alone microcomputer with 4K bytes of internal ROM, a traditional microprocessor that manages up to 124K bytes of external memory, or a parallel-processing element in a system with other processors and peripheral controllers linked by the Z-BUS® bus. In all configurations, a large number of pins remain available for I/O.

Pin Assignments




Figure 1. Pin Functions

AS. Address Strobe (output, active Low). Address Strobe is pulsed once at the beginning of each machine cycle. Addresses output via Port 1 for all external program or data memory transfers are valid at the trailing edge of \overline{AS} . Under program control, \overline{AS} can be placed in the high-impedance state along with Ports 0 and 1, Data Strobe and Read/Write.

DS. Data Strobe (output, active Low). Data Strobe is activated once for each external memory transfer.

P0₀-P0₇, P1₀-P1₇, P2₀-P2₇, P3₀-P3₇. *I/O Port Lines* (input/outputs, TTL-compatible). These 32 lines are divided into four 8-bit I/O ports that can be configured under program control for I/O or external memory interface.

RESET. *Reset* (input, active Low). **RESET** initializes the Z8. When **RESET** is deactivated,

program execution begins from internal program location 000C_H.

ROMIess. (input, active LOW). This pin is only available on the 44 pin versions of the Z8611. When connected to GND disables the internal ROM and forces the part to function as a Z8681 ROMless Z8. When left unconnected or pulled high to $V_{\rm CC}$ the part will function normally as a Z8611.

 $\mathbf{R}/\overline{\mathbf{W}}$. Read/Write (output). $\mathbb{R}/\overline{\mathbb{W}}$ is Low when the Z8 is writing to external program or data memory.

XTAL1, XTAL2. Crystal 1, Crystal 2 (time-base input and output). These pins connect a parallel resonant 12.5 MHz crystal or an external single-phase 12.5 MHz clock to the on-chip clock oscillator and buffer.


Architecture

Z8 architecture is characterized by a flexible I/O scheme, an efficient register and address space structure and a number of ancillary features that are helpful in many applications.

Microcomputer applications demand powerful I/O capabilities. The Z8 fulfills this with 32 pins dedicated to input and output. These lines are grouped into four ports of eight lines each and are configurable under software control to provide timing, status signals, serial or parallel I/O with or without handshake, and an address/ data bus for interfacing external memory.

Because the multiplexed address/data bus is merged with the I/O-oriented ports, the Z8 can assume many different memory and I/O configurations. These configurations range from a self-contained microcomputer to a microprocessor that can address 124K (Z8601) or 120K (Z8611) bytes of external memory. Three basic address spaces are available to support this wide range of configurations: program memory (internal and external), data memory (external) and the register file (internal). The 144-byte random-access register file is composed of 124 general-purpose registers, four I/O port registers, and 16 control and status registers.

To unburden the program from coping with real-time problems such as serial data communication and counting/timing, an asynchronous receiver/transmitter (UART) and two counter/timers with a large number of userselectable modes are offered on-chip. Hardware support for the UART is minimized because one of the on-chip timers supplies the bit rate.



Figuro 3. Functional Block Diagram

Address Spaces

Program Memory. The 16-bit program counter addresses 64K bytes of program memory space. Program memory can be located in two areas: one internal and the other external (Figure 4). The first 4096 (Z8611) bytes consist of on-chip mask-programmed ROM. At addresses 4096 (Z8611) and greater, the Z8 executes external program memory fetches.

The first 12 bytes of program memory are reserved for the interrupt vectors. These locations contain six 16-bit vectors that correspond to the six available interrupts.

Data Memory. The Z8 can address 60K (Z8611) bytes of external data memory beginning at location 4096 (Z8611) (Figure 5). External data memory may be included with or separated




Figure 4. Program Memory Map

from the external program memory space. DM, an optional I/O function that can be programmed to appear on pin P34, is used to distinguish between data and program memory space.

Register File. The 144-byte register file includes four I/O port registers (R0-R3), 124 general-purpose registers (R4-R127) and 16 control and status registers (R240-R255). These registers are assigned the address locations shown in Figure 6.

Z8 instructions can access registers directly or indirectly with an 8-bit address field. The Z8 also allows short 4-bit register addressing using the Register Pointer (one of the control registers). In the 4-bit mode, the register file is




Figure 5. Data Memory Map




Figure 6. The Register File




Figure 8. Serial Data Formats

Counter/ Timers The Z8 contains two 8-bit programmable counter/timers (T_0 and T_1), each driven by its own 6-bit programmable prescaler. The T_1 prescaler can be driven by internal or external clock sources; however, the T_0 prescaler is driven by the internal clock only.

The 6-bit prescalers can divide the input frequency of the clock source by any number from 1 to 64. Each prescaler drives its counter, which decrements the value (1 to 256) that has been loaded into the counter. When the counter reaches the end of count, a timer interrupt request—IRQ₄ (t₀) or IRQ₅ (T₁)—is generated.

The counters can be started, stopped, restarted to continue, or restarted from the initial value. The counters can also be programmed to stop upon reaching zero (singlepass mode) or to automatically reload the initial value and continue counting (modulo-n continuous mode). The counters, but not the prescalers, can be read any time without disturbing their value or count mode.

The clock source for T_1 is user-definable and can be the internal microprocessor clock divided by four, or an external signal input via Port 3. The Timer Mode register configures the external timer input as an external clock, a trigger input that can be retriggerable or nonretriggerable, or as a gate input for the internal clock. The counter/timers can be programmably cascaded by connecting the T_0 output to the input of T_1 . Port 3 line P3₆ also serves as a timer output (T_{OUT}) through which T_0 , T_1 or the internal clock can be output. I/O Ports

The Z8 has 32 lines dedicated to input and output. These lines are grouped into four ports of eight lines each and are configurable as input, output or address/data. Under software control, the ports can be programmed to provide address

Port 1 can be programmed as a byte I/O port or as an address/data port for interfacing external memory. When used as an I/O port, Port 1 may be placed under handshake control. In this configuration, Port 3 lines P3₃ and P3₄ are used as the handshake controls RDY₁ and DAV₁ (Ready and Data Available).

Memory locations greater than 2048 (Z8601) or 4096 (Z8611) are referenced through Port 1. To interface external memory, Port 1 must be programmed for the multiplexed Address/Data mode. If more than 256 external locations are required, Port 0 must output the additional lines.

Port 1 can be placed in the high-impedance state along with Port 0, \overline{AS} , \overline{DS} and R/W,

Port 0 can be programmed as a nibble I/O port, or as an address port for interfacing external memory. When used as an I/O port, Port 0 may be placed under handshake control. In this configuration, Port 3 lines $P3_2$ and $P3_5$ are used as the handshake controls DAV_0 and RDY_0 . Handshake signal assignment is dictated by the I/O direction of the upper nibble $P0_4$ - $P0_7$.

For external memory references, Port 0 can provide address bits A_8 - A_{11} (lower nibble) or A_8 - A_{15} (lower and upper nibble) depending on the required address space. If the address range requires 12 bits or less, the upper nibble of Port 0 can be programmed independently as I/O while

Port 2 bits can be programmed independently as input or output. The port is always available for I/O operations. In addition, Port 2 can be configured to provide open-drain outputs.

Like Ports 0 and 1, Port 2 may also be placed under handshake control. In this configuration, Port 3 lines $P3_1$ and $P3_6$ are used as the handshake controls lines \overline{DAV}_2 and RDY_2 . The handshake signal assignment for Port 3 lines $P3_1$ and $P3_6$ is dictated by the direction (input or output) assigned to bit 7 of Port 2.

Port 3 lines can be configured as I/O or control lines. In either case, the direction of the eight lines is fixed as four input $(P3_0-P3_3)$ and four output $(P3_4-P3_7)$. For serial I/O, lines $P3_0$ and $P3_7$ are programmed as serial in and serial out respectively.

Port 3 can also provide the following control functions: handshake for Ports 0, 1 and 2 (\overline{DAV} and RDY); four external interrupt request signals (IRQ_0 - IRQ_3); timer input and output signals (T_{IN} and T_{OUT}) and Data Memory Select (\overline{DM}). outputs, timing, status signals, serial I/O, and parallel I/O with or without handshake. All ports have active pull-ups and pull-downs compatible with TTL loads.

allowing the Z8 to share common resources in multiprocessor and DMA applications. Data transfers can be controlled by assigning P3₃ as a Bus Acknowledge input and P3₄ as a Bus Request output.






Figure 9a. Port 1


the lower nibble is used for addressing. When Port 0 nibbles are defined as address bits, they can be set to the highimpedance state along with Port 1 and the control signals \overline{AS} , \overline{DS} and R/\overline{W} .













Interrupts

The Z8 allows six different interrupts from eight sources: the four Port 3 lines P3₀-P3₃, Serial In, Serial Out, and the two counter/timers. These interrupts are both maskable and prioritized. The Interrupt Mask register globally or individually enables or disables the six interrupt reguests. When more than one interrupt is pending, priorities are resolved by a programmable priority encoder that is controlled by the Interrupt Priority register.

All Z8 interrupts are vectored. When an interrupt request is granted, an interrupt machine

Clock

The on-chip oscillator has a high-gain, parallel-resonant amplifier for connection to a crystal or to any suitable external clock source (XTAL1 = Input, XTAL2 = Output).

The crystal source is connected across XTAL1 and XTAL2, using the recommended capacitors

cycle is entered. This disables all subsequent interrupts, saves the Program Counter and status flags, and branches to the program memory vector location reserved for that interrupt. This memory location and the next byte contain the 16-bit address of the interrupt service routine for that particular interrupt request.

Polled interrupt systems are also supported. To accommodate a polled structure, any or all of the interrupt inputs can be masked and the Interrupt Request register polled to determine which of the interrupt requests needs service.

 $(C_1 \le 15 \text{ pF})$ from each pin to ground. The specifications for the crystal are as follows:

AT cut, parallel resonant

- Fundamental type, 12.5 MHz maximum
- □ Series resistance, $R_s \le 100 \Omega$

Instruction Set Notation	to de	essing Modes. The following notation is used scribe the addressing modes and instruction tions as shown in the instruction summary.		ssignment of a value is indicated by the symbol 7. For example, dst dst + src
	IRR Irr X DA RA IM R r IR IR IR IR	Indirect register pair or indirect working-register pair address Indirect working-register pair only Indexed address Direct address Relative address Immediate Register or working-register address Working-register address only Indirect-register or indirect working-register address Indirect working-register address only Register pair or working register pair address	dest dest to re refe	cates that the source data is added to the ination data and the result is stored in the ination location. The notation "addr(n)" is used efer to bit "n" of a given location. For example, dst (7) rs to bit 7 of the destination operand. gs. Control Register R252 contains the following llags: Carry flag Zero flag Sign flag Overflow flag
	Syml descr dst src cc @ SP PC	Source location or contents Condition code (see list) Indirect address prefix Stack pointer (control registers 254-255) Program counter S Flag register (control register 252) Register pointer (control register 253) Interrupt mask register (control register 251)	D H	Decimal-adjust flag Half-carry flag ffected flags are indicated by: Cleared to zero Set to one Set or cleared according to operation Unaffected Undefined

ondition	Valuo	Mnomonic	Moaning		Flag	js Sot
odes —	1000 0111 1111 010 110 110 100 1100 11	C NC Z NZ PL MI OV NOV EQ NE GE LT GT LE UGE ULT UGT ULE	Always true Carry No carry Zero Not zero Plus Minus Overflow Equal Not equal Greater than or equal Less than Greater than Less than or equal Unsigned greater than or Unsigned greater than Unsigned greater than Unsigned greater than Unsigned stat an or equal Never true		C = 1 C = 0 Z = 1 Z = 0 S = 0 S = 1 V = 1 V = 0 Z = 1 Z = 0 (S XOR V) = 1 (S XOR V) = 1 (Z OR (S XOF Z) = 1) (C OR Z) = 1	$\begin{cases} 1 \\ 3 \\ V \end{bmatrix} = 0 \\ 3 \\ V \end{bmatrix} = 1 \\ Z = 0 = 1$
nstruction ormats			OPC CC	CF, DI, EI, IRET, NOP, CF, RET, SCF	· · · · · · · · · · · · · · · · · · ·	
			· · · · ·	IC r		
			One-Byte Instructions	5		
	OPC MODE dst/src OF	1 1 1 0 dst/src	SLR, CPL, DA, DEC, JECW, INC, INCW, POP, JUSH, RL, RLC, RR, RRC, SRA, SWAP IP, CALL (Indirect)	dst	DR 1 1 1 0 src DR 1 1 1 0 dst	ADC, ADD, AND, CP, LD, OR, SBC, SUB, TCM, TM, XOR
	OPC VALUE	t <u>1 1 1 0 dst</u>	RP	OPC MODE dst VALUE	OR 1110 dst	ADC, ADD, AND, CP, LD, OR, SBC, SUB, TCM, TM, XOR
	OPC MODE dst src		NDC, ADD, AND, 29. or, SBC, SUB, CM, TM, XOR	SIC	OR 1 1 1 0 src OR 1 1 1 0 dst	
	MODE OPC dst/src src/dst	Ĺ	D, LDE, LDEI, .DC, LDCI	MODE OPC dst/src x ADDRESS		LD
	dst/src OPC src/dst OR	L 1 1 1 0 src	D	CC OPC		JP
	dst OPC VALUE	с Ц С. С.	D			CALL
	dst/CC OPC RA		UNZ, JR	DAL	4	

Figure 12. Instruction Formats

Instruction Summary


Instruction	Addr N	lode	Opcode	Flags Affected	Instruction
and Operation	dst	SIC	Byte (Hox)	CZSVDH	and Operati
ADC dst,src dst \leftarrow dst + src + C	(Note	1) .	10	* * * * 0 *	LDE dst,src dst – src
ADD dst,src dst – dst + src	(Note	1)	0	* * * * 0 *	LDEI dst.src dst - src
AND dst,src dst – dst AND src	(Note	1)	5□	- * * 0	$\frac{\mathbf{r}-\mathbf{r}+\mathbf{l};\ \mathbf{r}-\mathbf{r}}{\mathbf{NOP}}$
CALL dst SP - SP - 2 @SP - PC; PC - d	DA IRR st		D6 D4		OR dst,src dst – dst OR src
CCF C - NOT C			EF	*	POP dst dst – @SP SP – SP + 1
CLR dst dst - 0	R IR		B0 B1		PUSH src SP - SP - 1; @
COM dst dst – NOT dst	R IR		60 61	- * * 0	RCF C - 0
CP dst,src dst - src	(Note	1)	Å □	* * * *	RET PC - @SP; SP
DA dst dst – DA dst	R IR		40 41	* * * X	RL dst
DEC dst dst – dst – 1	R IR		00	- * * *	RLC dst
DECW dst dst – dst – 1	RR IR		80 81	- * * *	RR dst
DI IMR (7) — 0			8F		RRC dst
DJNZ r,dst	RA		rA		SBC dst,src dst – dst – src –
$r \leftarrow r - 1$ if $r \neq 0$ PC \leftarrow PC + dst			r = 0-F	1 1	SCF C - 1
Range: +127, -128					SRA dst
EI IMR (7) — 1			9F		SRP src RP - src
INC dst dst – dst + 1	r ·	,	rE = 0-F	- * * *	SUB dst,src dst – dst – src
,	R IR		20 21	·····	SWAP dst
INCW dst dst – dst + 1	RR IR		A0 A1	- * * *	TCM dst,src (NOT dst) AND
I RET FLAGS – @SP; SP PC – @SP; SP – SI			BF) - 1	* * * * * *	TM dst, src dst AND src
P cc,dst f cc is true PC ← dst	DA		cD c=0-F 30		XOR dst,src dst – dst XOR s
R cc,dst	IRR RA		cB		Note 1
f cc is true, PC ← PC + dst Range: + 127, -128			c=0-F		These instruction modes, which are
D dst,src		Im	rC		nibble is found in second nibble is table, and its valu
lst ← src	R	R r	r8 r9 r=0-F		right of the appli For example, to
	r X	X r	C7 D7		instruction use th Ir (source). The r
	Ir	Ir r	E3 F3		,
	R I	R IR	E4 E5		A
	IR I	lm Im P	E6 E7 E5		dr I
DC dst,src		R Irr	 C2		r
lst – src	Irr	r	D2		F
DCI dst, src lst \leftarrow src \leftarrow r + 1; rr \leftarrow rr +	Irr	lrr Ir	C3 D3		F
					II

Instruction	Addr	Mode	Opcode Byte	Flags Affected
and Operation	dst	src	(Hex)	CZSVDH
LDE dst,src dst – src	r Irr	Irr r	82 92	
LDEI dst,src dst \leftarrow src r \leftarrow r + 1; rr \leftarrow rr +	Ir Irr Irr	Irr Ir	83 93	
NOP			FF	′ -
OR dst,src dst – dst OR src	(Not	e l)	4	- * * 0
POP dst dst – @ SP SP – SP + 1	R IR		50 51	
PUSH src SP - SP - 1; @ SP -	- src	R IR	70 71	
RCF C0			CF	0
RET PC - @SP; SP - S	SP + 2		AF	
RL dst			90 91	* * * *
RLC dst	⊐ R IR		10 11	* * * *
RR dst	∃ R IR		EO E1	* * * *
RRC dst			C0 C1	* * * *
SBC dst,src dst ← dst - src - C	(Not	el)	3□	* * * * 1 *
SCF C - 1		-	DF	1
SRA dst			D0 D1	* * * 0
SRP src RP - src		Im	31	
SUB dst,src dst ← dst – src	(Not	e 1)	2□	* * * * 1 *
SWAP dst	IR R		FO F1	X * * X
TCM dst, src (NOT dst) AND src	(Not	e 1)	6□	- * * 0
TM dst, src dst AND src	(Not	e 1)	70	- * * 0
XOR dst,src dst – dst XOR src	(Not	e 1)	B□	- * * 0


tions have an identical set of addressing tre encoded for brevity. The first opcode in the instruction set table above. The s expressed symbolically by a \Box in this alue is found in the following table to the licable addressing mode pain. to determine the opcode of a ADC the addressing modes r (destination) and e result is 13.

Addr	Modo	Lower	
dst	src	Opcode Nibble	
 r	r.	2	
r	Ir .	3	
R	R	4	
R	IR	5	
R	IM	6	
IR	IM	7	

.



 $\begin{array}{c} \textbf{R241 TMR} \\ \textbf{Timer Mode Register} \\ (F1_{H}; Read/Write) \\ \hline \\ \hline \\ \textbf{D}_{2} \ \textbf{D}_{4} \ \textbf{D}_{4} \ \textbf{D}_{4} \ \textbf{D}_{3} \ \textbf{D}_{2} \ \textbf{D}_{1} \ \textbf{D}_{0} \\ \hline \\ \textbf{D}_{2} \ \textbf{D}_{4} \ \textbf{D}_{4} \ \textbf{D}_{5} \ \textbf{D}_{2} \ \textbf{D}_{1} \ \textbf{D}_{0} \\ \hline \\ \textbf{D}_{2} \ \textbf{D}_{4} \ \textbf{D}_{5} \ \textbf{D}_{2} \ \textbf{D}_{1} \ \textbf{D}_{0} \\ \hline \\ \textbf{D}_{2} \ \textbf{D}_{4} \ \textbf{D}_{5} \ \textbf{D}_{2} \ \textbf{D}_{1} \ \textbf{D}_{0} \\ \hline \\ \textbf{D}_{2} \ \textbf{D}_{4} \ \textbf{D}_{5} \ \textbf{D}_{2} \ \textbf{D}_{1} \ \textbf{D}_{0} \\ \hline \\ \textbf{D}_{1} \ \textbf{D}_{2} \ \textbf{D}_{2} \ \textbf{D}_{1} \ \textbf{D}_{0} \\ \hline \\ \textbf{D}_{2} \ \textbf{D}_{1} \ \textbf{D}_{0} \\ \hline \\ \textbf{D}_{1} \ \textbf{D}_{2} \ \textbf{D}_{1} \ \textbf{D}_{0} \\ \hline \\ \textbf{D}_{1} \ \textbf{D}_{1} \ \textbf{D}_{2} \ \textbf{D}_{1} \ \textbf{D}_{0} \\ \hline \\ \textbf{D}_{1} \ \textbf{D}_{1} \ \textbf{D}_{2} \ \textbf{D}_{1} \ \textbf{D}_{0} \\ \hline \\ \textbf{D}_{1} \ \textbf{D}_{1} \ \textbf{D}_{1} \ \textbf{D}_{1} \ \textbf{D}_{1} \\ \hline \\ \textbf{D}_{1} \ \textbf{D}_{1} \ \textbf{D}_{1} \ \textbf{D}_{1} \ \textbf{D}_{1} \\ \hline \\ \textbf{D}_{1} \ \textbf{D}_{1} \ \textbf{D}_{1} \ \textbf{D}_{1} \ \textbf{D}_{1} \\ \hline \\ \textbf{D}_{1} \ \textbf{D}_{1} \ \textbf{D}_{1} \ \textbf{D}_{1} \ \textbf{D}_{1} \\ \hline \\ \textbf{D}_{1} \ \textbf{D}_{1} \ \textbf{D}_{1} \ \textbf{D}_{1} \ \textbf{D}_{1} \ \textbf{D}_{1} \\ \hline \\ \textbf{D}_{1} \ \textbf{D}_{1} \ \textbf{D}_{1} \ \textbf{D}_{1} \ \textbf{D}_{1} \ \textbf{D}_{1} \ \textbf{D}_{1} \\ \hline \\ \textbf{D}_{1} \ \textbf{$



R242 T1 Counter Timer 1 Registor (F2_H; Read/Write) R246 P2M Port 2 Mode Register (F6_H; Write Only)

R245 PRE0


Prescalor 0 Register



 $[\mathbf{D}_{7} \mid \mathbf{D}_{6} \mid \mathbf{D}_{5} \mid \mathbf{D}_{4} \mid \mathbf{D}_{3} \mid \mathbf{D}_{2} \mid \mathbf{D}_{1} \mid \mathbf{D}_{0}]$

P20-P27 I/O DEFINITION 0 DEFINES BIT AS OUTPUT 1 DEFINES BIT AS INPUT

R243 PRE1 Prescaler 1 Register (F3_H; Write Only)







Figure 13. Control Registers



	code							Low	or Nibbl	o (Hox)						L.	
Μαι	p	0	1.	2	3	4	5	G	7	8	9	A	в	с	D	Е	F
	0	6,5 DEC R1	6,5 DEC IR1	6,5 ADD 11,12	6,5 ADD 11, Ir2	10, 5 ADD R ₂ , R ₁	10, 5 ADD IR ₂ , R ₁	10, 5 ADD R1, IM	10, 5 ADD IR 1, IM	6,5 LD r1, R2	6,5 LD r2, R1	12/10,5 DJNZ r1, RA	12/10,0 JR cc, RA	6,5 LD r1, IM	12/10,0 JP cc, DA	6,5 INC r1	
	1	6,5 RLC R1	6,5 RLC IR1	6,5 ADC 11,12	6,5 ADC 11, Ir2	10, 5 ADC R ₂ , R ₁	10,5 ADC IR2,R1	10,5 ADC R1, IM	10, 5 ADC IR 1, IM								
	2	6,5 INC R1	6,5 INC IR1	6,5 SUB 11,12	6, 5 SUB r1, Ir2	10, 5 SUB R ₂ , R ₁	10,5 SUB IR ₂ , R ₁	10, 5 SUB R1, IM	10, 5 SUB IR 1, IM								
	3	8,0 JP IRR1	6, 1 SRP IM	6,5 SBC 11,12	6,5 SBC r1, Ir2	10, 5 SBC R ₂ , R ₁	10,5 SBC IR ₂ , R ₁	10,5 SBC R1, IM	10, 5 SBC IR 1, IM					ŝ			
	4	8,5 DA R1	8,5 DA IR1	6,5 OR 11,12	6,5 OR r1, Ir2	10, 5 OR R ₂ , R ₁	10, 5 OR IR ₂ , R ₁	10,5 OR R1,IM	10, 5 OR IR 1, IM	·							
	5	10,5 POP R1	10, 5 POP IR 1	6,5 AND 11,12	6, 5 AND 11, Ir2	10, 5 AND R ₂ , R ₁	10, 5 AND IR ₂ , R ₁	10, 5 AND R ₁ , IM	10, 5 AND IR 1, IM								
Нөх)	8	6,5 COM R1	6,5 COM IR1	6,5 TCM 11,12	6,5 TCM r1, Ir2	10, 5 TCM R ₂ , R ₁	10, 5 TCM IR ₂ , R ₁	10,5 TCM R ₁ ,IM	10, 5 TCM IR 1, IM								
Uppor Nibble (Hex)	7	10/12, 1 PUSH R2	12/14, 1 PUSH IR ₂	6,5 TM 11,12	6, 5 TM r1, Ir2	10, 5 TM R ₂ , R ₁	10, 5 TM IR ₂ , R ₁	10, 5 TM R ₁ , IM	10, 5 TM IR ₁ , IM								
Uppor l	8	10, 5 DECW RR1	10, 5 DECW IR 1	12,0 LDE r1, Irr2	18,0 LDEI Ir1, Irr2				-								6, 1 DI
	9	6,5 RL R1	6,5 RL IR1	12,0 LDE Irr1	18,0 LDEI Ir2,Irr1		-										6, 1 EI
	A	10,5 INCW RR1	10,5 INCW IR1	6,5 CP 11,12	6,5 CP r1, Ir2	10, 5 CP R ₂ , R ₁	10, 5 CP IR ₂ , R ₁	10, 5 CP R ₁ , IM	10, 5 CP IR 1, IM								14,0 RET
	B	6,5 CLR R1	6,5 CLR IR1	6,5 XOR 11,12	6,5 XOR 1,1r2	10, 5 XOR R ₂ , R ₁	10, 5 XOR IR ₂ , R ₁	10, 5 XOR R ₁ , IM	10, 5 XOR IR 1, IM			1. 1.					16,0 IRET
	c	6,5 RRC R1	6,5 RRC IR1	12,0 LDC r1, Irr2	18,0 LDCI Ir1, Irr2				10, 5 LD r1,/x, R2								6,5 RCF
	D	6,5 SRA R1	6,5 SRA IR1	12,0 LDC r2,Irr1	18,0 LDCI Ir2, Irr1	20,0 CALL* IRR1		20,0 CALL DA	10,5 LD 12, x, R1								6, 5 SCF
	Е	6,5 RR R1	6,5 RR IR1		6,5 LD r1, Ir2	10, 5 LD R ₂ , R ₁	10,5 LD IR ₂ , R ₁	10, 5 LD R1, IM	10,5 LD IR ₁ , IM								6, 5 CCF
	F	8,5 SWAP R1	8,5 SWAP IR1		6, 5 LD Ir1, r2		10, 5 LD R ₂ , IR ₁		n An	♦	4	↓	↓	↓		. ▼	6,0 NOP
Byto	s por								_	5		~			~		~~~~
Instr	uction	L	2	8	Lower Opcod	0	5	3				2			3		1
ŧ				cution Cycles	Nibble V		olino					Logend:					
I - c			Upper)pcode -	> A	4 10,5 CP	1	nomonic	: .									
			Nibblo	First	R2, R1	Soc	ond					Sequenc Opcode,	ro: First Op	erand, S	Second C	perand	
			Op	orand		Ope	orand					Note: TI	ne blank	areas ar	e not defi	ined.	

*2-byte instruction; fetch cycle appears as a 3-byte instruction

621

Absolute Maximum	Voltages on all pins with respect to GND0.3 V to +7.0 V
Ratings	Operating Ambient Temperature See Ordering Information
	Storage Temperature65°C to +150°C
a	

Standard
Test
ConditionsThe DC characteristics listed below apply for
the following standard test conditions, unless
otherwise noted. All voltages are referenced to
GND. Positive current flows into the reference
pin.
Standard conditions are:

 $\label{eq:VCC} \begin{array}{l} \square \ +4.75 \ V \leq V_{CC} \leq +5.25 \ V \\ \square \ GND = 0 \ V \\ \square \ 0^{\circ}C \leq T_A \leq +70^{\circ}C \end{array}$

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only: operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




Figure 14. Test Load 1

DC	Sym	bol Parameter	Min	Max	Unit	Condition
Character- istics	V _{CH}	Clock Input High Voltage	3.8	V _{CC}	v	Driven by External Clock Generator
· ·	V _{CL}	Clock Input Low Voltage	-0.3	0.8	v	Driven by External Clock Generator
	V _{IH}	Input High Voltage	2.0 .	V _{CC}	v	
	VIL	Input Low Voltage	-0.3	0.8	v	
	V _{RH}	Reset Input High Voltage	3.8	V _{CC}	v	
	V _{RL}	Reset Input Low Voltage	-0.3	0.8	v	
	VOH	Output High Voltage	2.4		v	$I_{OH} = -250 \ \mu \text{\AA}$
	VOL	Output Low Voltage		0.4	v	$I_{OL} = +2.0 \text{ mÅ}$
	I _{IL}	Input Leakage	-10	10	μA	$0 \text{ V} \leq \text{ V}_{\text{IN}} \leq +5.25 \text{ V}$
	I _{OL}	Output Leakage	-10	10	μA	$0 V \le V_{IN} \le +5.25 V$
	I _{IR}	Reset Input Current		-50	μA	$V_{CC} = +5.25 V, V_{RL} = 0 V$
	I _{CC}	V _{CC} Supply Current	•	150	mÅ	

AC Characteristics

External I/O or Memory Read and Write Timing




Figure 15.	External I/O	or Memory	Read/Write

No.	Symbol	Parameter	Min	Max	Notes	3# † °
1	TdA(AS)	Address Valid to AS ↑ Delay	35		2,:	3
2	TdAS(A)	AS ↑ to Address Float Delay	45		2,3	3
3	TdAS(DR)	AS ↑ to Read Data Required Valid		220	1,2	,3
4	TwAS	AS Low Width	55		1,2	,3
5	TdAz(DS)	Address Float to $\overline{\text{DS}}\downarrow$	0			
6 -	- TwDSR	— DS (Read) Low Width —————————————————————	185 -		1,2	,3
7	TwDSW	DS (Write) Low Width	110		1,2	,3
8	TdDSR(DR)	DS↓ to Read Data Required Valid		130	1,2	,3
9	ThDR(DS)	Read Data to DS ↑ Hold Time	0			
10	TdDS(A)	DS↑ to Address Active Delay	45		2,3	3
11	TdDS(AS)	$\overline{\text{DS}}$ ↑ to $\overline{\text{AS}}$ ↓ Delay	55		2.3	3
12 -	- TdR/W(AS)	— R/W Valid to AS↑ Delay			2,3	3
13	TdDS(R/W)	DS ↑ to R/W Not Valid	35		2,3	3
14	TdDW(DSW)	Write Data Valid to $\overline{\text{DS}}$ (Write) \downarrow Delay	35		2,3	3
15	TdDS(DW)	DS ↑ to Write Data Not Valid Delay	45		2,3	3
16	TdA(DR)	Address Valid to Read Data Required Valid		255	1,2	,3
17	TdAS(DS)	$\overline{AS} \uparrow to \overline{DS} \downarrow Delay$	55		2,3	3

NOTES:

When using extended memory timing add 2 TpC.
 Timing numbers given are for minimum TpC.

3. See clock cycle time dependent characteristics table.

† Test Load 1.

° All timing references use 2.0 V for a logic "1" and 0.8 V for a logic "0".

* All units in nanoseconds (ns).

AC Characteristics

Additional Timing Table




Figure 16. Additional Timing

No.	Symbol	Parameter	Min	Max	Notes*
1	TpC	Input Clock Period	80	1000	1
2	TrC,TfC	Clock Input Rise And Fall Times		15	1
3	TwC	Input Clock Width	26		1
4	TwTinL	Time Input Low Width	70		2
5—	– TwTinH ––––	Timer Input High Width	3TpC		2
6	TpTin	Timer Input Period	8TpC		2
7	TrTin,TfTin	Timer Input Rise And Fall Times		100	2
8a	TwIL	Interrupt Request Input Low Time	70		2,3
8b	TwIL	Interrupt Request Input Low Time	3TpC		2,4
9	TwIH	Interrupt Request Input High Time	3TpC		2,3

NOTES:

1. Clock timing references uses 3.8 V for a logic "1" and 0.8 V for a logic "0".

Timing reference uses 2.0 V for a logic "1" and 0.8 V for a logic "0".

3. Interrupt request via Port 3 (P31-P33).
4. Interrupt request via Port 3 (P30).
* Units in nanoseconds (ns).

Memory Port Timing




Figure 17. Memory Port Timing

No.	Symbol	Parameter	Min	Max	Notes*
1	TdA(DI)	Address Valid to Data Input Delay		320	1,2
2	ThDI(A)	Data In Hold time	0		1


NOTES: 1. Test Load 2.

2. This is a Clock-Cycle-Dependent parameter. For clock frequencies other than the maximum, use the following formula: 5 TpC - 95

*Units are nanoseconds unless otherwise specified.

Handshake





Figuro 18a. Input Handshako




Figure 18b. Output Handshake

* Units in nanoseconds (ns).

No.	Symbol	Parameter	. .	Min	Max	Notos
1	TsDI(DAV)	Data In Setup Time		0		
2	ThDI(DAV)	Data In Hold time		160		
З	TwDAV	Data Available Width		120		
4	TdDAVIf(RDY)	DAV ↓ Input to RDY ↓ Delay			120	1,2
5—	-TdDAVOf(RDY)-					
6	TdDAVIr(RDY)	DAV ↑ Input to RDY ↑ Delay			120	1,2
7	TdDAV0r(RDY)	DAV ↑ Output to RDY ↑ Delay		0		1,3
8.	TdDO(DAV)	Data Out to DAV ↓ Delay		30		1
9	TdRDY(DAV)	Rdy↓Input to DAV↑Delay		0	140	1

NOTES: 1. Test load 1 2. Input handshake 3. Output handshake 4. All timing references use 2.0 V for a logic "1" and 0.8 V for a logic "0".

Clock- Cycle-Time-	Number	Symbol	Equation	
Dependent Characteristics	1	TdA(AS)	TpC-50	· · ·
	2	TdAS(A)	TpC-40	
	3	TdAS(DR)	4TpC-110*	
	4	TwAS	TpC-30	
	5	- TwDSR		
	7	TwDSW	2TpC-55*	
	8	TdDSR(DR)	3TpC-120*	
	10	Td(DS)A	TpC-40	
	11	TdDS(AS)	TpC-30	
	12		TpC-55	
	13	TdDS(R/W)	TpC-50	
	14	TdDW(DSW)	TpC-50	
- 	15	TdDS(DW)	TpC-40	
	16	TdĀ(DR)	5TpC-160*	
· · · · ·	17	TdAS(DS)	TpC-30	

*Add 2TpC when using extended memory timing.

MIL-STD-883 MILITARY PROCESSED PRODUCT

- Mil-Std-883 establishes uniform methods and procedures for testing microelectronic devices to insure the electrical, mechanical, and environmental integrity and reliability that is required for military applications.
- Mil-Std-883 Class B is the industry standard product assurance level for military ground and aircraft application.
- The total reliability of a system depends upon tests that are designed to stress specific quality and reliability concesns that affect microelectronic products.
- The following tables detail the 100% screening and electrical tests, sample electrical tests, and Qualification/ Quality Conformance testing required.




Table I MIL-STD-883 Class B Screening Requirements Method 5004

Test	Mil-Std-883 Method	Test Condition	Requirement
Internal Visual	2010	Condition B	100%
Stabilization Bake	1008	Condition C	100%
Temperature Cycle	1010	Condition C	100%
Constant Acceleration (Centrifuge)	2001	Condition E or D ^(Note 1) , Y ₁ Axis Only	100%
Initial Electrical Tests		Zilog Military Electrical Specification Static/DC $T_C = +25 ^{\circ}C$	100%
Burn-In	1015	Condition D ^(Note 2) , 160 hours, $T_A = +125$ °C	100%
Interim Electrical Tests		Zilog Military Electrical Specification Static/DC $T_C = +25 \text{ °C}$	100%
PDA Calculation		PDA = 5%	100%
Final Electrical Tests	1 1	Zilog Military Electrical Specification Static/DC T _C = $+125$ °C, -55 °C Functional, Switching/AC T _C = $+25$ °C	100%
Fine Leak	1014	Condition A ₂	100%
Gross Leak	1014	Condition C	100%
Quality Conformance Inspection (QCI)			
Group A Each Inspection Lot	5005	(See Table II)	Sample
Group B Every Week	5005	(See Table III)	Sample
Group C Periodically (Note 3)	5005	(See Table IV)	Sample
Group D Periodically (Note 3)	5005	(See Table V)	Sample
External Visual	2009		100%
QA—Ship			100%

NOTES:

1. Applies to larger packages which have an inner seal or cavity perimeter of two inches or more in total length or have a package mass of ≥5 grams.

2. In process of fully implementing of Condition D Burn-In Circuits. Contact factory for copy of specific burn-in circuit available.

3. Performed periodically as required by Mil-Std-883, paragraph 1.2.1 b(17).

Table II Group ASample Electrical TestsMIL-STD-883 Method 5005

Subgroup	Tests	Temperature (T _C)	LTPD Max Accept = 2
Subgroup 1	Static/DC	+25°C	2
Subgroup 2	Static/DC	+ 125°C	3
Subgroup 3	Static/DC	– 55 °C	5
Subgroup 7	Functional	+25°C	2
Subgroup 8	Functional	- 55°C and + 125°C	5
Subgroup 9	Switching/AC	+25°C	2
Subgroup 10	Switching/AC	+ 125°C	3
Subgroup 11	Switching/AC	– 55 °C	5

NOTES:

• The specific parameters to be included for tests in each subgroup shall be as specified in the applicable detail electrical specification. Where no parameters have been identified in a particular subgroup or test within a subgroup, no Group A testing is required for that subgroup or test.

• A single sample may be used for all subgroup testing. Where required size exceeds the lot size, 100% inspection shall be allowed.

• Group A testing by subgroup or within subgroups may be performed in any sequence unless otherwise specified.

Table III Group BSample Test Performed Every Week toTest Construction and Insure Integrity of Assembly Process.MIL-STD-883 Method 5005

Subgroup	Mil-Std-883 Method	Test Condition	Quantity or LTPD/Max Accept
Subgroup 1 Physical Dimensions	2016		2/0
Subgroup 2 Resistance to Solvents	2015	,	4/0
Subgroup 3 Solderability	2003	Solder Temperature + 245°C ± 5°C	15 ^(Note 1)
Subgroup 4 Internal Visual and Mechanical	2014	•	1/0
Subgroup 5 Bond Strength	2011	С	15 ^(Note 2)
Subgroup 6 ^(Note 3) Internal Water Vapor Content	1018	1000 ppm. maximum at +100°C	3/0 or 5/1
Subgroup 7 ^(Note 4) Seal 7a) Fine Leak 7b) Gross Leak	1014	7a) A ₂ 7b) C	5
Subgroup 8 ^(Note 5) Electrostatic Discharge Sensitivity	3015	Zilog Military Electrical Specification Static/DC $T_C = +25$ °C A = 20-2000V B = >2000V Zilog Military Electrical Specification Static/DC $T_C = +25$ °C	15/0

NOTES:

1. Number of leads inspected selected from a minimum of 3 devices.

2. Number of bond pulls selected from a minimum of 4 devices.

3. Test applicable only if the package contains a dessicant.

4. Test not required if either 100% or sample seal test is performed between final electrical tests and external visual during Class B screening.

5. Test required for initial qualification and product redesign.

Table IV Group C Sample Test Performed Periodically to Verify Integrity of the Die. MIL-STD-883 Method 5005

Subgroup	Mil-Std-883 Method	Test Condition	Quantity or LTPD/Max Accept
Subgroup 1			
Steady State Operating Life	1005	Condition D ^(Note 1) , 1000 hours at + 125 °C	5
End Point Electrical Tests		Zilog Military Electrical Specification $T_C = +25$ °C, +125 °C, -55 °C	
Subgroup 2		· · · · · · · · · · · · · · · · · · ·	
Temperature Cycle	1010	Condition C	
Constant Acceleration (Centrifuge)	2001	Condition E or D ^(Note 2) , Y ₁ Axis Only	
Seal	1014		15
2a) Fine Leak		2a) Condition A ₂	
2b) Gross Leak		2b) Condition C	·
Visual Examination	1010 or 1011		
End Point Electrical Tests		Zilog Military Electrical Specification $T_C = +25$ °C, +125°C, -55°C	

NOTE:

1. In process of fully implementing Condition D Burn-In Circuits. Contact factory for copy of specific burn-in circuit available.

2. Applies to larger packages which have an inner seal or cavity perimeter of two inches or more in total length or have a package

mass of ≥5 grams.

Table V Group D Sample Test Performed Periodically to Insure Integrity of the Package. MIL-STD-883 Method 5005

Subgroup	Mil-Std-883 Method	Test Condition	Quantity or LTPD/Max Accep
Subgroup 1			······
Physical Dimensions	2016	• • • • • • • • • • • • • • • • • • •	15
Subgroup 2			
Lead Integrity	2004	Condition B ₂ or D ^(Note 1)	<u> </u>
Subgroup 3 Thermal Shock	1011	Condition B minimum, 15 cycles minimum	
Temperature Cycling	1010	Condition C, 100 cycles minimum	15
Moisture Resistance	1004		
Seal	1014		
3a) Fine Leak 3b) Gross Leak		3a) Condition A ₂ 3b) Condition C	
Visual Examination	1004 or 1010		
End Point Electrical Tests		Zilog Military Electrical Specification T _C = +25°C, +125°C, -55°C	
Subgroup 4			
Mechanical Shock	2002	Condition B minimum	
Vibration Variable Frequency	2007	Condition A minimum	
Constant Acceleration (Centrifuge)	2001	Condition E or D ^(Note 2) , Y ₁ Axis Only	15
Seal 4a) Fine Leak 4b) Gross Leak	1014	4a) Condition A ₂ 4b) Condition C	
Visual Examination	1010 or 1011		
End Point Electrical Tests		Zilog Military Electrical Specification $T_C = +25^{\circ}C, +125^{\circ}C, -55^{\circ}C$	
Subgroup 5	· · · · · · · · · · · · · · · · · · ·		
Salt Atmosphere	1009	Condition A minimum	
Seal	1014		15
5a) Fine Leak 5b) Gross Leak		5a) Condition A ₂ 5b) Condition C	
Visual Examination	1009	Sby Condition C	
Subgroup 6			
Internal Water Vapor Content	1018	5,000 ppm. maximum water content at + 100 °C	3/0 or 5/1
Subgroup 7 ^(Note 3) Adhesion of Lead Finish	2025		15(Note 4)
Subgroup 8 ^(Note 5) Lid Torque	2024		5/0
NOTES: 1. Lead Integrity Condition D for leadless chip 2. Applies to larger packages which have an in perimeter of two inches or more in total leng mass of ≥5 grams.	nner seal or cavity	 Not applicable to leadless chip carriers. LTPD based on number of leads. Not applicable for solder seal packages. 	



Product Specification

Z8® Z8681 Military ROMless Microcomputer

June 1987

FEATURES

- Complete microcomputer, 24 I/O lines, and up to 64K bytes of addressable external space each for program and data memory.
- 143-byte register file, including 124 general-purpose registers, three I/O port registers, and 16 status and control registers.
- Vectored, priority interrupts for I/O, counter/timers, and UART.
- On-chip oscillator that accepts crystal or external clock drive.

GENERAL DESCRIPTION

The Z8681 is the ROMless version of the Z8 single-chip microcomputer. The Z8681 offers all the outstanding features of the Z8 family architecture except an on-chip program ROM. Use of external memory rather than a preprogrammed ROM enables this Z8 microcomputer to be used in low volume applications or where code flexibility is required.

The Z8681 can provide up to 16 output address lines, thus permitting an address space of up to 64K bytes of data or program memory. Eight address outputs (AD₀-AD₇) are provided by a multiplexed, 8-bit, Address/Data bus. The remaining 8 'bits can be provided by the software configuration of Port 0 to output address bits A_8 - A_{15} .

- Full-duplex UART and two programmable 8-bit counter/timers, each with a 6-bit programmable prescaler.
- Register Pointer so that short, fast instructions can access any one of the nine working-register groups.
- Single + 5V power supply—all I/O pins TTL-compatible.
- Available in 8 MHz.

Available address space can be doubled (up to 128K bytes) by programming bit 4 of Port 3 (P3₄) to act as a data memory select output (DM). The two states of DM together with the 16 address outputs can define separate data and memory address spaces of up to 64K bytes each.

There are 143 bytes of RAM located on-chip and organized as a register file of 124 general-purpose registers, 16 control and status registers, and three I/O port registers. This register file can be divided into nine groups of 16 working registers each. Configuring the register file in this manner allows the use of short format instructions; in addition, any of the individual registers can be accessed directly.

ABSOLUTE MAXIMUM RATINGS

Guaranteed by characterization/design

Voltages on all pins except RESET

with respect to GND $\dots \dots
Operating Case Temperature – 55 °C to + 125 °C
Storage Temperature Range65°C to +150°C
Absolute Maximum Power Dissipation

STANDARD TEST CONDITIONS


The DC characteristics listed below apply for the following standard test conditions, unless otherwise noted. All voltages are referenced to GND (0V). Positive current flows into the referenced pin.

Military Operating Temperature Range (T_C) - 55°C to + 125°C

Standard Military Test Condition

 $+4.5 \le V_{CC} \le +5.5V$

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



Test Load

DC CHARACTERISTICS

Symbol	Parameter	Min	Max	Unit	Condition
VCH	Clock Input High Voltage	3.8ª	Vccb	V	Driven by External Clock Generator
V _{CL}	Clock Input Low Voltage	-0.3b	` 0.8a	V	Driven by External Clock Generator
VIH	Input High Voltage	2.0a	V _{CC} b	V	
V _{IL} · ·	Input Low Voltage	-0.3 ^b	0.8a	V	
V _{RH}	Reset Input High Voltage	3.8a	V _{CC} b	V.	
VRL	Reset Input Low Voltage	-0.3 ^b	0.8a	V	
V _{OH}	Output High Voltage	2.4ª		V	$I_{OH} = -250 \mu A$
VOL	Output Low Voltage		0.4a	V	$I_{OL} = +2.0 \text{mA}$
hμ	Input Leakage	- 10a	10 ^a	μA	$V_{IN} = 0V, 5.5V$
IOL	Output Leakage	- 10 ^a	10a	μA	$V_{IN} = 0V, 5.5V$
I _{IR}	Reset Input Current		- 50a	μA	$V_{CC} = MAX, V_{RL} = 0V$
ICC .	V _{CC} Supply Current		230a	mA	All outputs and I/O pins floating

CAPACITANCE

Symbol	Parameter	1.	Мах	Unit
C _{MAX}	Maximum Capacitance		15 ^c	pf
= 25°C, f = 1 MHz.		·····	, .	

Parameter Test Status:

a Tested

b Guaranteed

^c Guaranteed by Characterization/Design




Figure 1. External I/O or Memory Read/Write Timing

AC CHARACTERISTICS

External I/O or Memory Read and Write Timing

			Z8681 8 MHz		
Number	Symbol	Parameter	Min	Max	Notes*°
1	TdA(AS)	Address Valid to AS ↑ Delay	50 ^a		2,3
, 2	TdAS(A)	AS ↑ to Address Float Delay	70 ^a		2,3
3	TdAS(DR)	AS ↑ to Read Data Required Valid		420 ^a	1,2,3
4	TwAS	AS Low Width	80 ^a		2,3
. 5	TdAz(DS)	Address Float to DS ↓	0p	0	
6	TwDSR	DS (Read) Low Width	250 ^a		1,2,3
7	TwDSW	DS (Write) Low Width	160 ^a		1,2,3
8	TdDSR(DR)	$\overline{\text{DS}} \downarrow$ to Read Data Required Valid		200a	1,2,3
9	ThDR(DS)	Read Data to DS ↑ Hold Time	0a 🕓		
10	TdDS(A)	DS ↑ to Address Active Delay	70a		2,3
11	TdDS(AS)	DS ↑ to AS ↓ Delay	70a		2,3
12	TdR/W(AS)	R/W Valid to AS ↑ Delay	50 ^a		2,3
13	TdDS(R/W)	DS ↑ to R/W Not Valid	60 ^a	· ·	2,3
14	TdDW(DSW)	Write Data Valid to DS (Write) ↓ Delay	50a		2,3
15	TdDS(DW)	DS ↑ to Write Data Not Valid Delay	60a		2,3
16	TdA(DR)	Address Valid to Read Data Required Valid		410 ^a	1,2,3
17	TdAS(DS)	AS ↑ to DS ↓ Delay	80a		2,3

NOTES:

1. When using extended memory timing add 2 TpC.

2. Timing numbers given are for minimum TpC.

3. See clock cycle time dependent characteristics table.

* All units in nanoseconds (ns).


° All timing references use 2.0V for a logic "1" and 0.8V for a logic "0".

Parameter Test Status:

a Tested

b Guaranteed

^c Guaranteed by Characterization/Design



AC CHARACTERISTICS

Additional Timing Table

			Z8681 8 MHz		Z8681 8 MHz		
Number	Symbol	Parameter		Min	Max		Notes*
1	ТрС	Input Clock Period		125 ^a	1000a		- 1
2	TrC,TfC	Clock Input Rise and Fall Times			25 ^b		1.
3	TwC	Input Clock Width		37b			1
4	TwTinL	Timer Input Low Width		100 ^b	· · · · · · ·		2
5	TwTinH	Timer Input High Width		3TpC ^b			2
6	TpTin	Timer Input Period		8TpC ^b		-	2
7	TrTin,TfTin	Timer Input Rise and Fall Times			100 ^b		2
8A	TwiL	Interrupt Request Input Low Time		100 ^b			2,3,4
8B -	TwiL	Interrupt Request Input Low Time		3TpCb	N		2,3,5
9	TwiH	Interrupt Request Input High Time		3TpC ^b			2,3

NOTES:

Clock timing references use 3.8V for a logic "1" and 0.8V for a logic "0".
 Timing references use 2.0V for a logic "1" and 0.8V for a logic "0".

3. Interrupt request via Port 3.

Interrupt request via Port 3 (P31-P33)
 Interrupt request via Port 3 (P30)


* Units in nanoseconds (ns).

Parameter Test Status:

a Tested

b Guaranteed

^C Guaranteed by Characterization/Design



AC CHARACTERISTICS

Handshake Timing

		Z8681				
Number	Symbol	Parameter	Min	Max	Notes†*	
1	TsDI(DAV)	Data In Setup Time	0a			
2	ThDI(DAV)	Data In Hold Time	230 ^a			
3	TwDAV	Data Available Width	175 ^a			
4	TdDAVIf(RDY)	DAV ↓ Input to RDY ↓ Delay		175 ^a	1	
5	TdDAVOf(RDY)	DAV ↓ Output to RDY ↓ Delay	0a		2	
6	TdDAVIr(RDY)	DAV ↑ Input to RDY ↑ Delay		175 ^a	1	
7	TdDAVOr(RDY)	DAV ↑ Output to RDY ↑ Delay	0a		2.	
8	TdDO(DAV)	Data Out to DAV ↓ Delay	50 ^a			
9	TdRDY(DAV)	Rdy \downarrow Input to DAV \uparrow Delay	0 p	200a		

NOTES:

1. Input handshake

2. Output handshake

† All timing references use 2.0V for a logic "1" and 0.8V for a logic "0".

* Units in nanoseconds (ns).

Parameter Test Status:

a Tested

b Guaranteed

^C Guaranteed by Characterization/Design

CLOCK CYCLE TIME-DEPENDENT CHARACTERISTICS

	· · · · · · · · · · · · · · · · · · ·	
Number	Symbol	Z8681 8 MHz Equation
1	TdA(AS)	TpC-75
2	TdAS(A)	TpC-55
3	TdAS(DR)	4TpC-140 *
4	TwAS	TpC-45
6	TwDSR	3TpC-125 *
7	TwDSW	2TpC-90 *
8	TdDSR(DR)	3TpC-175 *
10	Td(DS)A	TpC-55
- 11	TdDS(AS)	TpC-55
12	TdR/W(AS)	TpC-75
13	TdDS(R/W)	TpC-65
14	TdDW(DSW)	TpC-75
15	TdDS(DW)	TpC-55
16	TdA(DR)	5TpC-215 *
17	TdAS(DS)	TpC-45

* Add 2TpC when using extended memory timing

PIN DESCRIPTION


AS. Address Strobe (output, active Low). Address Strobe is pulsed once at the beginning of each machine cycle. Addresses output via Port 1 for all external program or data memory transfers are valid at the trailing edge of \overline{AS} .

DS. Data Strobe (output, active Low). Data Strobe is activated once for each external memory transfer.

P00-P07, P20-P27, P30-P37. I/O Port Lines (input/outputs, TTL-compatible). These 24 lines are divided into three 8-bit I/O ports that can be configured under program control for I/O or external memory interface.

P10-P17. Address/Data Port (bidirectional). Multiplexed address (A0-A7) and data (D0-D7) lines used to interface with program and data memory.

PACKAGE PINOUTS



+ 5 V 1 40 P36 **Б** РЗ1 XTAL2 2 39 XTAL1 3 38 D P2, Г P3, 4 37 D P26 P3. 5 D P2. 36 RESET С 6 35 □ P2₄ R/W 7 34 D P23 DS 8 33 D P22 ĀŠ 9 32 P21 P35 10 31 D P20 Z8681 MCU GND 11 **P** P3₃ 30 P32 12 29 **П** РЗ₄ P0₀ 13 28 D P1, F P01 14 27 P16

26 🗖 P15

25 P14

24 P13

23 P1,

22 D P11

21 D P10

Figure 4. Pin Functions

Figure 5, 40-pin Dual-In-Line Package (DIP), **Pin Assignments**

P02 15

P03 Ē 16

P0₄ 17

P05


P06 19

P0 20

П

Ч

18



XTAL1, XTAL2. Crystal 1, Crystal 2 (time-base input and output). These pins connect a parallel-resonant crystal to the on-chip clock oscillator and buffer.

MIL-STD-883 MILITARY PROCESSED PRODUCT

- Mil-Std-883 establishes uniform methods and procedures for testing microelectronic devices to insure the electrical, mechanical, and environmental integrity and reliability that is required for military applications.
- Mil-Std-883 Class B is the industry standard product assurance level for military ground and aircraft application.
- □ The total reliability of a system depends upon tests that are designed to stress specific quality and reliability concerns that affect microelectronic products.
- The following tables detail the 100% screening and electrical tests, sample electrical tests, and Qualification/ Quality Conformance testing required.




Table I MIL-STD-883 Class B Screening Requirements Method 5004

Test	Mil-Std-883 Method	Test Condition	Requirement
Internal Visual	2010	Condition B	100%
Stabilization Bake	1008	Condition C	100%
Temperature Cycle	1010	Condition C	100%
Constant Acceleration (Centrifuge)	2001	Condition E or $D^{(Note 1)}$, Y ₁ Axis Only	100%
Initial Electrical Tests	<u>, , , , , , , , , , , , , , , , , , , </u>	Zilog Military Electrical Specification Static/DC $T_C = +25 ^{\circ}C$	100%
Burn-In	1015	Condition D ^(Note 2) , 160 hours, $T_A = +125 ^{\circ}\text{C}$	100%
Interim Electrical Tests		Zilog Military Electrical Specification Static/DC $T_C = +25$ °C	100%
PDA Calculation		PDA = 5%	100%
Final Electrical Tests	· .	Zilog Military Electrical Specification Static/DC T _C = $+125$ °C, -55 °C Functional, Switching/AC T _C = $+25$ °C	100%
Fine Leak	1014	Condition B	100%
Gross Leak	1014	Condition C	100%
Quality Conformance Inspection (QCI)			· · · ·
Group A Each Inspection Lot	5005	(See Table II)	Sample
Group B Every Week	5005	(See Table III)	Sample
Group C Periodically (Note 3)	5005	(See Table IV)	Sample
Group D Periodically (Note 3)	5005	(See Table V)	Sample
External Visual	2009		100%
QA—Ship			100%

NOTES:

 Applies to larger packages which have an inner seal or cavity perimeter of two inches or more in total length or have a package mass of ≥5 grams.

2. In process of fully implementing of Condition D Burn-In Circuits. Contact factory for copy of specific burn-in circuit available.

3. Performed periodically as required by Mil-Std-883, paragraph 1.2.1 b(17).

Table II Group ASample Electrical TestsMIL-STD-883 Method 5005

Subgroup	Tests	Temperature (T _C)	LTPD Max Accept = 2
Subgroup 1	Static/DC	+25°C	2
Subgroup 2	Static/DC	+ 125°C	3
Subgroup 3	Static/DC	– 55 °C	5
Subgroup 7	Functional	+25°C	2
Subgroup 8	Functional	– 55 °C and + 125 °C	5
Subgroup 9	Switching/AC	+ 25 °C	2
Subgroup 10	Switching/AC	+ 125°C	3
Subgroup 11	Switching/AC	– 55 °C	5

NOTES:

• The specific parameters to be included for tests in each subgroup shall be as specified in the applicable detail electrical specification. Where no parameters have been identified in a particular subgroup or test within a subgroup, no Group A testing is required for that subgroup or test.

A single sample may be used for all subgroup testing. Where required size exceeds the lot size, 100% inspection shall be allowed.

• Group A testing by subgroup or within subgroups may be performed in any sequence unless otherwise specified.

Table III Group BSample Test Performed Every Week toTest Construction and Insure Integrity of Assembly Process. MIL-STD-883 Method 5005

Subgroup	Mil-Std-883 Method	Test Condition	Quantity or LTPD/Max Accept
Subgroup 1 Physical Dimensions	2016		2/0
Subgroup 2 Resistance to Solvents	2015		4/0
Subgroup 3 Solderability	2003	Solder Temperature +245°C ± 5°C	15 ^(Note 1)
Subgroup 4 Internal Visual and Mechanical	2014		1/0
Subgroup 5 Bond Strength	2011	C	15(Note 2)
Subgroup 6 ^(Note 3) Internal Water Vapor Content	1018	1000 ppm. maximum at +100°C	3/0 or 5/1
Subgroup 7 ^(Note 4) Seal 7a) Fine Leak 7b) Gross Leak	1014	7a) B 7b) C	5
Subgroup 8 ^(Note 5) Electrostatic Discharge Sensitivity	3015	Zilog Military Electrical Specification Static/DC $T_C = +25$ °C A = 20-2000V B = >2000V Zilog Military Electrical Specification Static/DC $T_C = +25$ °C	15/0

NOTES:

1. Number of leads inspected selected from a minimum of 3 devices.

2. Number of bond pulls selected from a minimum of 4 devices.

3. Test applicable only if the package contains a dessicant.

4. Test not required if either 100% or sample seal test is performed between final electrical tests and external visual during Class B screening.

5. Test required for initial qualification and product redesign.

Table IV Group C Sample Test Performed Periodically to Verify Integrity of the Die. MIL-STD-883 Method 5005

Subgroup	Mil-Std-883 Method	Test Condition	Quantity or LTPD/Max Accept
Subgroup 1 Steady State Operating Life	1005	Condition D ^(Note 1) , 1000 hours at + 125°C	5
End Point Electrical Tests		Zilog Military Electrical Specification $T_C = +25$ °C, +125 °C, -55 °C	
Subgroup 2 Temperature Cycle	1010	Condition C	T
Constant Acceleration (Centrifuge)	2001	Condition E or D ^(Note 2) , Y ₁ Axis Only	
Seal 2a) Fine Leak 2b) Gross Leak	1014	2a) Condition B 2b) Condition C	15
Visual Examination	1010 or 1011		
End Point Electrical Tests		Zilog Military Electrical Specification $T_{C} = +25^{\circ}C, +125^{\circ}C, -55^{\circ}C$	1

NOTE:

In process of fully implementing Condition D Burn-In Circuits. Contact factory for copy of specific burn-in circuit available.
 Applies to larger packages which have an inner seal or cavity perimeter of two inches or more in total length or have a package

mass of ≥5 grams.

Table V Group D Sample Test Performed Periodically to Insure Integrity of the Package. MIL-STD-883 Method 5005

Subgroup	Mil-Std-883 Method	Test Condition	Quantity or LTPD/Max Accep
Subgroup 1 Physical Dimensions	2016	1	15
Subgroup 2 Lead Integrity	2004	Condition B ₂ or D ^(Note 1)	15
Subgroup 3 Thermal Shock	1011	Condition B minimum, 15 cycles minimum	
Temperature Cycling	1010	Condition C, 100 cycles minimum	15
Moisture Resistance	1004		
Seal 3a) Fine Leak 3b) Gross Leak	1014	3a) Condition B 3b) Condition C	
Visual Examination End Point Electrical Tests	1004 or 1010	Zilog Military Electrical Specification $T_C = +25$ °C, $+125$ °C, -55 °C	
Subgroup 4			-
Mechanical Shock	2002	Condition B minimum	
Vibration Variable Frequency	2007	Condition A minimum	
Constant Acceleration (Centrifuge)	2001	Condition E or D ^(Note 2) , Y ₁ Axis Only	15
Seal 4a) Fine Leak 4b) Gross Leak	1014	4a) Condition B 4b) Condition C	
Visual Examination	1010 or 1011	,	
End Point Electrical Tests		Zilog Military Electrical Specification $T_{C} = +25^{\circ}C$, $+125^{\circ}C$, $-55^{\circ}C$	
Subgroup 5	· · · · · · · · · · · · · · · · · · ·	***************************************	
Salt Atmosphere	1009	Condition A minimum	
Seal 5a) Fine Leak 5b) Gross Leak	1014	5a) Condition B 5b) Condition C	15
Visual Examination	1009		
Subgroup 6 Internal Water Vapor Content	1018	5,000 ppm. maximum water content at + 100 °C	3/0 or 5/1
Subgroup 7 ^(Note 3) Adhesion of Lead Finish	2025		15 ^(Note 4)
Subgroup 8 ^(Note 5) Lid Torque	2024		5/0


1. Lead Integrity Condition D for leadless chip carriers.


 Applies to larger packages which have an inner seal or cavity perimeter of two inches or more in total length or have a package mass of ≥5 grams. 3. Not applicable to leadless chip carriers.

4. LTPD based on number of leads.


5. Not applicable for solder seal packages.

PACKAGE INFORMATION





18-Pin Ceramic Package







18-Pin Plastic Package


NOTE: Package dimensions are given in inches. To convert to millimeters, multiply by 25.4

PACKAGE INFORMATION (Continued)



28-Pin Ceramic Package







28-Pin Plastic Package

NOTE: Package dimensions are given in inches. To convert to millimeters, multiply by 25.4.

PACKAGING INFORMATION



40-pin Plastic DIP



40-pin Cerdip Package

NOTE: Package dimensions are given in inches. To convert to millimeters, multiply by 25.4.


PACKAGE INFORMATION (Continued)

0.200

-0.300

-0.300


0.400




40-pin Low Profile Protopack

NOTE: Package dimensions are given in inches. To convert to millimeters, multiply by 25.4.

PACKAGE INFORMATION (Continued)





44-pin PCC




40-pin Protopack

PACKAGING INFORMATION (Continued)





48-Pin Dual-in-Line Package (DIP), Plastic



48-Pin Low Profile Protopack (T)

NOTE: Package dimensions are given in inches. To convert to millimeters, multiply by 25.4.

ORDERING INFORMATION

Z8 MCU, 2K ROM, 8 MHz 28-pin DIP

Z0860008PSCRXX Z0860008PECRXX

Z8MCU 40-pin DIP	44-pin PCC	40-pin Protopak
2K R	•	2K XROM
	Z0860112VSCRXXX	Z0860312TSF
4K R	OM	4K XROM
Z0861112PSCRXXX Z0861112PECRXXX Z0861112DSERXXX	Z0861112VSCRXXX	Z0861312TSF
Z8 MCU with BASIC/ 40-pin DIP	Debug Interpreter, 8 M	Hz
Z0867108PSCR002 Z0867108PECR002		· · · · · · · · · · · · · · · · · · ·
Z8681 ROMIess MCL 40-pin DIP	J 44-pin PCC	
8 MHz Z0868108PSC Z0868108DSE Z0868108PEC Z0868108DEE	Z0868108VSC	
12 MHz Z0868112PEC Z0868112PSC Z0868112DSE Z0868112DEE	Z0868112VSC Z0868112VEC	
16 MHz Z0868116PSC	Z0868116VSC	
Low Cost ROMIess N Z0868208PSC Z0868408PSC	/ICU, 8 MHz	
Low Power ROMIess 40-pin DIP	MCU, 8 MHz 44-pin PCC	
Z0869108PSC	Z0869108VSC	
Z8 ROMIess MCU, 12 40-pin DIP	2 MHz 44-pin PCC	
Z0869112PSC Z0869112PEC	Z0869112VSC	

Z8 MCU, 4K ROM, Z8 MCU, 4K ROM, 12 MHz 16 MHz 40-pin DIP 40-pin DIP Z86C1112PECRXXX Z86C1116PSCRXXX

44-pin PLCC 44-pin PLCC

Z86C1112VECRXXX Z86C1116VSCRXXX

Z8 MCU, 8K ROM 40-pin DIP

Z86C2112PECRXXX Z86C2116PSCRXXX Z86C2112CEARXXX

Z8 MCU, 8K PROM 40-pin DIP 44-pin PLCC

Z86E2112PEC Z86E2116PSC

Z86C2112VECRXXX Z86C2116VSCRXXX

Z86E2112CEA 44-pin PLCC

Z86E2112VEC Z86E2116VSC

Z8 ROMIess MCU 40-pin DIP 44-pin PCC Z86C9112PEC

Z86C9112VEC

Z86C9116PSC Z86C9116VSC

Z8 4K ROM MCU, 12 MHz

Z0861112CMBRXXX

Z8 ROMIess MCU, 8 MHz 40-pin DIP

Z0868108CMB

Z8 MCU, 4K ROM, 12 MHz 28-pin DIP

Z86C1012PSC

Z8 MCU, 8K ROM, 12 MHz 28-pin DIP

Z86C2012PSC

40-pin DIP 44-pin PCC

Z0869116PSC Z0869116VSC

Codes

PACKAGE Preferred D = Cerdip P = Plastic V = Plastic Chip Carrier Longer Lead Time C = Ceramic F = Plastic Quad Flat Pack G = Ceramic PGA (Pin Grid Array) L = Ceramic LCC Q = Ceramic Quad-in-Line R = Protopack T = Low Profile Protopack

ENVIRONMENTAL Preferred C = Plastic Standard E = Hermetic Standard F = Protopack Standard


Longer Lead Time A = Hermetic Stressed B = 833 Class B Military D = Plastic Stressed J = JAN 38510 Military

TEMPERATURE Preferred $S = 0^{\circ}C$ to +70°C

Longer Lead Time $E = -40^{\circ}C$ to $+85^{\circ}C$ $M = -55^{\circ}C$ to $+125^{\circ}C$

Example:

Z0869112PSC is a 12 MHz 8691 (ROMless Z8) in a plastc DIP, 0° C to +70° C, Standard Flow.



ZILOG DOMESTIC SALES OFFICES AND TECHNICAL CENTERS

CALIFORNIA Campbell 408-370-8120 COLORADO **FLORIDA** GEORGIA 1 **ILLINOIS** NEW HAMPSHIRE MINNESOTA NEW JERSEY OHIO PENNSYLVANIA TEXAS

INTERNATIONAL SALES OFFICES

CANADA Toronto	416-673-0634
GERMANY Munich	49-89-672-045
JAPAN Tokyo	81-3-5870528
HONG KONG Kowloon	
R.O.C. Taiwan	
UNITED KINGDOM Maidenhead	44-628-39200

1988 by Zilog, Inc. All rights reserved. no part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording, or otherwise, without the prior written permission of Zilog.

The information contained herein is subject to change without notice. Zilog assumes no responsibility for the use of any circuitry embodied in a Zilog product. No other circuit patent licenses are implied.

All specifications (parameters) are subject to change without notice. The applicable Zilog test documentation wil I specify which parameters are tested.

Zilog, Inc. 210 Hacienda Ave., Campbell, CA 95008-6609 Telephone (408) 370-8000 TWX 910-338-7621