## Zillog

June 1988

## Z8 ${ }^{\text {® }}$ Family <br> Design Handbook




June 1988

## Z8 ${ }^{\circledR}$ Family Design Handbook

## INTRODUCTION

Zilog was founded in 1974, and within its first year brought to market the most popular and best selling microprocessor in the world, the Z80 8-bit microprocessor.

With the unparalleled success of the Z80 CPU, the name Zilog became synonomous with quality, design integrity, and complete company support elements that remain integral to Zilog today.

Headquartered in Campbell, California, Zilog draws upon the services and skills of the most talented high technology minds in the industry. Zilog's Nampa, Idaho manufacturing facility, and assembly plant in the Philippines are the best of their size today. They provide Zilog customers with a total solution, from engineering, to production, to worldwide on-time delivery of the growing family of Zilog microprocessor and peripheral products.

## Z8 Family Design Handbook <br> Table of Contents

Z8 NMOS MACU Microcomputers ..... Page
Z8600 MCU 2K 28-pin ..... 1
Z8601/11 MCU 2K/4KZ8603/13
MCU Protopak 2K/4K ..... 13
Z8671 MCU with Basic/Debug Interpreter ..... 30Z8681/82Z8691MCU ROMless50
MCU ROMless ..... 71
Z8 CMOS MCU Microcomputers
Z86C08 MCU 2K 18-pin ..... 89
Z86C00/C10/C20 MCU 4K8K 28-pin ..... 105
Z86C11/E11 MCU 4K ..... 117
Z86C21/Z86E21/C12 MCU 8K/OTP (One Time Programmable MCU) ..... 134
Z86C91 MCU ROMless ..... 153
Z8 Application Notes and Technical Articles
Memory Space and Register Organization App Note ..... 171
A Programmer's Guide to the Z8 MCU ..... 173
Z8 Subroutine Library ..... 198
A Comparison of MCU Units ..... 248
Z86xx Interrupt Request Registers ..... 261
Z8 Family Framing ..... 262
Z8 MCU Technical Manual ..... 264
Super8 MCU Microcomputer
Z8800/01 MCU ROMless ..... 403
Z8820 MCU 8K ..... 403
Z8822 MCU 8K Protopak ..... 403
Super8 Application Notes and Technical Articles
Getting Started with the Zilog Super8 ..... 434
Polled Asynchronous Serial Operation with the Super8 ..... 438
Using the Super8 Interrupt Driven Communications ..... 443
Using the Super8 Serial Port with DMA ..... 448
Generating Sine Waves with Super8 ..... 453
Generating DTMF Tones with Super8 ..... 458
A Simple Serial Parallel Converter Using the Super8 ..... 462
Super8 Technical Manual ..... 470
Military Electrical Specifications
Z8611 MCU 4K ..... 609
Z8681 MCU ROMless ..... 632
Packaging Information ..... 645
Ordering Information ..... 651


28800
颁题crocempouter

June 1987

## FEATURES

- Complete microcomputer, 2 K bytes of ROM, 128 bytes of RAM, and 22 I/O lines.
- 144-byte register file, including 124 general-purpose registers, four I/O port registers, and 14 status and control registers.
- Vectored, priority interrupts for I/O and counter/timers.
- Two programmable 8-bit counter/timers, each with a 6-bit programmable prescaler.
- Register Pointer so that short, fast instructions can access any one of the nine working register groups.
- On-chip oscillator that accepts crystal or external clock drive.
- 8 MHz
$\square$ Single +5 power supply-all pins TTL-compatible.
- Average instruction execution time of $2.2 \mu \mathrm{~s}$, minimum $1.5 \mu \mathrm{~s}$.


## GENERAL DESCRIPTION

The $\mathbf{Z 8 6 0 0}$ microcomputer introduces a new level of sophistication to single-chip architecture. Compared to earlier single-chip microcomputers, the Z8600 offers:

- faster execution
- more efficient use of memory
- more sophisticated interrupt, input/output, and bit manipulation capabilities


## - easier system expansion

Under program control, the MCU can be tailored to the needs of its user. It can be configured as a stand-alone microcomputer with 2K bytes of internal ROM. In all configurations, a large number of pins remain available for I/O.

The MCU is offered in a 28 pin Dual-In-Line-Package (DIP) (Figures 1 and 2).


Figure 1. Pin Functions


Figure 2. Pin Assignments

## PIN DESCRIPTIONS

DS. Data Strobe (output, active Low). Data Strobe is activated once for each memory transfer.
 (bidirectional, TTL-compatible). These 22 I/O lines are grouped in four ports that can be configured under program control for I/O.
$\overline{\text { RESET. Reset (input, active Low). } \overline{\text { RESET }} \text { initializes the }}$ MCU. When RESET is deactivated, program execution begins from internal program location $000 \mathrm{C}_{\mathrm{H}}$.
XTAL1, XTAL2. Crystal 1, Crystal 2 (time-base input and output). These pins connect a parallel-resonant 8 MHz crystal to the on-chip clock oscillator and buffer.

## ARCHITECTURE

The MCU's architecture is characterized by a flexible I/O scheme, an efficient register and address space structure, and a number of ancillary features that are helpful in many applications. (Figure 3).

Microcomputer applications demand powerful I/O capabilities. The MCU fulfills this with 22 pins dedicated to input and output. These lines are grouped in four ports and are configurable under software control to provide timing, status signals, and parallel I/O.

Two basic internal address spaces are available to support this wide range of configurations: program memory and the register file. The 144 -byte random-access register file is composed of 124 general-purpose registers, four I/O port registers, and 14 control and status registers.

To unburden the program from coping with real-time problems such as counting/timing, two counter/timers with a large number of user-selectable modes are offered on-chip.


Figure 3. Functional Block Diagram

## ADDRESS SPACES

Program Memory. The 16 -bit program counter addresses 2 K bytes of program memory space as shown in Figure 4.
The first 12 bytes of program memory are reserved for the interrupt vectors. These locations contain three 16-bit vectors that correspond to the three available interrupts.

Register File. The 144-byte register file includes four I/O port registers ( $\mathrm{R}_{0}-\mathrm{R}_{3}$ ), 124 general-purpose registers ( $\mathrm{R}_{4}-\mathrm{R}_{127}$ ) and 14 control and status registers ( $\mathrm{R}_{241}-\mathrm{R}_{255}$ ). These registers are assigned the address locations shown in Figure 5.

Instructions can access registers directly or indirectly with an 8 -bit address field. The MCU also allows short 4 -bit register addressing using the Register Pointer (one of the control registers). In the 4 -bit mode, the register file is divided into nine working-register groups, each occupying 16 contiguous locations (Figure 6). The Register Pointer addresses the starting location of the active working-register group.
Stacks. An 8-bit Stack Pointer $\left(\mathrm{R}_{255}\right)$ is used for the internal stack that resides within the 124 general-purpose registers ( $\mathrm{R}_{4}-\mathrm{R}_{127}$ ).


Figure 4. Program Memory Map

Figure 5. Register File


Figure 6. Register Pointer

## COUNTER／TIMERS

The MCU contains two 8 －bit programmable counter／timers （ $T_{0}$ and $T_{1}$ ），each driven by its own 6 －bit programmable prescaler．The $T_{1}$ prescaler can be driven by internal or external clock sources；however，the $T_{0}$ prescaler is driven by the internal clock only．
The 6 －bit prescalers can divide the input frequency of the clock source by any number from 1 to 64 ．Each prescaler drives its counter，which decrements the value（1 to 256）that has been loaded into the counter．When the counter reaches the end of count，a timer interrupt request－ $\operatorname{RRQ}_{4}\left(\mathrm{~T}_{0}\right)$ or $\mathrm{IRQ}_{5}\left(\mathrm{~T}_{1}\right)$－is generated．
The counters can be started，stopped，restarted to continue， or restarted from the initial value．The counters can also be programmed to stop upon reaching zero（single－pass
mode）or to automatically reload the initial value and continue counting（modulo－n continuous mode）．The counters，but not the prescalers，can be read any time without disturbing their value or count mode．
The clock source for $T_{1}$ is user－definable and can be the internal microprocessor clock（ 4 MHz maximum）divided by four，or an external signal input via Port 3．The Timer Mode register configures the external timer input as an external clock（ 1 MHz maximum），a trigger input that can be retriggerable or non－retriggerable，or as a gate input for the internal clock．The counter／timers can be programmably cascaded by connecting the $T_{0}$ output to the input of $T_{1}$ ． Port 3 line $\mathrm{P}_{6}$ also serves as a timer output（TouT）through which $T_{0}, T_{1}$ or the internal clock can be output．

## I／O PORTS

The MCU has 22 lines dedicated to input and output grouped in four ports．Under software control，the ports can be programmed to provide address outputs，timing，status signals，and parallel I／O．All ports have active pull－ups and pull－downs compatible with TTL loads．
Port 0 can be programmed as an I／O port．
Port 1 can be programmed as a byte I／O port．

Port 2 can be programmed independently as input or output and is always available for I／O operations．In addition， Port 2 can be configured to provide open－drain outputs．
Port 3 can be configured as $1 / O$ or control lines． $\mathrm{P}_{1}$ is a general purpose input or can be used for an external interrupt request signal $\left(\mathrm{IRQ}_{2}\right) . \mathrm{P} 3_{5}$ and $\mathrm{P} 3_{6}$ are general purpose outputs． $\mathrm{P}_{6}$ is also used for timer input（ $\mathrm{T}_{\text {IN }}$ ）and output（TOUT）signals．

## INTERRUPTS

The MCU allows three different interrupts from three sources，the Port 3 line $\mathrm{P} 3_{1}$ and the two counter／timers． These interrupts are both maskable and prioritized．The Interrupt Mask register globally or individually enables or disables the three interrupt requests．When more than one interrupt is pending，priorities are resolved by a programmable priority encoder that is controlled by the Interrupt Priority register．
All interrupts are vectored．When an interrupt request is granted，an interrupt machine cycle is entered．This disables
all subsequent interrupts，saves the Program Counter and status flags，and branches to the program memory vector locations reserved for that interrupt．This memory location and the next byte contain the 16 －bit address of the interrupt service routine for that particular interrupt request．

Polled interrupt systems are also supported．To accom－ modate a polled structure，any or all of the interrupt inputs can be masked and the Interrupt Request register polled to determine which of the interrupt requests needs service．

## CLOCK

The on－chip oscillator has a high－gain parallel－resonant amplifier for connection to a crystal or to any suitable external clock source（XTAL1 $=$ Input，XTAL2 $=$ Output）．
Crystal source is connected across XTAL1 and XTAL2 using the recommended capacitors（ $C 1 \leqslant 15 \mathrm{pf}$ ）from each pin to ground．The specifications are as follows：
（⿴囗十凵 AT cut，parallel resonant
（andamental type， 8 MHz maximum
－Series resistance，Rs $\leqslant 100 \Omega$

## INSTRUCTION SET NOTATION

Addressing Modes. The following notation is used to describe the addressing modes and instruction operations as shown in the instruction summary.

| IRR | Indirect register pair or indirect working-register <br> pair address |
| :--- | :--- |
| Irr | Indirect working-register pair only <br> X |
| Indexed address |  |
| DA | Direct address |
| RA | Relative address |
| IM | Immediate |
| R | Register or working-register address |
| $\mathbf{r}$ | Working-register address only |
| IR | Indirect-register or indirect working-register |
|  | address |
| Ir | Indirect working-register address only |
| RR | Register pair or working register pair address |

Symbols. The following symbols are used in describing the instruction set.

| dst | Destination location or contents |
| :--- | :--- |
| src | Source location or contents |
| cc | Condition code (see list) |
| $@$ | Indirect address prefix |
| SP | Stack pointer (control registers 254-255) |
| PC | Program counter |
| FLAGS | Flag register (control register 252) |
| RP | Register pointer (control register 253) |
| IMR | Interrupt mask register (control register 251 |

Assignment of a value is indicated by the symbol " $\leftarrow$ ". For example,

$$
\mathrm{dst} \leftarrow \mathrm{dst}+\mathrm{src}
$$

indicates that the source data is added to the destination data and the result is stored in the destination location. The notation "addr( $n$ )" is used to refer to bit " $n$ " of a given location. For example,
dst (7)
refers to bit 7 of the destination operand.
Flags. Control Register R252 contains the following six flags:

| C | Carry flag |
| :--- | :--- |
| Z | Zero flag |
| S | Sign flag |
| V | Overflow flag |
| D | Decimal-adjust flag |
| H | Half-carry flag |

Affected flags are indicated by:

| $\mathbf{0}$ | Cleared to zero |
| :--- | :--- |
| $\mathbf{1}$ | Set to one |
| $\boldsymbol{*}$ | Set or cleared according to operation |
| $\mathbf{-}$ | Unaffected |
| $\mathbf{x}$ | Undefined |

CONDITION CODES

| Value | Mnemonic | Meaning | Flags Set |  |
| :---: | :---: | :---: | :---: | :---: |
| 1000 |  | Always true | - |  |
| 0111 | C | Carry | $C=1$ |  |
| 1111 | NC | No carry | $C=0$ |  |
| 0110 | Z | Zero | $Z=1$ |  |
| 1110 | NZ | Not zero | $Z=0$ |  |
| 1101 | PL | Plus | $\mathrm{S}=0$ |  |
| 0101 | MI | Minus | $S=1$ |  |
| 0100 | OV | Overflow | $V=1$ |  |
| 1100 | NOV | No overflow | $V=0$ |  |
| 0110 | EQ | Equal | $Z=1$ |  |
| 1110 | NE | Not equal | $Z=0$ |  |
| 1001 | GE | Greater than or equal | $(S X O R V)=0$ |  |
| 0001 | LT | Less than | $(S X O R V)=1$ |  |
| 1010 | GT | Greater than | $[Z O R(S X O R V)]=0$ |  |
| 0010 | LE | Less than or equal | $[Z$ OR (S XOR V)] $=1$ |  |
| 1111 | UGE | Unsigned greater than or equal | $C=0$ |  |
| 0111 | ULT | Unsigned less than | $C=1$ |  |
| 1011 | UGT | Unsigned greater than | $(C=0 A N D Z=0)=1$ |  |
| 0011 | ULE | Unsigned less than or equal | $(C O R Z)=1$ |  |
| 0000 |  | Never true | - |  |


| OPC |  |
| :--- | :--- |

## One-Byte Instructions



Figure 7. Instruction Formats

## INSTRUCTION SUMMARY



INSTRUCTION SUMMARY (Continued)



REGISTERS (Continued)

R248 P01M
PORT O AND 1 MODE REGISTER
(F8H; Write Only)


R249 IPR
INTERRUPT PRIORITY REGISTER
(F9H; Write Only)


R250 IRQ
INTERRUPT REQUEST REGISTER
(FAH; Read/Write)

| $D_{7}$ | $D_{6}$ | $D_{5}$ | $D_{4}$ | $D_{3}$ | $D_{2}$ | $D_{1}$ | $D_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |  |  |

R251 IMR INTERRUPT MASK REGISTER
(FBH; Read/Write)

| $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |



R252 FLAGS FLAG REGISTER ( $\mathrm{FC}_{\mathrm{H}}$; Read/Write)



R253 RP
REGISTER POINTER (FDH; Read/Write)


STACK POINTER LOWER BYTE ( $\mathrm{SP}_{0}-\mathrm{SP}_{7}$ )

Figure 8. Control Registers (Continued)

## OPCODE MAP



[^0]R241 TMR
TIMER MODE REGISTER
( $\mathrm{F}_{\mathrm{H}}$; Read/Write)

| $D_{7}$ | $D_{6}$ | $D_{5}$ | $D_{4}$ | $D_{3}$ | $D_{2}$ | $D_{1}$ | $D_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

NOT USUTM MODES
$\qquad$
$0=$ NO FUNCTION
OT USED $=00$
$T_{0}$ OUT $=01$ NTERNAL CLOCK OUT $=11$ EXTERNAL CLOCK INPNTMODES GATE INPUT $=00$
$=01$ $\begin{aligned} \text { GATE INPUT } & =01 \\ \text { TRIGGER INPUT } & =10\end{aligned}$ NON-RETRIGGERABLE) TRIGGER INPUT
(RETRIGGERABLE) $=$ LOAD To
$0=$ DISABLE $T_{0}$ COUNT
$1=$ ENABLE $T_{0}$ COUNT
$0=$ NO FUNCTION
$=$ LOAD T1
$0=$ DISABLE T, COUNT

R242 T1
COUNTER TIMER 1 REGISTER
(F2H; Read/Write)


R243 PRE1
PRESCALER 1 REGISTER
(F3H; Write Only)

| $D_{7}$ | $D_{6}$ | $D_{5}$ | $D_{4}$ | $D_{3}$ | $D_{2}$ | $D_{1}$ | $D_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |



R244 T0
COUNTER/TIMER O REGISTER
(F4H; Read/Write)

| $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |



R245 PRE0
PRESCALER 0 REGISTER
(F5H; Write Only)

| $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |



R246 P2M PORT 2 MODE REGISTER (F6H; Write Only)

P2 $\mathbf{1}_{1}$ - $\mathbf{P}_{5}$ DEFINITION 0 DEFINES BIT AS OUTPUT 1 DEFINES BIT AS INPUT

## R247 P3M

 PORT 3 MODE REGISTER(F7H; Write Only)



Figure 8. Control Registers


Figure 9. Timing

## AC CHARACTERISTICS

Timing Table

| Number | Symbol | Parameter | 28600 |  | Notes* |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max |  |
| 1 | TpC | Input Clock Period | 125 | 1000 | 1 |
| 2 | TrC,TfC | Clock Input Rise and Fall Times |  | 25 | 1 |
| 3 | TwC | Input Clock Width | 37 |  | 1 |
| 4 | TwTinL | Timer Input Low Width | 100 |  | 2 |
| 5 | TwTinH | Timer Input High Width | 3 TpC |  | 2 |
| 6 | TpTin | Timer Input Period | 8 TpC |  | 2 |
| 7 | TrTin, TfTin | Timer Input Rise and Fall Times |  | 100 | 2 |
| 8 | TwIL | Interrupt Request Input Low Time | 100 |  | 2,3 |
| 9 | TwIH | Interrupt Request Input High Time | 3 TpC |  | 2.3 |
| NOTES: |  |  |  |  |  |
| 1. Clock timing references use 3.8 V for a logic " 1 " and 0.8 V for a logic " 0 ". |  |  |  |  |  |
| 2. Timing references use 2.0 V for a logic " 1 " and 0.8 V for a logic " 0 ". |  |  |  |  |  |
| 3. Interrupt request via Port $3\left(\mathrm{P3}_{1}-\mathrm{P}_{3}\right)$. |  |  |  |  |  |

## ABSOLUTE MAXIMUM RATINGS

Voltages on all pins with respect
to GND $\qquad$ Operating Ambient
Temperature
See Ordering Information
Storage Temperature . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## STANDARD TEST CONDITIONS

The DC characteristics listed below apply for the following standard test conditions; unless otherwise noted. All voltages are referenced to GND. Positive current flows into the referenced pin.

Standard conditions are:
■ $+4.75 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{CC}} \leqslant+5.25 \mathrm{~V}$

- GND $=0 \mathrm{~V}$
- $0^{\circ} \mathrm{C} \leqslant T_{A} \leqslant+70^{\circ} \mathrm{C}$


Figure 10. Test Load 1

## DC CHARACTERISTICS

| Symbol | Parameter | Min | Max | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CH }}$ | Clock Input High Voltage | 3.8 | $\mathrm{V}_{\mathrm{CC}}$ | V | Driven by External Clock Generator |
| $V_{C L}$ | Clock Input Low Voltage | -0.3 | 0.8 | V | Driven by External Clock Generator |
| $\mathrm{V}_{1 \mathrm{H}}$ | Input High Voltage | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | V |  |
| $V_{\text {IL }}$ | Input Low Voltage | -0.3 | 0.8 | v |  |
| $\mathrm{V}_{\text {RH }}$ | Reset Input High Voltage | 3.8 | $\mathrm{V}_{\mathrm{CC}}$ | v |  |
| $V_{\text {RL }}$ | Reset Input Low Voltage | -0.3 | 0.8 | V |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | 2.4 |  | V | $\mathrm{l}^{\mathrm{OH}}=-250 \mu \mathrm{~A}$ |
| Voi | Output Low Voltage |  | 0.4 | v | $1 \mathrm{OL}=+2.0 \mathrm{~mA}$ |
| $1 / 2$ | Input Leakage | -10 | 10 | $\mu \mathrm{A}$ | $0 \mathrm{~V} \leqslant \mathrm{~V}_{\text {IN }} \leqslant+5.25 \mathrm{~V}$ |
| ${ }^{\mathrm{O}} \mathrm{OH}$ | Output Drive Current |  | $\begin{aligned} & 1.5 \\ & 2.50 \end{aligned}$ | $\begin{gathered} \mathrm{mA} \\ \mu \mathrm{~A} \end{gathered}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{OH}}=+2.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{OH}}=+4.0 \mathrm{~V} \end{aligned}$ |
| loL | Output Leakage | -10 | 10 | $\mu \mathrm{A}$ | $0 \mathrm{~V} \leqslant \mathrm{~V}_{\text {IN }} \leqslant+5.25 \mathrm{~V}$ |
| $\mathrm{I}_{\mathrm{I}}$ | Reset Input Current |  | -50 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=+5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{RL}}=0 \mathrm{~V}$ |
| ICC | $V_{\text {CC }}$ Supply Current |  | 150 | mA |  |

June 1987

## Z8601／Z8603 <br> Z8611／Z8613 Z8 ${ }^{\circledR}$

Z8601 Single－Chip MCU with 2K ROM
Z8603 Prototyping Device with 2 K EPROM Interface
Z861l Single－Chip MCU with 4K ROM
Z8613 Prototyping Device with 4K EPROM Interface

## Features

匈 Complete microcomputer， $2 \mathrm{~K}(8601)$ or 4 K （8611）bytes of ROM， 128 bytes of RAM， 32 I／O lines，and up to 62 K （ 8601 ）or 60 K （ 8611 ） bytes addressable external space each for program and data memory．
（144－byte register file，including 124 general－ purpose registers，＿four I／O port registers， and 16 status and control registers．
包 Average instruction execution time of $1.5 \mu \mathrm{~s}$ ， maximum of $1 \mu \mathrm{~s}$ ．
图 Vectored，priority interrupts for I／O， counter／timers，and UART．
a Full－duplex UART and two programmable 8 －bit counter／timers，each with a 6 －bit programmable prescaler．
© Register Pointer so that short，fast instruc－ tions can access any of nine working register groups in $1 \mu \mathrm{~s}$ ．
（⿴囗⿰丨丨⿰㇒土口𧘇 On－chip oscillator which accepts crystal or external clock drive．
⿴囗 Single +5 V power supply－all pins TTL compatible．
－ 12.5 MHz ．

## General

Description

The $\mathrm{Z8}$ microcomputer introduces a new level of sophistication to single－chip architecture． Compared to earlier single－chip micro－ computers，the Z8 offers faster execution；more efficient use of memory；more sophisticated interrupt，input／output and bit－manipulation capabilities；and easier system expansion．

Under program control，the Z 8 can be tailored to the needs of its user．It can be configured as a

stand－alone microcomputer with 2 K or 4 K bytes of internal ROM，a traditional microprocessor that manages up to 124 K bytes of external memory，or a parallel－processing element in a system with other processors and peripheral controllers linked by the Z－BUS® bus．In all configurations，a large number of pins remain available for I／O．


Figure 2a．40－pin Dual－In－Line Package（DIP）， Pin Assignments
$\overline{\text { AS. }}$. Address Strobe (output, active Low). Address Strobe is pulsed once at the beginning of each machine cycle. Addresses output via Port 1 for all external program or data memory transfers are valid at the trailing edge of $\overline{\mathrm{AS}}$. Under program control, $\overline{\mathrm{AS}}$ can be placed in the high-impedance state along with Ports 0 and 1, Data Strobe and Read/Write.
$\overline{\mathrm{DS}}$. Data Strobe (output, active Low). Data Strobe is activated once for each external memory transfer.
$\mathrm{PO}_{0}-\mathrm{PO}_{7}, \mathrm{P1}_{0}-\mathrm{Pl}_{7}, \mathrm{P2}_{0}-\mathrm{P}_{7}, \mathrm{P3}_{0}-\mathrm{P3}_{7}$. I/O Port Lines (input/outputs, TTL-compatible). These 32 lines are divided into four 8 -bit I/O ports that can be configured under program control for I/O or external memory interface.
RESET. Reset (input, active Low). $\overline{\text { RESET ini- }}$ tializes the Z8. When RESET is deactivated,
program execution begins from internal program location $000 C_{H}$.
ROMless. (input, active LOW). This pin is only available on the 44 pin versions of the $\mathrm{Z8601}$ and Z861l. When connected to GND disables the internal ROM and forces the part to function as a Z8681 ROMless Z8. When left unconnected or pulled high to $\mathrm{V}_{\mathrm{CC}}$ the part will function normally as a Z8601 or Z8611.
$\mathbf{R} / \overline{\mathrm{W}}$. Read/Write (output). R/ $\overline{\mathrm{W}}$ is Low when the Z 8 is writing to external program or data memory.
XTALL, XTALL2. Crystal 1, Crystal 2 (time-base input and output). These pins connect a parallel resonant 12.5 MHz crystal or an external singlephase 12.5 MHz clock to the on-chip clock oscillator and buffer.


Figure 2b. 44-pin Chip Carrier, Pin Assignments

Architecture
Z8 architecture is characterized by a flexible I/O scheme, an efficient register and address space structure and a number of ancillary features that are helpful in many applications.

Microcomputer applications demand powerful I/O capabilities. The Z8 fulfills this with 32 pins dedicated to input and output. These lines are grouped into four ports of eight lines each and are configurable under software control to provide timing, status signals, serial or parallel I/O with or without handshake, and an address/ data bus for interfacing external memory.
Because the multiplexed address/data bus is merged with the I/O-oriented ports, the $\mathrm{Z8}$ can assume many different memory and I/O configurations. These configurations range from a self-contained microcomputer to a microprocessor that can address 124 K (Z8601) or 120K (Z8611) bytes of external memory.

Three basic address spaces are available to support this wide range of configurations: program memory (internal and external), data memory (external) and the register file (internal). The 144 -byte random-access register file is composed of 124 general-purpose registers, four I/O port registers, and 16 control and status registers.

To unburden the program from coping with real-time problems such as serial data communication and counting/timing, an asynchronous receiver/transmitter (UART) and two counter/timers with a large number of userselectable modes are offered on-chip. Hardware support for the UART is minimized because one of the on-chip timers supplies the bit rate.


Figure 3. Functional Block Diagram

Address Spaces

Program Memory. The 16 -bit program counter addresses 64 K bytes of program memory space. Program memory can be located in two areas: one internal and the other external (Figure 4). The first 2048 (Z8601) or 4096 (Z8611) bytes consist of on-chip mask-programmed ROM. At addresses 2048 (Z8601) or 4096 (Z8611) and greater, the Z8 executes external program memory fetches.

The first 12 bytes of program memory are reserved for the interrupt vectors. These locations contain six 16 -bit vectors that correspond to the six available interrupts.
Data Memory. The $\mathrm{Z8}$ can address 62 K ( Z 8601 ) or 60 K (Z8611) bytes of external data memory beginning at location 2048 (Z8601) or 4096 (Z8611) (Figure 5). External data memory may


Figure 4. Program Memory Map
be included with or separated from the external program memory space. $\overline{\mathrm{DM}}$, an optional I/O function that can be programmed to appear on pin $\mathrm{P}_{4}$, is used to distinguish between data and program memory space.
Register File. The 144 -byte register file includes four I/O port registers (R0-R3), 124 general-purpose registers (R4-R127) and 16 control and status registers (R240-R255). These registers are assigned the address locations shown in Figure 6.

Z8 instructions can access registers directly or indirectly with an 8 -bit address field. The Z8 also allows short 4-bit register addressing using the Register Pointer (one of the control registers). In the 4 -bit mode, the register file is


Figure 5. Data Memory Map


Figure 6. The Register File


Figure 7. The Register Pointer
divided into nine working-register groups, each occupying 16 continguous locations (Figure 6). The Register Pointer addresses the starting location of the active working-register group.
Stacls. Either the internal register file or the external data memory can be used for the stack.

A 16-bit Stack Pointer (R254 and R255) is used for the external stack, which can reside anywhere in data memory between locations 2048 (8601) or 4096 (8611) and 65535. An 8-bit Stack Pointer (R255) is used for the internal stack that resides within the 124 general-purpose registers (R4-R127).

Serial
Input/ Output

Port 3 lines $\mathrm{P}_{3}$ and $\mathrm{P}_{7}$ can be programmed as serial I/O lines for full-duplex serial asynchronous receiver/transmitter operation. The bit rate is controlled by Counter/Timer 0, at 12 MHz .

The Z8 automatically adds a start bit and two stop bits to transmitted data (Figure 8). Odd parity is also available as an option. Eight data bits are always transmitted, regardless of parity

## Transmitted Data

(No Parity)


Transmitted Data
(With Parity)

selection. If parity is enabled, the eighth bit is the odd parity bit. An interrupt request $\left(\mathrm{IRQ}_{4}\right)$ is generated on all transmitted characters.

Received data must have a start bit, eight data bits and at least one stop bit. If parity is on, bit 7 of the received data is replaced by a parity error flag. Received characters generate the $\mathrm{IRQ}_{3}$ interrupt request.


Figure 8. Serial Data Formats

## Counter/ Timers

The Z 8 contains two 8 -bit programmable counter/timers ( $T_{0}$ and $T_{1}$ ), each driven by its own 6-bit programmable prescaler. The $\mathrm{T}_{1}$ prescaler can be driven by internal or external clock sources; however, the $T_{0}$ prescaler is driven by the internal clock only.

The 6-bit prescalers can divide the input frequency of the clock source by any number from 1 to 64. Each prescaler drives its counter, which decrements the value ( 1 to 256 ) that has been loaded into the counter. When the counter reaches the end of count, a timer interrupt request-IRQ ${ }_{4}\left(\mathrm{t}_{0}\right)$ or $\mathrm{IRQ}_{5}\left(\mathrm{~T}_{1}\right)$-is generated.

The counters can be started, stopped, restarted to continue, or restarted from the initial value. The counters can also be programmed to stop upon reaching zero (single-
pass mode) or to automatically reload the initial value and continue counting (modulo-n continuous mode). The counters, but not the prescalers, can be read any time without disturbing their value or count mode.

The clock source for $T_{1}$ is user-definable and can be the internal microprocessor clock divided by four, or an external signal input via Port 3. The Timer Mode register configures the external timer input as an external clock, a trigger input that can be retriggerable or nonretriggerable, or as a gate input for the internal clock. The counter/timers can be programmably cascaded by connecting the $T_{0}$ output to the input of $\mathrm{T}_{1}$. Port 3 line $\mathrm{P}_{6}$ also serves as a timer output ( $\mathrm{T}_{\text {OUT }}$ ) through which $\mathrm{T}_{0}, \mathrm{~T}_{1}$ or the internal clock can be output.

The Z 8 has 32 lines dedicated to input and output. These lines are grouped into four ports of eight lines each and are configurable as input, output or address/data. Under software control, the ports can be programmed to provide address
outputs, timing, status signals, serial I/O, and parallel I/O with or without handshake. All ports have active pull-ups and pull-downs compatible with TTL loads.
allowing the Z 8 to share common resources in multiprocessor and DMA applications. Data transfers can be controlled by assigning $\mathrm{P}_{3}$ as a Bus Acknowledge input and $\mathrm{P}_{4}$ as a Bus Request output.


Figure 9a. Port 1

Port 0 can be programmed as a nibble I/O port, or as an address port for interfacing external memory. When used as an I/O port, Port 0 may be placed under handshake control. In this configuration, Port 3 lines $\mathrm{P}_{2}$ and $\mathrm{P}_{5}$ are used as the handshake controls $\mathrm{DAV}_{0}$ and $\mathrm{RDY}_{0}$. Handshake signal assignment is dictated by the I/O direction of the upper nibble $\mathrm{PO}_{4}-\mathrm{PO}_{7}$.
For external memory references, Port 0 can provide address bits $A_{8}-A_{11}$ (lower nibble) or $\mathrm{A}_{8}-\mathrm{A}_{15}$ (lower and upper nibble) depending on the required address space. If the address range requires 12 bits or less, the upper nibble of Port 0 can be programmed independently as I/O while
the lower nibble is used for addressing. When Port 0 nibbles are defined as address bits, they can be set to the highimpedance state along with Port l and the control signals $\overline{\mathrm{AS}}, \overline{\mathrm{DS}}$ and $\mathrm{R} / \overline{\mathrm{W}}$.


Figure 9b. Port 0

Port 2 bits can be programmed independently as input or output. The port is always available for I/O operations. In addition, Port 2 can be configured to provide open-drain outputs.

Like Ports 0 and 1, Port 2 may also be placed under handshake control. In this configuration, Port 3 lines $\mathrm{P}_{1}$ and $\mathrm{P}_{6}$ are used as the handshake controls lines $\overline{\mathrm{DAV}}_{2}$ and $\mathrm{RDY}_{2}$. The handshake signal assignment for Port 3 lines $P 3_{1}$ and $P 3_{6}$ is dictated by the direction (input or output) assigned to bit 7 of Port 2.


Figure 9c. Port 2

Port 3 lines can be configured as I/O or control lines. In either case, the direction of the eight lines is fixed as four input $\left(\mathrm{P}_{0}-\mathrm{P}_{3}\right)$ and four output $\left(\mathrm{P}_{4}-\mathrm{P} 3_{7}\right)$. For serial I/O, lines $\mathrm{P}_{3}$ and $P 3_{7}$ are programmed as serial in and serial out respectively.

Port 3 can also provide the following control functions: handshake for Ports 0,1 and 2 ( $\overline{\mathrm{DAV}}$ and RDY); four external interrupt request signals ( $\mathrm{IRQ}_{0}-\mathrm{IRQ}_{3}$ ); timer input and output signals ( $\mathrm{T}_{\text {IN }}$ and $\mathrm{T}_{\text {OUT }}$ ) and Data Memory Select ( $\overline{\mathrm{DM}}$ ).

| Interrupts | The Z8 allows six different interrupts from eight sources: the four Port 3 lines $\mathrm{P}_{3}-\mathrm{P}_{3}$, Serial In, Serial Out, and the two counter/timers. These interrupts are both maskable and prioritized. The Interrupt Mask register globally or individually enables or disables the six interrupt requests. When more than one interrupt is pending, priorities are resolved by a programmable priority encoder that is controlled by the Interrupt Priority register. <br> All Z8 interrupts are vectored. When an interrupt request is granted, an interrupt machine | cycle is entered. This disables all subsequent interrupts, saves the Program Counter and status flags, and branches to the program memory vector location reserved for that interrupt. This memory location and the next byte contain the 16-bit address of the interrupt service routine for that particular interrupt request. <br> Polled interrupt systems are also supported. To accommodate a polled structure, any or all of the interrupt inputs can be masked and the Interrupt Request register polled to determine which of the interrupt requests needs service. |
| :---: | :---: | :---: |
| Clock | The on-chip oscillator has a high-gain, parallel-resonant amplifier for connection to a crystal or to any suitable external clock source (XTAL1 $=$ Input, XTAL2 $=$ Output). <br> The crystal source is connected across XTAL1 and XTAL2, using the recommended capacitors | ( $\mathrm{C}_{1} \leq 15 \mathrm{pF}$ ) from each pin to ground. The specifications for the crystal are as follows: AT cut, parallel resonant <br> ■ Fundamental type, 12.5 MHz maximum <br> (a Series resistance, $\mathrm{R}_{\mathrm{s}} \leq 100 \Omega$ |

The Z8 Protopack is used for prototype development and preproduction of maskprogrammed applications. The Protopack is a ROMless version of the standard $\mathrm{Z8601}$ or Z 8611 housed in a pin-compatible 40 -pin package (Figure 11).

To provide pin compatibility and interchangeability with the standard maskprogrammed device, the Protopack carries piggy-back a 24 pin socket for a direct interface to program memory (Figure 1). The Z8603 24 -pin socket is equipped with 11 ROM address lines, 8 ROM data lines and necessary control lines for interface to 2716 EPROM for the first 2 K bytes of program memory. The Z8613 24-pin socket is


Figure 11. The Z8 Microcomputer Protopack Emulator

## Instruction <br> Set <br> Notation

Addressing Modes. The following notation is used to describe the addressing modes and instruction operations as shown in the instruction summary.

IRR Indirect register pair or indirect working-register pair address
Irr Indirect working-register pair only
$\mathbf{X}$ Indexed address
DA Direct address
RA Relative address
IM Immediate
R Register or working-register address
r Working-register address only
IR Indirect-register or indirect working-register address
Ir Indirect working-register address only
RR Register pair or working register pair address
Symbols. The following symbols are used in describing the instruction set.
dst Destination location or contents
src Source location or contents
cc Condition code (see list)
(@) Indirect address prefix
SP Stack pointer (control registers 254-255)
PC Program counter
FLAGS Flag register (control register 252)
RP Register pointer (control register 253)
IMR Interrupt mask register (control register 251)
equipped with 12 ROM address lines, 8 ROM data lines and necessary control lines for interface to 2732 EPROM for the first 4 K bytes of program memory.

Pin compatibility allows the user to design the pc board for a final 40-pin maskprogrammed Z8, and, at the same time, allows the use of the Protopack to build the prototype and pilot production units. When the final program is established, the user can then switch over to the 40-pin mask-programmed $\mathrm{Z8}$ for large volume production. The Protopack is also useful in small volume applica tions where masked ROM setup time, mask charges, etc., are prohibitive and program flexibility is desired.

Compared to the conventional EPROM versions of the single-chip microcomputers, the Protopack approach offers two main advantages:
ㄸ凶凶 Ease of developing various programs during the prototyping stage. For instance, in applications where the same hardware configuration is used with more than one program, the Protopack allows economical program storage in separate EPROMs (or PROMs), whereas the use of separate EPROM-based single-chip microcomputers is more costly.
(aimination of long lead time in procuring EPROM-based microcomputers.

Assignment of a value is indicated by the symbol "-". For example,

$$
\mathrm{dst}-\mathrm{dst}+\mathrm{src}
$$

indicates that the source data is added to the destination data and the result is stored in the destination location. The notation "addr $(\mathrm{n})$ " is used to refer to bit " n " of a given location. For example, dst (7)
refers to bit 7 of the destination operand.
Flags. Control Register R252 contains the following six flags:

| C | Carry flag |
| :--- | :--- |
| Z | Zero flag |
| S | Sign flag |
| V | Overflow flag |
| D | Decimal-adjust flag |
| H | Half carry flag |
| Affected flags are indicated by: |  |
| $\mathbf{0}$ | Cleared to zero |
| $\mathbf{1}$ | Set to one |
| * | Set or cleared according to operation |
| $\mathbf{-}$ | Unaffected |
| $\mathbf{X}$ | Undefined |



Figure 12. Instruction Formats
Instruction
Summary

| Instruction and Operation | Addr Mode | Opcode Byte <br> (Hex) | $\frac{\text { Flags Affected }}{\text { CZSVD H }}$ |
| :---: | :---: | :---: | :---: |
|  | dst sre |  |  |
| $\begin{aligned} & \text { ADC } \text { dst, src } \\ & \text { dst }-\mathrm{dst}+\mathrm{src}+\mathrm{C} \end{aligned}$ | (Note 1) | $1 \square$ | * * * 0 * |
| ADD dst,src dst - dst + src | (Note 1) | $0 \square$ | * * * * 0 * |
| AND dst,src dst - dst AND src | (Note 1) | $5 \square$ | - * * 0 - - |
| CALL dst <br> SP - SP-2 <br> @SP - PC; PC - ds | $\begin{aligned} & \hline \text { DA } \\ & \text { IRR } \\ & \text { lst } \end{aligned}$ | $\begin{aligned} & \text { D6 } \\ & \text { D4 } \end{aligned}$ | ------ |
| $\begin{aligned} & \text { CCF } \\ & \mathrm{C}-\mathrm{NOT} \mathrm{C} \end{aligned}$ |  | EF | * - - |
| CLR dst dst - 0 | $\begin{aligned} & \mathrm{R} \\ & \mathrm{IR} \end{aligned}$ | $\begin{aligned} & \hline \mathrm{B0} \\ & \mathrm{Bl} \end{aligned}$ | ----- |
| $\begin{aligned} & \text { COM dst } \\ & \text { dst - NOT dst } \\ & \hline \end{aligned}$ | $\begin{array}{r} \mathrm{R} \\ \mathrm{IR} \\ \hline \end{array}$ | $\begin{aligned} & 60 \\ & 61 \\ & \hline \end{aligned}$ | - * * 0 - - |
| $\begin{aligned} & \text { CP dst,src } \\ & \mathrm{dst}-\mathrm{src} \end{aligned}$ | (Note 1) | A口 | * * * * |
| $\begin{aligned} & \text { DA dst } \\ & \text { dst - DA dst } \end{aligned}$ | $\begin{aligned} & \mathrm{R} \\ & \mathrm{IR} \end{aligned}$ | $\begin{aligned} & 40 \\ & 41 \end{aligned}$ | * * * X - - |
| DEC dst <br> dst - dst - 1 | $\begin{aligned} & \mathrm{R} \\ & \mathrm{IR} \end{aligned}$ | $\begin{aligned} & 00 \\ & 01 \end{aligned}$ | - * * * - - |
| DECW dst dst - dst - 1 | $\underset{\mathrm{IR}}{\mathrm{RR}}$ | $\begin{aligned} & 80 \\ & 81 \end{aligned}$ | - * * * - |
| $\begin{aligned} & \text { DI } \\ & \operatorname{IMR}(7)-0 \end{aligned}$ |  | 8F | - - - - - - |
| $\begin{aligned} & \text { DJNZ } r \text {, dst } \\ & \mathrm{r}-\mathrm{r}-1 \\ & \text { if } \mathrm{r} \neq 0 \\ & \text { PC }-\mathrm{PC}+\text { dst } \\ & \text { Range: }+127,-128 \end{aligned}$ | RA | $\stackrel{r \AA}{r=0-F}$ | - - |
| $\begin{aligned} & \operatorname{EI} \\ & \operatorname{IMR}(7) \\ & \hline \end{aligned}$ |  | 9 F | ----- |
| $\begin{aligned} & \text { INC dst } \\ & \mathrm{dst}-\mathrm{dst}+1 \end{aligned}$ | $r$ $\begin{gathered} \mathrm{R} \\ \mathrm{IR} \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{rE} \\ \mathrm{r}=0-\mathrm{F} \\ 20 \\ 21 \\ \hline \end{gathered}$ | - * * * - |
| $\begin{aligned} & \text { INCW dst } \\ & \text { dst }-\mathrm{dst}+1 \end{aligned}$ | $\begin{aligned} & \mathrm{RR} \\ & \mathrm{IR} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{AO} \\ & \mathrm{Al} \\ & \hline \end{aligned}$ | - * * * - |
| IRET <br> FLAGS - © SP; SP <br> PC - @ SP; SP - SP | $\begin{aligned} & -\mathrm{SP}+\mathrm{l} \\ & \mathrm{P}+2 ; \mathrm{IMR}(7) \\ & \hline \end{aligned}$ | $\begin{array}{r} \mathrm{BF} \\ -1 \\ \hline \end{array}$ | * * * |
| JP cc,dst if Cc is true PC - dst | $\begin{array}{r} \text { DA } \\ \text { IRR } \\ \hline \end{array}$ | $\begin{gathered} \mathrm{cD} \\ \mathrm{c}=0-\mathrm{F} \\ 30 \\ \hline \end{gathered}$ | ----- |
| JR cc,dst if cc is true, $\mathrm{PC}-\mathrm{PC}+\mathrm{dst}$ $\text { Range: }+127,-128$ | RA | $\begin{gathered} \mathrm{cB} \\ \mathrm{c}=0-\mathrm{F} \end{gathered}$ | -- |
| LD dst,src dst - src | r Im <br> r R <br> R r <br>   <br> r X <br> X r <br> r Ir <br> Ir r <br> R R <br> R IR <br> R Im <br> IR Im <br> IR R |  | ---- |
| $\begin{aligned} & \text { LDC dst,src } \\ & \text { dst -src } \end{aligned}$ | $\begin{array}{cc} \mathrm{r} & \mathrm{Irr} \\ \mathrm{Irr} & \mathrm{r} \end{array}$ | $\begin{aligned} & \mathrm{C} 2 \\ & \mathrm{D} 2 \end{aligned}$ | - - - - |
| ```LDCI dst,src dst - src r-r + l; rr -rr + l``` | $\begin{array}{ll} \hline \text { Ir } & \text { Irr } \\ \text { Irr } & \text { Ir } \end{array}$ | $\begin{aligned} & \text { C3 } \\ & \text { D3 } \end{aligned}$ | ------ |


| Instruction and Operation | Addr Mode |  | Opcode Byte (Hex) | $\frac{\text { Flags Affected }}{C Z S V D H}$ |
| :---: | :---: | :---: | :---: | :---: |
|  | dst | sre |  |  |
| LDE dst,src dst - src | $\begin{gathered} \mathrm{r} \\ \mathrm{Irr} \end{gathered}$ | $\begin{gathered} \mathrm{Irr} \\ \mathrm{r} \end{gathered}$ | $\begin{aligned} & 82 \\ & 92 \end{aligned}$ | ----- |
| LDEI dst,src. <br> dst - src <br> $\mathrm{r}-\mathrm{r}+\mathrm{l}$; $\mathrm{rr}-\mathrm{rr}$ | $\begin{aligned} & \text { Ir } \\ & \mathrm{I}^{\mathrm{Irr}} \end{aligned}$ | $\begin{gathered} \mathrm{Irr} \\ \mathrm{Ir} \end{gathered}$ | $\begin{aligned} & 83 \\ & 93 \end{aligned}$ | ----- |
| NOP |  |  | FF | ---- |
| OR dst,src dst - dst OR src |  |  | $4 \square$ | - * * 0 - |
| $\begin{aligned} & \text { POP dst } \\ & \text { dst }-@ \text { SP } \\ & S P-S P+1 \end{aligned}$ | $\begin{aligned} & \mathrm{R} \\ & \mathrm{IR} \end{aligned}$ |  | $\begin{aligned} & 50 \\ & 51 \end{aligned}$ | ------ |
| PUSH src$\mathrm{SP}-\mathrm{SP}-1 ; @ \mathrm{SP}-\mathrm{src}$ |  | $\begin{aligned} & \mathrm{R} \\ & \mathrm{IR} \end{aligned}$ | $\begin{aligned} & 70 \\ & 71 \end{aligned}$ | ----- |
| $\begin{aligned} & \mathrm{RCF} \\ & \mathrm{C}-0 \end{aligned}$ |  |  | CF | 0---- |
| $\begin{aligned} & \text { RET } \\ & \mathrm{PC}-@ \mathrm{SP} ; \mathrm{SP}-\mathrm{SP}+2 \end{aligned}$ |  |  | AF | ---- |
| RL dst |  |  | $\begin{aligned} & 90 \\ & 91 \end{aligned}$ | * * * * - - |
| RLC dst |  |  | $\begin{aligned} & 10 \\ & 11 \end{aligned}$ | * * |
| RR dst |  |  | $\begin{aligned} & \text { E0 } \\ & \text { E1 } \end{aligned}$ | * |
| RRC dst |  |  | $\begin{aligned} & \mathrm{CO} \\ & \mathrm{Cl} \end{aligned}$ | * * * * - |
| $\begin{aligned} & \text { SBC dst,src } \\ & \text { dst - dst-src - C } \end{aligned}$ |  |  | $3 \square$ | * * * * 1 * |
| $\begin{aligned} & \text { SCF } \\ & C-1 \end{aligned}$ |  |  | DF | 1---- |
| SRA dst $\square$$\square$$\square$ IR IR |  |  | $\begin{aligned} & \text { D0 } \\ & \text { D1 } \end{aligned}$ | * * * 0 - |
| $\begin{aligned} & \text { SRP src } \\ & \text { RP }- \text { src } \end{aligned}$ |  | Im | 31 | ------ |
| SUB dst,src $\mathrm{dst}-\mathrm{dst}-\mathrm{src}$ |  |  | $2 \square$ | * * * * 1 |
| SWAP dst |  |  | $\begin{aligned} & \text { F0 } \\ & \text { F1 } \end{aligned}$ | X * * X - - |
| TCM dst,src (NOT dst) AND src |  |  | $6 \square$ | - * * 0 - - |
| TM dst, src dst AND src | (Not |  | $7 \square$ | - * * 0 -- |
| XOR dst,src dst - dst XOR src | (Not |  | B | - * * 0 - |

## Note 1

These instructions have an identical set of addressing modes, which are encoded for brevity. The first opcode nibble is found in the instruction set table above. The second nibble is expressed symbolically by a $\square$ in this table, and its value is found in the following table to the right of the applicable addressing mode pair.
For example, to determine the opcode of a ADC instruction use the addressing modes $r$ (destination) and Ir (source). The result is 13 .

|  | Addr Mode |  |
| :---: | :---: | :---: |
|  | dst | src | \(\left.\begin{array}{c}Lower <br>

Opcode Nibble\end{array}\right]\)

## Registers

## R240 SIO

Serial I/O Register
( $\mathrm{FO}_{\mathrm{H}}$; Read/Write)

$\square$ SERIAL DATA $\left(D_{0}=L S B\right)$

R241 TMR
Timer Mode Register
( $\mathrm{Fl}_{\mathrm{H}}$; Read/Write)


## R242 Tl

Counter Timer 1 Register
(F2 ${ }^{H}$; Read/Write)


R243 PRE1
Prescaler 1 Register
( $\mathrm{F}_{\mathrm{H}}$; Write Only)
$D_{7}\left|D_{6}\right| D_{5}\left|D_{4} D_{3}\right| D_{2}\left|D_{1}\right| D_{0}$

## R244 T0

Counter/Timer 0 Register
( F 4 H ; Read/Write)



R245 PRE0
Prescaler 0 Register ( $\mathrm{F5}_{\mathrm{H}}$; Write Only)



R246 P2M
Port 2 Mode Register
( $\mathrm{F}_{\mathrm{H}}$; Write Only)



R247 P3M
Port 3 Mode Register
( $\mathrm{F7}_{\mathrm{H}}$; Write Only)



Registers
R248 P01M
(Continued)
0 and 1 Mode Register
( $\mathrm{F8}_{\mathrm{H}}$; Write Only)


R249 IPR
Interrupt Priority Register
( $\mathrm{F9}_{\mathrm{H}}$; Write Only)


R250 IRQ
Interrupt Request Register
( $\mathrm{FA}_{\mathrm{H}}$; Read/Write)


R251 IMR
Interrupt Mask Register
( $\mathrm{FB}_{\mathrm{H}}$; Read/Write)


Figure 13. Control Registers (Continued)

Map

*2-byte instruction; fetch cycle appears as a 3-byte instruction

| Absolute | Voltages on all pins |
| :--- | :--- |
| Maximum | with respect to GND . . . . . . . . . - 0.3 V to +7.0 V |
| Ratings | Operating Ambient |
|  | Temperature . . . . . . See Ordering Information |
|  | Storage Temperature . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Standard Test Conditions

The DC characteristics listed below apply for the following standard test conditions, unless otherwise noted. All voltages are referenced to GND. Positive current flows into the reference pin.

Standard conditions are:
$\square+4.75 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq+5.25 \mathrm{~V}$
$\square$ GND $=0 \mathrm{~V}$
$\square 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}$


Figure 14. Test Load 1

| DC Characteristics | Symbol | P Parameter | Min | Max | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{V}_{\mathrm{CH}}$ | Clock Input High Voltage | 3.8 | $\mathrm{V}_{\mathrm{CC}}$ | V | Driven by External Clock Generator |
|  | $\mathrm{V}_{\text {CL }}$ | Clock Input Low Voltage | -0.3 | 0.8 | V | Driven by External Clock Generator |
|  | $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage | 2.0 | $\mathrm{v}_{\mathrm{CC}}$ | v |  |
|  | $\mathrm{V}_{\text {IL }}$ | Input Low Voltage | -0.3 | 0.8 | v |  |
|  | $\mathrm{V}_{\text {RH }}$ | Reset Input High Voltage | 3.8 | $\mathrm{V}_{\mathrm{CC}}$ | V |  |
|  | $\mathrm{V}_{\text {RL }}$ | Reset Input Low Voltage | -0.3 | 0.8 | V |  |
|  | $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | 2.4 |  | V | $\mathrm{I}_{\mathrm{OH}}=-250 \mu \mathrm{~A}$ |
|  | $\mathrm{V}_{\text {OL }}$ | Output Low Voltage |  | 0.4 | V | $\mathrm{I}_{\mathrm{OL}}=+2.0 \mathrm{~mA}$ |
|  | IIL | Input Leakage | -10 | 10 | $\mu \mathrm{A}$ | $0 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq+5.25 \mathrm{~V}$ |
|  | $\mathrm{I}_{\text {OL }}$ | Output Leakage | -10 | 10 | $\mu \mathrm{A}$ | $0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq+5.25 \mathrm{~V}$ |
|  | I IR | Reset Input Current |  | -50 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=+5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{RL}}=0 \mathrm{~V}$ |
|  | $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\text {CC }}$ Supply Current |  | 150 | mA |  |

External I/O or Memory Read and Write Timing


Figure 15. External I/O or Memory Read/Write

| No. | Symbol | Parameter | Min | Max | Notes* $\dagger^{\circ}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | $\operatorname{TdA}(A S)$ | Address Valid to $\overline{\mathrm{AS}} \uparrow$ Delay | 35 |  | 2,3 |
| 2 | $\operatorname{TdAS}(\mathrm{A})$ | $\overline{\overline{A S}} \uparrow$ to Address Float Delay | 45 |  | 2,3 |
| 3 | TdAS(DR) | $\overline{\mathrm{AS}} \uparrow$ to Read Data Required Valid |  | 220 | 1,2,3 |
| 4 | TwAS | $\overline{\text { AS }}$ Low Width | 55 |  | 1,2,3 |
| 5 | TdAz(DS) | Address Float to $\overline{\mathrm{DS}} \downarrow$ | 0 |  |  |
| 6 -TwDSR —— $\overline{\mathrm{DS}}$ (Read) Low Width $\longrightarrow 185$ _ $1,2,3$ |  |  |  |  |  |
| 7 | TwDSW | $\overline{\mathrm{DS}}$ (Write) Low Width | 110 |  | 1,2,3 |
| 8 | TdDSR(DR) | $\overline{\mathrm{DS}} \downarrow$ to Read Data Required Valid |  | 130 | 1,2,3 |
| 9 | ThDR(DS) | Read Data to $\overline{\mathrm{DS}} \uparrow$ Hold Time | 0 |  |  |
| 10 | $\operatorname{TdDS}(A)$ | $\overline{\mathrm{DS}} \uparrow$ to Address Active Delay | 45 |  | 2,3 |
| 11 | $\operatorname{TdDS}(\mathrm{AS})$ | $\overline{\mathrm{DS}} \uparrow$ to $\overline{\mathrm{AS}} \downarrow$ Delay | 55 |  | 2.3 |
| 12 - TdR/W $(\mathrm{AS})$ —— R/ $\overline{\mathrm{W}}$ Valid to $\overline{\mathrm{AS}} \uparrow$ Delay |  |  |  |  |  |
| 13 | TdDS(R/W) | $\overline{\mathrm{DS}} \uparrow$ to R/W W Not Valid | 35 |  | 2,3 |
| 14 | TdDW(DSW) | Write Data Valid to $\overline{\mathrm{DS}}$ (Write) $\downarrow$ Delay | 35 |  | 2,3 |
| 15 | TdDS(DW) | $\overline{\mathrm{DS}} \uparrow$ to Write Data Not Valid Delay | 45 |  | 2,3 |
| 16 | $\operatorname{Td} A(\mathrm{DR})$ | Address Valid to Read Data Required Valid |  | 255 | 1,2,3 |
| 17 | $\mathrm{Td} A \mathrm{~S}(\mathrm{DS})$ | $\overline{\text { AS }} \uparrow$ to $\overline{\mathrm{DS}} \downarrow$ Delay | 55 |  | 2,3 |

NOTES:

1. When using extended memory timing add 2 TpC .
2. Timing numbers given are for minimum TpC .
3. See clock cycle time dependent characteristics table.
$\dagger$ Test Load 1.
${ }^{\circ}$ All timing references use 2.0 V for a logic " 1 " and 0.8 V for a logic " 0 ".

* All units in nanoseconds (ns).


## AC Characteristics

## Additional

## Timing

 Table

Figure 16. Additional Timing

| No. | Symbol | Parameter |  |  |  |
| :---: | :--- | :--- | :---: | :---: | :---: |
| 1 | TpC | Input Clock Period | Min | Max | Notes* |
| 2 | TrC,TfC | Clock Input Rise And Fall Times | 80 | 1000 | 1 |
| 3 | TwC | Input Clock Width |  | 15 | 1 |
| 4 | TwTinL | Time Input Low Width | 26 |  | 1 |
| 5 | TwTinH | Timer Input High Width | 70 |  | 2 |
| 6 | TpTin | Timer Input Period | $3 T p C$ |  | 2 |
| 7 | TrTin,TFTin | Timer Input Rise And Fall Times | $8 T p C$ | 100 | 2 |
| 8a | TwIL | Interrupt Request Input Low Time |  | 2 |  |
| 8b | TwIL | Interrupt Request Input Low Time | 70 |  | 2,3 |
| 9 | TwIH | Interrupt Request Input High Time | $3 T \mathrm{TCC}$ | 2,4 |  |

NOTES:

1. Clock timing references uses 3.8 V for a logic " 1 " and 0.8 V for 3. Interrupt request via $\mathrm{Port} 3\left(\mathrm{P}_{1}-\mathrm{P} 3_{3}\right)$. a logic " 0 ".
2. Interrupt request via Port $3\left(\mathrm{P3}_{0}\right)$.
3. Timing reference uses 2.0 V for a logic " 1 " and 0.8 V for

* Units in nanoseconds ( ns ). a logic " 0 ".


## Memory Port Timing



Figure 17. Memory Port Timing

| No. | Symbol | Parameter | Min | Max | Notes* |
| :---: | :--- | :--- | :---: | :---: | :---: |
| 1 | $\operatorname{TdA}(\mathrm{DI})$ | Address Valid to Data Input Delay | 320 | 1,2 |  |
| 2 | $\operatorname{ThDI}(A)$ | Data In Hold time | 0 |  | 1 |

## NOTES:

1. Test Load 2. *Units are nanoseconds unless otherwise specified.
2. This is a Clock-Cycle-Dependent parameter. For clock frequencies other than the maximum, use the following formula: $5 \mathrm{TpC}-95$


Figure 18a. Input Handshake


Figure 18b. Output Handshake


[^1]
## Zilog

# Z8671 Z8 ${ }^{\circledR}$ MCU with BASIC/Debug Interpreter 

## FEATURES

- The Z8671 MCU is a complete microcomputer preprogrammed with a BASIC/Debug interpreter. Interaction between the interpreter and its user is provided through an on-board UART.
- BASIC/Debug can directly address the Z8671's internal registers and all external memory. It provides quick examination and modification of any external memory location or I/O port.
(: The BASIC/Debug interpreter can call machine language subroutines to increase execution speed.
[ The Z8671's auto start-up capability allows a program to be executed on power-up or Reset without operator intervention.

■ Single +5 V power supply-all I/O pins TTL-compatible.
图 8 MHz

## GENERAL DESCRIPTION

The Z8671 Single-Chip Microcomputer (MCU) is one of a line of preprogrammed chips-in this case with a BASIC/Debug interpreter in ROM-offered by Zilog. As a member of the $Z 8$ Family of microcomputers, it offers the same abundance of resources as the other $\mathrm{Z8}$ microcomputers.


Figure 1. Pin Functions

Because the BASIC/Debug interpreter is already part of the chip circuit, programming is made much easier. The Z8671 MCU thus offers a combination of software and hardware that is ideal for many industrial control applications. The Z8671 MCU allows fast hardware tests and bit-by-bit examination and modification of memory location, I/O ports,


Figure 2a. 40-pin Dual-In-Line Package (DIP), Pin Assignments
or registers. It also allows bit manipulation and logical operations. A self-contained line editor supports interactive debugging, further speeding up program development.
The BASIC/Debug interpreter, a subset of Dartmouth BASIC, operates with three kinds of memory: on-chip registers and external ROM or RAM. The BASIC/Debug interpreter is located in the 2 K bytes of on-chip ROM.
Additional features of the Z8671 MCU include the ability to call machine language subroutines to increase execution speed and the ability to have a program execute on power-up or Reset, without operator intervention.

Maximum memory addressing capabilities include 62 K bytes of external program memory and 62 K bytes of data memory with program storage beginning at location $800_{\mathrm{H}}$. This provides up to 124 K bytes of useable memory space. Very few 8-bit microcomputers can directly access this amount of memory.
Each Z8671 Microcomputer has 32 I/O lines, a 144-byte register file, an on-board UART, and two counter/timers.


Figure 2b. 44-pin Chip Carrier, Pin Assignments


Figure 3. Functional Block Diagram

## ARCHITECTURE

Z8671 architecture is characterized by a flexible I/O scheme, an efficient register and address space structure, and a number of ancillary features that are helpful in many applications.

Microcomputer applications demand powerful I/O capabilities. The Z8671 fulfills this with 32 pins dedicated to input and output. These lines are grouped into four ports of eight lines each and are configurable under software control to provide timing, status signals, serial or parallel I/O with or without handshake, and an address/data bus for interfacing external memory.

Because the multiplexed address/data bus is merged with the I/O-oriented ports, the Z8671 can assume many different memory and I/O configurations. These configurations range from a self-contained microcomputer
to a microprocessor that can address 124 K bytes of external memory.

Three basic address spaces are available to support this wide range of configurations: program memory (internal and external), data memory (external) and the register file (internal). The 144 -byte random-access register file is composed of 124 general-purpose registers, four I/O port registers, and 16 control and status registers.
To unburden the program from coping with real-time problems such as serial data communication and counting/timing, an asynchronous receiver/transmitter (UART) and two counter/timers with a large number of userselectable modes are offered on-chip. Hardware support for the UART is minimized because one of the on-chip timers supplies the bit rate.

## PIN DESCRIPTION

$\overline{\mathbf{A S}}$. Address Strobe (output, active Low). Address Strobe is pulsed once at the beginning of each machine cycle. Addresses output via Port 1 for all external program or data memory transfers are valid at the trailing edge of $\overline{A S}$. Under program control, $\overline{\mathrm{AS}}$ can be placed in the high-impedance state along with Ports 0 and 1, Data Strobe, and Read/Write.
$\overline{\mathbf{D S}}$. Data Strobe (output, active Low). Data Strobe is activated once for each external memory transfer.
$\mathbf{P O}_{\mathbf{0}}-\mathbf{P 0}_{\mathbf{7}}, \mathrm{P1}_{\mathbf{0}}-\mathbf{P} 1_{7}, \mathrm{P}_{\mathbf{0}}-\mathbf{P} \mathbf{2}_{\mathbf{7}}, \mathrm{P3}_{\mathbf{0}}-\mathbf{P} \mathbf{3}_{\mathbf{7}}$. I/O Port Lines (input/outputs, TTL-compatible). These 32 lines are divided into four 8 -bit $/ / \mathrm{O}$ ports that can be configured under
program control for I/O or external memory interface.
$\overline{\text { RESET. Reset (input, active Low). } \overline{\text { RESET }} \text { initializes the }}$ Z8671. When RESET is deactivated, program execution begins from internal program location $000 \mathrm{C}_{\mathrm{H}}$.
$\mathbf{R} / \overline{\mathrm{W}}$. Read/Write (output). $\mathrm{R} / \overline{\mathrm{W}}$ is Low when the Z8671 is writing to external program or data memory.
XTAL1, XTAL2. Crystal 1, Crystal 2 (time-base input and output). These pins connect a parallel-resonant crystal (8 MHz maximum) or an external single-phase clock ( 8 MHz maximum) to the on-chip clock oscillator and buffer.

## ADDRESS SPACES

Program Memory. The Z8671's 16 -bit program counter can address 64 K bytes of program memory space. Program memory consists of 2 K bytes of internal ROM and up to 62 K bytes of external ROM, EPROM, or RAM. The first 12 bytes of program memory are reserved for interrupt vectors (Figure 4). These locations contain six 16 -bit vectors that correspond to the six available interrupts. The BASIC/Debug interpreter is located in the 2 K bytes of internal ROM. The interpreter begins at address 12 and extends to 2047.


Figure 4. Program Memory Map

Data Memory. The Z8671 can address up to 62K bytes of external data memory beginning at location 2048 (Figure 5). External data memory may be included with, or separated from, the external program memory space. DM, an optional I/O function that can be programmed to appear on pin $\mathrm{P}_{4}$, is used to distinguish data and program memory space.
Register File. The 144-byte register file may be accessed by BASIC programs as memory locations 0-127 and 240-255. The register file includes four I/O port registers (RO-R3), 124 general-purpose registers (R4-R127), and 16 control and status registers (Figure 6).
The BASIC/Debug Interpreter uses many of the generalpurpose registers as pointers, scratch workspace, and internal variables. Consequently, these registers cannot be used by a machine language subroutine or other user programs. On power-up/Reset, BASIC/Debug searches for external RAM memory and checks for an auto start-up program. In a non-destructive method, memory is tested at relative location xxFDH. When BASIC/Debug discovers RAM in the system, it initializes the pointer registers to mark the boundaries between areas of memory that are assigned specific uses. The top page of RAM is allocated for the line buffer, variable storage, and the GOSUB stack. Figure 7a
illustrates the contents of the general-purpose registers in the Z8671 system with external RAM. When BASIC/Debug tests memory and finds no RAM, it uses an internal stack and shares register space with the input line buffer and variables. Figure 7 b illustrates the contents of the general-purpose registers in the Z8671 system without external RAM.

Stacks. Either the internal register file or the external data memory can be used for the stack. A 16-bit Stack Pointer (R254 and R255) is used for the external stack, which can reside anywhere in data memory between location 2048 and 65535. An 8-bit Stack Pointer (R255) is used for the internal stack that resides within the 124 general-purpose registers (R4-R127).
Register Addressing. $Z 8671$ instructions can directly or indirectly access registers with an 8 -bit address field. The Z8671 also allows short 4-bit register addressing using the Register Pointer, which is one of the control registers. In the 4 -bit mode, the register file is divided into nine working-register groups, each group consisting of 16 contiguous registers (Figure 8). The Register Pointer addresses the starting location of the active working-register group.


Figure 5. Data Memory Map


Figure 6. Control and Status Registers

| 127 | SHARED BY EXPRESSION STACK AND LINE BUFFER |
| :---: | :---: |
| 103 86 | $\begin{aligned} & \text { GOSUB } \\ & \text { STACK } \end{aligned}$ |
| 85 | SHARED BY GOSUB AND VARIABLES |
| 6 | Variables |
| 33 | FREE, AVAILABLE FOR USR ROUTINES |
| 32 | COUNTER |
| 31 | USED INTERNALLY |
| 30 | SCRATCH |
| 29 | POINTER TO CONSTANT BLOCK |
| 7 | USED INTERNALLY |
| 23 | LINE NUMBER |
| 21 | ARGUMENT FOR SUBROUTINE CALL |
| 19 | ARGUMENT/RESULT FOR SUBROUTINE CALL |
|  | SCRATCH |
| 15 | POINTER TO NEXT CHARACTER |
| 13 12 | POINTER TO LINE BUFFER |
|  | POINTER TO GOSUB |
| 9 8 | POINTER TO BASIC PROGRAM |
|  | POINTER TO GOSUB |
| 5 | FREE |
|  | I/O PORTS |

Figure 7a. General-Purpose Registers with External RAM

|  | EXPRESSION <br> EVALUATION STACK |
| :---: | :---: |
| $\begin{aligned} & 64 \\ & 63 \end{aligned}$ |  |
|  | FREE |
| $\begin{aligned} & 34 \\ & 33 \end{aligned}$ |  |
|  | COUNTER |
| 32 |  |
| 31 | USED INTERNALLY |
| 30 | SCRATCH |
| 29 | POINTER TO CONSTANT BLOCK |
| 27 24 | USED INTERNALLY |
| 23 | LINE NUMBER |
| 21 20 | ARGUMENT FOR SUBROUTINE |
| 19 18 | ARGUMENT/ROUTINE FOR SUBROUTINE CALL |
| 17 | SCRATCH |
| 15 14 | POINTER TO INPUT <br> LINE BUFFER |
| 13 12 | POINTER TO END OF LINE BUFFER |
| 11 10 | POINTER TO STACK BOTTOM |
| 9 8 | ADDRESS OF USER PROGRAM |
| 7 6 | POINTER TO GOSUB STACK |
| 5 | POINTER TO END OF PROGRAM |
| 3 | I/O PORTS |

Figure 7b. General-Purpose Registers without External RAM


Figure 8. The Register Pointer

## PROGRAM EXECUTION

Automatic Start-up. The Z8671 has an automatic start-up capability which allows a program stored in ROM to be executed without operator intervention. Automatic execution occurs on power-on or Reset when the program is stored at address $1020_{\mathrm{H}}$.

Execution Modes. The Z8671's BASIC/Debug Interpreter operates in two execution modes: Run and Immediate.

Programs are edited and interactively debugged in the Immediate mode. Some BASIC/Debug commands are used almost exclusively in this mode. The Run mode is entered from the Immediate mode by entering the command RUN. If there is a program in RAM, it is executed. The system returns to the Immediate mode when program execution is complete or interrupted by an error.

## INTERACTIVE DEBUGGING

Interactive debugging is accomplished with the selfcontained line editor which operates in the Immediate mode. In addition to changing program lines, the editor can correct an immediate command before it is executed. It also allows the correction of typing and other errors as a program is entered.

BASIC/Debug allows interruptions and changes during a
program run to correct errors and add new instructions without disturbing the sequential execution of the program. A program run is interrupted with the use of the escape key. The run is restarted with a GOTO command, followed by the appropriate line number, after the desired changes are entered. The same procedure is used to enter corrections after BASIC/Debug returns an error.

## COMINANDS

BASIC/Debug recognizes 15 command keywords. For detailed instructions of command usage, refer to the BASIC/Debug Software Reference Manual (\#03-3149-02).
FO The GO command unconditionally branches to a machine language subroutine. This statement is similar to the USR function except that no value is returned by the assembly language routine.
GOSUB GOSUB unconditionally branches to a subroutine at a line number specified by the user.
GOTO GOTO unconditionally changes the sequence of program execution (branches to a line number).
IFITHEN This command is used for conditional operations and branches.

INPUT/IN These commands request information from the user with the prompt "?", then read the input values (which must be separated by commas) from the keyboard, and store them in the indicated variables. INPUT discards any values remaining in the buffer from previous IN, INPUT, or RUN statements, and requests new data from the operator. IN uses
any values left in the buffer first, then requests new data.

LET LET assigns the value of an expression to a variable or memory location.

LIST This command is used in the interactive mode to generate a listing of program lines stored in memory on the terminal device.
The NEW command resets pointer R10-11 to the beginning of user memory, thereby marking the space as empty and ready to store a new program.

PRINT PRINT lists its arguments, which may be text messages or numerical values, on the output terminal.

REM This command is used to insert explanatory messages into the program.
RETURN This command returns control to the line following a GOSUB statement.

RUN RUN initiates sequential execution of all instructions in the current program.

STOP STOP ends program execution and clears the GOSUB stack.

## FUNCTIONS

BASIC/Debug supports two functions: AND and USR.
The AND function performs a logical AND. It can be used to mask, turn off, or isolaté bits. This function is used in the following format:
AND (expression, expression)

The two expressions are evaluated, and their bit patterns are ANDed together. If only one value is included in the parentheses, it is ANDed with itself. A logical OR can also be performed by complementing the AND function. This is accomplished by subtracting each expression from -1 . For example, the function below is equivalent to the OR of A and $B$.

$$
-1-A N D(-1-A,-1-B)
$$

## SERIAL INPUT/OUTPUT

Port 3 lines $\mathrm{P}_{0}$ and $\mathrm{P}_{3}$ can be programmed as serial I/O lines for full-duplex serial asynchronous receiver/transmitter operation. The bit rate is controlled by Counter/Timer 0 , with a maximum rate of 62.5 K bits/second.

The Z8671 automatically adds a start bit and two stop bits to transmitted data (Figure9). Odd parity is also available as an option. Eight data bits are always transmitted, regardless of

The USR function calls a machine language subroutine and returns a value. This is useful for applications in which a subroutine can be performed more quickly and efficiently in machine language than in BASIC/Debug.

The address of the first instruction of the subroutine is the first argument of the USR function. The address can be followed by one or two values to be processed by the subroutine. In the following example, BASIC/Debug executes the subroutine located at address 2000 using values literal 256 and variable $C$.
USR(\%2000,256,C)

The resulting value is stored in Registers 18-19.

parity selection. If parity is enabled, the eighth data bit is used as the odd parity bit. An interrupt request (IRQ4) is generated on all transmitted characters.

Received data must have a start bit, eight data bits, and at least one stop bit. If parity is on, bit 7 of the received data is replaced by a parity error flag. Received characters generate the IRQ3 interrupt request.

## I/O PORTS

The Z8671 has 32 lines dedicated to input and output. These lines are grouped into four ports of eight lines each and are configurable as input, output or address/data. Under software control, the ports can be programmed to provide address outputs, timing, status signals, serial I/O, and parallel I/O with or without handshake. All ports have active pull-ups and pull-downs compatible with TTL loads.

Port 1 can be programmed as a byte I/O port or as an address/data port for interfacing external memory. When used as an I/O port, Port 1 may be placed under handshake control. In this configuration, Port 3 lines $\mathrm{P3}_{3}$ and $\mathrm{P}_{4}$ are used as the handshake controls RDY1 and $\overline{\mathrm{DAV1}}$ (Ready and Data Available).
Memory locations greater than 2048 are referenced through Port 1. To interface external memory, Port 1 must be programmed for the multiplexed Address/Data mode. If more than 256 external locations are required, Port 0 must output the additional lines.

Port 1 can be placed in the high-impedance state along with Port 0, $\overline{\mathrm{AS}}, \overline{\mathrm{DS}}$ and $\mathrm{R} / \overline{\mathrm{W}}$, allowing the Z 8671 to share common resources in multiprocessor and DMA applications. Data transfers can be controlled by assigning $\mathrm{P}_{3}$ as a Bus Acknowledge input and $\mathrm{P}_{4}$ as a Bus Request output.

Port 0 can be programmed as a nibble I/O port, or as an address port for interfacing external memory. When used as an I/O port, Port 0 may be placed under handshake control. In this configuration, Port 3 lines $\mathrm{P}_{2}$ and $\mathrm{P}_{5}$ are used as the handshake controls DAVO and RDYO. Handshake signal assignment is dictated by the $1 / O$ direction of the upper nibble $\mathrm{PO}_{4}-\mathrm{PO}_{7}$.

For external memory references, Port 0 can provide address bits $\mathrm{A}_{8}-\mathrm{A}_{11}$ (lower nibble) or $\mathrm{A}_{8}-\mathrm{A}_{15}$ (lower and upper nibble) depending on the required address space. If the address range requires 12 bits or less, the upper nibble of Port 0 can be programmed independently as I/O while the lower nibble is used for addressing. When Port 0 nibbles are defined as address bits, they can be set to the high-impedance state along with Port 1 and the control signals $\overline{A S}, \overline{D S}$ and $R \bar{W}$.

Port 2 bits can be programmed independently as input or output. The port is always available for I/O operations. In addition, Port 2 can be configured to provide open-drain outputs.
Like Ports 0 and 1, Port 2 may also be placed under handshake control. In this configuration, Port 3 lines $\mathrm{P}_{1}$ and $\mathrm{P} 3_{6}$ are used as the handshake controls lines $\overline{\text { DAV2 }}$ and RDY2. The handshake signal assignment for Port 3 lines $P 3_{1}$ and $P 3_{6}$ is dictated by the direction (input or output) assigned to bit 7 of Port 2.

Port 3 lines can be configured as I/O or control lines. In either case, the direction of the eight lines is fixed as four input ( $\mathrm{P}_{0}-\mathrm{P}_{3}$ ) and four output ( $\mathrm{P3}_{4}-\mathrm{P} 3_{7}$ ). For serial I/O, lines $\mathrm{P}_{3}$ and $\mathrm{P}_{7}$ are programmed as serial in and serial out respectively.

Port 3 can also provide the following control functions: handshake for Ports 0,1 and 2 ( $\overline{\mathrm{DAV}}$ and RDY); four external interrupt request signals (IRQO-IRQ3); timer input and output signals (TiN and TOUT) and Data Memory Select ( $\overline{\mathrm{DM}}$ ).


Figure 10a. Port 1


Figure 10b. Port 0


Figure 10c. Port 2


Figure 10d. Port 3

## COUNTER/TIMERS

The Z8671 contains two 8-bit programmable counter/timers (T0 and T1), each driven by its own 6-bit programmable prescaler. The T1 prescaler can be driven by internal or external clock sources; however, the T0 prescaler is driven by the internal clock only.
The 6-bit prescalers can divide the input frequency of the clock source by any number from 1 to 64 . Each prescaler drives its counter, which decrements the value (1 to 256) that has been loaded into the counter. When the counter reaches the end of count, a timer interrupt request-IRQ4 ( $T_{0}$ ) or IRQ5 $\left(T_{1}\right)$-is generated.

The counters can be started, stopped, restarted to continue, or restarted from the initial value. The counters can also be programmed to stop upon reaching zero (single-pass
mode) or to automatically reload the initial value and continue counting (modulo-n continuous mode). The counters, but not the prescalers, can be read any time without disturbing their value or count mode.

The clock source for T1 is user-definable; it can be either the internal microprocessor clock ( 4 MHz maximum) divided by four, or an external signal input via Port 3. The Timer Mode register configures the external timer input as an external clock, a trigger input that can be retriggerable or nonretriggerable, or as a gate input for the internal clock. The counter/timers can be programmably cascaded by connecting the T0 output to the input of T1. Port 3 line $\mathrm{P}_{6}$ also serves as a timer output (TOUT) through which T0, T1 or the internal clock can be output.

## INTERRUPTS

The Z8671 allows six different interrupts from eight sources: the four Port 3 lines $\mathrm{P}_{0}-\mathrm{P}_{3}$, Serial In, Serial Out, and the two counter/timers. These interrupts are both maskable and prioritized. The Interrupt Mask register globally or individually enables or disables the six interrupt requests. When more than one interrupt is pending, priorities are resolved by a programmable priority encoder that is controlled by the Interrupt Priority register.

All Z8671 interrupts are vectored; however, the internal UART operates in a polling fashion. To accommodate a polled structure, any or all of the interrupt inputs can be masked and the Interrupt Request register polled to determine which of the interrupt requests needs service.
The BASIC/Debug Interpreter does not process interrupts. Interrupts are vectored through locations in internal ROM which point to addresses $1000-1011_{\mathrm{H}}$. To process
interrupts, jump instructions can be entered to the interrupt handling routines at the appropriate addresses as shown in Table 1.

Table 1. Interrupt Jump Instructions

| Hex <br> Address | Contains Jump Instruction and <br> Subroutine Address for: |
| :---: | :---: |
| $1000-1002$ | IRQ0 |
| $1003-1005$ | IRQ1 |
| $1006-1008$ | IRQ2 |
| $1009-100 B$ | IRQ3 |
| $100 \mathrm{C}-100 \mathrm{E}$ | IRQ4 |
| $100 \mathrm{~F}-1011$ | IRQ5 |

## CLOCK

The on-chip oscillator has a high-gain, parallel-resonant amplifier for connection to a crystal or to any suitable external clock source (XTAL1 $=$ Input, XTAL2 $=$ Output $)$.

The crystal source is connected across XTAL1 and XTAL2, using the recommended capacitance $\left(C_{L}=15 \mathrm{pf}\right.$ maximum) from each pin to ground. The specifications for the crystal are as follows:
( AT cut, parallel resonant
■ Fundamental type, 8 maximum

- Series resistance, $R \leqslant 100 \Omega$
- 8 MHz maximum


## INSTRUCTION SET NOTATION

Addressing Modes. The following notation is used to describe the addressing modes and instruction operations as shown in the instruction summary.

| IRR | Indirect register pair or indirect working-register <br> pair address |
| :--- | :--- |
| Irr | Indirect working-register pair only |
| X | Indexed address |
| DA | Direct address |
| RA | Relative address |
| IM | Immediate |
| R | Register or working-register address |
| r | Working-register address only |
| IR | Indirect-register or indirect working-register |
|  | address |
| Ir | Indirect working-register address only |
| RR | Register pair or working register pair address |

Symbols. The following symbols are used in describing the instruction set.
dst Destination location or contents
src Source location or contents
cc Condition code (see list)
@ Indirect address prefix
SP . Stack pointer (control registers 254-255)
PC Program counter
FLAGS Flag register (control register 252)
RP Register pointer (control register 253)
IMR Interrupt mask register (control register 251)

Assignment of a value is indicated by the symbol "9". For example,

$$
d s t \leftarrow d s t+\operatorname{src}
$$

indicates that the source data is added to the destination data and the result is stored in the destination location. The notation "addr( n$)$ " is used to refer to bit " n " of a given location. For example,
dst (7)
refers to bit 7 of the destination operand.
Flags. Control Register R252 contains the following six flags:

| C | Carry flag |
| :--- | :--- |
| Z | Zero flag |
| S | Sign flag |
| V | Overflow flag |
| D | Decimal-adjust flag |
| H | Half-carry flag |

Affected flags are indicated by:
$0 \quad$ Cleared to zero
1 Set to one

* Set or cleared according to operation
- Unaffected
$x \quad$ Undefined

| Value | Mnemonic | Meaning | Flags Set |
| :---: | :---: | :---: | :---: |
| 1000 |  | Always true | - |
| 0111 | C | Carry | $C=1$ |
| 1111 | NC | No carry | $\mathrm{C}=0$ |
| 0110 | z | Zero | $\mathrm{Z}=1$ |
| 1110 | NZ | Not zero | $\mathrm{Z}=0$ |
| 1101 | PL | Plus | $S=0$ |
| 0101 | MI | Minus | $\mathrm{S}=1$ |
| 0100 | OV | Overflow | $V=1$ |
| 1100 | NOV | No overflow | $v=0$ |
| 0110 | EQ | Equal | $\mathrm{Z}=1$ |
| 1110 | NE | Not equal | $\mathrm{Z}=0$ |
| 1001 | GE | Greater than or equal | $(S X O R V)=0$ |
| 0001 | LT | Less than | $(S X O R V)=1$ |
| 1010 | GT | Greater than | $[Z O R(S X O R V)]=0$ |
| 0010 | LE | Less than or equal | $[Z O R(S X O R V)]=1$ |
| 1111 | UGE | Unsigned greater than or equal | $\mathrm{C}=0$ |
| 0111 | ULT | Unsigned less than | $C=1$ |
| 1011 | UGT | Unsigned greater than | $(\mathrm{C}=0 \mathrm{ANDZ}=0)=1$ |
| 0011 | ULE | Unsigned less than or equal | $(C O R Z)=1$ |
| 0000 |  | Never true | - |

## INSTRUCTION FORMATS

| OPC | CCF, DI, EI, IRET, NOP, <br> RCF, RET, SCF |
| :--- | :--- |
| dst OPC | INC r |

## ONE-BYTE INSTRUCTION



Figure 11. Instruction Formats

| Instruction and Operation | Addr Mode | Opcode | Flags Affected |
| :---: | :---: | :---: | :---: |
|  | dst src | (Hex) | C ZSVDH |
| ADC dst.src dst $\leftarrow \mathrm{dst}+\mathrm{src}+\mathrm{C}$ | (Note 1) | $1 \square$ | $\text { * * * * } 0 \text { * }$ |
| ADD dst.src dst $\leftarrow$ dst + src | (Note 1) | $0 \square$ | * * * * 0 * |
| AND dst.src <br> dst $\leftarrow$ dst AND src | (Note 1) | $5 \square$ | - * ${ }^{\text {\% }}$ |
| CALL dst $\begin{aligned} & \mathrm{SP} \leftarrow \mathrm{SP}-2 \\ & @ \mathrm{SP} \leftarrow \mathrm{PC}: \mathrm{PC} \leftarrow \mathrm{dst} \end{aligned}$ | $\begin{aligned} & \text { DA } \\ & \text { IRR } \end{aligned}$ | $\begin{aligned} & \text { D6 } \\ & \text { D4 } \end{aligned}$ | - - - - - |
| $\begin{aligned} & \text { CCF } \\ & \mathrm{C} \leftarrow \mathrm{NOT} \end{aligned}$ |  | EF | * - - - - - |
| CLR dst dst $\leftarrow 0$ | $\begin{aligned} & R \\ & \mathrm{R} \end{aligned}$ | $\begin{aligned} & \mathrm{B} 0 \\ & \mathrm{~B} 1 \end{aligned}$ | - - - - - |
| COM dst dst $\leftarrow$ NOT dst | $\begin{aligned} & R \\ & \mathrm{R} \end{aligned}$ | $\begin{aligned} & 60 \\ & 61 \end{aligned}$ | - $* 0--$ |
| $\begin{aligned} & \text { CP dst.src } \\ & \text { dst - src } \end{aligned}$ | (Note 1) | A■ | ** $* *-$ - |
| DA dst <br> dst $\leftarrow$ DA dst | $\begin{aligned} & \mathrm{R} \\ & \mathrm{IR} \end{aligned}$ | $\begin{aligned} & 40 \\ & 41 \end{aligned}$ | $\pm \div \div \times--$ |
| $\begin{aligned} & \text { DEC dst } \\ & \mathrm{dst} \leftarrow \mathrm{dst}-1 \end{aligned}$ | $\begin{aligned} & \mathrm{R} \\ & \mathrm{IR} \end{aligned}$ | $\begin{aligned} & 00 \\ & 01 \end{aligned}$ |  |
| DECW dst dst $\leftarrow$ dst - 1 | $\begin{aligned} & \mathrm{RR} \\ & \mathrm{IR} \end{aligned}$ | $\begin{aligned} & 80 \\ & 81 \end{aligned}$ | $-* * *--$ |
| DI $\operatorname{IMR}(7) \leftarrow 0$ |  | 8F | $-----$ |
| $\begin{aligned} & \hline \text { DJNZ } r, d s t \\ & r \leftarrow r-1 \\ & \text { if } r \neq 0 \\ & \quad P C \leftarrow P C+d s t \\ & \text { Range }:+127,-128 \end{aligned}$ | RA | $\begin{gathered} r A \\ r=0-F \end{gathered}$ | $------$ |
| El $\operatorname{IMR}(7) \leftarrow 1$ |  | 9 F | - - - - - |
| $\begin{aligned} & \text { INC dst } \\ & d s t \leftarrow d s t+1 \end{aligned}$ | $\begin{gathered} \text { r } \\ \text { R } \\ \text { IR } \end{gathered}$ | $\begin{gathered} r E \\ r=0-F \\ 20 \\ 21 \end{gathered}$ | - * * * - - |
| INCW dst $d s t \leftarrow d s t+1$ | $\begin{aligned} & \mathrm{RR} \\ & \mathrm{IR} . \end{aligned}$ | $\begin{aligned} & \text { A0 } \\ & \text { A1 } \end{aligned}$ | $-* * *--$ |
| IRET $\begin{aligned} & \text { FLAGS } \leftarrow @ S P ; S P \leftarrow \\ & P C \leftarrow @ S P ; S P \leftarrow S P \end{aligned}$ | $\begin{aligned} & -S P+1 \\ & +2 ; \operatorname{IMR}(7) \end{aligned}$ | $B F$ $\leftarrow 1$ | * * * * * * |
| JP cc, dst if cc is true $\mathrm{PC} \leftarrow \mathrm{dst}$ | DA <br> IRR | $\begin{gathered} c D \\ c=0-F \\ 30 \end{gathered}$ | $-\quad-\quad-\quad-$ |


| Instruction and Operation | Addr Mode |  | $\begin{aligned} & \text { Opcode } \\ & \text { Byte } \\ & \text { (Hex) } \end{aligned}$ | Flags Affected <br> C Z S V D H |
| :---: | :---: | :---: | :---: | :---: |
|  | dst | src |  |  |
| JR cc, dst if cc is true, $P C \leftarrow P C+d s t$ Range: +127, - 128 | RA |  | $\begin{gathered} c B \\ c=0-F \end{gathered}$ | - - - - - |
| LD dst,src <br> dst $\leftarrow$ src | $r$ | Im | rC | - - - - - - |
|  | r | R | r8 |  |
|  | R | r | r9 |  |
|  |  |  | $r=0-F$ |  |
|  | $r$ | X | C7 |  |
|  | X | r | D7 |  |
|  | r | Ir | E3 |  |
|  | Ir | $r$ | F3 |  |
|  | R | R | 1 E4 |  |
|  | R | IR | E5 |  |
|  | R | IM | E6 |  |
|  | IR | IM | E7 |  |
|  | IR | R | F5 |  |
| LDC dst,src | r | Irr | C2 | - - - - - |
| dst $\leftarrow$ src | Irr | r | D2 |  |
| LDCI dst,src <br> dst $\leftarrow$ src $r \leftarrow r+1 ; r r \leftarrow r r+1$ | Ir | Irr | C3 | - - - - |
|  | Irr | 1 r | D3 |  |
|  |  |  |  |  |
| LDE dst,src dst $\leftarrow$ src | $r$ | Irr | 82 | - - - - - |
|  | Irr | r | 92 |  |
| LDEI dst,src <br> dst $\leftarrow$ src <br> $r \leftarrow r+1 ; r r \leftarrow r r+1$ | Ir | Irr | 83 | ------ |
|  | Irr | Ir | 93 |  |
| NOP |  |  | FF | - - - - - |
| OR dst,src dst $\leftarrow$ dst OR src | (Note 1) |  | $4 \square$ | - * * $0--$ |
| $\begin{aligned} & \text { POP dst } \\ & \mathrm{dst} \leftarrow @ S P ; \\ & \mathrm{SP} \leftarrow \mathrm{SP}+1 \end{aligned}$ | R |  | 50 | - - - - - |
|  | IR |  | 51 |  |
| PUSH src |  | R | 70 | - - - - - |
| $\mathrm{SP} \leftarrow \mathrm{SP}-1$; @SP $\leftarrow \mathrm{SrC}$ |  | IR | 71 |  |
| RCF |  |  | CF | $0---$ |
| $C \leftarrow 0$ |  |  |  |  |
| RET |  |  | AF | - - - - - - |
| $\mathrm{PC} \leftarrow$ @SP; SP $\leftarrow \mathrm{SP}+2$ |  |  |  |  |
| RL dst | - 18 |  | 90 | ****-- |
|  |  |  | 91 |  |
| RLC dst | . $R$ |  | 10 | ****-- |
|  | IR |  | 11 |  |
|  | $R$ R |  | $\begin{aligned} & \text { E0 } \\ & \text { E1 } \end{aligned}$ | ****-- |

INSTRUCTION SUMMARY (Continued)

| Instruction and Operation | Opcode | Flags Affected |
| :---: | :---: | :---: |
|  | (Hex) | C ZSVDH |
| RRC dst $\square$ $R$ IR | $\begin{aligned} & \mathrm{CO} \\ & \mathrm{C} 1 \end{aligned}$ | * * * * - |
| ```SBC dst,src (Note 1) dst}\leftarrow\mathrm{ dst }\leftarrow\mathrm{ src }\leftarrowC\mathrm{ C.``` | $3 \square$ | * * * * 1 * |
| $\begin{aligned} & \mathbf{S C F} \\ & C \leftarrow 1 \end{aligned}$ | DF | $1----$ |
| SRA dst - 0 $\square$ $R$ IR | $\begin{aligned} & \text { D0 } \\ & \text { D1 } \end{aligned}$ | * * * 0 - - |
| SRP src $\quad$ Im RP $\leftarrow$ src | 31 | - - - - |
| $\begin{array}{ll} \hline \text { SUB dst, src } & \text { (Note 1) } \\ \text { dst } \leftarrow \text { dst } \leftarrow \text { src } \end{array}$ | $2 \square$ | * * * * 1 * |
| SWAP dst $\frac{R}{\frac{1}{7 / 3 / 3}}$ | $\begin{aligned} & \text { F0 } \\ & \text { F1 } \end{aligned}$ | X** X - - |
| TCM dst,src <br> (Note 1) (NOT dst) AND src | $6 \square$ | -** 0 - - |
|  | $7 \square$ | -** 0 - - |


|  | Addr Mode <br> Instruction <br> and Operation | dstOpcode <br> Byte <br> (Hex) | C Z S V D H |
| :--- | :---: | :---: | :---: |

R240 SIO
Serial I/O Register (FOH; Read/Write)

\section*{| $\mathrm{D}_{7}$ | $\mathrm{D}_{6}\left\|\mathrm{D}_{5}\right\| \mathrm{D}_{4}$ |
| :--- | :--- |
| $\mathrm{D}_{3}$ | $\mathrm{D}_{2} / \mathrm{D}_{1} \mid \mathrm{D}_{0}$ |}

$\qquad$

R241 TMR
Time Mode Register
( $\mathrm{F}_{\mathrm{H}} \mathrm{H}$; Read/Write)
 TRIGGER INPUT $=1$ (RETRIGGERABLE)

R242 T1
Counter Timer 1 Register
(F2н; Read/Write)

T, INITIAL VALUE (WHEN WRITTEN)
(RANGE 1-256 DECIMAL O1-00 HEX) T, CURRENT VALUE (WHEN READ)

## R243 PRE1

 Prescaler 1 Register (F3H; Write Only)\section*{| $D_{7}$ | $D_{6} D_{5}\left[D_{4}\left[D_{3} \mid D_{2}\right]\right.$ |
| :--- | :--- |
| $\left.D_{1}\right]$ | $D_{0}$ |}



R244 TO

## Counter/Timer 0 Register

(F4H; Read/Write)



R245 PRE0
Prescaler 0 Register
( $\mathrm{F}_{5 \mathrm{H} \text {; Write Only) }}$

|  |  |
| :---: | :---: |



R246 P2M
Port 2 Mode Register
(F6H; Write Only)

| $D_{7}$ | $D_{6}$ |
| :--- | :--- |

 1 DEFINES BIT AS INPUT

## R247 P3M

Port 3 Mode Register
(F7H; Write Only)



Figure 12. Control Registers

REGISTERS
(Continued)

R248 P01M
Port 0 Register
( $\mathrm{F}_{\mathrm{H}}^{\mathrm{H}}$; Write Only)


-ALWAYS EXTENDED TIMING AFTER RESET

R252 FLAGS
Flag Register (FCH; Read/Write)

## 



R254 SPH
Stack Pointer
(FEH; Read/Write)


STACK POINTER UPPER
BYTE ( $\mathrm{SP}_{8}-\mathrm{SP}_{15}$ )

R251 IMR
Interrupt Mask Register
(FBH; Read/Write)



R250 IRQ
Interrupt Request Register
(FAH; Read/Write)



R255 SPL
Stack Pointer
(FFH; Read/Write)


Figure 12. Control Registers (Continued)

OPCODE MAP


## ABSOLUTE MAXIMUM RATINGS

Voltages on all pins with respect to GND -0.3 V to +7.0 V
Operating Ambient
Temperature . . . . . . . . . . . . . . See Ordering Information
Storage Temperature . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## STANDARD TEST CONDITIONS

The DC characteristics listed below apply for the following standard test conditions, unless otherwise noted. All voltages are referenced to GND. Positive current flows into the referenced pin.

The Ordering Information section lists package temperature ranges and product numbers. Package drawings are in the Package Information section. Refer to the Literature List for additional documentation.

Standard conditions are:
$+4.75 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{CC}} \leqslant+5.25 \mathrm{~V}$
(6) GND $=0 \mathrm{~V}$

回 $0^{\circ} \mathrm{C} \leqslant T_{A} \leqslant+70^{\circ} \mathrm{C}$


Figure 13. Test Load 1
DC CHARACTERISTICS

| Symbol | Parameter | Min | Max | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CH}}$ | Clock Input High Voltage | 3.8 | $V_{C C}$ | V | Driven by External Clock Generator |
| $V_{C L}$ | Clock Input Low Voltage | -0.3 | 0.8 | V | Driven by External Clock Generator |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage | 2.0 | $V_{C C}$ | V |  |
| $V_{\text {IL }}$ | Input Low Voltage | -0.3 | 0.8 | V |  |
| $V_{\text {RH }}$ | Reset Input High Voltage | 3.8 | $V_{\text {cc }}$ | V |  |
| $V_{\text {RL }}$ | Reset Input Low Voltage | -0.3 | 0.8 | V |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | 2.4 |  | V | $\mathrm{l}^{\mathrm{OH}}=-250 \mu \mathrm{~A}$ |
| $V_{\text {OL }}$ | Output Low Voltage |  | 0.4 | V | $\mathrm{l}_{\mathrm{OL}}=+2.0 \mathrm{~mA}$ |
| IIL | Input Leakage | -10 | 10 | $\mu \mathrm{A}$ | $0 \mathrm{~V} \leqslant \mathrm{~V}_{\text {IN }} \leqslant+5.25 \mathrm{~V}$ |
| lOL | Output Leakage | -10 | 10 | $\mu \mathrm{A}$ | $0 \mathrm{~V} \leqslant \mathrm{~V}_{1 \mathrm{IN}} \leqslant+5.25 \mathrm{~V}$ |
| I/R | Reset Input Current |  | -50 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=+5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{RL}}=0 \mathrm{~V}$ |
| Icc | $V_{\text {CC }}$ Supply Current |  | 180 | mA |  |



Figure 16. External I/O or Memory Read/Write

## AC CHARACTERISTICS

External I/O or Memory Read/Write Timing

| No. | Symbol | Parametor | Min | Max | Notes* $\dagger^{\circ}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | $\operatorname{Td} A(A S)$ | Address Valid to $\overline{\overline{S S}} \uparrow$ Delay | 35 |  | 2,3 |
| 2 | $\operatorname{Td} A\left(\begin{array}{l}\text { ( }\end{array}\right.$ | $\bar{A} \bar{S} \uparrow$ to Address Float Delay | 45 |  | 2,3 |
| 3 | $\mathrm{Td} A \mathrm{~S}(\mathrm{DR})$ | $\overline{\overline{A S}} \uparrow$ to Read Data Required Valid |  | 220 | 1,2,3 |
| 4 | TwAS | $\overline{\overline{A S}}$ Low Width | 55 |  | 1,2,3 |
| 5 | TdAz(DS) | Address Float to $\overline{\mathrm{DS}} \downarrow$ | 0 |  |  |
| 6 - TwDSR - $\overline{\mathrm{DS}}$ (Read) Low Width $\longrightarrow 185$ - $1,2,3$ |  |  |  |  |  |
| 7 | TwDSW | $\overline{\mathrm{DS}}$ (Write) Low Width | 110 |  | 1,2,3 |
| 8 | TdDSR(DR) | $\overline{\mathrm{DS}} \downarrow$ to Read Data Required Valid |  | 130 | 1,2,3 |
| 9 | ThDR(DS) | Read Data to $\overline{\text { DS }} \uparrow$ Hold Time | 0 |  |  |
| 10 | $\operatorname{TdDS}(A)$ | $\overline{\mathrm{DS}} \uparrow$ to Address Active Delay | 45 |  | 2,3 |
| 11 | $\operatorname{TdDS}(A S)$ | $\overline{\mathrm{DS}} \uparrow$ to $\overline{\mathrm{AS}} \downarrow$ Delay | 55 |  | 2.3 |
|  |  |  |  |  |  |
| 13 | TdDS(R/W) | $\overline{\mathrm{DS}} \uparrow$ to $\mathrm{R} / \overline{\mathrm{W}}$ Not Valid | 35 |  | 2,3 |
| 14 | TdDW(DSW) | Write Data Valid to $\overline{\mathrm{DS}}$ (Write) $\downarrow$ Delay | 35 |  | 2,3 |
| 15 | TdDS(DW) | $\overline{\mathrm{DS}} \uparrow$ to Write Data Not Valid Delay | 45 |  | 2,3 |
| 16 | $\mathrm{Td} A(\mathrm{DR})$ | Address Valid to Read Data Required Valid |  | 255 | 1,2,3 |
| 17 | Td AS (DS) | $\overline{\mathrm{AS}} \uparrow$ to $\overline{\mathrm{DS}} \downarrow$ Delay | 55 |  | 2,3 |

NOTES:

1. When using extended memory timing add 2 TpC .
2. Timing numbers given are for minimum TpC .
3. See clock cycle time dependent characteristics table.
$\dagger$ Test Load 1.
${ }^{\circ}$ All timing references use 2.0 V for a logic " 1 " and 0.8 V for a logic " 0 ".

* All units in nanoseconds (ns).


Figure 17. Additional Timing

## AC CHARACTERISTICS

## Additional Timing

| No. | Symbol | Parameter |  | Min | Max | Notes* |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | TpC | Input Clock Period |  | 80 | 1000 | 1 |
| 2 | TrC,TfC | Clock Input Rise And Fall Times |  |  | 15 | 1 |
| 3 | TwC | Input Clock Width |  | 26 |  | 1 |
| 4 | TwTinL | Time Input Low Width |  | 70 |  | 2 |
| TwT |  |  |  |  |  |  |
| 6 | TpTin | Timer Input Period |  | 8 TpC | , | 2 |
| 7 | TrTin, TfTin | Timer Input Rise And Fall Times |  |  | 100 | 2 |
| 8 a | TwIL | Interrupt Request Input Low Time |  | 70 |  | 2,3 |
| 8 b | TwIL | Interrupt Request Input Low Time |  | 3 TpC |  | 2,4 |
| 9 | TwIH | Interrupt Request Input High Time |  | 3 TpC |  | 2,3 |

NOTES:

1. Clock timing references uses 3.8 V for a logic " 1 ", and 0.8 V for
2. Interrupt request via Port $3\left(\mathrm{P}_{3}-\mathrm{P}_{3}\right)$. a logic "0".
3. Interrupt request via Port 3 ( $\mathrm{P}_{0}$ ).
4. Timing reference uses 2.0 V for a logic " 1 " and 0.8 V for a logic "0".

- Units in nanoseconds (ns).


Figure 18. Memory Port Timing

## AC CHARACTERISTICS

Memory Port Timing

| No. | Symbol | Parameter | Min | Max | Notes* |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | TdA(DI) | Address Valid to Data Input Delay |  | 320 | 1,2 |
| 2 | $\operatorname{ThDI}(A)$ | Data In Hold time | 0 |  | 1 |

## NOTES:

1. Test Load 2.
2. This is a Clock-Cycle-Dependent parameter. For clock frequencies
other than the maximum, use the following formula: $5 \mathrm{TpC}-95$


Figure 18a. Input Handshake


Figure 18b. Output Handshake

## AC CHARACTERISTICS

Handshake Timing


## CLOCK CYCLE TIME-DEPENDENT CHARACTERISTICS

| Number | Symbol | Z8671-8 <br> Equation | Number | Symbol | Z8671-8 <br> Equation |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | TdA(AS) | TpC - 75 | 13 | TdDS(R/W) | TpC - 65 |
| 2 | TdAS(A) | TpC - 55 | 14 | TdDW(DSW) | TpC - 75 |
| 3 | TdAS(DR) | 4TpC - 140* | 15 | TdDS(DW) | TpC-55 |
| 4 | TwAS | TpC - 45 | 16 | TdA(DR) | 5TpC - 215* |
| 6 | TwDSR | $3 T p C-125^{*}$ | 17 | TdAS(DS) | TpC - 45 |
| 7 | TwDSW | 2TpC - 90* |  |  |  |
| 8 | TdDSR(DR) | 3TpC - 175* |  |  |  |
| 10 | Td(DS)A | TpC - 55 |  | - |  |
| 11 | TdDS(AS) | TpC - 55 |  |  |  |
| 12 | TdR/W(AS) | TpC-75 |  |  |  |

[^2]
# Z8681/82 $\mathbf{Z ®}^{\circledR}$ ROMless $\operatorname{MCU}$ 

## FEATURES

. Complete microcomputer, $24 / / \mathrm{O}$ lines, and up to 64 K bytes of addressable external space each for program and data memory.

■ 143-byte register file, including 124 general-purpose registers, 3 I/O port registers, and 16 status and control registers.

- Vectored, priority interrupts for I/O, counter/timers, and UART.
- On-chip oscillator that accepts crystal or external clock drive.
© Full-duplex UART and two programmable 8 -bit counter/timers, each with a 6 -bit programmable prescaler:
(1) Register Pointer so that short, fast instructions can access any one of the nine working-register groups.
- Single +5 V power supply-all I/O pins TTL compatible.
( Z8681/82 available in 8 MHz . Z8681 also available in 12 and 16 MHz .


## GENERAL DESCRIPTION

The Z8681 and Z8682 are ROMless versions of the Z8 single-chip microcomputer. The Z8682 is usually more cost effective. These products differ only slightly and can be used interchangeably with proper system design to provide maximum flexibility in meeting price and delivery needs.


Figure 1. Pin Functions

The Z8681/82 offers all the outstanding features of the Z8 family architecture except an on-chip program ROM. Use of external memory rather than a preprogrammed ROM enables this $Z 8$ microcomputer to be used in low volume applications or where code flexibility is required.


Figure 2a. 40-pin Dual-In-Line Package (DIP), Pin Assignments

The Z8681/82 can provide up to 16 output address lines, thus permitting an address space of up to 64 K bytes of data or program memory. Eight address outputs $\left(\mathrm{AD}_{0}-\mathrm{AD}_{7}\right)$ are provided by a multiplexed, 8 -bit, Address/Data bus. The remaining 8 bits can be provided by the software configuration of Port 0 to output address bits $\mathrm{A}_{8}-\mathrm{A}_{15}$.

Available address space can be doubled (up to 128 K bytes for the Z 8681 and 124 K bytes for the Z8682) by programming bit 4 of Port $3\left(\mathrm{P}_{4}\right)$ to act as a data memory select output ( $\overline{\mathrm{DM}}$ ). The two states of $\overline{\mathrm{DM}}$ together with the 16 address outputs can define separate data and memory address spaces of up to $64 \mathrm{~K} / 62 \mathrm{~K}$ bytes each.

There are 143 bytes of RAM located on-chip and organized as a register file of 124 general-purpose registers, 16 control and status registers, and three I/O port registers. This register file can be divided into nine groups of 16 working registers each. Configuring the register file in this manner allows the use of short format instructions; in addition, any of the individual registers can be accessed directly.

The pin functions and the pin assignments of the Z8681/82 40- and 44-pin packages are illustrated in Figures 1 and 2, respectively.


Figure 2b. 44-pin Chip Carrier, Pin Assignments


Figure 3. Functional Block Diagram

## ARCHITECTURE

Z8681/82 architecture is characterized by a flexible I/O scheme, an efficient register and address space structure and a number of ancillary features that are helpful in many applications.

Microcomputer applications demand powerful I/O capabilities. The Z8681/82 fulfills this with 24 pins available for input and output. These lines are grouped into three ports of eight lines each and are configurable under software control to provide timing, status signals, serial or parallel I/O with or without handshake, and an Address bus for interfacing external memory.

Three basic address spaces are available: program
memory, data memory and the register file (internal). The 143-byte random-access register file is composed of 124 general-purpose registers, three I/O port registers, and 16 control and status registers.

To unburden the program from coping with real-time problems such as serial data communication and counting/timing, an asynchronous receiver/transmitter (UART) and two counter/timers with a large number of user-selectable modes are offered on-chip. Hardware support for the UART is minimized because one of the on-chip timers supplies the bit rate. Figure 3 shows the Z8681/82 block diagram.

## PIN DESCRIPTION

$\overline{\text { AS. Address Strobe (output, active Low). Address Strobe is }}$ pulsed once at the beginning of each machine cycle. Addresses output via Port 1 for all external program or data memory transfers are valid at the trailing edge of $\overline{\mathrm{AS}}$.
$\overline{\text { DS }}$. Data Strobe (output, active Low). Data Strobe is activated once for each external memory transfer.
$\mathbf{P 0}_{\mathbf{0}}-\mathrm{PO}_{\mathbf{7}}, \mathrm{P}_{\mathbf{0}}-\mathbf{P} \mathbf{2}_{7}, \mathrm{P3}_{\mathbf{0}}-\mathbf{P} \mathbf{3}_{\mathbf{7}}$. I/O Port Lines (input/outputs, TTL-compatible). These 24 lines are divided into three 8-bit I/O ports that can be configured under program control for I/O or external memory interface (Figure 3).
$\mathbf{P 1}_{0}-\mathbf{P 1}_{7}$. Address/Data Port (bidirectional). Multiplexed address $\left(A_{0}-A_{7}\right)$ and data ( $\left.D_{0}-D_{7}\right)$ lines used to interface with
program and data memory.
$\overline{\text { RESET }}$. Reset (input, active Low). $\overline{\text { RESET }}$ initializes the Z8681/82. After RESET the Z8681 is in the extended memory mode. When RESET. is deactivated, program execution begins from program location $000 \mathrm{C}_{\mathrm{H}}$ for the Z8681 and 0812H for the Z8682.
R/W. Read/Write (output). R/W is Low when the Z8681/82 is writing to external program or data memory.
XTAL1, XTAL2. Crystal 1, Crystal 2 (time-base input and output). These pins connect a parallel-resonant crystal to the on-chip clock oscillator and buffer.

## SUMMARY OF Z8681 AND Z8682 DIFFERENCES

| Feature | Z8681 | Z8682 |
| :--- | :--- | :--- |
| Address of first instruction executed after Reset | 12 | 2066 |
| Addressable memory space | $0-64 \mathrm{~K}$ | $2 \mathrm{~K}-64 \mathrm{~K}$ |
| Address of interrupt vectors | $0-11$ | $2048-2065$ |
| Reset input high voltage | TTL levels* | $7.35-8.0 \mathrm{~V}$ |
| Port 0 configuration after Reset | Input, float after reset. Can be | Output, configured as Address bit |
| programmed as Address bits. | A8-A15. |  |
| External memory timing start-up configurations | Extended Timing | Normal Timing |
| Interrupt vectors | 2 byte vectors point directly to service | 2 byte vectors in internal ROM point to 3 |
|  | routines. | byte Jump instructions, which point to <br> service routines. |
| Interrupt response time | 26 clocks | 36 clocks |

[^3]
## ADDRESS SPACES

Program Memory*. The Z8681/82 addresses 64K/62K bytes of external program memory space (Figure 4).

For the Z8681, the first 12 bytes of program memory are reserved for the interrupt vectors. These locations contain six 16 -bit vectors that correspond to the six available interrupts. Program execution begins at location $000 \mathrm{C}_{\mathrm{H}}$ after a reset.

The Z8682 has six 24 -bit interrupt vectors beginning at address $0800_{\mathrm{H}}$. The vectors consist of Jump Absolute instructions. After a reset, program execution begins at location 0812 ${ }_{H}$ for the Z8682.

Data Memory*. The Z8681/82 can address 64K/62K bytes of external data memory. External data memory may be included with or separated from the external program memory space. $\overline{\mathrm{DM}}$, an optional I/O function that can be programmed to appear on pin $\mathrm{P}_{4}$, is used to distinguish between data and program memory space.

Register File. The 143-byte register file includes three I/O
port registers (RO, R2, R3), 124 general-purpose registers (R4-R127) and 16 control and status registers (R240-R255). These registers are assigned the address locations shown in Figure 5.
Z8681/82 instructions can access registers directly or indirectly with an 8 -bit address field. This also allows short 4 -bit register addressing using the Register Pointer (one of the control registers). In the 4 -bit mode, the register file is divided into nine working-register groups, each occupying 16 contiguous locations (Figure 5). The Register Pointer addresses the starting location of the active working-register group (Figure 6).
Stacks. Either the internal register file or the external data memory can be used for the stack. A 16-bit Stack Pointer (R254 and R255) is used for the external stack, which can reside anywhere in data memory. An 8-bit Stack Pointer (R255) is used for the internal stack that resides within the 124 general-purpose registers (R4-R127).


Figure 4. Z8681/82 Program Memory Map

[^4]

Figure 5. The Register File

## SERIAL INPUT/OUTPUT

Port 3 lines $\mathrm{P}_{0}$ and $\mathrm{P} 3_{7}$ can be programmed as serial I/O lines for full-duplex serial asynchronous receiver/transmitter operation. The bit rate is controlled by Counter/Timer 0 .

The Z8681/82 automatically adds a start bit and two stop bits to transmitted data (Figure 7). Odd parity is also available as an option. Eight data bits are always


Transmitted Data (No Parity)


Transmitted Data (With Parity)
(W)
transmitted, regardless of parity selection. If parity is enabled, the eighth data bit is used as the odd parity bit. An interrupt request (IRQ4) is generated on all transmitted characters.
Received data must have a start bit, eight data bits, and at least one stop bit. If parity is on, bit 7 of the received data is replaced by a parity error flag. Received characters generate the IRQ3 interrupt request.


Figure 7: Serial Data Formats

## COUNTER/TIMERS

The Z8681/82 contains two 8-bit programmable counter/timers ( $T_{0}$ and $T_{1}$ ), each driven by its own 6-bit programmable prescaler. The $T_{1}$ prescaler can be driven by internal or external clock sources; however, the $T_{0}$ prescaler is driven by the internal clock only.

The 6-bit prescalers can divide the input frequency of the clock source by any number from 1 to 64 . Each prescaler drives its counter, which decrements the value (1 to 256) that has been loaded into the counter. When the counter reaches the end of count, a timer interrupt request-IRQ4 ( $\mathrm{T}_{0}$ ) or IRQ5 $\left(T_{1}\right)$-is generated.

The counters can be started, stopped, restarted to continue, or restarted from the initial value. The counters can also be programmed to stop upon reaching zero (single-pass
mode) or to automatically reload the initial value and continue counting (modulo-n continuous mode). The counters, but not the prescalers, can be read any time without disturbing their value or count mode.

The clock source for $T_{1}$ is user-definable; it can be either the internal microprocessor clock divided by four, or an external signal input via Port 3. The Timer Mode register configures the external timer input as an external clock, a trigger input that can be retriggerable or nonretriggerable, or as a gate input for the internal clock. The counter/timers can be programmably cascaded by connecting the $T_{0}$ output to the input of $T_{1}$. Port 3 line $\mathrm{P}_{6}$ also serves as a timer output (TOUT) through which $T_{0}, T_{1}$ or the internal clock can be output.

## I/O PORTS

The Z8681/82 has 24 lines available for input and output. These lines are grouped into three ports of eight lines each and are configurable as input, output or address. Under software control, the ports can be programmed to provide
address outputs, timing, status signals, serial I/O, and parallel I/O with or without handshake. All ports have active pull-ups and pull-downs compatible with TTL loads.

Port 1 is a dedicated Z-BUS compatible memory interface. The operations of Port 1 are supported by the Address Strobe ( $\overline{\mathrm{AS}}$ ) and Data Strobe ( $\overline{\mathrm{DS}}$ ) lines, and by the Read/Write (R/W) and Data Memory ( $\overline{\mathrm{DM}}$ ) control lines. The low-order program and data memory addresses $\left(A_{0}-A_{7}\right)$ are output through Port 1 (Figure 8) and are multiplexed with data in/out ( $\mathrm{D}_{0}-\mathrm{D}_{7}$ ). Instruction fetch and data memory read/write operations are done through this port.

Port 1 cannot be used as a register nor can a handshake mode be used with this port.

Both the Z8681 and Z8682 wake up with the 8 bits of Port 1 configured as address outputs for external memory. If more than eight address lines are required with the Z8681, additional lines can be obtained by programming Port 0 bits as address bits. The least-significant four bits of Port 0 can
be configured to supply address bits $\mathrm{A}_{8}-\mathrm{A}_{11}$ for 4 K byte addressing or both nibbles of Port 0 can be configured to supply address bits $A_{8}-A_{15}$ for 64 K byte addressing.


Figure 8. Port 1

Such an initialization routine must reside within the first 256 bytes of executable code and must be physically mapped into memory by forcing the Port 0 address lines to a known state (Figure 10). The proper port initialization sequence is:

1. Write initial address $\left(A_{8}-A_{15}\right)$ of initialization routine to Port 0 address lines.
2. Configure Port 0 Mode register to output $A_{8}-A_{15}$ (or $A_{8}-A_{11}$ ).

To permit the use of slow memory, an automatic wait mode of two oscillator clock cycles is configured for the bus timing of the Z8681 after each reset. The initialization routine could include reconfiguration to eliminate this extended timing mode.

The following example illustrates the manner in which an initialization routine can be mapped in a Z 8681 system with 4 K of memory.

Example. In Figure 10, the initialization routine is mapped to the first 256 bytes of program memory. Pull-down resistors maintain the address lines at a logic 0 level when these lines are floating. The leakage current caused by fanout must be taken into consideration when selecting the value of the pulldown resistors. The resistor value must be large enough to allow the Port 0 output driver to pull the line to a logic 1. Generally, pulldown resistors are incompatible with TTL loads. If Port 0 drives into TTL input loads ( L LOw $=1.6 \mathrm{~mA}$ ) the external resistors should be tied to $\mathrm{V}_{\mathrm{CC}}$ and the initialization routine put in address space $\mathrm{FFOO}_{\mathrm{H}}-\mathrm{FFFF}_{\mathrm{H}}$.

In the Z8682*, Port 0 lines are configured as address lines $A_{8}-A_{15}$ after a Reset. If one or both nibbles are needed for

I/O operation, they must be configured by writing to the Port 0 Mode register. The Z8682 is in the fast memory timing mode after Reset, so the initialization routine must be in fast memory.


Figure 9. Port 0


Figure 10. Port 0 Address Lines Tied to Logic 0
Port 2 bits can be programmed independently as input or output (Figure 11). This port is always available for I/O operations. In addition, Port 2 can be configured to provide open-drain outputs.
Like Port 0, Port 2 may also be placed under handshake control. In this configuration, Port 3 lines $\mathrm{P}_{1}$ and $\mathrm{P3}_{6}$ are used as the handshake controls lines $\overline{\mathrm{DAV}}_{2}$ and $\mathrm{RDY}_{2}$. The handshake signal assignment for Port 3 lines $\mathrm{P}_{1}$ and $\mathrm{P}_{6}$ is dictated by the direction (input or output) assigned to bit 7 of Port 2.


Figure 11. Port 2

Port 3 lines can be configured as I/O or control lines (Figure 12). In either case, the direction of the eight lines is fixed as four input $\left(\mathrm{P}_{0}-\mathrm{P3}_{3}\right)$ and four output $\left(\mathrm{P3}_{4} \cdot \mathrm{P} 3_{7}\right)$. For serial I/O, lines. $\mathrm{P}_{0}$ and $\mathrm{P}_{7}$ are programmed as serial in and serial out, respectively.

Port 3 can also provide the following control functions: handshake for Ports 0 and 2 ( $\overline{\mathrm{DAV}}$ and RDY); four external interrupt request signals (IRQ0-IRQ3); timer input and output signals ( $T_{I N}$ and $T_{\text {OUT }}$ ) and Data Memory Select ( $\overline{\mathrm{DM}}$ ).


Figure 12. Port 3

[^5]
## INTERRUPTS＊

The Z8681／82 allows six different interrupts from eight sources：the four Port 3 lines $\mathrm{P3}_{0}-\mathrm{P3}_{3}$ ，Serial In，Serial Out， and the two counter／timers．These interrupts are both maskable and prioritized．The Interrupt Mask register globally or individually enables or disables the six interrupt requests！When more than one interrupt is pending， priorities are resolved by a programmable priority encoder that is controlled by the Interrupt Priority register．

All Z8681 and Z8682 interrupts are vectored through locations in program memory．When an interrupt request is granted，an interrupt machine cycle is entered．This disables all subsequent interrupts，saves the Program Counter and status flags，and accesses the program memory vector location reserved for that interrupt．In the Z8681，this memory location and the next byte contain the 16 －bit address of the interrupt service routine for that particular interrupt request．The Z8681 takes 26 system clock cycles to enter an interrupt subroutine．

The Z8682 has a small internal ROM that contains six 2－byte interrupt vectors pointing to addresses 2048－2065，where 3 －byte jump absolute instructions are located（Figure 4 and Table 1）．These jump instructions each contain a 1 －byte
opcode and a 2－byte starting address for the interrupt service routine．The Z 8682 takes 36 system clock cycles to enter an interrupt subroutine．

Table 1． $\mathbf{Z 8 6 8 2}$ Interrupt Processing

| Hex <br> Address | Contains Jump Instruction and <br> Subroutine Address For |
| :---: | :---: |
| $800-802$ | IRQ0 |
| $803-805$ | IRQ1 |
| $806-808$ | IRQ2 |
| $809-80 B$ | IRQ3 |
| $80 \mathrm{C}-80 \mathrm{E}$ | IRQ4 |
| $80 \mathrm{~F}-811$ | IRQ5 |

Polled interrupt systems are also supported．To accommodate a polled structure，any or all of the interrupt inputs can be masked and the Interrupt Request register polled to determine which of the interrupt requests needs service．

## CLOCK

The on－chip oscillator has a high－gain，parallel－resonant amplifier for connection to a crystal or to any suitable external clock source（XTAL1 $=$ Input，XTAL2 $=$ Output）．
The crystal source is connected across XTAL1 and XTAL2， using the recommended capacitance（ $C_{L}=15 \mathrm{pf}$ maximum）from each pin to ground．The specifications for the crystal are as follows：

曰 AT cut，parallel－resonant
－Fundamental type
国 Series resistance，$R_{S} \leqslant 100 \Omega$
㭵 For Z8682， 8 MHz maximum
■ For Z8681－12， 16 MHz maximum

## Z8681／Z8682 INTERCHANGEABILITY

Although the Z8681 and Z8682 have minor differences，a system can be designed for compatibility with both ROMless versions．To achieve interchangeability，the design must take into account the special requirements of each device in the external interface，initialization，and memory mapping．


Figure 13． $\mathbf{Z 8 6 8 2}$ RESET Pin Input Waveform

External Interface．The $Z 8682$ requires a 7.5 V positive logic level on the RESET pin for at least 6 clock periods immediately following reset，as shown in Figure 13．The Z8681 requires a 3.8 V or higher positive logic level，but is compatible with the Z8682 RESET waveform．Figure 14 shows a simple circuit for generating the 7.5 V level．


[^6]Figure 14．RESET Circuit

Initialization. The Z8681 wakes up after reset with Port 0 configured as an input, which means Port 0 lines are floating in a high-impedance state. Because of this pullup or pulldown, resistors must be attached to Port 0 lines to force them to a valid logic level until Port 0 is configured as an address port.
Port 0 initialization is discussed in the section on ports. An example of an initialization routine for Z8681/Z8682 compatibility is shown in Table 2. Only the Z8681 need execute this program.

Table 2. Initialization Routine

| Address | Opcodes | Instruction | Comments |
| :---: | :---: | :--- | :--- |
| 000 C | E6 00 00 | LDPO \#\%00 | Set $\mathrm{A}_{8}-\mathrm{A}_{15}$ to 0. |
| 000 F | E6 F8 96 | LD P01M \#\%96 | Configure Port 0 as |
|  |  |  | $\mathrm{A}_{8}-\mathrm{A}_{15}$. Eliminate <br> extended memory <br> timing. |
|  |  |  | Execute application |
| 0012 | 8D 08 12 | JP START | program. |



Figure 15. Z8681/82 Logical Program Memory Mapping

Memory Mapping. The Z8681 and Z8682 lower memory boundaries are located at 0 and 2048, respectively. A single program ROM can be used with either product if the logical program memory map shown in Figure 15 is followed. The Z8681 vectors and initialization routine must be starting at
address 0 and the $Z 8682$ 3-byte vectors (jump instructions) must be at address 2048 and higher. Addresses in the range 21-2047 are not used. Figure 16 shows practical schemes for implementing this memory map using 4 K and 2 K ROMs.

a. Logical to Physical Memory Mapping for 4K ROM

b. Logical to Physical Memory Mapping for 2K ROM

Figure 16. Practical Schemes for Implementing Z8681 and Z8682 Compatible Memory Map

## INSTRUCTION SET NOTATION

Addressing Modes. The following notation is used to describe the addressing modes and instruction operations as shown in the instruction summary.

| IRR | Indirect register pair or indirect working-register <br>  <br> pair address |
| :--- | :--- |
| Irr | Indirect working-register pair only |
| $\mathbf{X}$ | Indexed address |
| DA | Direct address |
| RA | Relative address |
| IM | Immediate |
| R | Register or working-register address |
| $\mathbf{r}$ | Working-register address only |
| IR | Indirect-register or indirect working-register |
|  | address |
| Ir | Indirect working-register address only <br> RR |
| Register pair or working register pair address |  |

Symbols. The following symbols are used in describing the instruction set.

| dst | Destination location or contents |
| :--- | :--- |
| src | Source location or contents |
| cc | Condition code (see list) |
| $@$ | Indirect address prefix |
| SP | Stack pointer (control registers 254-255) |
| PC | Program counter |
| FLAGS | Flag register (control register 252) |
| RP | Register pointer (control register 253) |
| IMR | Interrupt mask register (control register 251) |

Assignment of a value is indicated by the symbol " $<$ ". For example,

$$
d s t \leftarrow d s t+\operatorname{src}
$$

indicates that the source data is added to the destination data and the result is stored in the destination location. The notation "addr( n )" is used to refer to bit " n " of a given location. For example,

$$
\mathrm{dst} \text { (7) }
$$

refers to bit 7 of the destination operand.
Flags. Control-Register R252 contains the following six flags:

C Carry flag
Z Zero flag
S Sign flag
V Overflow flag
D Decimal-adjust flag
H Half-carry flag
Affected flags are indicated by:
0 Cleared to zero
1 Set to one

* Set or cleared according to operation
- Unaffected

X Undefined

CONDITION CODES

| Value | Mnemonic | Meaning | Flags Set |
| :---: | :---: | :---: | :---: |
| 1000 |  | Always true | - |
| 0111 | C | Carry | $C=1$ |
| 1111 | NC | No carry | $C=0$ |
| 0110 | z | Zero | $Z=1$ |
| 1110 | NZ | Not zero | $\mathrm{Z}=0$ |
| 1101 | PL | Plus | $\mathrm{S}=0$ |
| 0101 | MI | Minus | $\mathrm{S}=1$ |
| 0100 | OV | Overflow | $V=1$ |
| 1100 | NOV | No overflow | $v=0$ |
| 0110 | EQ | Equal | $Z=1$ |
| 1110 | NE | Notequal | $\mathrm{Z}=0$ |
| 1001 | GE | Greater than or equal | $(S X O R V)=0$ |
| 0001 | LT | Less than | $(S X O R V)=1$ |
| 1010 | GT | Greater than | $[Z O R(S X O R V)]=0$ |
| 0010 | LE | Less than or equal | $[Z O R(S X O R V)]=1$ |
| 1111 | UGE | Unsigned greater than or equal | $\mathrm{C}=0$ |
| 0111 | ULT | Unsigned less than | $C=1$ |
| 1011 | UGT | Unsigned greater than | $(\mathrm{C}=0 \mathrm{AND} Z=0)=1$ |
| 0011 | ULE | Unsigned less than or equal | $(C O R Z)=1$ |
| 0000 |  | Never true | - |



Figure 17. Instruction Formats

## INSTRUCTION SUMMMARY

| Instruction and Operation | Addr Mode | Opcode Byte (Hex) | Flags Affected |
| :---: | :---: | :---: | :---: |
|  | dst src |  | C Z SVD H |
| ADC dst,src $d s t \leftarrow d s t+\operatorname{src}+C$ | (Note 1) | $1 \square$ | $\pm * * \pm 0 \%$ |
| ADD dst,src dst $\leftarrow$ dst + src | (Note 1) | $0 \square$ | **** 0 * |
| AND dst,src <br> dst $\leftarrow$ dst AND src | (Note 1) | $5 \square$ | -**0-- |
| CALL dst $S P \leftarrow S P-2$ <br> $@ S P \leftarrow P C ; P C \leftarrow d s t$ | $\begin{aligned} & \text { DA } \\ & \text { IRR } \end{aligned}$ | $\begin{aligned} & \text { D6 } \\ & \text { D4 } \end{aligned}$ | - - |
| $\begin{aligned} & \text { CCF } \\ & \mathrm{C} \leftarrow \mathrm{NOTC} \end{aligned}$ |  | EF | * - - - - |
| $\begin{aligned} & \text { CLR dst } \\ & \mathrm{dst} \leftarrow 0 \end{aligned}$ | $\begin{gathered} R \\ \mathrm{IR} \end{gathered}$ | $\begin{aligned} & \text { B0 } \\ & \text { B1 } \end{aligned}$ | - |
| COM dst dst $\leftarrow$ NOT dst | $\begin{gathered} \mathrm{R} \\ \mathrm{IR} \end{gathered}$ | $\begin{aligned} & 60 \\ & 61 \end{aligned}$ | -** $0--$ |
| $\begin{aligned} & \text { CP dst,src } \\ & \text { dst - src } \end{aligned}$ | (Note 1) | A $\square$ | ****- |
| DA dst dst $\leftarrow$ DA dst | $\begin{gathered} R \\ I R \end{gathered}$ | $\begin{aligned} & 40 \\ & 41 \end{aligned}$ | $\text { * * * X }--$ |


| Instruction and Operation | Addr Mode | Opcode | Flags Affected |
| :---: | :---: | :---: | :---: |
|  | dst src | (Hex) | C ZSVDH |
| DEC dst <br> dst $\leftarrow$ dst -1 | $\begin{aligned} & R \\ & R \\ & I R \end{aligned}$ | $\begin{aligned} & 00 \\ & 01 \end{aligned}$ | —*** |
| DECW dst <br> dst $\leftarrow$ dst -1 | $\begin{aligned} & \mathrm{RR} \\ & \mathrm{IR} \end{aligned}$ | $\begin{aligned} & 80 \\ & 81 \end{aligned}$ | - * * * - - |
| DI |  |  |  |
| $\begin{aligned} & \text { DJNZ } r \text {,dst } \\ & r \leftarrow r-1 \\ & \text { if } r \neq 0 \\ & \quad P C \leftarrow P C+d s t \\ & \text { Range }:+127,-128 \end{aligned}$ | RA | $\begin{gathered} \mathrm{rA} \\ \mathrm{r}=0-\mathrm{F} \end{gathered}$ | $------$ |
| EI $\operatorname{IMR}(7) \leftarrow 1$ |  | 9 F | - - - - - |
| $\begin{aligned} & \text { INC dst } \\ & \text { dst } \leftarrow d s t+1 \end{aligned}$ | $r$ <br> R <br> IR | $\begin{aligned} & \mathrm{rE} \\ & \mathrm{r}=0-\mathrm{F} \\ & 20 \\ & 21 \end{aligned}$ | - *** |
| INCW dst $d s t \leftarrow d s t+1$ | $\begin{aligned} & \text { RR } \\ & \text { IR } \end{aligned}$ | $\begin{aligned} & \text { A0 } \\ & \text { A1 } \end{aligned}$ | -***-- |

INSTRUCTION SUMMARY (Continued)



R240 SIO
Serial I/O Register
(FOH; Read/Write)

##  <br> $\square$ SERIAL DATA ( $\mathrm{D}_{0}=$ LSB $)$

R241 TMR
Time Mode Register
(F1H; Read/Write)


R242 T1
Counter Timer 1 Register
(F2H; Read/Write)



## R243 PRE1

Prescaler 1 Register
(F3H; Write Only)



R244 TO
Counter/Timer 0 Register
(F4H; Read/Write)

TO INITIAL VALUE (WHEN WRITTEN) (RANGE: $1-256$ DECIMAL $01-00$ HEX

R245 PRE0 Prescaler 0 Register (F5H; Write Only)

| $D_{1}\left\|D_{6}\right\| D_{5}\left\|D_{4}\right\| D_{3}\left\|D_{2}\right\| D_{1} \mid D_{0}$ |
| :--- | :--- |



## R246 P2M

 Port 2 Mode Register(F6н; Write Only)

P2 ${ }_{0}$-P2 $1 / 2$ DEFINITION 1 DEFINES BIT AS OUTPUT
1 DEFINES BIT AS INPUT

R247 P3M Port 3 Mode Register
(F7H; Write Only)



Figure 18. Control Registers

REGISTERS
(Continued)

R248 P01M
Port 0 Register
( $\mathrm{FB}_{\mathrm{H}}$; Write Only)

-always extended timing after reset

R249 IPR
Interrupt Priority Register
(F9H; Write Only)


R250 IRQ
Interrupt Request Register
(FAH; Read/Write)


R251 IMR
Interrupt Mask Register
(FBн; Read/Write)


R253 RP Register Pointer (FDH; Read/Write)


R254 SPH Stack Pointer (FEH; Read/Write)

\section*{| $D_{7} / D_{6}\left\|D_{5}\right\| D_{4}$ | $D_{3}$ |
| :--- | :--- |}

STACK POINTER UPPER
BYTE ( $\mathrm{SP}_{\mathrm{g}}-\mathrm{SP}_{15}$ )

R255 SPL Stack Pointer (FFH; Read/Write)

Figure 18. Control Registers (Continued)


## ABSOLUTE MAXIMUM RATINGS



Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## STANDARD TEST CONDITIONS

The DC characteristics listed below apply for the following standard test conditions, unless otherwise noted. All voltages are referenced to GND. Positive current flows into the referenced pin.
Standard conditions are as follows:
国 $+4.75 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{CC}} \leqslant+5.25 \mathrm{~V}$

- GND $=0 \mathrm{~V}$
( $0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant+70^{\circ} \mathrm{C}$ for S (Standard temperature)
a $-40^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant+10 \mathbf{0}^{\circ} \mathrm{C}$ for E (Extended temperature)


Figure 19. Test Load 1

## DC CHARACTERISTICS

| Symbol | Parameter | Min | Max | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CH}}$ | Clock Input High Voltage | 3.8 | $V_{\text {cc }}$ | V | Driven by External Clock Generator |
| $V_{C L}$ | Clock Input Low Voltage | -0.3 | 0.8 | V | Driven by External Clock Generator |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage | 2.0 | $V_{C C}$ | V |  |
| $V_{\text {IL }}$ | Input Low Voltage | -0.3 | 0.8 | V |  |
| $V_{\text {RH }}$ | Reset Input High Voltage | 3.8 | $\mathrm{V}_{\mathrm{CC}}$ | V | See Note |
| $V_{\text {RL }}$ | Reset Input Low Voltage | -0.3 | 0.8 | V |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | 2.4 |  | V | $\mathrm{l}_{\mathrm{OH}}=-250 \mu \mathrm{~A}$ |
| VOL | Output Low Voltage |  | 0.4 | V | $1 \mathrm{OL}=+2.0 \mathrm{~mA}$ |
| IIL | Input Leakage | -10 | 10 | $\mu \mathrm{A}$. | $\mathrm{OV} \leqslant \mathrm{V}_{\mathrm{IN}} \leqslant+5.25 \mathrm{~V}$ |
| lol | Output Leakage | -10 | 10 | $\mu \mathrm{A}$ | $\mathrm{OV} \leqslant \mathrm{V}_{\mathbb{I}} \leqslant+5.25 \mathrm{~V}$ |
| IIR | Reset Input Current |  | -50 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=+5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{RL}}=0 \mathrm{~V}$ |
| ICC | $V_{\text {CC }}$ Supply Current |  | 150 | mA | All outputs and I/O pins floating |

[^7]

Figure 20. External I/O or Memory Read/Write Timing

## AC CHARACTERISTICS

External I/O or Memory Read and Write Timing

| Number Symbol |  | Parameter | $\begin{gathered} 28681 / 82 \\ 8 \mathrm{MHz} \end{gathered}$ |  | $\begin{gathered} \mathrm{Z} 8681 \\ 12 \mathrm{MHz} \end{gathered}$ |  | $\begin{gathered} 28681 \\ 16 \mathrm{MHz} \end{gathered}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max | Notes |
| 1 | TdA(AS) |  | Address Valid to AS $\uparrow$ Delay | 50 |  | 35 |  | 20 |  | 2,3 |
| 2 | TdAS(A) | AS $\uparrow$ to Address Float Delay | 70 |  | 45 |  | 30 |  | 2,3 |
| 3 | TdAS'(DR) | AS $\uparrow$ to Read Data Required Valid |  | 360 |  | 220 |  | 180 | 1,2,3 |
| 4 | TwAS | AS Low Width | 80 |  | 55 |  | 35 |  | 2,3 |
| 5 | TdAz(DS) | - Address Float to DS $\downarrow$ | 0 |  | 0 |  | 0 |  |  |
| 6 | TwDSR | DS (Read) Low Width | 250 |  | 185 |  | 135 |  | 1,2,3 |
| 7 | TwDSW | DS (Write) Low Width | 160 |  | 110 |  | 80 |  | 1,2,3 |
| 8 | TdDSR(DR) | DS $\downarrow$ to Read Data Required Valid |  | 200 |  | 130 |  | 75 | 1,2,3 |
| 9 | ThDR(DS) | Read Data to DS $\uparrow$ Hold Time | 0 |  | 0 |  | 0 |  | 2,3 |
| 10 | TdDS(A) | DS $\uparrow$ to Address Active Delay | 70 |  | 45 |  | - |  | 2,3 |
| 11 | TdDS(AS) | $\overline{\mathrm{DS}} \uparrow$ to $\overline{\mathrm{AS}} \downarrow$ Delay | 70 |  | 55 |  | 30 |  | 2,3 |
| 12 | TdR/W(AS) | R/W Valid to AS $\uparrow$ Delay | 50 |  | 30 |  | 20 |  | 2,3 |
| 13 | TdDS(R/W) | DS $\uparrow$ to R/W Not Valid | 60 | . | 35 |  | 30 |  | 2,3 |
| 14 | TdDW(DSW) | Write Data Valid to DS (Write) $\downarrow$ Delay | 50 |  | 35 |  | 25 |  | 2,3 |
| 15 | TdDS(DW) | DS $\uparrow$ to Write Data Not Valid Delay | 60 |  | 35 |  | 30 |  | 2,3 |
| 16 | TdA(DR) | Address Valid to Read Data Required Valid |  | 410 |  | 255 |  | 200 | 1,2,3 |
| 17 | TdAS(DS) | AS $\uparrow$ to $\mathrm{DS} \downarrow$ Delay | 80 |  | 55 |  | 40 |  | 2,3 |

## NOTES:

1. When using extended memory timing add 2 TpC .

* All units in nanoseconds (ns).

2. Timing numbers given are for minimum TpC .
$\dagger$ Test Load 1
3. See clock cycle time dependent characteristics table.
" All timing references use 2.0 V for a logic " 1 " and 0.8 V for a logic " 0 ".
4. 16 MHz timing is preliminary and subject to change.


Figure 21. Additional Timing

## AC CHARACTERISTICS

Additional Timing Table

| Number | rSymbol | Parameter | $\begin{gathered} \text { Z8681/82 } \\ 8 \mathrm{MHz} \\ \operatorname{Min} \quad \text { Max } \end{gathered}$ |  | $\begin{gathered} \text { Z8681 } \\ 12 \mathrm{MHz}^{2} \end{gathered}$ |  | $\begin{gathered} \text { Z8681 } \\ 16 \mathrm{MHz} \end{gathered}$ |  | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | TpC | Input Clock Period | 125 | 1000 | 83 | 1000 | 62.5 | 1000 | 1 |
| 2 | TrC, TfC | Clock Input Rise and Fall Times |  | 25 |  | 15 |  | 10 | 1 |
| 3 | TwC | Input Clock Width | 37 |  | 70 |  | 21 |  | 1 |
| 4 | TwTinL | Timer Input Low Width | 100 |  | 70 |  | 50 |  | 2 |
| 5 | TwTinH | Timer Input High Width | 3 TpC |  | 3 TpC |  | 3 TpC |  | 2 |
| 6 | TpTin | Timer Input Period | 8 TpC |  | 8 TpC |  | 8 TpC |  | 2 |
| 7 | TrTin, TfTin | Timer Input Rise and Fall Times |  | 100 |  | 100 |  | 100 | 2 |
| 8A | TwIL | Interrupt Request Input Low Time | 100 |  | 70 |  | 50 |  | 2,4 |
| 8B | TwIL | Interrupt Request Input Low Time | 3 TpC |  | 3 TpC |  | 3 TpC |  | 2,5 |
| 9 | 'TwIH | Interrupt Request Input High Time | 3 TpC |  | 3 TpC |  | 3 TpC |  | 2,3 |

NOTES:

1. Clock timing references use 3.8 V for a logic " 1 " and 0.8 V for a logic " 0 ".
2. Timing references use 2.0 V for a logic " 1 " and 0.8 V for a logic " 0 ".
3. Interrupt request via Port 3.
4. Interrupt request via Port $3\left(\mathrm{P}_{1}-\mathrm{P} 3_{3}\right)$
5. Interrupt request via Port $3\left(\mathrm{P}_{0}\right)$
6. 16 MHz timing is preliminary and subject to change.

* Units in nanoseconds (ns).


Figure 22a. Input Handshake Timing


Figure 22b. Output Handshake Timing

## AC CHARACTERISTICS

Handshake Timing

| NumberSymbol |  | Parameter | $\begin{gathered} \mathrm{Z} 8681 / 82 \\ 8 \mathrm{MHz} \end{gathered}$ |  | $\begin{gathered} 28681 \\ 12 \mathrm{MHz} \end{gathered}$ |  | $\begin{gathered} \mathrm{Z8681} \\ 16 \mathrm{MHz} \end{gathered}$ |  | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max |  |
| 1 | TsDI(DAV) |  | Data In Setup Time | 0 |  | 0 |  | 0 |  |  |
| 2 | ThDI(DAV) | Data In Hold Time | 230 |  | 160 |  | 145 |  |  |
| 3 | TwDAV | Data Available Width | 175 |  | 120 |  | 110 |  |  |
| 4 | TdDAVIf(RDY) | DAV $\downarrow$ Input to RDY $\downarrow$ Delay |  | 175 |  | 120 |  | 115 | 1,2 |
| 5 | TdDAVOf(RDY) | DAV $\downarrow$ Output to RDY $\downarrow$ Delay | 0 |  | 0 |  | 0 |  | 1,3 |
| 6 | TdDAVIr(RDY) | DAV $\uparrow$ Input to RDY $\uparrow$ Delay |  | 175 |  | 120 |  | 115 | 1,2 |
| 7 | TdDAVOr(RDY) | DAV $\uparrow$ Output to RDY $\uparrow$ Delay | 0 |  | 0 |  | 0 |  | 1,3 |
| 8 | TdDO(DAV) | Data Out to DAV $\downarrow$ Delay | 50 |  | 30 |  | 30 |  | 1 |
| 9 | TdRDY(DAV) | Rdy $\downarrow$ Input to DAV $\uparrow$ Delay | 0 | 200 | 0 | 140 | 0 | 130 | 1 |

## NOTES:

1. Test load 1
2. Input handshake
3. Output handshake
4. 16 MHz timing is preliminary and subject to change.
$\dagger$ All timing references use 2.0 V for a logic " 1 " and 0.8 V for a logic " 0 ".

* Units in nanoseconds (ns).

CLOCK CYCLE TIME-DEPENDENT CHARACTERISTICS

| Number | Symbol | $\begin{gathered} \text { Z8681/82 } \\ 8 \mathrm{MHz} \\ \text { Equation } \end{gathered}$ | $\begin{gathered} \text { Z8681/82 } \\ 12 \mathrm{MHz} \\ \text { Equation } \end{gathered}$ |
| :---: | :---: | :---: | :---: |
| 1 | TdA(AS) | TpC-75 | TpC-50 |
| 2 | TdAS(A) | TpC-55 | TpC-40 |
| 3 | TdAS(DR) | 4TpC-140* | 4TpC-110* |
| 4 | TwAS | TpC-45 | TpC-30 |
| 6 | TwDSR | 3TpC-125* | 3TpC-65* |
| 7 | TwDSW | 2TpC-90* | 2TpC-55* |
| 8 | TdDSR(DR) | 3TpC-175* | 3TpC-120 * |
| 10 | Td(DS)A | TpC-55 | TpC-40 |
| 11 | TdDS(AS) | TpC-55 | TpC-30 |
| 12 | TdR/W(AS) | TpC-75 | TpC-55 |
| 13 | TdDS(R/W) | TpC-65 | TpC-50 |
| 14 | TdDW(DSW) | TpC-75 | TpC-50 |
| 15 | TdDS(DW) | TpC-55 | TpC-40 |
| 16 | TdA(DR) | 5TpC-215 * | $5 \mathrm{TpC-160}$ * |
| 17 | TdAS(DS) | TpC-45 | TpC-30 |

* Add 2TpC when using extended memory timing



## 28091 <br> Tosidies ielicrocomputer

## FEATURES

⿴囗 bytes of addressable external space each for program and data memory．

■ 143－byte register file，including 124 general－purpose registers， 3 I／O port registers，and 16 status and control registers．

⿴囗 Vectored，priority interrupts for I／O，counter／timers，and UART．

■ On－chip oscillator that accepts crystal or external clock drive．
© Full－duplex UART and two programmable 8 －bit counter／timers，each with a 6 －bit programmable prescaler．
－Register Pointer so that short，fast instructions can access any one of the nine working－register groups．
$\square$ Single +5 V power supply－all I／O pins TTL compatible．
－ $8 \mathrm{MHz} / 12 \mathrm{MHz}$ versions．

## GENERAL DESCRIPTION

The $Z 8691$ is a ROMless version of the $Z 8$ single－chip microcomputer．The Z8691 offers all the outstanding features of the Z8 family architecture except an on－chip program ROM．Use of external memory rather than a


Figure 1．Pin Functions
preprogrammed ROM enables this Z8 microcomputer to be used in low volume applications or where code flexibility is required．


Figure 2a．40－pin Dual－In－Line Package（DIP）， Pin Assignments

The Z8691 can provide up to 16 output address lines, thus permitting an address space of up to 64 K bytes of data or program memory. Eight address outputs ( $\mathrm{AD}_{0}-\mathrm{AD}_{7}$ ) are provided by a multiplexed, 8 -bit, Address/Data bus. The remaining 8 bits can be provided by the software configuration of Port 0 to output address bits $\mathrm{A}_{8}-\mathrm{A}_{15}$.

Available address space can be doubled (up to 128 K bytes) by programming bit 4 of Port $3\left(\mathrm{P}_{4}\right)$ to act as a data memory select output ( $\overline{\mathrm{DM}}$ ). The two states of $\overline{\mathrm{DM}}$ together with the 16 address outputs can define separate data and memory address spaces of up to 64 K bytes each.

There are 143 bytes of RAM located on-chip and organized as a register file of 124 general-purpose registers, 16 control and status registers, and three I/O port registers. This register file can be divided into nine groups of 16 working registers each. Configuring the register file in this manner allows the use of short format instructions; in addition, any of the individual registers can be accessed directly.

The pin functions and the pin assignments of the Z8691 40 -pin and 44 -pin packages are illustrated in Figures 1 and 2 , respectively.


Figure 2b. 44-pin Chip Carrier, Pin Assignments


Figure 3. Functional Block Diagram

## ARCHITECTURE

Z8691 architecture is characterized by a flexible I/O scheme, an efficient register and address space structure and a number of ancillary features that are helpful in many applications.
Microcomputer applications demand powerful I/O capabilities. The Z8691 fulfills this with 24 pins available for input and output. These lines are grouped into three ports of eight lines each and are configurable under software control to provide timing, status signals, serial or parallel I/O with or without handshake, and an Address bus for interfacing external memory.

Three basic address spaces are available: program memory,
data memory and the register file (internal). The 143-byte random-access register file is composed of 124 general-purpose registers, three I/O port registers, and 16 control and status registers.

To unburden the program from coping with real-time problems such as serial data communication and counting/timing, an asynchronous receiver/transmitter (UART) and two counter/timers with a large number of user-selectable modes are offered on-chip. Hardware support for the UART is minimized because one of the on-chip timers supplies the bit rate. Figure 3 shows the Z8691 block diagram.

## PIN DESCRIPTION

$\overline{\mathbf{A S}}$. Address Strobe (output, active Low). Address Strobe is pulsed once at the beginning of each machine cycle. Addresses output via Port 1 for all external program or data memory transfers are valid at the trailing edge of $\overline{A S}$.
$\overline{\text { DS }}$. Data Strobe (output, active Low). Data Strobe is activated once for each external memory transfer.
$\mathrm{PO}_{0} \cdot \mathrm{PO}_{7}, \mathrm{P2}_{0} \cdot \mathrm{P2}_{7}, \mathrm{P3}_{0} \cdot \mathrm{P3}_{7}$. I/O Port Lines (input/outputs, TLL-compatible). These 24 lines are divided into three 8 -bit I/O ports that can be configured under program control for 1/O or external memory interface (Figure 3).
$\mathbf{P 1}_{0}$-P17. Address/Data Port (bidirectional). Multiplexed
address $\left(A_{0}-A_{7}\right)$ and data $\left(D_{0}-D_{7}\right)$ lines used to interface with program and data memory.
$\overline{\text { RESET. Reset (input, active Low). } \overline{\text { RESET }} \text { initializes the }}$ Z8691. After RESET the Z8691 is in the extended memory mode. When RESET is deactivated, program execution begins from program location $000 \mathrm{C}_{\mathrm{H}}$.
$R / \bar{W}$. Read/Write (output). $R / \bar{W}$ is Low when the Z8691 is writing to external program or data memory.
XTAL1, XTAL2. Crystal 1, Crystal 2 (time-base input and output). These pins connect a parallel-resonant crystal to the on-chip clock oscillator and buffer.

## ADDRESS SPACES

Program Memory. The Z8691 addresses 64K/62K bytes of external program memory space (Figure 4).

The first 12 bytes of program memory are reserved for the interrupt vectors. These locations contain six 16-bit vectors that correspond to the six available interrupts. Program execution begins at location $000 \mathrm{C}_{\mathrm{H}}$ after a reset.

Data Memory. The Z8691 can address 64K bytes of external data memory. External data memory may be included with or separated from the external program memory space. $\overline{\mathrm{DM}}$, an optional I/O function that can be programmed to appear on pin $\mathrm{P}_{4}$, is used to distinguish between data and program memory space.
Register File. The 143 -byte register file includes three I/O port registers (R0, R2, R3), 124 general-purpose registers (R4-R127) and 16 control and status registers (R240-R255). These registers are assigned the address locations shown in Figure 5.

Z8691 instructions can access registers directly or indirectly with an 8 -bit address field. This also allows short 4-bit register addressing using the Register Pointer (one of the control registers). In the 4 -bit mode, the register file is divided into nine working-register groups, each occupying 16 contiguous locations (Figure 5). The Register Pointer addresses the starting location of the active working-register group (Figure 6).

Stacks. Either the internal register file or the external data memory can be used for the stack. A 16-bit Stack Pointer (R254 and R255) is used for the external stack, which can reside anywhere in data memory. An 8-bit Stack Pointer (R255) is used for the internal stack that resides within the 124 general-purpose registers (R4-R127).


Figure 4. Program Memory Map


Figure 5. The Register File

## SERIAL INPUT/OUTPUT

Port 3 lines $\mathrm{P}_{0}$ and $\mathrm{P} 3_{7}$ can be programmed as serial I/O lines for full-duplex serial asynchronous receiver/transmitter operation. The bit rate is controlled by Counter/Timer 0, with a maximum rate of 62.5 K bits $/ \mathrm{sec}$ ond at 8 MHz or 93.75 K bits/second at 12 MHz on the Z 8691 .
The Z8691 automatically adds a start bit and two stop bits to transmitted data (Figure 7). Odd parity is also available as an option. Eight data bits are always transmitted, regardless of
parity selection. If parity is enabled, the eighth data bit is used as the odd parity bit. An interrupt request (IRQ4) is generated on all transmitted characters.

Received data must have a start bit, eight data bits, and at least one stop bit. If parity is on, bit 7 of the received data is replaced by a parity error flag. Received characters generate the IRQ3 interrupt request.


Transmitted Data (No Parity)


Transmitted Data
(With Parity)


## Received Data

 (No Parity)

## Received Data

(With Parity)
Figure 7. Serial Data Formats

The Z8691 contains two 8 -bit programmable counter/timers ( $T_{0}$ and $T_{1}$ ), each driven by its own 6 -bit programmable prescaler. The $T_{1}$ prescaler can be driven by internal or external clock sources; however, the $T_{0}$ prescaler is driven by the internal clock only.
The 6 -bit prescalers can divide the input frequency of the clock source by any number from 1 to 64. Each prescaler drives its counter, which decrements the value (1 to 256) that has been loaded into the counter. When the counter reaches the end of count, a timer interrupt request-IRQ4 ( $\mathrm{T}_{0}$ ) or IRQ5 ( $\mathrm{T}_{1}$ )-is generated.
The counters can be started, stopped, restarted to continue, or restarted from the initial value. The counters can also be programmed to stop upon reaching zero (single-pass mode)
or to automatically reload the initial value and continue counting (modulo-n continuous mode). The counters, but not the prescalers, can be read any time without disturbing their value or count mode.

The clock source for $T_{1}$ is user-definable; it can be either the internal microprocessor clock divided by four, or an external signal input via Port 3. The Timer Mode register configures the external timer input as an external clock, a trigger input that can be retriggerable or nonretriggerable, or as a gate input for the internal clock. The counter/timers can be programmably cascaded by connecting the $T_{0}$ output to the input of $\mathrm{T}_{1}$. Port 3 line $\mathrm{P}_{6}$ also serves as a timer output ( $\mathrm{T}_{\text {OUT }}$ ) through which $T_{0}, T_{1}$ or the internal clock can be output.

## I/O PORTS

The Z8691 has 24 lines available for input and output. These lines are grouped into three ports of eight lines each and are configurable as input, output or address. Under software control, the ports can be programmed to provide address
outputs, timing, status signals, serial I/O, and parallel I/O with or without handshake. All ports have active pull-ups and pull-downs compatible with TTL loads.

Port 1 is a dedicated Z-BUS compatible memory interface. The operations of Port 1 are supported by the Address Strobe $(\overline{\mathrm{AS}})$ and Data Strobe $(\overline{\mathrm{DS}})$ lines, and by the Read/Write ( $\mathrm{R} / \overline{\mathrm{W}}$ ) and Data Memory ( $\overline{\mathrm{DM}}$ ) control lines. The low-order program and data memory addresses ( $\mathrm{A}_{0}-\mathrm{A}_{7}$ ) are output through Port 1 (Figure 8) and are multiplexed with data in/out ( $D_{0}-D_{7}$ ). Instruction fetch and data memory read/write operations are done through this port.

Port 1 cannot be used as a register nor can a handshake mode be used with this port.
The Z8691 wakes up with the 8 bits of Port 1 configured as address outputs for external memory. If more than eight address lines are required, additional lines can be obtained by programming Port 0 bits as address bits. The
least-significant four bits of Port 0 can be configured to supply address bits $\mathrm{A}_{8}-\mathrm{A}_{11}$ for 4 K byte addressing or both nibbles of Port 0 can be configured to supply address bits $\mathrm{A}_{8}-\mathrm{A}_{15}$ for 64 K byte addressing.


Figure 8. Port 1

Port 0 can be programmed as a nibble I/O port, or as an address port for interfacing external memory (Figure 9). When used as an I/O port, Port 0 can be placed under handshake control. In this configuration, Port 3 lines $\mathrm{P3}_{2}$ and $\mathrm{P}_{5}$ are used as the handshake controls $\mathrm{DAV}_{0}$ and RDY . Handshake signal assignment is dictated by the $1 / 0$ direction of the upper nibble $\mathrm{PO}_{4}-\mathrm{PO}_{7}$.
For external memory references, Port 0 can provide address bits $\mathrm{A}_{8}-\mathrm{A}_{11}$ (lower nibble) or $\mathrm{A}_{8}-\mathrm{A}_{15}$ (lower and upper nibbles) depending on the required address space. If the address range requires 12 bits or less, the upper nibble of Port 0 can be programmed independently as I/O while the lower nibble is used for addressing.
Port 0 lines are configured as address lines $\mathrm{A}_{8}-\mathrm{A}_{15}$ after a reset. If one or both nibbles are needed for I/O operation, they must be configured by writing to the Port 0 Mode register.

To permit the use of slow memory, an automatic wait mode of two oscillator clock cycles is configured for the bus timing of the Z8691 after each reset. The initialization routine could include reconfiguration to eliminate this extended timing mode.


Figure 9. Port 0

Port 2 bits can be programmed independently as input or output (Figure 10). This port is always available for I/O operations. In addition, Port 2 can be configured to provide open-drain outputs.
Port 2 may also be placed under handshake control. In this configuration, Port 3 lines $\mathrm{P}_{3}$ and $\mathrm{P} 3_{6}$ are used as the handshake controls lines $\overline{\mathrm{DAV}}_{2}$ and $\mathrm{RDY}_{2}$. The handshake signal assignment for Port 3 lines $\mathrm{P}_{3}$ and $\mathrm{P}_{6}$ is dictated by the direction (input or output) assigned to bit 7 of Port 2.


Figure 10. Port 2

Port 3 lines can be configured as I/O or control lines (Figure 11). In either case, the direction of the eight lines is fixed as four input ( $\mathrm{P}_{0}-\mathrm{P}_{3}$ ) and four output $\left(\mathrm{P}_{4}-\mathrm{P}_{7}\right)$. For serial I/O, lines $\mathrm{P}_{3}$ and $\mathrm{P}_{7}$ are programmed as serial in and serial out, respectively.

Port 3 can also provide the following control functions: handshake for Ports 0 and 2 ( $\overline{\mathrm{DAV}}$ and RDY); four external interrupt request signals (IRQ0-IRQ3); timer input and output signals ( $\mathrm{T}_{\mathrm{IN}}$ and $\mathrm{T}_{\mathrm{OUT}}$ ) and Data Memory Select ( $\overline{\mathrm{DM}}$ ).


Figure 11. Port 3

## INTERRUPTS

The Z8691 allows six different interrupts from eight sources: the four Port 3 lines $\mathrm{P3}_{0}-\mathrm{P}_{3}$, Serial In, Serial Out, and the two counter/timers. These interrupts are both maskable and prioritized. The Interrupt Mask register globally or individually enables or disables the six interrupt requests. When more than one interrupt is pending, priorities are resolved by a programmable priority encoder that is controlled by the Interrupt Priority register.
All interrupts are vectored through locations in program memory. When an interrupt request is granted, an interrupt machine cycle is entered. This disables all subsequent
interrupts, saves the Program Counter and status flags, and accesses the program memory vector location reserved for that interrupt. This memory location and the next byte contain the 16 -bit address of the interrupt service routine for that particular interrupt request. The Z8691 takes 26 system clock cycles to enter an interrupt subroutine.
Polled interrupt systems are also supported. To accommodate a polled structure, any or all of the interrupt inputs can be masked and the Interrupt Request register polled to determine which of the interrupt requests needs service.

## CLOCK

The on-chip oscillator has a high-gain, parallel-resonant amplifier for connection to a crystal or to any suitable external clock source (XTAL1 $=$ Input, XTAL2 $=$ Output).
The crystal source is connected across XTAL1 and XTAL2, using the recommended capacitance $\left(C_{L}=15 \mathrm{pf}\right.$ maximum) from each pin to ground. The specifications for the crystal are as follows:

- AT cut, parallel-resonant

■ Fundamental type
© Series resistance, $R_{s} \leqslant 100 Q$
(2) 8 or 12 MHz maximum

## INSTRUCTION SET NOTATION

Addressing Modes. The following notation is used to describe the addressing modes and instruction operations as shown in the instruction summary.

| IRR | Indirect register pair or indirect working-register <br>  <br> pr |
| :--- | :--- |
| pair address |  |
| Indirect working-register pair only |  |
| X | Indexed address |
| DA | Direct address |
| RA | Relative address |
| IM | Immediate |
| R | Register or working-register address |
| r | Working-register address only |
| IR | Indirect-register or indirect working-register <br>  <br> addres |
| Ir | Indirect working-register address only |
| RR | Register pair or working register pair address |

Symbols. The following symbols are used in describing the instruction set.

| dst | Destination location or contents |
| :--- | :--- |
| src | Source location or contents |
| cc | Condition code (see list) |
| $@$ | Indirect address prefix |
| SP | Stack pointer (control registers 254-255) |
| PC | Program counter |
| FLAGS | Flag register (control register 252) |
| RP | Register pointer (control register 253) |
| IMR | Interrupt mask register (control register 251) |

Assignment of a value is indicated by the symbol " $\leftarrow$ ". For example,

$$
\mathrm{dst} \leftarrow \mathrm{dst}+\mathrm{src}
$$

indicates that the source data is added to the destination data and the result is stored in the destination location. The notation "addr( n )" is used to refer to bit " n " of a given location. For example,
dst (7)
refers to bit 7 of the destination operand.

Flags. Control Register R252 contains the following six flags:
C Carry flag

Z Zero flag
S Sign flag
V Overflow flag
D Decimal-adjust flag
H Half-carry flag
Affected flags are indicated by:
0 Cleared to zero
1 Set to one

* Set or cleared according to operation
- Unaffected
$X \quad$ Undefined


## CONDITION CODES

| Value | Mnemonic | Meaning | Flags Set |
| :---: | :---: | :---: | :---: |
| 1000 |  | Always true | - |
| 0111 | c | Carry | $C=1$ |
| 1111 | NC | No carry | $\mathrm{C}=0$ |
| 0110 | Z | Zero | $\mathrm{Z}=1$ |
| 1110 | NZ | Not zero | $\mathrm{z}=0$ |
| 1101 | PL | Plus | $\mathrm{S}=0$ |
| 0101 | MI | Minus | $S=1$ |
| 0100 | OV | Overflow | $V=1$ |
| 1100 | NOV | No overflow | $\mathrm{V}=0$ |
| 0110 | EQ | Equal | $\mathrm{Z}=1$ |
| 1110 | NE | Not equal | $\mathrm{Z}=0$ |
| 1001 | GE | Greater than or equal | $(S X O R V)=0$ |
| 0001 | LT | Less than | (S XORV) $=1$ |
| 1010 | GT | Greater than | $[Z O R(S X O R V)]=0$ |
| 0010 | LE | Less than or equal | $[Z O R(S X O R V)]=1$ |
| 1111 | UGE | Unsigned greater than or equal | $\mathrm{C}=0$ |
| 0111 | ULT | Unsigned less than | $C=1$ |
| 1011 | UGT | Unsigned greater than | $(C=O A N D Z=0)=1$ |
| 0011 | ULE | Unsigned less than or equal | $(\mathrm{CORZ})=1$ |
| 0000 |  | Never true | - |

## One-Byte Instruction



Two-Byte Instruction

## Three-Byte Instruction

Figure 12. Instruction Formats

## INSTRUCTION SUMMAARY

| Instruction and Operation | Addr Mode | Opcode Byte (Hex) | Flags Affected |
| :---: | :---: | :---: | :---: |
|  | dst src |  | C ZSVDH |
| ADC dst,src $\mathrm{dst} \leftarrow \mathrm{dst}+\mathrm{src}+\mathrm{C}$ | (Note 1) | $1 \square$ | * * * ${ }^{\text {\% }}$ |
| ADD dst,src dst $\leftarrow$ dst + src | (Note 1) | $0 \square$ | **** 0 * |
| AND dst,src dst $\leftarrow$ dst AND src | (Note 1) | $5 \square$ | -** $0--$ |
| CALL dst $\begin{aligned} & S P \leftarrow S P-2 \\ & @ S P \leftarrow P C ; P C \leftarrow d s t \end{aligned}$ | $\begin{aligned} & \text { DA } \\ & \text { IRR } \end{aligned}$ | $\begin{aligned} & \text { D6 } \\ & \text { D4 } \end{aligned}$ | ------ |
| $\begin{aligned} & \text { CCF } \\ & \mathrm{C} \leftarrow \mathrm{NOT} \mathrm{C} \end{aligned}$ |  | EF | * - - - - |
| CLR dst $d s t \leftarrow 0$ | $\begin{aligned} & R \\ & \mathrm{R} \end{aligned}$ | $\begin{aligned} & \text { B0 } \\ & \text { B1 } \end{aligned}$ | - - - - - |
| $\begin{aligned} & \text { COM dst } \\ & \text { dst } \leftarrow \text { NOT dst } \end{aligned}$ | $\begin{gathered} R \\ \mathrm{R} \end{gathered}$ | $\begin{aligned} & 60 \\ & 61 \end{aligned}$ | -**0-- |
| $\begin{aligned} & \mathbf{C P} \text { dst,src } \\ & \text { dst - src } \end{aligned}$ | (Note 1) | A! | * * * * - - |
| DA dst dst $\leftarrow$ DA dst | $\begin{aligned} & R \\ & \mathrm{R} \end{aligned}$ | $\begin{aligned} & 40 \\ & 41 \end{aligned}$ | $* * * X--$ |


| Instruction and Operation | Addr Mode | Opcode Byte (Hex) | Flags Affected |
| :---: | :---: | :---: | :---: |
|  | dst sre |  | C Z SVDH |
| $\begin{aligned} & \text { DEC } d s t \\ & d s t \leftarrow d s t-1 \end{aligned}$ | $\begin{gathered} R \\ \mathrm{R} \end{gathered}$ | $\begin{aligned} & 00 \\ & 01 \end{aligned}$ | - * * * - |
| DECW dst <br> dst $\leftarrow d s t-1$ | $\begin{aligned} & \mathrm{RR} \\ & \mathrm{IR} \end{aligned}$ | $\begin{aligned} & 80 \\ & 81 \end{aligned}$ | - * * *-- |
| DI $\operatorname{IMR}(7) \leftarrow 0$ |  | 8F | - |
| $\begin{aligned} & \text { DJNZ } r, d s t \\ & r \leftarrow r-1 \\ & \text { if } r \neq 0 \\ & \quad P C \leftarrow P C+d s t \\ & \text { Range }:+127,-128 \end{aligned}$ | RA | $\begin{gathered} r A \\ r=0-F \end{gathered}$ | $------$ |
| EI $\operatorname{IMR}(7) \leftarrow 1$ |  | 9 F | - - - - - |
| INC dst <br> $d s t \leftarrow d s t+1$ | R IR | $\begin{gathered} r= \\ r=0-F \\ 20 \\ 21 \end{gathered}$ | $-* * *$ |
| INCW dst <br> $d s t \leftarrow d s t+1$ | $\begin{aligned} & \mathrm{RR} \\ & \mathrm{IR} \end{aligned}$ | $\begin{aligned} & \text { A0 } \\ & \text { A1 } \end{aligned}$ |  |


$r \leftarrow r+1 ; r \leftarrow r r+1$

| Instruction |
| :--- |
| and Operation |
| RLC dst |


| Addr Mode |  | Lower <br> Opcode Nibble |
| :---: | :---: | :---: |
| dst | src |  |
| $r$ | $r$ | 2 |
| $r$ | Ir | 3 |
| R | $R$ | 4 |
| R | IR | 5 |
| R | IM | $\boxed{5}$ |
| IR | IM | 7 |

REGISTERS

R240 SIO
Serial I/O Register ( $\mathrm{FOH}_{\mathrm{H}}$; Read/Write)

$\left.$| $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ |
| :--- | :--- |
| $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}\left|\mathrm{D}_{2}\right| \mathrm{D}_{1} \right\rvert\, \mathrm{D}_{0}$

R241 TMR
Time Mode Register
(F1H; Read/Write)



R242 T1
Counter Timer 1 Register
(F2H; Read/Write)

T, INITIAL VALUE (WHEN WRITTEN)

TRANGE 1256 DECIMAL O1 00 HEX)
$T$, CURRENT VALUE (WHEN READ)

## R243 PRE1

Prescaler 1 Register
(F3H; Write Only)

## 



R244 TO
Counter/Timer 0 Register
(F4H; Read/Write)


O INITIAL VALUE (WHEN WRITTEN)
RANGE: 1-256 DECIMAL 01-00 HEX)
To CURRENT VALUE (M 'EN READ)

## R245 PRE0

Prescaler 0 Register
(F5H; Write Only)



R246 P2M
Port 2 Mode Register
(F6H; Write Only)

| $D_{7}\left\|D_{6}\right\| D_{5}\left\|D_{4}\right\| D_{3}\left\|D_{2}\right\| D_{1} \mid D_{0}$ |
| :--- |



R247 P3M
Port 3 Mode Register
(F7H; Write Only)


Figure 13. Control Registers

REGISTERS
(Continued)

R248 P01M
Port 0 Mode Register
(F8H; Write Only)


- ALWAYS EXTENDED TIMING AFTER RESET

R249 IPR
Interrupt Priority Register
( $\mathrm{F9}_{\mathrm{H}}$; Write Only)

$1=$ IRQ4 $>$ IRQ1

R250 IRQ
Interrupt Request Register
(FAH; Read/Write)


R251 IMR
Interrupt Mask Register
(FBH; Read/Write)


Figure 13. Control Registers (Continued)


## ABSOLUTE MAXIMUM RATINGS

Voltages on all pins except RESET
with respect to GND . . . . . . . . . . . . . . . -0.3 V to +7.0 V
Operating Ambient
Temperature. $\qquad$ .See Ordering Information
Storage Temperature . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## STANDARD TEST CONDITIONS

The DC characteristics listed below apply for the following standard test conditions, unless otherwise noted. All voltages are referenced to GND. Positive current flows into the referenced pin.

Standard conditions are as follows:

- $+4.75 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{CC}} \leqslant+5.25 \mathrm{~V}$
( ${ }^{4}$ GND $=0 \mathrm{~V}$
m $0^{\circ} \mathrm{C} \leqslant T_{\mathrm{A}} \leqslant+70^{\circ} \mathrm{C}$ for S (Standard temperature)
- $-40^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant+100^{\circ} \mathrm{C}$ for E (Extended temperature)


Figure 14. Test Load 1

## DC CHARACTERISTICS

| Symbol | Parameter | Min | Max | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CH}}$ | Clock Input High Voltage | 3.8 | $V_{C C}$ | V | Driven by External Clock Generator |
| $V_{C L}$ | Clock Input Low Voltage | $-0.3$ | 0.8 | V | Driven by External Clock Generator |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage | 2.0 | $\mathrm{V}_{\mathrm{CC}}$ | V |  |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage | $-0.3$ | 0.8 | V |  |
| $V_{\text {RH }}$ | Reset Input High Voltage | 3.8 | $V_{\text {CC }}$ | V |  |
| $V_{\text {RL }}$ | Reset Input Low Voltage | $-0.3$ | 0.8 | V |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | 2.4 |  | V | $\mathrm{l}^{\mathrm{OH}}=-250 \mu \mathrm{~A}$ |
| $\mathrm{V}_{\text {OL }}$ | Output Low Voltage |  | 0.4 | $V$ | $\mathrm{lOL}=+2.0 \mathrm{~mA}$ |
| IIL | Input Leakage | -10 | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}, 5.25 \mathrm{~V}$ |
| lol | Output Leakage | -10 | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}, 5.25 \mathrm{~V}$ |
| 1 IR | Reset Input Current |  | -50 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=+5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{RL}}=0 \mathrm{~V}$ |
| ICC | $\mathrm{V}_{\text {CC }}$ Supply Current |  | 180 | mA | All outputs and $\mathrm{I} / \mathrm{O}$ pins floating |



Figure 15. External I/O or Memory Read/Write Timing

## AC CHARACTERISTICS

External I/O or Memory Read and Write Timing

| Number | Symbol | Parameter | 8 MHz |  | 12 MHz |  | Notes* $\dagger^{\circ}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max |  |
| 1 | TdA(AS) | Address Valid to $\overline{A S} \uparrow$ Delay | 50 |  | 35 |  | 2,3 |
| 2 | TdAS(A) | $\overline{\mathrm{AS}} \uparrow$ to Address Float Delay | 70 |  | 45 |  | 2,3 |
| 3 | TdAS(DR) | $\overline{\mathrm{AS}} \uparrow$ to Read Data Required Valid |  | 360 |  | 220 | 1,2,3 |
| 4 | TwAS | $\overline{\text { AS Low Width }}$ | 80 |  | 55 |  | 2,3 |
| 5 | TdAz(DS) | Address Float to $\overline{\text { DS }} \downarrow$ | 0 |  | 0 |  |  |
| 6 | TwDSR | $\overline{\mathrm{DS}}$ (Read) Low Width | 250 |  | 185 |  | 1,2,3 |
| 7 | TwDSW | $\overline{\overline{D S}}$ (Write) Low Width | 160 |  | 110 |  | 1,2,3 |
| 8 | TdDSR(DR) | $\overline{\mathrm{DS}} \downarrow$ to Read Data Required Valid |  | 200 |  | 130 | 1,2,3 |
| 9 | ThDR(DS) | Read Data to $\overline{\mathrm{DS}} \uparrow$ Hold Time | 0 |  | 0 |  |  |
| 10 | TdDS(A) | $\overline{\mathrm{DS}} \uparrow$ to Address Active Delay | 70 |  | 45 |  | 2,3 |
| 11 | TdDS(AS) | $\overline{\mathrm{DS}} \uparrow$ to $\overline{\mathrm{AS}} \downarrow$ Delay | 70 |  | 55 |  | 2,3 |
| 12 | TdR/W(AS) | $\mathrm{R} / \bar{W}$ Valid to $\overline{A S} \uparrow$ Delay | 50 |  | 30 |  | 2,3 |
| 13 | TdDS(R/W) | $\overline{\mathrm{DS}} \uparrow$ to R/W Not Valid | 60 |  | 35 |  | 2,3 |
| 14 | TdDW(DSW) | Write Data Valid to $\overline{\mathrm{DS}}$ (Write) $\downarrow$ Delay | 50 |  | 35 |  | 2,3 |
| 15 | TdDS(DW) | $\overline{\mathrm{DS}} \uparrow$ to Write Data Not Valid Delay | 60 |  | 35 |  | 2,3 |
| 16 | TdA(DR) | Address Valid to Read Data Required Valid |  | 410 |  | 255 | 1,2,3 |
| 17 | TdAS(DS) | $\overline{\text { AS }} \uparrow$ to $\overline{D S} \downarrow$ Delay | 80 |  | 55 |  | 2,3 |

## NOTES:

1. When using extended memory timing add $2 T p C$.
2. Timing numbers given are for minimum TpC .
3. See clock cycle time dependent characteristics table.

* All units in nanoseconds (ns).
$\dagger$ Test Load 1
"All timing references use 2.0 V for a logic " 1 " and 0.8 V for a logic " 0 ".


Figure 16. Additional Timing

## AC CHARACTERISTICS

Additional Timing Table

| Number | Symbol | Parameter | 8 MHz |  | 12 MHz |  | Notes* |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max |  |
| 1 | TpC | Input Clock Period | 125 | 1000 | 83 | 1000 | 1 |
| 2 | TrC,TfC | Clock Input Rise and Fall Times |  | 25 |  | 15 | 1 |
| 3 | TwC | Input Clock Width | 37 |  | 70 |  | 1 |
| 4 | TwTinL | Timer Input Low Width | 100 |  | 70 |  | 2 |
| 5 | TwTinH | Timer Input High Width | 3 TpC |  | 3 TpC |  | 2 |
| 6 | TpTin | Timer Input Period | 8TpC |  | . 8 TpC |  | 2 |
| 7 | TrTin, TfTin | Timer Input Rise and Fall Times |  | 100 |  | 100 | 2 |
| 8A | TwIL | Interrupt Request Input Low Time | 100 |  | 70 |  | 2,4 |
| 8B | TwIL' | Interrupt Request Input Low Time | 3 TpC |  | 3 TpC |  | 2,5 |
| 9 | TwIH | Interrupt Request Input High Time | 3 TpC |  | 3 TpC |  | 2,3 |

NOTES:

1. Clock timing references use 3.8 V for a logic " 1 " and 0.8 V for a logic " 0 ".
2. Timing references use 2.0 V for a logic " 1 " and 0.8 V for a logic " 0 ".
3. Interrupt request via Port 3.
4. Interrupt request via Port $3\left(\mathrm{P}_{1}-\mathrm{P} 3_{3}\right)$
5. Interrupt request via Port $3\left(\mathrm{P}_{0}\right)$

* Units in nanoseconds (ns).


Figure 17a. Input Handshake Timing


Figure 17b. Output Handshake Timing

## AC CHARACTERISTICS

Handshake Timing

| Number | Symbol | Parameter | $\operatorname{Min}^{8 \mathrm{MHz}}{ }_{\mathrm{Max}}$ |  | $\operatorname{Min}^{12 \mathrm{MHz}} \mathrm{Max}$ |  | Notest* |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | TsDI(DAV) | Data In Setup Time | 0 |  | 0 |  |  |
| 2 | ThDI(DAV) | Data In Hold Time | 230 |  | 160 |  |  |
| 3 | TwDAV | Data Available Width | 175 |  | 120 |  |  |
| 4 | TdDAVIf(RDY) |  |  | 175 |  | 120 | 1,2 |
| 5 | TdDAVOf(RDY) | $\overline{\mathrm{DAV}} \downarrow$ Output to RDY $\downarrow$ Delay | 0 |  | 0 |  | 1,3 |
| 6 | TdDAVIr(RDY) | $\overline{\text { DAV } \uparrow ~ I n p u t ~ t o ~ R D Y ~} \uparrow$ Delay |  | 175 |  | 120 | 1,2 |
| 7 | TdDAVOr(RDY) |  | 0 |  | 0 |  | 1,3 |
| 8 | TdDO(DAV) | Data Out to $\overline{\text { DAV }} \downarrow$ Delay | 50 |  | 30 |  | 1 |
| 9 | TdRDY(DAV) | Rdy $\downarrow$ Input to $\overline{\text { DAV } \uparrow \text { Delay }}$ | 0 | 200 | 0 | 140 | 1 |

## NOTES:

1. Test load 1
2. Input handshake
3. Output handshake
$\dagger$ All timing references use 2.0 V for a logic " 1 " and 0.8 V for a logic " 0 ".

* Units in nanoseconds (ns).


## CLOCK CYCLE TIME-DEPENDENT CHARACTERISTICS

| Number | Symbol | 8 MHz <br> Equation | 12 MHz <br> Equation |
| :---: | :---: | :---: | :---: |
| 1 | TdA(AS) | TpC-75 | TpC-50 |
| 2 | TdAS(A) | TpC-55 | TpC-40 |
| 3 | TdAS(DR) | 4TpC-140* | 4TpC-110* |
| 4 | TwAS | TpC-45 | TpC-30 |
| 6 | TwDSR | 3TpC-125* | 3TpC-65* |
| 7 | TwDSW | 2TpC-90* | 2TpC-55* |
| 8 | TdDSR(DR) | 3TpC-175* | 3TpC-120* |
| 10 | Td(DS)A | TpC-55 | TpC-40 |
| 11 | TdDS(AS) | TpC-55 | TpC-30 |
| 12 | TdRIW(AS) | TpC-75 | TpC-55 |
| 13 | TdDS(RM) | TpC-65 | TpC-50 |
| 14 | TdDW(DSW) | TpC-75 | TpC-50 |
| 15 | TdDS(DW) | TpC-55 | TpC-40 |
| 16 | TdA(DR) | 5TpC-215* | 5TpC-160* |
| 17 | TdAS(DS) | TpC-45 | TpC-30 |

*Add $2 T p C$ when using extended memory timing

April 1988

## Z86C08 CMOS Z8

 MICROCONTROLLER
## FEATURES:

- Complete microcomputer with 18-pin package, 14 I/O lines, and 2K bytes of on-chip ROM.
(1) 142-byte register file, including 124 general purpose 8 -bit registers, 3 I/O port registers, and 15 status and control registers.
- Two programmable 8-bit counter/timers, each with a 6 -bit programmable prescaler.
- On-chip osillator that accepts a crystal or external clock drive.
- Two analog comparators.
(1) Register pointer so that short fast instructions access any one of the eight working register groups
- Internal power on reset.
- Standby modes - HALT and STOP.
- 12 MHz
- CMOS process.
- 2 Volt "BROWN OUT" protection.


## GENERAL DESCRIPTION:

The Z86C08 is a 2 K ROM version of the $\mathrm{Z8}$ single-chip microcomputer housed in an 18 -pin DIP. It offers all the outstanding features of the Z8 family architecture in a low cost plastic DIP for price and size sensitive designs.

Flexible I/O with low power ( 15 mA max, 2 mA HALT, 10uA STOP) operation make this an ideal microcomputer for hand-held and consumer applications. It has Instruction compatibility with the entire Z8 family for easy software migration.


Figure 1. Pin Functions


Figure 2. Pin Assignments

## PIN DESCRIPTION:

$\mathrm{PO}_{0}-\mathrm{PO}_{2}$. I/O Port Lines (inputs/outputs, CMOS compatible). The three lines of Port 0 are programmable as inputs or outputs on a group basis (Figure 3).
P2 ${ }_{0}-\mathrm{P} 2$. $1 / \mathrm{O}$ Port Lines (inputs/outputs, CMOS compatible). The eight lines of Port 2 are programmable as inputs or outputs on a line by line basis (Figure 3).
$\mathrm{P} 3_{1}-\mathrm{P} 3_{3}$. Input Port Lines (inputs, CMOS compatible). The three lines of Port 3 are programmable as digital or analog comparator inputs on a group basis (Figure 3).
XTAL IN, XTAL OUT. Crystal In, Crystal Out (time-base input and output): These pins connect a parallel-resonant crystal ( 12 MHz maximum) or an external single-phase clock ( 12 MHz maximum) to the on-chip clock oscillator and buffer.

## ARCHITECTURE:

Z86C08 architecture is characterized by a flexible I/O scheme, an efficient register and address space structure and a number of ancillary features that are helpful in many applications (Figure 3).
Microcomputer applications demand powerful I/O capabilities. The Z86C08 fulfills this with 14 pins dedicated to input and output. These lines are grouped into three I/O ports which are configurable under software control.
Two basic address spaces are available: program memory and the internal register file. The register file is composed of 124 general purpose 8-bit registers, three l/O port registers, and 15 control and status registers.
To unburden the program from coping with real-time problems two counter/timers with a large number of userselectable modes are offered on-chip.

## ADDRESS SPACES:

Program Memory. The program counter addresses 2 K bytes of program memory space as shown in Figure 4. The first 12 bytes of program memory are reserved for the interrupt vectors. These locations contain six 16 -bit vectors that correspond to the six available interrupts .
Register File. The register file includes three //O port registers, 124 general purpose registers (R4-R127), and 15 control registers (R240-R255). These
registers are assigned the address locations shown in Figure 5.

Instructions can access registers directly or indirectly with an 8 -bit address field. The Z86C08 also allows short 4-bit register addressing using the Register Pointer (one of the control registers). In the 4-bit mode, the register file is divided into eight working register groups, each occupying 16 contiguous locations. The Register Pointer addresses the starting location of the active working-register group (Figure 6).
STACKS. An 8-bit Stack Pointer (R255) is used for the internal stack that resides within the 124 general purpose registers (R4-R127).


Figure 3. Functional Block Diagram

## COUNTER/TIMERS:

The Z86C08 contains two 8-bit programmable counter/ timers ( TO and T 1 ), each driven by its own 6 -bit programmable prescaler. The T1 prescaler can be driven by internal or external clock sources; however, the TO prescaler is driven by the internal clock only.
The 6 -bit prescalers can divide the input frequency of the clock source by any number from 1 to 64 . Each prescaler drives its counter, which decrement the value (1 to 256) that has been loaded into the counter. When the counter reaches the end of count, a timer interrupt request - IRQ4 (T0) or IRQ5 (T1) - is generated.
The counters can be started, stopped, restarted to continue, or restarted from the initial value. The counters can also be programmed to stop upon reaching zero (single pass mode) or to automatically reload the initial value and continue counting (modulo-n continuous mode). The counters, but not the prescalers, can be read at any time without disturbing their value or count mode.
The clock source for T1 is user-definable and can be retriggerable or non-retriggerable, or a gate input for the internal clock.

## I/O PORTS:

The Z86C08 has 14 lines dedicated to input and output. These lines are grouped into three ports and are configurable as input or output. All ports have active pull-ups and pull-downs compatible with CMOS loads.
Port 0 can be programmed on either inputs or outputs. The configuration is shown in Figure 7.
Port 2 bits can be programmed independently as input or output. In addition, Port 2 can be configured to provide open-drain outputs. The configuration is shown in Figure 8. Port 3 lines can be configured as digital inputs, analog inputs, or control lines. In all cases, the direction of these three lines is fixed as inputs.
Port 3 can also provide the following control functions: four external interrupt request signals (IRQ0, IRQ1, IRQ2 and IRQ3) or timer input signal (TIN). The configuration of Port 3 is shown in Figure 9.


Figure 4. Program Memory Map

LOCATION


Figure 5. Register File


Figure 4. Program Memory Map

Figure 5. Register File

## INTERRUPTS:

The Z86C08 allows six different interrupts from five sources: the three Port 3 lines P31-P33, both the rising and falling edge of P32 (AN2), the falling edge of P31 (AN1) and P32 (REF - Figure 9), and the two counter/ timers. These interrupts are both maskable and prioritized. The Interrupt Mask Register globally or individually enables or disables the six interrupt requests. When more than one interrupt is pending, priorities are resolved by a programmable priority encoder that is controlled by the Interrupt Priority register.
All Z86C08 interrupts are vectored through locations in program memory. When an interrupt request is granted, an interrupt machine cycle is entered. This disables all subsequent interrupts, saves the Program Counter and status flags, and branches to the program memory vector location reserved for that interrupt. This memory location and the next byte contain the 16-bit address of the interrupt service routine for that particular interrupt request. Polled interrupt systems are also supported. To accommodate a polled structure, any or all of the interrupt inputs can be masked and the interrupt request register polled to determine which of the interrupt requests needs service. Interrupt sources and corresponding interrupts are shown in Table 2.

## STANDBY MODE:

The Z86C08 has two standby modes which are entered by executing either:

- STOP
- halt

The STOP instruction stops the internal clock and external crystal oscillation; the HALT instruction stops the internal clock but not crystal oscillation.
The STOP mode can be released by two methods. The firstmethodis a RESET of the device by removing Vcc. The second method is if P27 is configured as an input line when the device executes the STOP instruction. A low input condition on P27 releases the STOP mode. Program execution under both conditions begins at location $\% 000 \mathrm{C}(\mathrm{HEX})$. However, when P27 is used to release the STOP mode the I/O port mode registers are not reconfigured to their default power-on conditions. This prevents any I/O, configured as output when the STOP instruction was executed, from glitching to an unknown state.
The HALT mode is released by an interrupt on Port 3 input, a time-out in Timer 0 or Timer 1, or by a RESET of the device. To complete an instruction prior to entering standby mode, use the instructions:

## NOP

## HALT or STOP

Touse the P27 release approach with STOP mode, use the following instructions:

OR P2, \#\% 80
NOP
STOP

## RESET:

Power-On Reset is in the Z86C08.The Z86C08 waits for 50 to $150 \mathrm{~ms}+18$ crystal clocks (Figure 10) while power is on, and then jumps to the starting address $\% 000 \mathrm{C}(\mathrm{HEX})$. The control register Reset value is listed in Table 1.


Figure 7. Z86C08 Port 0 Configuration


Figure 8. Z86C08 Port 2 Configuration

zeacea port 3 conficuration

Figure 9. Z86C08 Port 3 Configuration


Figure 10. Internal Reset Configuration

Table 1. Z86C08 Control Registers
86C08 control registers :


* Not reset after a low on P27 to get out of stop mode

Table 2. Interrupt Types, Sources, and Vectors
$\left.\begin{array}{lll}\hline \text { Source } & \text { Name } & \begin{array}{c}\text { Vector } \\ \text { Location }\end{array} \\ \hline \mathrm{AN2}\left(\mathrm{P3}_{2}\right) \mathrm{IRQ} & \text { Comments }\end{array}\right)$

Figure 10. Internal Reset Configuration

## WATCH DOG TIMER (WDT):

The Watch Dog Timer (WDT) should be refreshed within 15 ms . If not refreshed, then the $\mathrm{Z86C08}$ resets itself.

WDT: 5F(HEX).

## CLOCK:

The on-chip oscillator has a high-gain, parallel-resonant amplifier for connection to a crystal, ceramic resonator, or to any suitable external clock source (XTAL $\mathbb{I N}=$ Input, XTAL OUT = Output).

The crystal source is connected across XTAL IN and XTAL OUT, using the recommended capacitors ( $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ ) from each pin to ground. The specifications for the crystal are as follows:

- AT cut, parallel resonant
- Fundamental type, 12 MHz max
- Series resistance, RS < 100 ohm

The oscillator configuration is shown in Figure 11.


Figure 11. Z86C08 Crystal Input Config.

## PORT 3 COMPARATORS:

The 86C08's port 3 inputs include two analog comparators for added interface flexibility. Interrupts are generated on either edge of comparator2's output, or on the falling edge of comparator 1's output. The block diagram is shown in Figure 9., Comparator outputs may be used for interrupt generation, Port 3 data inputs, or Tin in the case of AN1 (P31). Alternatively, the comparators may be disabled, freeing the reference input (P33) for use as IRQ1 and/or P33 input.

The dual comparator (common inverting terminal) features a single power supply which discontinues power in stop mode. The common voltage range is $0-4 \mathrm{~V}$; the power supply and common mode rejection ratios are 90db and 60 db , respectively. See comparator specifications for details (Page 16).
Typical applications for the on-board comparators include: zero crossing detection, analog-to-digital conversion, voltage scaling, and threshold detection.

## INSTRUCTION SET NOTATION

Addressing Modes. The following notation is used to describe the addressing modes and instruction operations as shown in the instruction summary.
IRR Indirect register pair or indirect working-register pair address
Irr Indirect working-register pair only
X Indexed address
DA Direct address
RA Relative address
IM Immediate
R Register or working-register address
$r \quad$ Working-register address only
IR Indirect-register or indirect working-register address
Ir , Indirect working-register address only
RR Register pair or working register pair address
Symbols. The following symbols are used in describing the instruction set.
dst Destination location or contents
src Source location or contents
cc Condition code (see list)
@ Indirect address prefix
SP . Stack pointer (control registers 254-255)
PC Program counter
FLAGS Flag register (control register 252)
RP Register pointer (control register 253)
IMR Interrupt mask register (control register 251)

Assignment of a value is indicated by the symbol " $\leftarrow$ ". For example,

$$
d s t \leftarrow d s t+\operatorname{src}
$$

indicates that the source data is added to the destination data and the result is stored in the destination location. The notation "addr( $n$ )" is used to refer to bit " $n$ " of a given location. For example,
dst (7)
refers to bit 7 of the destination operand.
Flags. Control Register R252 contains the following six flags:
C Carry flag
z Zero flag
S Signflag
V Overflow flag
D Decimal-adjust flag
H $\quad$ Half-carry flag
Affected flags are indicated by:
$0 \quad$ Cleared to zero
1 Set to one

* Set or cleared according to operation
- Unaffected
$x \quad$ Undefined


## CONDITION CODES

| Value | Mnemonic | Meaning | Flags Set |
| :---: | :---: | :---: | :---: |
| 1000 |  | Always true | - |
| 0111 | C | Carry | $C=1$ |
| 1111 | NC | No carry | $C=0$ |
| 0110 | Z | Zero | $Z=1$ |
| 1110 | NZ | Not zero | $Z=0$ |
| 1101 | PL | Plus | $\mathrm{S}=0$ |
| 0101 | MI | Minus | $S=1$ |
| 0100 | OV | Overflow | $V=1$ |
| 1100 | NOV | No overflow | $V=0$ |
| 0110 | EQ | Equal | $Z=1$ |
| 1110 | NE | Not equal | $Z=0$ |
| 1001 | GE | Greater than or equal | $(\mathrm{SXOR} V)=0$ |
| 0001 | LT | Less than | $(S X O R V)=1$ |
| 1010 | GT | Greater than | $[Z O R(S X O R V)]=0$ |
| 0010 | LE | Less than or equal | $[Z O R(S X O R V)]=1$ |
| 1111 | UGE | Unsigned greater than or equal | $C=0$ |
| 0111 | ULT | Unsigned less than | $C=1$. |
| 1011 | UGT | Unsigned greater than | $(C=0$ AND $Z=0)=1$ |
| 0011 | ULE | Unsigned less than or equal | $(C O R Z)=1$ |
| 0000 |  | Never true | - |



Figure 12. Instruction Formats

## INSTRUCTION SUMMARY

| Instruction and Operation | Addr Mode | Opcode | Flags Affected |
| :---: | :---: | :---: | :---: |
|  | dst src | (Hex) | CZSVDH |
| ADC dst,src $d s t \leftarrow d s t+\operatorname{src}+C$ | (Note 1) | $1 \square$ | * * * 0 * |
| ADD dst,src $d s t \leftarrow d s t+$ src | (Note 1) | $0 \square$ | * * * * 0 * |
| AND dst,src <br> dst $\leftarrow$ dst AND src | (Note 1) | $5 \square$ | -**0-- |
| CALL dst $\begin{aligned} & \mathrm{SP} \leftarrow \mathrm{SP}-2 \\ & @ \mathrm{SP} \leftarrow \mathrm{PC} ; \mathrm{PC} \leftarrow \mathrm{dst} \end{aligned}$ | DA <br> IRR | $\begin{aligned} & \text { D6 } \\ & \text { D4 } \end{aligned}$ | - - - - - |
| $\begin{aligned} & \text { CCF } \\ & \mathrm{C} \leftarrow \text { NOT } \mathrm{C} \end{aligned}$ |  | EF | * - - - - |
| CLR dst $\mathrm{dst} \leftarrow 0$ | $\begin{aligned} & \mathrm{R} \\ & \mathrm{IR} \end{aligned}$ | $\begin{aligned} & \text { B0 } \\ & \text { B1 } \end{aligned}$ | - - - - - |
| $\begin{aligned} & \text { COM dst } \\ & \text { dst } \leftarrow \text { NOT dst } \end{aligned}$ | $\begin{gathered} R \\ \mathbb{R} \end{gathered}$ | $\begin{aligned} & 60 \\ & 61 \end{aligned}$ | -**0-- |
| $\begin{aligned} & \text { CP dst, src } \\ & \text { dst - src } \end{aligned}$ | (Note 1) | A■ | * ***-- |
| DA dst $\mathrm{dst} \leftarrow \mathrm{DA} d \mathrm{st}$ | $\begin{gathered} R \\ \text { IR } \end{gathered}$ | $\begin{aligned} & 40 \\ & 41 \end{aligned}$ | $* * * X--$ |


| Instruction and Operation | Addr Mode |  | Opcode Byte (Hex) | Flags Affected <br> C Z S V D H |
| :---: | :---: | :---: | :---: | :---: |
|  | dst | src |  |  |
| DEC dst <br> dst $\leftarrow$ dst -1 | $\begin{gathered} R \\ \mathrm{R} \end{gathered}$ |  | $\begin{aligned} & 00 \\ & 01 \end{aligned}$ | $-* * *--$ |
| DECW dst <br> dst $\leftarrow$ dst -1 | $\begin{aligned} & R R \\ & \mathbb{R} \end{aligned}$ |  | $\begin{aligned} & 80 \\ & 81 \end{aligned}$ | $-* * *--$ |
| DI $\operatorname{IMR}(7) \leftarrow 0$ |  |  | 8F | - - - |
| $\begin{aligned} & \text { DJNZ } r \text {,dst } \\ & r \leftarrow r-1 . \\ & \text { if } r \neq 0 \\ & \quad P C \leftarrow P C+d s t \\ & \text { Range }:+127,-128 \end{aligned}$ | RA |  | $\begin{gathered} \mathrm{rA} \\ \mathrm{r}=0-\mathrm{F} \end{gathered}$ |  |
| $\begin{aligned} & \operatorname{EI} \\ & \operatorname{IMR}(7) \leftarrow 1 \end{aligned}$ |  |  | 9 F | - - - - - |
| HALT |  |  | 7F |  |
| $\begin{aligned} & \text { INC dst } \\ & \mathrm{dst} \leftarrow \mathrm{dst}+1 \end{aligned}$ | $r$ <br> R IR |  | $\begin{gathered} r \mathrm{E} \\ \mathrm{r}=0-\mathrm{F} \\ 20 \\ 21 \end{gathered}$ | $-* * *--$ |
| INCW dst <br> $d s t \leftarrow d s t+1$ | $\begin{aligned} & \text { RR } \\ & \text { IR } \end{aligned}$ |  | $\begin{aligned} & \text { A0 } \\ & \text { A1 } \end{aligned}$ | $-* * *--$ |



## OPCODE MAP




R242 T1
COUNTER TIMER 1 REGISTER
(F2H; Read/Write)

| $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{~A}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

T, INITIAL VALUE (WHEN WRITTEN) RANGE 1256 DECIMAL 0100 HEX
T, CURRENT VALUE (WHEN READ)

## R245 PREO <br> PRESCALER 0 REGISTER

(F5H; Write Only)



R246 P2M
PORT 2 MODE REGISTER
(F6H; Write Only)

| $D_{7}$ | $D_{6}$ | $D_{5}$ | $D_{4}$ | $D_{3}$ | $D_{2}$ | $D_{1}$ | $D_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

$\mathrm{P}_{2}-\mathrm{P} 2, \mathrm{H}$ O DEFINITION 0 DEFINES BIT AS OUTPUT
1 DEFINES BIT AS INPUT

R243 PRE1
PRESCALER 1 REGISTER
( $\mathrm{F}_{\mathrm{H}}$; Write Only)

| $D_{7}$ | $D_{6}$ | $D_{5}$ | $D_{4}$ | $D_{3}$ | $D_{2}$ | $D_{1}$ | $D_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |



R247 P3M
PORT 3 MODE REGISTER (F7H; Write Only)

| $D_{7}$ | $D_{6}$ | $D_{5}$ | $D_{4}$ | $D_{3}$ | $D_{2}$ | $D_{1}$ | $D_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

R244 T0
COUNTER/TIMER 0 REGISTER
(F4H: Read/Write)

| $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

TiNITIAL VALUE (WHEN WRITTEN)
(RANGE: 1256 DECIMAL 01 00 HEX) (RANGE: 1256 DECIMAL 0100 HEX)
$\mathrm{T}_{0}$ CURRENT VALUE (WHEN READ)

NOTE: All "don't care" bits return a "1" when read.

Figure 16 Control Registers

R248 P01M
PORT 0 AND 1 MODE REGISTER
(F8H: Write Only)


R252 FLAGS
FLAG REGISTER
( $\mathrm{FC}_{\mathrm{H}}$ : Read/Write)

| $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |



## R249 IPR

INTERRUPT PRIORITY REGISTER
(F9H; Write Only)


R253 RP REGISTER POINTER
(FDH; Read/Write)

| $D_{1}$ | $D_{6}$ | $D_{5}$ | $D_{4}$ | $D_{3}$ | $D_{2}$ | $D_{1}$ | $D_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |



R255 SPL STACK POINTER (FFH: Read/Write)

$$
\begin{array}{|l|l|l|l|l|l|l|l|}
\hline \mathrm{D}_{1} & \mathrm{D}_{6} & \mathrm{D}_{5} & \mathrm{C}_{4} & \mathrm{D}_{3} & \mathrm{D}_{2} & \mathrm{D}_{1} & \mathrm{D}_{0} \\
\hline
\end{array}
$$

R251 IMR
INTERRUPT MASK REGISTER
( $\mathrm{FB}_{\mathrm{H}}$ : Read/Write)


Figure 16 Control Registers (Continued)

## ABSOLUTE MAXIMUM RATINGS

Voltages on all pins with respect
to GND
-0.3 V to +7.0 V
Operating Ambient
Temperature
See Ordering Information
Storage Temperature

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## STANDARD TEST CONDITIONS

The DC characteristics listed below apply for the following standard test conditions, unless otherwise noted. All voltages are referenced to GND. Positive current flows into the referenced pin (Figure 13).
Standard conditions are as follows:

```
- 4.5 V < Vcc <_+5.5 V
■ GND \(=0 \mathrm{~V}\)
- \(0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant+70^{\circ} \mathrm{C}\)
```



Figure 13 Test Load 1

| DC CHARACTERISTICS |  | $V_{c c}=5.0 \mathrm{~V}+10 \%$ | $0^{\circ}$ to $70^{\circ} \mathrm{C}$ |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Symbol | Parameter | Min | Typ | Max | Unit | Condition |


| $\mathrm{V}_{\mathrm{CH}}$ | Clock Input High Voltage | $\mathrm{V}_{\mathrm{cc}}-0.2$ | $\mathrm{V}_{\mathrm{cc}}$ | V | Driven by external CG |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {cL }}$ | Clock Input Low Voltage | -0.3 | $\mathrm{V}_{\text {ss }}+0.2$ | V | Driven by External CG |
| $\mathrm{V}_{\mathrm{H}}$ | Input High Voltage | $\mathrm{Vcc}^{-0.2}$ | $\mathrm{V}_{\mathrm{cc}}$ | V |  |
| $\mathrm{V}_{\text {LL }}$ | Input Low Voltage | -0.3 | $\mathrm{V}_{\text {ss }}+0.2$ | V |  |
| $\mathrm{V}_{\text {RH }}$ | RESET Input High Voltage | $\mathrm{Vcc}_{\text {c }}-0.2$ | $\mathrm{V}_{\mathrm{cc}}$ | V |  |
| $\mathrm{V}_{\text {RL }}$ | RESET Input Low Voltage | -0.3 | $\mathrm{V}_{\text {ss }}+0.2$ | V |  |
| $\mathrm{V}_{\text {OH }}$ | Output High Voltage | $\mathrm{V}_{\mathrm{cc}}-0.4$ |  | V | $\mathrm{I}_{\mathrm{OH}}=-2.0 \mathrm{~mA}$ |
| $\mathrm{V}_{\text {OL1 }}$ | Output Low Voltage |  | 0.4 | V | $\mathrm{I}_{\mathrm{OL}}=+4.0 \mathrm{~mA}$ |
| $V_{\text {OL2 }}$ | Output Low Voltage |  | 0.8 | V | $\mathrm{I}_{\mathrm{OL}}=+12 \mathrm{~mA}, 3$ pins max. |




Figure 14. Additional Timing

## AC CHARACTERISTICS

| Number | Symbol | Parameter | Min | Max | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | TpC | Input Clock Period | 125 | 100,000 | 1 |
| 2 | TrC, TfC | Clock Input Rise and Fall Times |  | 25 | 1 |
| 3 | TwC | Input Clock Width | 37 |  | 1 |
| 4 | TwTinL | Timer Input Low Width | 100 |  | 2 |
| 5 | TwTinH | Timer Input High Width | 3 TpC |  | 2 |
| 6 | TpTin | Timer Input Period | 8TpC |  | 2 |
| 7 | TrTin,TfTin | Timer Input Rise and Fall Times |  | 100 | 2 |
| 8 A | TwiL | Int. Resquest Input Low Time | 100 |  | 2,4 |
| 9 | TwiH | Int. Request Input High Time | 3 TpC |  | 2,3 |

1. Clock timing references use $V_{c c}$ for a logic " 1 " and $V_{s s}$ for logic " 0 ".
2. Timing references use $\mathrm{V}_{\mathrm{cc}}$ for a logic " 1 " and $\mathrm{V}_{\mathrm{ss}}$ for a logic " 0 ".
3. Interupt request via P31-P33
4. Interrupt request via P31-P33
*Units in nanoseconds (ns)

PRELIMINARY Z86C08 COMPARATOR SPECIFICATIONS

|  | CASE 1 | CASE 2 | CASE 3 | CASE 4 | CASE 5 |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \mathrm{VDD}=2.5 \mathrm{~V} \\ & \text { Temp }=40 \mathrm{C}^{\circ} \end{aligned}$ | $\begin{aligned} & \mathrm{VDD}=2.5 \mathrm{~V} \\ & \text { Temp }=85 \mathrm{C}^{\circ} \end{aligned}$ | $\begin{aligned} \mathrm{VDD} & =5.5 \mathrm{~V} \\ \text { Temp } & =40 \mathrm{C}^{\circ} \end{aligned}$ | $\begin{aligned} & \mathrm{VDD}=5.5 \mathrm{~V} \\ & \text { Temp }=85 \mathrm{C}^{\circ} \end{aligned}$ | $\begin{gathered} \hline \mathrm{VDD}=5.0 \mathrm{~V} \\ \text { Temp }=27 \mathrm{C}^{\circ} \end{gathered}$ |
| Offset Voltage (mv) Open Loop Gain (db) | $\begin{aligned} +50 & \text { (est) } \\ 60 & \text { (min) } \end{aligned}$ | $\begin{aligned} & +50 \text { (est) } \\ & 60 \text { (min) } \end{aligned}$ | $\begin{array}{cc} +50 & \text { (est) } \\ 60 & \text { (min) } \end{array}$ | $\begin{aligned} & +50 \text { (est) } \\ & 60 \text { (min) } \end{aligned}$ | $\begin{aligned} & +25 \text { (typ) } \\ & 75 \text { (typ) } \end{aligned}$ |
| CMRR (db) | 60 (est) | 60 (est) | 60 (est) | 60 (est) | 70 (typ) |
| PSRR (db) | 70 (est) | 70 (est) | 70 (est) | 70 (est) | 80 (typ) |
| Internal <br> Delay Time (us) <br> Overdrive (mv) | $\begin{aligned} & 15 \text { (max) } \\ & +300 \end{aligned}$ | $\begin{aligned} & 15 \text { (max) } \\ & -+300 \end{aligned}$ | $\begin{aligned} & 1 .(\max ) \\ & +300 \end{aligned}$ | $\begin{aligned} & 1.0(\max ) \\ & +300 \end{aligned}$ | $\begin{aligned} & 0.1 \text { (typ) } \\ & +300 \end{aligned}$ |
| CMR ( + ) | 2.0 (max) | 2.0 (max) | 4.5 (max) | 4.5 (max) | 4.0 (max) |
| CMR (-) | 0 (min) | 0 (min) | 0 (min) | 0 (min) | 0 (min) |
| $\begin{aligned} & \mathrm{I}_{\text {Bias }} \text { (ma) } \\ & \text { Power (mw) } \end{aligned}$ | $\begin{aligned} & 0.1(\max ) \\ & 0.25 \end{aligned}$ | $\begin{gathered} 0.1(\max ) \\ 0.25 \end{gathered}$ | $1.0(\mathrm{max})$ | $\begin{aligned} & 1.0(\max ) \\ & 4.125 \end{aligned}$ | $\begin{aligned} & 0.2 \text { (typ) } \\ & 1.25 \end{aligned}$ |
| Power Down | Yes | Yes | Yes | Yes | Yes |

## ORDERING INFORMATION

## Z86C08 CMOS Microcontroller <br> Z86C0808PSC 8MHz <br> Z86C0812PSC 12MHz

## Codes

First letter is for package; second letter is for temperature.
$C=$ Ceramic DIP
$P=$ Plastic DIP
$L=$ Ceramic LCC
$V=$ Plastic PCC

R = Protopack
$T$ = Low Profile Protopack
DIP = Dual-In-Line Package
LCC = Leadless Chip Carrier
PCC = Plastic Chip Carrier (Leaded)
TEMPERATURE
FLOW
$\mathrm{S}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$\mathrm{E}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
$B=883$ Class B
$\mathrm{M}^{*}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$J=$ JAN 38510 Class B

Example: PS is a plastic $\mathrm{DIP}, 0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$.

## PACKAGE DIMENSIONS



## 18-Pin Plastic Package

NOTE: Package dimensions are given in inches. To convert to millimeters, multiply by 25.4 :

# Z86C00／C10／C20 CMOS $Z 8^{\circledR}$ MCU 

## FEATURES

田 Complete microcomputer， $2 \mathrm{~K}(86 \mathrm{C} 00)$ ， $4 \mathrm{~K}(86 \mathrm{C} 10)$ ，or 8 K （86C20）bytes of ROM， 124 bytes of RAM，and 22 I／O lines．

图 144－byte register file，including 124 general－purpose registers，four $1 / O$ port registers，and 14 status and control registers．
（0）Average instruction execution time of 1.5 us， maximum of 2.8 us．

Vectored，priority interrupts for 1／O and counter／timers．

图 Two programmable 8－bit counter／timers，each with a 6－bit programmable prescaler．
$\square$ Register Pointer so that short，fast instructions can access any of nine working－register groups in 1.0 us．
$\square$ On－chip oscillator which accepts crystal，external clock drive，LC，ceramic resonator．
$\square$ Standby modes－－Halt and Stop．
는 Single +5 V power supply -- all pins TTL－ compatible．

图 12 MHz ．

图 CMOS process．

## GENERAL DESCRIPTION

Z86C10／C20 microcomputer（Figures 1 and 2）introduces a new level of sophistication to single－chip architecture． Compared to earlier single－chip microcomputers，the

Z86C10／C20 offers faster execution；more efficient use of memory；more sophisticated interrupt，input／output and bit－manipulation capabilities；and easier system expansion．


Figure 1．Pin Functions


Figure 2．Pin Assignments

## PIN DESCRIPTIONS

$\overline{\mathbf{D S}}$. Data Strobe (output, active Low). Data Strobe is activated once for each memory transfer.
 (bidirectional, TTL-compatible). These 22 I/O lines are grouped in four ports that can be configured under program control for I/O.
$\overline{\text { RESET. Reset (input, active Low). } \overline{\text { RESET }} \text { initializes the }}$ MCU. When RESET is deactivated, program execution begins from internal program location $000 \mathrm{C}_{\mathrm{H}}$.

XTAL1, XTAL2. Crystal 1, Crystal 2 (time-base input and output). These pins connect a parallel-resonant crystal to the on-chip clock oscillator and buffer.

## ARCHITECTURE

The MCU's architecture is characterized by a flexible I/O scheme, an efficient register and address space structure, and a number of ancillary features that are helpful in many applications. (Figure 3).

Microcomputer applications demand powerful I/O capabilities. The MCU fulfills this with 22 pins dedicated to input and output. These lines are grouped in four ports and are configurable under software control to provide timing, status signals, and parallel I/O.

Two basic internal address spaces are available to support this wide range of configurations: program memory and the register file. The 144 -byte random-access register file is composed of 124 general-purpose registers, four I/O port registers, and 14 control and status registers.

To unburden the program from coping with real-time problems such as counting/timing, two counter/timers with a large number of user-selectable modes are offered on-chip.


Figure 3. Functional Block Diagram

## STANDBY MODE

The Z86C00/C10/C20's standby modes are:

- Stop
- Halt

The Stop instruction stops the internal clock and clock oscillation; the Halt instruction stops the internal clock but not clock oscillation.

A reset input releases the standby mode.
To complete an instruction prior to entering standby mode, use the instructions:

LD TMR, \#00
NOP
STOP or HALT

## ADDRESS SPACES

Program Memory. The 16-bit program counter addresses 4 K or 8 K bytes of program memory space as shown in Figure 4.

The first 12 bytes of program memory are reserved for the interrupt vectors. These locations contain three 16 -bit vectors that correspond to the three available interrupts.
Register File. The 144-byte register file includes four I/O port registers ( $R_{0}-R_{3}$ ), 124 general-purpose registers $\left(R_{4}-R_{127}\right)$ and 15 control and status registers $\left(R_{241}-R_{255}\right)$. These registers are assigned the address locations shown in Figure 5.

Instructions can access registers directly or indirectly with an 8 -bit address field. The MCU also allows short 4-bit register addressing using the Register Pointer (one of the control registers). In the 4-bit mode, the register file is divided into nine working-register groups, each occupying 16 contiguous locations (Figure 6). The Register Pointer addresses the starting location of the active working-register group.
Stacks. An 8-bit Stack Pointer $\left(R_{255}\right)$ is used for the internal stack that resides within the 124 general-purpose registers ( $R_{4}-R_{127}$ ).


Figure 4. Program Memory Map

Figure 5. Register File


Figure 6. Register Pointer

## COUNTER/TIMERS

The MCU contains two 8 -bit programmable counter/timers ( $T_{0}$ and $T_{1}$ ), each driven by its own 6 -bit programmable prescaler. The $T_{1}$ prescaler can be driven by internal or external clock sources; however, the $T_{0}$ prescaler is driven by the internal clock only.
The 6 -bit prescalers can divide the input frequency of the clock source by any number from 1 to 64 . Each prescaler drives its counter, which decrements the value ( 1 to 256) that has been loaded into the counter. When the counter reaches the end of count, a timer interrupt request- $\mathrm{RQ}_{4}\left(\mathrm{~T}_{0}\right)$ or $\mathrm{IRQ}_{5}\left(\mathrm{~T}_{1}\right)$-is generated.

The counters can be started, stopped, restarted to continue, or restarted from the initial value. The counters can also be programmed to stop upon reaching zero (single-pass
mode) or to automatically reload the initial value and continue counting (modulo-n continuous mode). The counters, but not the prescalers, can be read any time without disturbing their value or count mode.

The clock source for $T_{1}$ is user-definable and can be the internal microprocessor clock divided by four, or an external signal input via Port 3. The Timer Mode register configures the external timer input as an external clock , a trigger input that can be retriggerable or non-retriggerable, or as a gate input for the internal clock. The counter/timers can be programmably cascaded by connecting the $T_{0}$ output to the input of $T_{1}$. Port 3 line $\mathrm{P}_{6}$ also serves as a timer output (Tout) through which $T_{0}, T_{1}$ or the internal clock can be output.

## I/O PORTS

The MCU has 22 lines dedicated to input and output grouped in four ports. Under software control, the ports can be programmed to provide address outputs, timing, status signals, and parallel I/O. All ports have active pull-ups and pull-downs compatible with TTL loads.
Port 0 can be programmed as an I/O port.
Port 1 can be programmed as a byte I/O port.

Port 2 can be programmed independently as input or output and is always available for $1 / O$ operations. In addition, Port 2 can be configured to provide open-drain outputs.

Port 3 can be configured as $1 / O$ or control lines. $\mathrm{P}_{1}$ is a general purpose input or can be used for an external interrupt request signal $\left(\mathrm{IRQ}_{2}\right) . \mathrm{P}_{5}$ and $\mathrm{P}_{6}$ are general purpose outputs. $\mathrm{P} 3_{6}$ is also used for timer input ( $\mathrm{T}_{\text {IN }}$ ) and output ( TOUT ) signals.

## INTERRUPTS

The MCU allows three different interrupts from three sources, the Port 3 line $\mathrm{P}_{1}$ and the two counter/timers. These interrupts are both maskable and prioritized. The Interrupt Mask register globally or individually enables or disables the three interrupt requests. When more than one interrupt is pending, priorities are resolved by a programmable priority encoder that is controlled by the Interrupt Priority register.
All interrupts are vectored. When an interrupt request is granted, an interrupt machine cycle is entered. This disables
all subsequent interrupts, saves the Program Counter and status flags, and branches to the program memory vector locations reserved for that interrupt. This memory location and the next byte contain the 16 -bit address of the interrupt service routine for that particular interrupt request.

Polled interrupt systems are also supported. To accommodate a polled structure, any or all of the interrupt inputs can be masked and the Interrupt Request register polled to determine which of the interrupt requests needs service.

## CLOCK

The on-chip oscillator has a high-gain parallel-resonant amplifier for connection to a crystal or to any suitable external clock source (XTAL1 $=$ Input, XTAL2 $=$ Output).
Crystal source is connected across XTAL1 and XTAL2 using the recommended capacitors ( $\mathrm{C} 1 \leqslant 15 \mathrm{pf}$ ) from each pin to ground. The specifications are as follows:

- AT cut, parallel resonant


## ■ Fundamental type, 16 MHz maximum.

- Series resistance, $\mathrm{Rs} \leqslant 100 \mathrm{n}$


## INSTRUCTION SET NOTATION

Addressing Modes. The following notation is used to describe the addressing modes and instruction operations as shown in the instruction summary.

| IRR | Indirect register pair or indirect working-register <br> pair address |
| :--- | :--- |
| Irr | Indirect working-register pair only <br> X |
| Indexed address |  |
| DA | Direct address |
| RA | Relative address |
| IM | Immediate |
| R | Register or working-register address |
| r | Working-register address only |
| IR | Indirect-register or indirect working-register <br> address |
| Ir | Indirect working-register address only |
| RR | Register pair or working register pair address |

Symbols. The following symbols are used in describing the instruction set.
dst Destination location or contents
src Source location or contents
cc Condition code (see list)
@ Indirect address prefix
SP Stack pointer (control registers 254-255)
PC Program counter
FLAGS Flag register (control register 252)
RP Register pointer (control register 253)
IMR Interrupt mask register (control register 251)

Assignment of a value is indicated by the symbol " $\leftarrow$ ". For example,

$$
d s t \leftarrow d s t+\operatorname{src}
$$

indicates that the source data is added to the destination data and the result is stored in the destination location. The notation "addr( $(\mathrm{n})$ " is used to refer to bit " n " of a given location. For example,

$$
\operatorname{dst}(7)
$$

refers to bit 7 of the destination operand.
Flags. Control Register R252 contains the following six flags:

| C | Carry flag |
| :--- | :--- |
| Z | Zero flag |
| S | Sign flag |
| V | Overflow flag |
| D | Decimal-adjust flag |
| H | Half-carry flag |

Affected flags are indicated by:
$0 \quad$ Cleared to zero
1 Set to one

* Set or cleared according to operation
- Unaffected
$x \quad$ Undefined

CONDITION CODES

| Value | Mnemonic | Meaning | Flags Set |
| :---: | :---: | :---: | :---: |
| 1000 |  | Always true | - |
| 0111 | C | Carry | $C=1$ |
| 1111 | NC | No carry | $C=0$ |
| 0110 | z | Zero | $Z=1$ |
| 1110 | NZ | Not zero | $\mathrm{Z}=0$ |
| . 1101 | PL | Plus | $\mathrm{S}=0$ |
| 0101 | MI | Minus | $S=1$ |
| 0100 | OV | Overilow | $V=1$ |
| 1100 | NOV | No overflow | $V=0$ |
| 0110 | EQ | Equal | $\mathrm{Z}=1$ |
| 1110 | NE | Not equal | $\mathrm{Z}=0$ |
| 1001 | GE | Greater than or equal | $(S X O R V)=0$ |
| 0001 | LT | Less than | $(S X O R V)=1$ |
| 1010 | GT | Greater than | $[Z O R(S X O R V)]=0$ |
| 0010 | LE | Less than or equal | $[\mathrm{ZOR}(\mathrm{SXOR})$ ] $=1$ |
| 1111 | UGE | Unsigned greater than or equal | $\mathrm{C}=0$ |
| 0111 | ULT | Unsigned less than | $C=1$ |
| 1011 | UGT | Unsigned greater than | $(\mathrm{C}=0 \cdot \mathrm{ANDZ}=0)=1$ |
| 0011 | ULE | Unsigned less than or equal | $(C O R Z)=1$ |
| 0000 |  | Never true | - |



Figure 7. Instruction Formats

INSTRUCTION SUMMARY

| Instruction and Operation | Addr Mode | Opcode | Flags Affected |
| :---: | :---: | :---: | :---: |
|  | dst src | (Hex) | C Z SVDH |
| ADC dst,src $\mathrm{dst} \leftarrow \mathrm{dst}+\mathrm{src}+\mathrm{C}$ | (Note 1) | 1■ | * $\%$ * $\quad 0$ \% |
| ADD dst,src dst $\leftarrow$ dst + src | (Note 1) | $0 \square$ | **** 0 * |
| AND dst,src dst $\leftarrow$ dst AND src | (Note 1) | $5 \square$ | -** 0 - - |
| CALL dst $\begin{aligned} & \mathrm{SP} \leftarrow \mathrm{SP}-2 \\ & @ \mathrm{SP} \leftarrow \mathrm{PC} ; \mathrm{PC} \leftarrow \mathrm{dst} \end{aligned}$ | $\begin{aligned} & \text { DA } \\ & \text { IRR } \end{aligned}$ | $\begin{aligned} & \text { D6 } \\ & \text { D4 } \end{aligned}$ | - - ー - - |
| $\begin{aligned} & \text { CCF } \\ & \mathrm{C} \leftarrow \mathrm{NOTC} \end{aligned}$ |  | EF | * - - - - |
| CLR dst <br> $\mathrm{dst} \leftarrow 0$ | $\begin{gathered} \mathrm{R} \\ \mathrm{IR} \end{gathered}$ | $\begin{aligned} & \text { B0 } \\ & \text { B1 } \end{aligned}$ | - - - - - |
| COM dst dst $\leftarrow$ NOT dst | $\begin{aligned} & \mathrm{R} \\ & \mathbb{R} \end{aligned}$ | $\begin{aligned} & 60 \\ & 61 \end{aligned}$ | -** $0--$ |


| Instruction and Operation | Addr Mode | Opcode Byte (Hex) | Flags Affected |
| :---: | :---: | :---: | :---: |
|  | dst src |  | C Z SVDH |
| $\begin{aligned} & \text { CP dst,src } \\ & \text { dst }-\mathrm{src} \end{aligned}$ | (Note 1) | A $\square$ | $\pm \pm \pm$ - - |
| DA dst dst $\leftarrow$ DA dst | $\begin{aligned} & \hline R \\ & \mathrm{IR} \end{aligned}$ | $\begin{aligned} & 40 \\ & 41 \end{aligned}$ | $* * * X--$ |
| DEC dst <br> dst $\leftarrow$ dst -1 | $\begin{aligned} & R \\ & \mathrm{R} \end{aligned}$ | $\begin{aligned} & 00 \\ & 01 \end{aligned}$ | -***-- |
| DECW dst <br> dst $\leftarrow$ dst -1 | $\begin{aligned} & \mathrm{RR} \\ & \mathrm{IR} \end{aligned}$ | $\begin{aligned} & 80 \\ & 81 \end{aligned}$ | - * * * - - |
| DI $\operatorname{IMR}(7) \leftarrow 0$ |  | 8F | - - - - |
| ```DJNZ r,dst r}\leftarrowr- if r\not=0 PC}\leftarrowPC+ds Range: + 127, - 128``` | RA | $\begin{gathered} r A \\ r=0-F \end{gathered}$ | $------$ |

INSTRUCTION SUMMARY (Continued)


R244 T0
COUNTER/TIMER O REGISTER
(F4H; Read/Write)

| $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ |
| :--- | :--- |

To INITIAL VALUE (WHEN WRITTEN)
To CURRENT VALUE (WHEN READ)

R241 TMR
TIMER MODE REGISTER
( $\mathrm{F} 1_{\mathrm{H}}$; Read/Write)

| $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

NOT USut MODES
 INTERNAL CLOCK OUT $=11$
EXTERNAL CLOCKINPUT MODES $\begin{aligned} \text { GATE NPUT } & =01 \\ \text { TRIGGE IPUT } & =10\end{aligned}$ TRIGGERINPUT
$=$ (NON-RETIGGERABLET $=1$ (RETRIGGERABLE)

R245 PRE0 PRESCALER 0 REGISTER (F5H; Write Only) | $D_{7}$ | $D_{6}$ | $D_{5}$ | $D_{4}$ | $D_{3}$ | $D_{2}$ | $D_{1}$ | $D_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

$0=$ NO FUNCTION $1=\operatorname{LOAD} T_{0}$
$0=$ DISABLE TO COUNT $1=$ ENABLET0 COUNT $0=$ NO FUNCTION

LOAD
$0=$ DISABLE T, COUNT

R242 T1
COUNTER TIMER 1 REGISTER
(F2H; Read/Write)

| $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |



## R243 PRE 1

PRESCALER 1 REGISTER
(F3H; Write Only)

| $\mathrm{D}_{7}$ | $D_{6}$ | $D_{5}$ | $D_{4}$ | $D_{3}$ | $D_{2}$ | $D_{1}$ | $D_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

COUNT MODE
$0=T_{1}$ SINGLE.PASS
$1=T$, MODULO.N
CLOCK SOURCE
$1=\mathrm{T}_{1}$ INTERNAL
$=T_{1}$ EXTERNAL TIMING INPUT
(TIN) MODE
PRESCALER MODULO
(RANGE: 1-64 DECIMAL
01-00 HEX)

R247 P3M
PORT 3 MODE REGISTER
(F7H; Write Only)

| $\mathrm{D}_{7}$ | $D_{6}$ | $D_{5}$ | $D_{4}$ | $D_{3}$ | $D_{2}$ | $D_{1}$ | $D_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

R246 P2M
PORT 2 MODE REGISTER
(F6H; Write Only)

| $D_{7}$ | $D_{6}$ |
| :--- | :--- |

$\mathrm{P}_{0}$ - P 2 , $1 / \mathrm{O}$ DEFINITION 0 DEFINES BIT AS OUTPUT
1 DEFINES BIT AS INPUT


Figure 11. Control Registers

R248 P01M
PORT 0 AND 1 MODE REGISTER
( $\mathrm{F}_{8} \mathrm{H}$; Write Only)


R249 IPR
INTERRUPT PRIORITY REGISTER
( $\mathrm{F9}_{\mathrm{H}}$; Write Only)


R250 IRQ
INTERRUPT REQUEST REGISTER
( FA $_{H}$; Read/Write)


## R251 IMR

## INTERRUPT MASK REGISTER

( $\mathrm{FBH}_{\mathrm{H}}$; Read/Write)


R252 FLAGS
FLAG REGISTER
( $\mathrm{FCH}_{\mathrm{H}}$; Read/Write)



R253 RP
REGISTER POINTER
(FDH; Read/Write)


Figure 11. Control Registers (Continued)

## OPCODE MAP



[^8]
## ABSOLUTE MAXIMUM RATINGS

Voltages on all pins with respect
to GND $\qquad$ Operating Ambient
Temperature $\qquad$ .See Ordering Information
Storage Temperature . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## STANDARD TEST CONDITIONS

The DC characteristics listed below apply for the following standard test conditions, unless otherwise noted. All voltages are referenced to GND. Positive current flows into the referenced pin.

Standard conditions are as follows:

- $+4.5 \leq \mathrm{Vcc} \leq+5.5$


Figure 12. Test Load 1

## DC CHARACTERISTICS

| Symbol | Parameter |  | Min | Typ | Max | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CH}}$ | Clock Input High Voltage |  | 3.8 |  | $V_{\text {CC }}$ | V | Driven by External Clock Generator |
| $V_{C L}$ | Clock Input Low Voltage |  | $-0.3$ |  | 0.8 | V | Driven by External Clock Generator |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2.0 |  | $\mathrm{V}_{\mathrm{CC}}$ | V |  |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  | $-0.3$ |  | 0.8 | V |  |
| $V_{\text {RH }}$ | Reset Input High Voltage |  | 3.8 |  | $V_{\text {CC }}$ | V |  |
| $V_{\text {RL }}$ | Reset Input Low Voltage |  | $-0.3$ |  | 0.8 | V |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage |  | 2.4 |  |  | V | $\mathrm{I}_{\mathrm{OH}}=-250 \mu \mathrm{~A}$ |
| $\mathrm{v}_{\mathrm{OH}}$ | Output High Voltage |  | VCC -100 |  |  | V | $\mathrm{l} \mathrm{OH}=-100 \mu \mathrm{~A}$ |
| VOL | Output Low Voltage |  |  |  | 0.4 | V | $\mathrm{I}_{\mathrm{OL}}=+2.0 \mathrm{~mA}$ |
| IIL | Input Leakage |  | -10 |  | 10 | $\mu \mathrm{A}$ | $0 \mathrm{~V} \leqslant \mathrm{~V}_{1 \mathrm{~N}} \leqslant+5.25 \mathrm{~V}$ |
| IOL | Output Leakage | 1 | -10 |  | 10 | $\mu \mathrm{A}$ | $0 \mathrm{~V} \leqslant \mathrm{~V}_{1 \mathrm{~N}} \leqslant+5.25 \mathrm{~V}$ |
| $1 \mathrm{I}_{\mathrm{R}}$ | Reset Input Current |  |  |  | -50 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=+5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{RL}}=0 \mathrm{~V}$ |
| Icc | Supply Current |  |  |  | 2 | mA | All outputs and I/O pins floating |
| ${ }^{\prime} \mathrm{CC}_{1}$ | Standby Current |  |  | 5 |  | mA | Halt Mode |
| $\mathrm{ICC}_{2}$ | Standby Current |  |  |  | 10 | $\mu \mathrm{A}$ | Stop Mode |

## NOTE:

lcc2 low power requires loading TMR (\%F1)
with any value prior to stop execution.
Use sequence:
LD TMR, \#\%00.
NOP
STOP


Figure 14. Additional Timing

## AC CHARACTERISTICS

Additional Timing Table

|  |  |  | Z86C10 |  | Max |
| :---: | :--- | :--- | :---: | :---: | :---: |
| Number | Symbol | Parameter | Min | Max | Notes* |
| 1 | TpC | Input Clock Period | $\mathbf{8 3}$ | $\mathbf{1 0 0 , 0 0 0}$ | 1 |
| 2 | TrC,TfC | Clock Input Rise and Fall Times |  | $\mathbf{1 5}$ | 1 |
| 3 | TwC | Input Clock Width | $\mathbf{7 0}$ |  | 1 |
| 4 | TwTinL | Timer Input Low Width | $\mathbf{7 0}$ | 2 |  |
| 5 | TwIL | Interrupt Request Input Low Time | $\mathbf{7 0}$ |  |  |

## NOTES:

1. Clock timing references use 3.8 V for a logic " 1 " and 0.8 V for a logic " 0 ".
2. Timing references use 2.0 V for a logic " 1 " and 0.8 V for a logic " 0 ".
3. Interrupt request via Port 3.

* Units in nanoseconds (ns).


## Z86C11 CMOS <br> Z8® $4 K$ ROM MCU

June 1987

## FEATURES

（⿴囗大⺀⿺辶 Complete microcomputer，4K bytes of ROM， 256 bytes of RAM， 32 I／O lines，and up to 60K bytes addressable external space each for program and data memory．
国 $\mathbf{2 5 6}$－byte register file，including $\mathbf{2 3 6}$ general－purpose registers，four I／O port registers，and 16 status and control registers．
■ Vectored，priority interrupts for I／O，counter／timers，and UART．
－Full－duplex UART and two programmable 8－bit counter／ timers，each with a 6－bit programmable prescaler．
$\square$ Register Pointer so that short，fast instructions can access any of 16 working－register groups in $1.5 \mu \mathrm{~s}$ ．
凹 On－chip oscillator which accepts crystal or external clock drive．
－Standby modes－Halt and Stop
$\square$ Single +5 V power supply－all pins TTL－compatible．
－ $12 \mathrm{MHz}, 16 \mathrm{MHz}$
－CMOS process

## GENERAL DESCRIPTION

The Z86C11 microcomputer（Figures 1 and 2）introduces a new level of sophistication to single－chip architecture． Compared to earlier single－chip microcomputers，the


Z86C11 offers faster execution；more efficient use of memory；more sophisticated interrupt，input／output and bit－manipulation capabilities；and easier system expansion．


Figure 2．40－pin Dual－In－Line Package（DIP），Pin Assignments

Under program control, the Z86C11 can be tailored to the needs of its user. It can be configured as a stand-alone microcomputer with 4 K bytes of internal ROM, a traditional microprocessor that manages up to 120 K bytes of external
memory, or a parallel-processing element in a system with other processors and peripheral controllers linked by the Z-BUS® bus. In all configurations, a large number of pins remain available for I/O.

## FIELD PROGRAMMABLE VERSION

The Z86E11 is a pin compatible "one time programmablen version of the Z86C11. The Z86C11 contains 4 K bytes of EPROM memory in place of the 4 K bytes of masked ROM in the Z86C11. The Z86E11 also contains a programmable memory
protect feature to provide program security by disabling all external accesses to the internal EPROM array. This is preliminary information, and is subject to change.

## ARCHITECTURE

Z86C11 architecture is characterized by a flexible I/O scheme, an efficient register and address space structure and a number of ancillary features that are helpful in many applications.

Microcomputer applications demand powerful I/O capabilities. The Z86C11 fulfills this with 32 pins dedicated to input and output. These lines are grouped into four ports of eight lines each and are configurable under software control to provide timing, status signals, serial or parallel I/O with or without handshake, and an address/data bus for interfacing external memory.

Because the multiplexed address/data bus is merged with the I/O-oriented ports, the Z86C11 can assume many different memory and I/O configurations. These configurations range from a self-contained microcomputer to a
microprocessor that can address 120K bytes of external memory (Figure 3).
Three basic address spaces are available to support this wide range of configurations: program memory (internal and external), data memory (external) and the register file (internal). The 256 -byte random-access register file is composed of 236 general-purpose registers, four I/O port registers, and 16 control and status registers.

To unburden the program from coping with real-time problems such as serial data communication and counting/timing, an asynchronous receiver/transmitter (UART) and two counter/timers with a large number of user-selectable modes are offered on-chip. Hardware support for the UART is minimized because one of the on-chip timers supplies the bit rate.


Figure 3. Functional Block Diagram

The Z86C11's standby modes are:

- Stop
$\square$ Halt

The Stop instruction stops the internal clock and clock oscillation; the Halt instruction stops the internal clock but not clock oscillation.

A reset input releases the standby mode.

## POWER DOWN INSTRUCTIONS

The Z86C91 has two instructions to reduce power consumption during standby operation. HALT turns off the processor and UART while the counter/timers and external interrupts IRQ0, IRQ1, and IRQ2 remain active.

When an interrupt occurs the processor resumes execution after servicing the interrupt. STOP turns off the clock to the entire Z86C91 and reduces the standby current to 10
microamps. The stop mode is terminated by reset, which causes the processor to restart the application program at address 12.
To complete an instruction prior to entering standby mode, use the instructions:

$$
\begin{aligned}
& \text { LD TMR, \#00 } \\
& \text { NOP } \\
& \text { STOP or HALT }
\end{aligned}
$$

## PIN DESCRIPTION

$\overline{\mathbf{A S}}$. Address Strobe (output, active Low). Address Strobe is pulsed once at the beginning of each machine cycle. Addresses output via Port 1 for all external program or data memory transfers are valid at the trailing edge of $\overline{\mathrm{AS}}$. Under program control, $\overline{\mathrm{AS}}$ can be placed in the high-impedance state along with Ports 0 and 1, Data Strobe and Read/Write.
$\overline{\text { DS }}$. Data Strobe (output, active Low). Data Strobe is activated once for each external memory transfer.
$\mathrm{PO}_{0}-\mathrm{PO}_{7}, \mathrm{P1}_{0}-\mathrm{P1}_{7}, \mathrm{P2}_{0}-\mathrm{P2}_{7}, \mathrm{P3}_{0}-\mathrm{P}_{7}$. $\quad 1 / O$ Port Lines (input/outputs, TTL-compatible). These 32 lines are divided into four 8 -bit $1 / 0$ ports that can be configured under program control for I/O or external
memory interface (Figure 3).
$\overline{\text { RESET. Reset (input, active Low). } \overline{\text { RESET }} \text { initializes the }}$ Z86C11. When RESET is deactivated, program execution begins from internal program location $000 \mathrm{C}_{\mathrm{H}}$.
$\mathbf{R} / \overline{\mathrm{W}}$. Read/Write (output). $R \bar{W}$ is Low when the Z86C11 is writing to external program or data memory.

XTAL1, XTAL2. Crystal 1, Crystal 2 (time-base input and output). These pins connect a parallelresonant crystal ( 12 MHz maximum) or an external single-phase clock ( 12 MHz maximum) to the on-chip clock oscillator and buffer.

## ADDRESS SPACE

Program Memory. The 16-bit program counter addresses 64 K bytes of program memory space. Program memory can be located in two areas: one internal and the other external (Figure 4). The first 4096 bytes consist of on-chip mask-programmed ROM. At addresses 4096 and greater, the Z86C11 executes external program memory fetches.
The first 12 bytes of program memory are reserved for the interrupt vectors. These locations contain six 16 -bit vectors that correspond to the six available interrupts.
Data Memory. The Z86C11 can address 60K bytes of external data memory beginning at location 4096 (Figure 5). External data memory may be included with or separated from the external program memory space. $\overline{\mathrm{DM}}$, an optional I/O function that can be programmed to appear on pin $\mathrm{P}_{4}$, is used to distinguish between data and program memory space.
Register File. The $\mathbf{2 5 6}$-byte register file includes four I/O port registers (RO-R3), 236 general-purpose registers (R4-R 239) and 16 control and status registers (R240-R255).

These registers are assigned the address locations shown in Figure 6.

Z86C11 instructions can access registers directly or indirectly with an 8-bit address field. The Z86C11 also allows short 4-bit register addressing using the Register Pointer (one of the control registers). In the 4-bit mode, the register file is divided into 16 working register groups, each occupying 16 contiguous locations (Figure 6 ). The Register Pointer addresses the starting location of the active working-register group (Figure 7).
Note: Register Bank EO-EF can only be accessed through working register and indirect addressing modes.

Stacks. Either the internal register file or the external data memory can be used for the stack. A 16-bit Stack Pointer (R254 and R255) is used for the external stack, which can reside anywhere in data memory between locations 4096 and 65535. An 8 -bit Stack Pointer (R255) is used for the internal stack that resides within the 124 general-purpose registers (R4-R127).


Figure 4. Program Memory Map


Figure 5. Data Memory Map

| LOCATION |  | IDENTIFIERS SPL |
| :---: | :---: | :---: |
| 255 | STACK POINTER (BITS 7-0) |  |
| 254 | STACK POINTER (BITS 15-8) | SPH |
| 253 | REGISTER POINTER | RP |
| 252 | PROGRAM CONTROL FLAGS | FLAGS |
| 251 | INTERRUPT MASK REGISTER | IMR |
| 250 | INTERRUPT REQUEST REGISTER | IRQ |
| 249 | INTERRUPT PRIORITY REGISTER | IPR |
| 248 | PORTS 0-1 MODE | P01M |
| 247 | PORT 3 MODE | P3M |
| 246 | PORT 2 MODE | P2M |
| 245 | TO PRESCALER | PREO |
| 244 | TIMER/COUNTER 0 | T0 |
| 243 | T1 PRESCALER | PRE1 |
| 242 | TIMER/COUNTER 1 | T1 |
| 241 | TIMER MODE | TMR |
| 240 | SERIAL I/O | SIO |
| 239 |  |  |
|  | GENERAL.PURPOSE REGISTERS |  |
| 4 |  |  |
| 3 | PORT 3 | P3 |
| 2 | PORT 2 | P2 |
| 1 | PORT 1 | P1 |
| 0 | PORT 0 | PO |

Figure 6. The Register File


Figure 7. The Register Pointer

## SERIAL INPUT/OUTPUT

Port 3 lines $\mathrm{P}_{3}$ and $\mathrm{P}_{3}$ can be programmed as serial I/O lines for full-duplex serial asynchronous receiver/transmitter operation. The bit rate is controlled by Counter/Timer 0 , with a maximum rate of 62.5 K bits/second for 8 MHz .

The Z86C11 automatically adds a start bit and two stop bits to transmitted data (Figure 8). Odd parity is also available as an option. Eight data bits are always transmitted, regardless
of parity selection. If parity is enabled, the eighth bit is the odd parity bit. An interrupt request $\left(\mathrm{RQ}_{4}\right)$ is generated on all transmitted characters.

Received data must have a start bit, eight data bits and at least one stop bit. If parity is on, bit 7 of the received data is replaced by a parity error flag. Received characters generate the $\mathrm{IRQ}_{3}$ interrupt request.


Figure 8. Serial Data Formats

## COUNTER/TIMERS

The Z86C11 contains two 8 -bit programmable counter/ timers ( $T_{0}$ and $T_{1}$ ), each driven by its own 6 -bit programmable prescaler. The $T_{1}$ prescaler can be driven by internal or external clock sources; however, the $T_{0}$ prescaler is driven by the internal clock only.

The 6-bit prescalers can divide the input frequency of the clock source by any number from 1 to 64 . Each prescaler drives its counter, which decrements the value (1 to 256) that has been loaded into the counter. When the counter reaches the end of count, a timer interrupt request- $\mathrm{IRQ}_{4}\left(\mathrm{~T}_{0}\right)$ or $\mathrm{IRQ}_{5}\left(\mathrm{~T}_{1}\right)$-is generated.
The counters can be started, stopped, restarted to continue, or restarted from the initial value. The counters can also be programmed to stop upon reaching zero (single-pass mode) or to automatically reload the initial value and
continue counting (modulo-n continuous mode). The counters, but not the prescalers, can be read any time without disturbing their value or count mode.

The clock source for $T_{1}$ is user-definable and can be the internal microprocessor clock divided by four, or an external signal input via Port 3. The Timer Mode register configures the external timer input as an external clock ( 1 MHz maximum), a trigger input that can be retriggerable or non-retriggerable, or as a gate input for the internal clock. The counter/timers can be programmably cascaded by connecting the $\mathrm{T}_{0}$ output to the input of $T_{1}$. Port 3 line $P 3_{6}$ also serves as a timer output ( $\mathrm{T}_{\mathrm{OUT}}$ ) through which $\mathrm{T}_{0}, \mathrm{~T}_{1}$ or the internal clock can be output.

## I/O PORTS

The Z86C11 has 32 lines dedicated to input and output. These lines are grouped into four ports of eight lines each and are configurable as input, output or address/data. Under software control, the ports can be programmed to provide address outputs, timing, status signals, serial I/O, and parallel I/O with or without handshake. All ports have active pull-ups and pull-downs compatible with TTL loads.

Port 1 can be programmed as a byte I/O port or as an address/data port for interfacing external memory. When used as an I/O port, Port 1 may be placed under handshake control. In this configuration, Port 3 lines $\mathrm{P3}_{3}$ and $\mathrm{P}_{4}$ are used as the handshake controls $\mathrm{RDY}_{1}$ and $\overline{\mathrm{DAV}}_{1}$ (Ready and Data Available).
Memory locations greater than 4096 are referenced through Port 1. To interface external memory, Port 1 must be programmed for the multiplexed Address/Data mode. If more than 256 external locations are required, Port 0 must output the additional lines.

Port 0 can be programmed as a nibble I/O port, or as an address port for interfacing external memory. When used as an I/O port, Port 0 may be placed under handshake control. In this configuration, Port 3 lines $\mathrm{P}_{2}$ and $\mathrm{P}_{5}$ are used as the handshake controls $\overline{\mathrm{DAV}}_{0}$ and RDY ${ }_{0}$. Handshake signal assignment is dictated by the $1 / O$ direction of the upper nibble $\mathrm{PO}_{4}-\mathrm{PO}_{7}$.

For external memory references, Port 0 can provide address bits $\mathrm{A}_{8}-\mathrm{A}_{11}$ (lower nibble) or $\mathrm{A}_{8}-\mathrm{A}_{15}$ (lower and upper nibble) depending on the required address space. If the address range requires 12 bits or less, the upper nibble of Port 0 can be programmed independently as I/O while the lower nibble

Port 1 can be placed in the high-impedance state along with Port $0, \overline{A S}, \overline{D S}$ and $\mathrm{R} / \overline{\mathrm{W}}$, allowing the $\mathrm{Z86C11}$ to share common resources in multiprocessor and DMA applications. Data transfers can be controlled by assigning $\mathrm{P}_{3}$ as a Bus Acknowledge input, and $\mathrm{P}_{4}$ as a Bus Request output.


Figure 9a. Port 1
is used for addressing. When Port 0 nibbles are defined as address bits, they can be set to the high-impedance state along with Port 1 and the control signals $\overline{A S}, \overline{\mathrm{DS}}$ and $\mathrm{R} / \overline{\mathrm{W}}$.


Figure 9b. Port 0

Port 2 bits can be programmed independently as input or output. This port is always available for I/O operations. In addition, Port 2 can be configured to provide open-drain outputs.

Like Ports 0 and 1, Port 2 may also be placed under handshake control. In this contiguration, Port 3 lines $\mathrm{P}_{1}$ and $\mathrm{P} 3_{6}$ are used as the handshake controls lines $\overline{\mathrm{DAV}}_{2}$ and RDY 2 . The handshake signal assignment for Port 3 lines $\mathrm{P}_{3}$ and $\mathrm{P}_{6}$ is dictated by the direction (input or output) assigned to bit 7 of Port 2 .

Port 3 lines can be configured as I/O or control lines. In either case, the direction of the eight lines is fixed as four input $\left(\mathrm{P3}_{0}-\mathrm{P3}_{3}\right)$ and four output $\left(\mathrm{P}_{4}-\mathrm{P3}_{7}\right)$. For serial I/O, lines $\mathrm{P3}_{0}$ and $\mathrm{P}_{7}$ are programmed as serial in and serial out respectively.
Port 3 can also provide the following control functions: handshake for Ports 0,1 and $2(\overline{\mathrm{DAV}}$ and RDY); four external interrupt request signals $\left(\mathrm{IRQ}_{0}-\mathrm{IRQ}_{3}\right)$; timer input and output signals ( $\mathrm{T}_{\text {IN }}$ and $\mathrm{T}_{\text {OUT }}$ ) and Data Memory Select ( $\overline{\mathrm{DM}}$ ).


Figure 9c. Port 2

## INTERRUPTS

The Z86C11 allows six different interrupts from eight sources： the four Port 3 lines $\mathrm{P}_{3}-\mathrm{P}_{3}$ ，Serial In，Serial Out，and the two counter／timers．These interrupts are both maskable and prioritized．The Interrupt Mask register globally or individually enables or disables the six interrupt requests．When more than one interrupt is pending，priorities are resolved by a programmable priority encoder that is controlled by the Interrupt Priority register．

All Z86C11 interrupts are vectored．When an interrupt request is granted，an interrupt machine cycle is entered．This disables all subsequent interrupts，saves the Program

Counter and status flags，and branches to the program memory vector location reserved for that interrupt．This memory location and the next byte contain the 16－bit address of the interrupt service routine for that particular interrupt request．

Polled interrupi systems are also supported．To accommodate a polled structure，any or all of the interrupt inputs can be masked and the Interrupt Request register polled to determine which of the interrupt requests needs service．

## CLOCK

The on－chip oscillator has a high－gain，parallel－resonant amplifier for connection to a crystal or to any suitable external clock source $($ XTAL1 $=$ Input，XTAL2 $=$ Output $)$ ．

The crystal source is connected across XTAL1 and XTAL2， using the recommended capacitors（ $\mathrm{C}_{1} \leqslant 15 \mathrm{pf}$ ）from each
pin to ground．The specifications for the crystal are as follows：
图 AT cut，parallel resonant
（四 Fundamental type， 12 MHz maximum
图 Series resistance，$R_{S} \leqslant 100 \Omega$

## INSTRUCTION SET NOTATION

Addressing Modes．The following notation is used to describe the addressing modes and instruction operations as shown in the instruction summary．

| IRR | Indirect register pair or indirect working－register pair address |
| :---: | :---: |
| Irr | Indirect working－register pair only |
| X | Indexed address |
| DA | Direct address |
| RA | Relative address |
| IM | Immediate |
| R | Register or working－register address |
| r | Working－register address only |
| IR | Indirect－register or indirect working－register address |
| Ir | Indirect working－register address only |
| RR | Register pair or working register pair address |

Symbols．The following symbols are used in describing the instruction set．

| dst | Destination location or contents |
| :--- | :--- |
| src | Source location or contents |
| cc | Condition code（see list） |
| $@$ | Indirect address prefix |
| SP | Stack pointer（control registers 254－255） |
| PC | Program counter |
| FLAGS | Flag register（control register 252） |
| RP | Register pointer（control register 253） |
| IMR | Interrupt mask register（control register 251） |

Assignment of a value is indicated by the symbol＂$\leftarrow$＂．For example，

$$
d s t \leftarrow d s t+\operatorname{src}
$$

indicates that the source data is added to the destination data and the result is stored in the destination location．The notation＂addr（ $n$ ）＂is used to refer to bit＂$n$＂of a given location．For example，
dst (7)
refers to bit 7 of the destination operand．
Flags．Control Register R252 contains the following six flags：

C Carry flag
Z Zero flag
S Sign flag
v Overflow flag
D Decimal－adjust flag
H Half－carry flag
Affected flags are indicated by：
$0 \quad$ Cleared to zero
1 Set to one
＊Set or cleared according to operation
－Unaffected
X Undefined

| Value | Mnemonic | Meaning | Flags Set |
| :---: | :---: | :---: | :---: |
| 1000 |  | Always true | - |
| 0111 | C | Carry | $C=1$ |
| 1111 | NC | No carry | $C=0$ |
| 0110 | Z | Zero | $Z=1$ |
| 1110 | NZ | Not zero | $Z=0$ |
| 1101 | PL | Plus | $S=0$ |
| 0101 | MI | Minus | $S=1$ |
| 0100 | OV | Overflow | $V=1$ |
| 1100 | NOV | No overflow | $V=0$ |
| 0110 | EQ | Equal | $Z=1$ |
| 1110 | NE | Not equal | $Z=0$ |
| 1001 | GE | Greater than or equal | $(S X O R V)=0$ |
| 0001 | LT | Less than | $(S X O R V)=1$ |
| 1010 | GT | Greater than | $[Z O R(S X O R V)]=0$ |
| 0010 | LE | Less than or equal | $[Z O R(S X O R V)]=1$ |
| 1111 | UGE | Unsigned greater than or equal | $\mathrm{C}=0$ |
| 0111 | ULT | Unsigned less than | $C=1$ |
| 1011 | UGT | Unsigned greater than | $(\mathrm{C}=0 \mathrm{AND} Z=0)=1$ |
| 0011 | ULE | Unsigned less than or equal | $(C O R Z)=1$ |
| 0000 |  | Never true | - |

INSTRUCTION FORMATS


| Instruction and Operation | Addr Mode | Opcode | Flags Affected |
| :---: | :---: | :---: | :---: |
|  | dst src | (Hex) | C Z SVDH |
| ADC dst,src dst $\leftarrow$ dst + src $+C$ | (Note 1) | $1 \square$ | * * * 0 \% |
| ADD dst,src dst $\leftarrow$ dst + src | (Note 1) | $0 \square$ | $\# \# \# \# 0 \Rightarrow$ |
| AND dst,src dst $\leftarrow$ dst AND src | (Note 1) | $5 \square$ | - * 0 - - |
| CALL dst $\begin{aligned} & S P \leftarrow S P-2 \\ & @ S P \leftarrow P C ; P C \leftarrow d s t \end{aligned}$ | DA <br> IRR | $\begin{aligned} & \text { D6 } \\ & \text { D4 } \end{aligned}$ | - - - - - - |
| $\begin{aligned} & \text { CCF } \\ & \mathrm{C} \leftarrow \mathrm{NOT} \mathrm{C} \end{aligned}$ |  | EF | * - - - - |
| $\begin{aligned} & \text { CLR dst } \\ & \mathrm{dst} \leftarrow 0 \end{aligned}$ | $\begin{aligned} & \mathrm{R} \\ & \mathrm{IR} \end{aligned}$ | $\begin{aligned} & \text { B0 } \\ & \text { B1 } \end{aligned}$ | - - - - - |
| $\begin{aligned} & \text { COM dst } \\ & \text { dst } \leftarrow \text { NOT dst } \end{aligned}$ | $\begin{aligned} & R \\ & \mathrm{R} \end{aligned}$ | $\begin{aligned} & 60 \\ & 61 \end{aligned}$ | - $\% 0--$ |
| $\begin{aligned} & \text { CP dst,src } \\ & \text { dst - src } \end{aligned}$ | (Note 1) | A口 | * * * - - |
| DA dst dst $\leftarrow$ DA dst | $\begin{aligned} & \mathrm{R} \\ & \mathrm{R} \end{aligned}$ | $\begin{aligned} & 40 \\ & 41 \end{aligned}$ | $\Rightarrow: \pm \times-$ |
| DEC dst dst $\leftarrow$ dst - 1 | $\begin{aligned} & \hline \mathrm{R} \\ & \mathrm{IR} \end{aligned}$ | $\begin{aligned} & 00 \\ & 01 \end{aligned}$ | - \% $\quad$ ( - |
| DECW dst dst $\leftarrow$ dst - 1 | $\begin{aligned} & \text { RR } \\ & \text { IR } \end{aligned}$ | $\begin{aligned} & 80 \\ & 81 \end{aligned}$ | - ** * - - |
| DI $\operatorname{IMR}(7) \leftarrow 0$ |  | 8F | - - - |
| $\begin{aligned} & \text { DJNZ } r, d s t \\ & r \leftarrow r-1 \\ & \text { if } r \neq 0 \\ & \quad P C \leftarrow P C+d s t \\ & \text { Range: }+127,-128 \end{aligned}$ | RA | $r=\begin{gathered} r A \\ r= \end{gathered}$ | $-----$ |
| EI $\operatorname{IMR}(7) \leftarrow 1$ |  | 9 F | - - - - - |
| HALT | , | 7F |  |
| $\begin{aligned} & \text { INC dst } \\ & \text { dst } \leftarrow \mathrm{dst}+1 \end{aligned}$ | R <br> IR | $\begin{aligned} & r \mathrm{E} \\ & \mathrm{r}= \\ & 0-F \\ & 20 \\ & 21 \end{aligned}$ | $\text { — \# } \# *-\text { - }$ |
| INCW dst dst $\leftarrow$ dst +1 | $\begin{aligned} & \mathrm{RR} \\ & \mathrm{IR} \end{aligned}$ | $\begin{aligned} & \text { A0 } \\ & \text { A1 } \end{aligned}$ | -***-- |
| IRET <br> FLAGS $\leftarrow @ S P ;$ SP $P C \leftarrow @ S P ; S P \leftarrow S P$ | $\begin{aligned} & -S P+1 \\ & +2 ; \operatorname{IMR}(7) \end{aligned}$ | BF | * * * * * * |



INSTRUCTION SUMMARY（Continued）

| Instruction and Operation | Opcode | Flags Affected |
| :---: | :---: | :---: |
|  | （Hex） | C ZSVDH |
|  | $\begin{aligned} & 10 \\ & 11 \end{aligned}$ | ＊＊＊＊－－ |
| $\text { RR dst } \underset{-a r}{R}$ | $\begin{aligned} & \text { E0 } \\ & \text { E1 } \end{aligned}$ | * * * * - 一 |
|  | $\begin{aligned} & \mathrm{C} 0 \\ & \mathrm{C} 1 \end{aligned}$ | * * * * ー 一 |
| SBC dst，src <br> （Note 1） dst $\leftarrow$ dst $\leftarrow \operatorname{src} \leftarrow \mathrm{C}$ | $3 \square$ | ＊＊＊＊ 1 ＊ |
| $\begin{aligned} & \text { SCF } \\ & C \leftarrow 1 \end{aligned}$ | DF | $1----$ |
| SRA dst © | $\begin{aligned} & \text { D0 } \\ & \text { D1 } \end{aligned}$ | ＊＊ 0 －－ |
| SRP $\operatorname{src}$  <br> RP $\leftarrow \operatorname{src}$ Im | 31 | －－－－－ |
| STOP | 6 F |  |
| SUB dst，src <br> （Note 1） <br> dst $\leftarrow$ dst $\leftarrow$ src | $2 \square$ | ＊＊＊＊ 1 ＊ |
| SWAP dst | $\begin{aligned} & \text { F0 } \\ & \text { F1 } \end{aligned}$ | X＊＊X－ |
| TCM dst，src <br> （Note 1） （NOT dst）AND src | $6 \square$ | －＊＊ $0-$ |


（NOT dst）AND src

R240 SIO
SERIAL I/O REGISTER
( $\mathrm{FOH}_{\mathrm{H}}$; Read/Write)

$\square$ SERIAL DATA $\left(D_{0}=L S B\right)$

R241 TMR
TIMER MODE REGISTER
( $\mathrm{F}_{1} \mathrm{H}$; Read/Write)


R242 T1
COUNTER TIMER 1 REGISTER
(F2H; Read/Write)


R243 PRE1
PRESCALER 1 REGISTER
( $\mathrm{F} 3_{\mathrm{H}}$; Write Only)



R244 T0
COUNTER/TIMER 0 REGISTER
(F4H; Read/Write)

| $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

$\square \begin{aligned} & \text { TiNITIAL VALUE (WHEN WRITTEN) } \\ & \text { TRANGE: } 1-256 \text { DECIMAL 01-00 HEX) }\end{aligned}$ (RANGE: $1-256$ DECIMAL $01-00$ HEX)
$T_{0}$ CURRENT VALUE (WHEN READ)

## R245 PRE0

 PRESCALER 0 REGISTER( F 5 H ; Write Only)

| $D_{7}$ | $D_{6}$ | $D_{5}$ | $D_{4}$ | $D_{3}$ | $D_{2}$ | $D_{1}$ | $D_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |



R246 P2M PORT 2 MODE REGISTER (F6H; Write Only)
$\mathbf{P 2}_{0}$-P2, IIO DEFINITION 0 DEFINES BIT AS OUTPUT
1 DEFINES BIT AS INPUT 1 DEFINES BIT AS INPUT

R247 P3M
PORT 3 MODE REGISTER
(F7H; Write Only)


Figure 11. Control Registers

R248 P01M
PORT 0 AND 1 MODE REGISTER
( F 8 H ; Write Only)


R249 IPR
INTERRUPT PRIORITY REGISTER
(F9H; Write Only)


R250 IRQ
INTERRUPT REQUEST REGISTER
(FAH; Read/Write)

RESERVED $\quad \square \quad$ IRQO $=P P_{2}$ INPUT ( $D_{0}=$ IRQO $)$ IRQ1 $=\mathrm{P}_{3}$ INPUT
IRQ2 $=P_{3}$ INPUT
IRQ3 $=P P_{3}$ INPUT
IRQ3 $=P_{3}$ INPUT, SERIAL
IRQ4 $=\mathrm{T}_{0}$, SERIAL OUTPUT
IRQ4 $=\mathrm{T}_{0}$,
IRQ5 $=\mathrm{T}_{1}$

R252 FLAGS
FLAG REGISTER
( $\mathrm{FC}_{\mathrm{H}}$; Read/Write)

## 



R253 RP REGISTER POINTER (FDH; Read/Write)


R254 SPH STACK POINTER ( EEH; Read/Write) $_{\text {) }}$



## R251 IMR

INTERRUPT MASK REGISTER
( $\mathrm{FB}_{\mathrm{H}}$; Read/Write)

| $D_{7}$ | $D_{6}$ | $D_{5}$ | $D_{4}$ | $D_{3}$ | $D_{2}$ | $D_{1}$ | $D_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

R255 SPL
STACK POINTER
( FFH; Read/Write) $^{\text {( }}$


Figure 11. Control Registers (Continued)


## ABSOLUTE MAXIMUM RATINGS

Voltages on all pins with respect
to GND ．．．．．．．．．．．．．．．．．．．．．．．．．．-0.3 V to +7.0 V
Operating Ambient
Temperature $\qquad$ ．See Ordering Information Storage Temperature ．．．．．．．．．．．．．．$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device．This is a stress rating only； operation of the device at any condition above those indicated in the operational sections of these specifications is not implied．Exposure to absolute maximum rating conditions for extended periods may affect device reliability．

## STANDARD TEST CONDITIONS

The DC characteristics listed below apply for the following standard test conditions，unless otherwise noted．All voltages are referenced to GND．Positive current flows into the referenced pin．

Standard conditions are as follows：
国 $+4.5 \leq \mathrm{Vcc} \leq+5.5 \mathrm{~V}$
图 GND $=0 \mathrm{~V}$
国 $0 \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70 \mathrm{C}$ for S （Standard temperature）


Figure 12．Test Load 1

爰 $-40 \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+100 \mathrm{C}$ for E （Extended temperature）

## DC CHARACTERISTICS

| Symbol | Parameter | Min | Typ | Max | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CH}}$ | Clock Input High Voltage | 3.8 |  | $\mathrm{V}_{\mathrm{CC}}$ | V | Driven by External Clock Generator |
| $V_{C L}$ | Clock Input Low Voltage | －0．3 |  | 0.8 | V | Driven by External Clock Generator |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage． | 2.0 |  | $\mathrm{V}_{\mathrm{CC}}$ | V |  |
| $V_{\text {IL }}$ | Input Low Voitage | －0．3 |  | 0.8 | V |  |
| $\mathrm{V}_{\text {RH }}$ | Reset Input High Voltage | 3.8 |  | $\mathrm{V}_{\mathrm{CC}}$ | V |  |
| $V_{\text {RL }}$ | Reset Input Low Voltage | －0．3 |  | 0.8 | V |  |
| V OH | Output High Voltage | 2.4 |  |  | V | $\mathrm{IOH}^{\prime}=-250 \mu \mathrm{~A}$ |
| VOH | Output High Voltage | $V_{\text {CC }}-1$ |  |  | V | $\mathrm{IOH}=-100 \mu \mathrm{~A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage |  |  | 0.4 | V | $\mathrm{l}_{\mathrm{OL}}=+2.0 \mathrm{~mA}$ |
| IIL | Input Leakage | －10 |  | 10 | $\mu \mathrm{A}$ | $0 \mathrm{~V} \leqslant \mathrm{~V}_{\text {IN }} \leqslant+5.25 \mathrm{~V}$ |
| IOL | Output Leakage | －10 |  | 10 | $\mu \mathrm{A}$ | $0 \mathrm{~V} \leqslant \mathrm{~V}_{\text {IN }} \leqslant+5.25 \mathrm{~V}$ |
| IIR | Reset Input Current |  |  | － 50 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=+5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{RL}}=0 \mathrm{~V}$ |
| ICC | Supply Current |  |  | 30 | mA | All outputs and I／O pins floating， 12 MHz |
| $\mathrm{ICC}_{1}$ | Standby Current |  | 5 |  | mA | Halt Mode |
| ${ }^{1} \mathrm{CC}_{2}$ | Standby Current |  |  | 10 | $\mu \mathrm{A}$ | Stop Mode |

${ }^{1} \mathrm{CC}^{2}$ requires loading TMR（\％F1）with any value prior to STOP execution．
Use the sequence：
LD TMR，\＃00
NOP
STOP


Figure 13. External I/O or Memory Read/Write

## AC CHARACTERISTICS

External I/O or Memory Read and Write Timing

| Number | Symbol | Parameter | 12 MHz |  | 16 M Hz |  | Notes* ${ }^{\text {¢ }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max |  |
| 1 | TdA(AS) | Address Valid to $\overline{\mathrm{AS}} \uparrow$ Delay | 35 |  | 20 |  | 2,3 |
| 2 | TdAS(A) | $\overline{\mathrm{AS}} \uparrow$ to Address Float Delay | 45 |  | 30 |  | 2,3 |
| 3 | TdAS(DR) | $\overline{\text { AS }} \uparrow$ to Read Data Required Valid |  | 220 |  | 180 | 1,2,3 |
| 4 | TwAS | $\overline{\text { AS Low Width }}$ | 55 |  | 35 |  | 2,3 |
| 5 | TdAz(DS) | Address Float to $\overline{\mathrm{DS}} \downarrow$ | 0 |  | 0 |  |  |
| 6 | TwDSR | $\overline{\mathrm{DS}}$ (Read) Low Width | 185 |  | 135 |  | 1,2,3 |
| 7 | TwDSW | $\overline{\mathrm{DS}}$ (Write) Low Width | 110 |  | 80 |  | 1,2,3 |
| 8 | TdDSR(DR) | $\overline{\mathrm{DS}} \downarrow$ to Read Data Required Valid |  | 130 |  | 75 | 1,2,3 |
| 9 | ThDR(DS) | Read Data to $\overline{\mathrm{DS}} \uparrow$ Hold Time | 0 |  | 0 |  |  |
| 10 | TdDS(A) | $\overline{\mathrm{DS}} \uparrow$ to Address Active Delay | 45 |  | 20 |  | 2,3 |
| 11 | TdDS(AS) | $\overline{\mathrm{DS}} \uparrow$ to $\overline{\mathrm{AS}} \downarrow$ Delay | 55 |  | 20 |  | 2,3 |
| 12 | TdR/W(AS) | $\mathrm{R} \bar{W}$ Valid to $\overline{A S} \uparrow$ Delay | 30 |  | 20 |  | 2,3 |
| 13 | TdDS(R/W) | $\overline{\text { DS }} \uparrow$ to R/W Not.Valid | 35 |  | 20 |  | 2,3 |
| 14 | TdDW(DSW) | Write Data Valid to $\overline{\mathrm{DS}}$ (Write) $\downarrow$ Delay | 35 |  | 25 |  | 2,3 |
| 15 | TdDS(DW) | $\overline{\mathrm{DS}} \uparrow$ to Write Data Not Valid Delay | 35 |  | 20 |  | 2,3 |
| 16 | TdA(DR) | Address Valid to Read Data Required Valid |  | 255 |  | 200 | 1,2,3 |
| 17 | TdAS(DS) | $\overline{\mathrm{AS}} \uparrow$ to $\overline{\mathrm{DS}} \downarrow$ Delay | 55 |  | 40 |  | 2,3 |

## NOTES:

1. When using extended memory timing add 2 TpC.
2. Timing numbers given are for minimum $T p C$.
3. See clock cycle time dependent characteristics table.

* All units in nanoseconds (ns).
$\dagger$ Test Load 1
" All timing references use 2.0 V for a logic " 1 " and 0.8 V for a logic " 0 ".


Figure 14. Additional Timing

## AC CHÁRACTERISTICS

Additional Timing Table

| Number | Symbol | Parameter | 12 MHz |  | 16 MHz |  | Notes* |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max |  |
| 1 | TpC | Input Clock Period | 83 | 1000 | 62.5 | 1000 | 1 |
| 2 | TrC,TfC | Clock Input Rise and Fall Times |  | 15 |  | 10 | 1 |
| 3 | TwC | Input Clock Width | 70 |  | 21 |  | 1 |
| 4 | TwTinL | Timer Input Low Width | 70 |  | 50 |  | 2 |
| 5 | TwTinH | Timer Input High Width | 3 TpC |  | 3 TpC |  | 2 |
| 6 | TpTin | Timer Input Period | 8 TpC |  | 8TpC |  | 2 |
| 7 | TrTin, TfTin | Timer Input Rise and Fall Times |  | 100 |  | 100 | 2 |
| 8A | TwIL | Interrupt Request Input Low Time | 70 |  | 50 |  | 2,4 |
| 8B | TwIL | Interrupt Request Input Low Time | 3 TpC |  | 3 TpC |  | 2,5 |
| 9 | TwIH | Interrupt Request Input High Time | 3 TpC |  | 3Tpc |  | 2,3 |

## NOTES:

1. Clock timing references use 3.8 V for a logic " 1 " and 0.8 V for a logic " 0 ".
2. Timing references use 2.0 V for a logic " 1 " and 0.8 V for a logic " 0 ".
3. Interrupt request via Port 3.
4. Interrupt request via Port $3\left(\mathrm{P}_{1}-\mathrm{P} 3_{3}\right)$.
5. Interrupt request via Port $3\left(\mathrm{P}_{3}\right)$.

* Units in nanoseconds (ns).


Figure 15a. Input Handshake


Figure 15b. Output Handshake

## AC CHARACTERISTICS

Handshake Timing

| Number | Symbol | Parameter | 12MHz, ${ }^{\prime} 6 \mathrm{MHz}$ |  | Notes ${ }^{*}$ * |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max |  |
| 1 | TsDI(DAV) | Data In Setup Time | 0 |  |  |
| 2 | ThDI(DAV) | Data In Hold Time | 145 |  |  |
| 3 | TwDAV | Data Available Width | 110 |  |  |
| 4 | TdDAVIf(RDY) | $\overline{\text { DAV }} \downarrow$ Input to RDY $\downarrow$ Delay | 20 | 115 | 1,2 |
| 5 | TdDAVOf(RDY) | $\overline{\mathrm{DAV}} \downarrow$ Output to RDY $\downarrow$ Delay | 0 |  | 1,3 |
| 6 | TdDAVIr(RDY) | $\overline{\text { DAV } \uparrow \text { Input to RDY } \uparrow \text { Delay }}$ |  | 115 | 1,2 |
| 7 | TdDAVOr(RDY) | $\overline{\mathrm{DAV}} \uparrow$ Output to RDY $\uparrow$ Delay | 0 |  | 1,3 |
| 8 | TdDO(DAV) | Data Out to $\overline{\text { DAV }} \downarrow$ Delay | Tpc |  | 1 |
| 9 | TdRDY(DAV) | RDY $\downarrow$ Input to $\overline{\text { DAV } \uparrow \text { Delay }}$ | 0 | 130 | 1 |
| NOTES: <br> 1. Test load 1 <br> 2. Input handshake <br> 3. Output handshake <br> $\dagger$ All timing references use 2.0 V for a logic " 1 " and 0.8 V for a logic " 0 ". <br> * Units in nanoseconds (ns). |  |  |  |  |  |

# Z86C21/Z86E21 CMOS <br> CMOS 28 ${ }^{\circledR}$ 8K ROM MCU 

June 1987

## FEATURES

- Complete microcomputer, 8 K bytes of ROM, 256 bytes of RAM, 32 I/O lines, and up to 56 K bytes addressable external space each for program and data memory.
- $\mathbf{2 5 6}$-byte register file, including 236 general-purpose registers, 4 I/O port registers, and 16 status and control registers.

뜨․ Minimum instruction execution time of $0.6 \mu \mathrm{~s}$, average of $1.0 \mu \mathrm{~s}$.
. Vectored, priority interrupts for I/O, counter/timers, and UART.

- Full-duplex UART and two programmable 8-bit counter/ timers, each with a 6-bit programmable prescaler.

■ Register Pointer so that short, fast instructions can access any of 16 working-register groups in $.6 \mu \mathrm{~s}$.
(an-chip oscillator which accepts crystal or external clock drive.
m Standby modes-Halt and Stop
$\square$ Single +5 V power supply-all pins TTL-compatible.

- 12 and 16 MHz .

国 CMOS process
© Z86E21 compatible field-programmable version -same feature set.

## GENERAL DESCRIPTION

The Z86C21 microcomputer (Figures 1 and 2) introduces a new level of sophistication to singlechip architecture. Compared to earlier single-chip microcomputers, the Z86C21 offers faster execution;
more efficient use of memory; more sophisticated interrupt, input/output and bit-manipulation capabilities; and easier system expansion.


Figure 1. Pin Functions


Figure 2. 40-pin Dual-In-Line Package (DIP), Pin Assignments

## General Purpose Microcontroller

Under program control, the Z86C21 can be tailored to the needs of its user. It can be configured as a stand-alone microcomputer with 8 K bytes of internal ROM, a traditional microprocessor that manages up to 112 K bytes of external memory, or
a parallel-processing element in a system with other processors and peripheral controllers linked by the Z-BUS bus. In all configurations, a large number of pins remain available for $1 / 0$.

Field Programmable Version
The Z86E21 is a pin compatible Onetime Programmable version of the Z86C21. The Z86E21 contains 8 K bytes of EPROM memory in place of the 8 K bytes of masked ROM on the Z86C21. The

Z86E21 also contains a programmable memory protect feature to provide program security by disabling all external accesses to the internal EPROM array.

## ARCHITECTURE

Z86C21 architecture is characterized by a flexible I/O scheme, an efficient register and address space structure and a number of ancillary features that are heipful in many applications.
Microcomputer applications demand powerful I/O capabilities. The Z86C21 fulfills this with 32 pins dedicated to input and output. These lines are grouped into four ports of eight lines each and are configurable under software control to provide timing, status signals, serial or parallel I/O with or without handshake, and an address/data bus for interfacing external memory.

Because the multiplexed address/data bus is merged with the I/O-oriented ports, the Z86C21 can assume many different memory and I/O configurations. These configurations range from a self-contained microcomputer to a
microprocessor that can address 120 K bytes of external memory (Figure 3).
Three basic address spaces are available to support this wide range of configurations: program memory (internal and external), data memory (external) and the register file (internal). The 256-byte random-access register file is composed of 236 general-purpose registers, 4 I/O port registers, and 16 control and status registers.

To unburden the program from coping with real-time problems such as serial data communication and counting/timing, an asynchronous receiver/transmitter (UART) and two countertimers with a large number of user-selectable modes are offered on-chip. Hardware support for the UART is minimized because one of the on-chip timers supplies the bit rate.


Figure 3. Functional Block Diagram

## STANDBY MODE

The Z86C21's standby modes are:
畋 Stop

- Halt

The Stop instruction stops the internal clock and clock oscillation; the Halt instruction stops the internal clock but not clock oscillation.

A reset input releases the standby mode.
To complete an instruction prior to entering standby mode, use the instructions:

$$
\begin{aligned}
& \operatorname{NOP}\left(\mathrm{FF}_{H}\right)+\operatorname{STOP}\left(6 \mathrm{~F}_{\mathrm{H}}\right) \\
& \operatorname{NOP}\left(\mathrm{FF}_{\mathrm{H}}\right)+\operatorname{HALT}\left(7 \mathrm{~F}_{H}\right)
\end{aligned}
$$

## PIN DESCRIPTION

$\overline{\text { AS. Address Strobe (output, active Low). Address Strobe is }}$ pulsed once at the beginning of each machine cycle. Addresses output via Port 1 for all external program or data memory transfers are valid at the trailing edge of $\overline{A S}$. Under program control, $\overline{\mathrm{AS}}$ can be placed in the high-impedance state along with Ports 0 and 1, Data Strobe and Read/Write.
$\overline{\text { DS. }}$. Data Strobe (output, active Low). Data Strobe is activated once for each external memory transfer.
$\mathbf{P 0}_{\mathbf{0}}-\mathbf{P} 0_{7}, \mathbf{P 1}_{\mathbf{0}}-\mathbf{P} 1_{7}, \mathbf{P 2}_{\mathbf{0}}-\mathbf{P} \mathbf{2}_{\mathbf{7}}, \mathbf{P 3}_{\mathbf{0}}-\mathbf{P} \mathbf{3}_{7}$. //O Port Lines (input/outputs, TTL-compatible). These 32 lines are divided into four 8 -bit I/O ports that can be configured under program control for l/O or external memory interface (Figure 3).

RESET. Reset (input, active Low). $\overline{R E S E T}$ initializes the Z86C21. When RESET is deactivated, program execution begins from internal program location $000 \mathrm{C}_{\mathrm{H}}$.
R/W. Read/Write (output). R/W is Low when the Z86C21 is writing to external program or data memory.
XTAL1, XTAL2. Crystal 1, Crystal 2 (time-base input and output). These pins connect a parallel-resonant crystal ( 12 or 20 MHz maximum) or an external singlephase clock ( 12 or 20 MHz maximum) to the on-chip clock oscillator and buffer.

## ADDRESS SPACE

Program Memory. The 16-bit program counter addresses 64K bytes of program memory space. Program memory can be located in two areas: one internal and the other external (Figure 4). The first 8192 bytes consist of on-chip mask-programmed ROM. At addresses 8192 and greater, the Z86C21 executes external program memory fetches.
The first 12 bytes of program memory are reserved for the interrupt vectors. These locations contain six 16 -bit vectors that correspond to the six available interrupts.

Data Memory. The Z86C21 can address 56K bytes of external data memory beginning at location 4096 (Figure 5). External data memory may be included with or separated from the external program memory space. $\overline{\mathrm{DM}}$, an optional I/O function that can be programmed to appear on pin $\mathrm{P}_{4}$, is used to distinguish between data and program memory space.
Register File. The 256-byte register file includes 4 1/O port registers (RO-R3), 236 general-purpose registers (R4-R239) and 16 control and status registers (R240-R255).

These registers are assigned the address locations shown in Figure 6.

Z86C21 instructions can access registers directly or indirectly with an 8-bit address field. The Z86C21 also allows short 4-bit register addressing using the Register Pointer (one of the control registers). In the 4-bit mode, the register file is divided into 16 working register groups, each occupying 16 contiguous locations (Figure 6 ). The Register Pointer addresses the starting location of the active working-register group (Figure 7). Note: Register Bank EO-EF can only be accessed through working register and indirect addressing mode.

Stacks. Either the internal register file or the external data memory can be used for the stack. A 16-bit Stack Pointer (R254 and R255) is used for the external stack, which can reside anywhere in data memory between locations 4096 and 65535. An 8-bit Stack Pointer (R255) is used for the internal stack that resides within the 124 general-purpose registers (R4-R127):


Figure 4. Program Memory Map


Figure 5. Data Memory Map


Figure 6. The Register File


Figure 7. The Register Pointer

## SERIAL INPUT/OUTPUT

Port 3 lines $\mathrm{P}_{0}$ and $\mathrm{P} 3_{7}$ can be programmed as serial I/O lines for full-duplex serial asynchronous receiver/transmitter operation. The bit rate is controlled by Counter/Timer 0.

The Z86C21 automatically adds a start bit and two stop bits to transmitted data (Figure 8). Odd parity is also available as an option. Eight data bits are always transmitted, regardless
of parity selection. If parity is enabled, the eighth bit is the odd parity bit. An interrupt request $\left(\mathrm{RQ}_{4}\right)$ is generated on all transmitted characters.

Received data must have a start bit, eight data bits and at least one stop bit. If parity is on, bit 7 of the received data is replaced by a parity error flag. Received characters generate the $I \mathrm{RQ}_{3}$ interrupt request.


## received data

(No Parity)


## RECEIVED DATA

(With Parity)


Figure 8. Serial Data Formats

## COUNTER/TIMERS

The Z86C21 contains two 8 -bit programmable counter/ timers ( $T_{0}$ and $T_{1}$ ), each driven by its own 6 -bit programmable prescaler. The $T_{1}$ prescaler can be driven by internal or external clock sources; however, the $T_{0}$ prescaler is driven by the internal clock only.
The 6 -bit prescalers can divide the input frequency of the clock source by any number from 1 to 64 . Each prescaler drives its counter, which decrements the value (1 to 256) that has been loaded into the counter. When the counter reaches the end of count, a timer interrupt request- $\mathrm{RRQ}_{4}\left(\mathrm{~T}_{0}\right)$ or $\mathrm{RQ}_{5}\left(\mathrm{~T}_{1}\right)$-is generated.

The counters can be started, stopped, restarted to continue, or restarted from the initial value. The counters can also be programmed to stop upon reaching zero (single-pass mode) or to automatically reload the initial value and
continue counting (modulo-n continuous mode). The counters, but not the prescalers, can be read any time without disturbing their value or count mode.

The clock source for $T_{1}$ is user-definable and can be the internal microprocessor clock divided by four, or an external signal input via Port 3. The Timer Mode register configures the external timer input as an external clock ( 1 MHz maximum), a trigger input that can be retriggerable or non-retriggerable, or as a gate input for the internal clock. The counter/timers can be programmably cascaded by connecting the $T_{0}$ output to the input of $\mathrm{T}_{1}$. Port 3 line $\mathrm{P3}_{6}$ also serves as a timer output ( $\mathrm{T}_{\text {OUT }}$ ) through which $\mathrm{T}_{0}, \mathrm{~T}_{1}$ or the internal clock can be output.

## I/O PORTS

The Z86C21 has 32 lines dedicated to input and output. These lines are grouped into four ports of eight lines each and are configurable as input, output or address/data. Under software control, the ports can be programmed to provide address outputs, timing, status signals, serial I/O, and parallel I/O with or without handshake. All ports have active pull-ups and pull-downs compatible with TTL loads.

Port 1 can be programmed as a byte I/O port or as an address/data port for interfacing external memory. When used as an I/O port, Port 1 may be placed under handshake control. In this configuration, Port 3 lines $\mathrm{P}_{3}$ and $\mathrm{P}_{4}$ are used as the handshake controls $\mathrm{RDY}_{1}$ and $\overline{\mathrm{DAV}}_{1}$ (Ready and Data Available).

Memory locations greater than 8192 are referenced through Port 1. To interface external memory, Port 1 must be programmed for the multiplexed Address/Data mode. If more than 256 external locations are required, Port 0 must output the additional lines.

Port 0 can be programmed as a nibble I/O port, or as an address port for interfacing external memory. When used as an I/O port, Port 0 may be placed under handshake control. In this configuration, Port 3 lines $\mathrm{P}_{2}$ and $\mathrm{P}_{5}$ are used as the handshake controls $\overline{\mathrm{DAV}}_{0}$ and RDY ${ }_{0}$. Handshake signal assignment is dictated by the I/O direction of the upper nibble $\mathrm{PO}_{4}-\mathrm{PO}_{7}$.

For external memory references, Port 0 can provide address bits $\mathrm{A}_{8}-\mathrm{A}_{11}$ (lower nibble) or $\mathrm{A}_{8}-\mathrm{A}_{15}$ (lower and upper nibble) depending on the required address space. If the address range requires 12 bits or less, the upper nibble of Port 0 can be programmed independently as I/O while the lower nibble

Port 1 can be placed in the high-impedance state along with Port $0, \overline{A S}, \overline{D S}$ and $R / \bar{W}$, allowing the $\mathbf{Z 8 6 C 2 1}$ to share common resources in multiprocessor and DMA applications. Data transfers can be controlled by assigning $\mathrm{P}_{3}$ as a Bus Acknowledge input, and $\mathrm{P}_{4}$ as a Bus Request output.


Figure 9a. Port 1
is used for addressing. When Port 0 nibbles are defined as address bits, they can be set to the high-impedance state along with Port 1 and the control signals $\overline{\mathrm{AS}}, \overline{\mathrm{DS}}$ and $\mathrm{R} / \overline{\mathrm{W}}$.


Figure 9b. Port 0

Port 2 bits can be programmed independently as input or output. This port is always available for I/O operations. In addition, Port 2 can be configured to provide open-drain outputs.
Like Ports 0 and 1, Port 2 may also be placed under handshake control. In this configuration, Port 3 lines $\mathrm{P}_{1}$ and $\mathrm{P}_{6}$ are used as the handshake controis lines $\overline{\mathrm{DAV}}_{2}$ and RDY 2 . The handshake signal assignment for Port 3 lines $\mathrm{P}_{3}$ and $\mathrm{P}_{6}$ is dictated by the direction (input or output) assigned to bit 7 of Port 2.


Figure 9c. Port 2

Port 3 lines can be configured as I/O or control lines. In either case, the direction of the eight lines is fixed as four input $\left(\mathrm{P3}_{0}-\mathrm{P3}_{3}\right)$ and four output $\left(\mathrm{P3}_{4}-\mathrm{P} 3_{7}\right)$. For serial $I / \mathrm{O}$, lines $\mathrm{P3}_{0}$ and $\mathrm{P}_{7}$ are programmed as serial in and serial out respectively.

Port 3 can also provide the following control functions: handshake for Ports 0,1 and 2 ( $\overline{\mathrm{DAV}}$ and RDY); four external interrupt request signals $\left(\mathrm{IRQ}_{0}-\mathrm{IRQ}_{3}\right)$; timer input and output signals ( $\mathrm{T}_{\mathbb{N}}$ and $\mathrm{T}_{\text {OUT }}$ ) and Data Memory Select ( $\overline{\mathrm{DM}}$ ).


Figure 9d. Port 3

## INTERRUPTS

The Z86C21 allows six different interrupts from eight sources: the four Port 3 lines $\mathrm{P}_{3}-\mathrm{P} 3_{3}$, Serial In, Serial Out, and the two counter/timers. These interrupts are both maskable and prioritized. The Interrupt Mask register globally or individually enables or disables the six interrupt requests. When more than one interrupt is pending, priorities are resolved by a programmable priority encoder that is controlled by the Interrupt Priority register.

All Z86C21 interrupts are vectored through locations in program memory. When an interrupt request is granted, an interrupt machine cycle is entered. This disables all
subsequent interrupts, saves the Program Counter and status flags, and branches to the program memory vector location reserved for that interrupt. This memory location and the next byte contain the 16-bit address of the interrupt service routine for that particular interrupt request.
Polled interrupt systems are also supported. To accommodate a polled structure, any or all of the interrupt inputs can be masked and the Interrupt Request register polled to determine which of the interrupt requests needs service.

## CLOCK

The on-chip oscillator has a high-gain, parallel-resonant amplifier for connection to a crystal or to any suitable external clock source (XTAL1 = Input, XTAL2 = Output).

The crystal source is connected across XTAL1 and XTAL2, using the recommended capacitors ( $\mathrm{C}_{1} \leqslant 15 \mathrm{pf}$ ) from each
pin to ground. The specifications for the crystal are as follows:
( Z AT cut, parallel resonant
© Fundamental type, 16 MHz maximum
(2) Series resistance, $R_{S} \leqslant 100 \Omega$

## GENERAL DESCRIPTION

The Z86C12 development device allows users to prototype a system with an actual hardware device and to develop the code. This code is eventually mask-programmed into the on-chip ROM for any of the 86Cxx devices (except the 86C91). Development devices are also useful in emulator appli-cations where the final system configura-tion -- memory configuration, $I / \mathrm{O}$, interrupt inputs, etc. -- are unknown. The Z86C12 development device is identical to its equivalent Z86C21microcomputer with the following exceptions:

- No internal ROM is provided, so that code is developed in off-chip memory. Five "size" inputs configure the memory boundaries.
- The normally internal ROM address and data lines are buffered and brought out to external pins to interface with the external memory.
- Control lines (/MAS and /MDS) are added to interface with external program memory.

The Timing and Control, I/O ports, and clock pins on the Z86C12 are identical in function to those on the 86C21. This section covers those pins that do not appear on the Z86C21 8K ROM device. The pin functions and pin assignments are shown on figure 00.

## Z86C12 PIN DESCRIPTION

D0 - D7 (Inputs, TTL compatible) Data bus. These 8 lines provide the input data bus to access external memory emulating on the on-chip ROM. During read cycles in the internal memory space the data on these lines is latched in just prior to the rise of the /MDS data strobe.

AO - A15 (Outpus TTL compatible) Address bus. During T1 these lines output the current memory address. All addresses, whether internal or external, are output.
/MAS (Output, TTL compatible) Memory Address Strobe. This line is active during every T1 cycle. The rising edge of this signal may be used to latch the current memory address on the lines AOA15. This line is always valid; it is not tri-stated when /AS is tri-stated.
/MDS (Output, TTL compatible) Memory Data Strobe. This is a timing signal used to enable the external memory to emulate the on-chip ROM. It is active only during accesses to the on-chip ROM memory space, as selected by the configuration of the SIZEn pins.
/SCLK (Output, TTL compatible) System Clock. This line is teh internal system clock.
/SYNC (Output TTL, compatible) Sync signal. This signal indicates the last clock cycle of the currently executing instruction.

IIACK (Output TTL, compatible) Interrupt Acknow-ledge. This output, when low, indicates that the Z 86 C 12 is an interrupt cycle.
/SIZE0, /SIZE1, /SIZE2, /SIZE3, SIZE4 (Inputs, TTL compatible). The /SIZEn lines control the emulation mode of the 86C12. Note that /SIZEO - /SIZE3 are active low, while SIZE4 is active high. The functions are defined as shown in figure 00. The 86C12 should be in RESET when the state of these lines are changed.

NOTE:
The SIZE pins may be configured to make the memory control signals (/MAS, /MDS, R/W, /AS, and /DS) look like the Z86C91 ROMless device, however on power-up or reset ports 0 and 1 are configured as inputs, rather than A15 - A8 and AD7 - AD0, respectively.

Table 1. Z86C12 Pin Assignments

| NAME |  | name | PIN | NAME | PIN | NAME | PIN |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| /AS | B2 | A8 | J5 | P07 | J1 | P36 | A7 |
| /DS | C4 | A9 | K4 | P10 | G8 | P37 | A5 |
| MAS | E1 | D0 | H3 | P11 | G9 | R/W | A1 |
| /MDS | G3 | D1 | K2 | P12 | G10 | SCLK | G2 |
| /RESET | B3 | D2 | J3 | P13 | F8 | SIZE4 | F10 |
| ISIZE0 | A3 | D3 | K3 | P14 | D10 | VCC | A4 |
| /SIZE1 | C5 | D4 | H8 | P15 | C10 | VCC1 | B6 |
| /SIZE2 | A6 | D5 | $J 10$ | P16. | B10 | VCC2 | F9 |
| /SIZE3 | C6 | D6 | H9 | P17 | E9 | VSS | F3 |
| ISYNC | F1 | D7 | H10 | P20 | C9 | VSS1 | E2 |
| AO | J9 | IACK | F2 | P21 | A10 | VSS2 | H6 |
| A1 | H7 | NC | J2 | P22 | B9 | VSS3 | E8 |
| A10 | J4 | NC | C3 | P23 | C8 | Xtal1 | B5 |
| A11 | H4 | NC | D8 | P24 | A9 | Xtal2 | A2 |
| A12 | K9 | NC | H2 | P25 | B8 |  |  |
| A13 | K7 | NC | K1 | P26 | A8 |  |  |
| A14 | K5 | P00 | C1 | P27 | C7 |  |  |
| A15 | H5 | P01 | D3 | P30 | B4 |  |  |
| A2 | K10 | P02 | D2 | P31 | B7 |  |  |
| A3 | J8 | P03 | D1 | P32 | C2 |  |  |
| A4 | J7 | P04 | E3 | P33 | D9 |  |  |
| A5 | K6 | P05 | G1 | P34 | E10 |  |  |
| A6 | J6 | P06 | H1 | P35 | B1 |  |  |
| A7 | K8 |  |  |  |  |  |  |

Table 2. Miemory Size Configuration

| SIZE4 | ISIZE3 | /SIZE2 | ISIZE1 | /SIZE0 | MEMORY |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |
| 0 | 1 | 1 | 1 | 1 | ROMIess |
| 0 | 1 | 1 | 1 | 0 | 2K ROM |
| 0 | 1 | 1 | 0 | 1 | 4K ROM |
| 0 | 1 | 0 | 1 | 1 | 8 R ROM |
| 0 | 0 | 1 | 1 | 1 | 16K ROM |
| 1 | 1 | 1 | 1 | 1 | 32K ROM |


TIMING
AND
CONTROL

[^9]
## INSTRUCTION SET NOTATION

Addressing Modes. The following notation is used to describe the addressing modes and instruction operations as shown in the instruction summary.
IRR Indirect register pair or indirect working-register pair address
Irr Indirect working-register pair only
X Indexed address
DA Direct address
RA Relative address
IM Immediate
R Register or working-register address
r Working-register address only
IR Indirect-register or indirect working-register address
Ir Indirect working-register address only
RR Register pair or working register pair address
Symbols. The following symbols are used in describing the instruction set.

| dst | Destination location or contents |
| :--- | :--- |
| src | Source location or contents |
| cc | Condition code (see list) |
| $@$ | Indirect address prefix |
| SP | Stack pointer (control registers 254-255) |
| PC | Program counter |
| FLAGS | Flag register (control register 252) |
| RP | Register pointer (control register 253) |
| IMR | Interrupt mask register (control register 251) |

Assignment of a value is indicated by the symbol " $\leftarrow$ ". For example,

$$
\mathrm{dst} \leftarrow \mathrm{dst}+\mathrm{src}
$$

indicates that the source data is added to the destination data and the result is stored in the destination location. The notation "addr( n )" is used to refer to bit " n " of a given location. For example,
dst (7)
refers to bit 7 of the destination operand.
Flags. Control Register R252 contains the following six flags:

| C | Carry flag |
| :--- | :--- |
| Z | Zero flag |
| S | Sign flag |
| V | Overflow flag |
| D | Decimal-adjust flag |
| H | Half-carry flag |
| Affected flags are indicated by: |  |
| $\mathbf{0}$ | Cleared to zero |
| $\mathbf{1}$ | Set to one |
| $\mathbf{*}$ | Set or cleared according to operation |
| $\overline{\mathbf{x}}$ | Unaffected |
| Undefined |  |

CONDITION CODES

| Value | Mnemonic | Meaning | Flags Set |
| :---: | :---: | :---: | :---: |
| 1000 |  | Always true | - |
| 0111 | C | Carry | $C=1$ |
| 1111 | NC | No carry | $C=0$ |
| 0110 | Z | Zero | $Z=1$ |
| 1110 | NZ | Not zero | $Z=0$ |
| 1101 | PL | Plus | $S=0$ |
| 0101 | MI | Minus | $S=1$ |
| 0100 | OV | Overflow | $V=1$ |
| 1100 | NOV | No overflow | $V=0$ |
| 0110 | EQ | Equal | $Z=1$ |
| 1110 | NE | Not equal | $Z=0$ |
| 1001 | GE | Greater than or equal | $(S X O R V)=0$ |
| 0001 | LT | Less than | $(S X O R V)=1$ |
| 1010 | GT | Greater than | $[Z \mathrm{OR}(\mathrm{SXOR} V)]=0$ |
| 0010 | LE | Less than or equal | $[Z O R(S X O R V)]=1$ |
| 1111 | UGE | Unsigned greater than or equal | $\mathrm{C}=0$ |
| 0111 | ULT | Unsigned less than | $C=1$ |
| 1011 | UGT | Unsigned greater than | $(C=0$ AND $Z=0)=1$ |
| 0011 | ULE | Unsigned less than or equal | $(C O R Z)=1$ |
| 0000 |  | Never true | - |


Two-Byte Instructions , Three-Byte Instructions

## INSTRUCTION SUMMARY

| Instruction and Operation | Addr Mode | Opcode | Flags Affected |
| :---: | :---: | :---: | :---: |
|  | dst sre | (Hex) | CZSVDH |
| ADC dst,src $d s t \leftarrow d s t+\operatorname{src}+C$ | (Note 1) | $1 \square$ | $* * * * 0 \%$ |
| ADD dst,src dst $\leftarrow$ dst + src | (Note 1) | $0 \square$ | * * * $*$ ( |
| AND dst,src dst $\leftarrow$ dst AND src | (Note 1) | $5 \square$ | - $\%$ : $0-$ |
| CALL dst $\begin{aligned} & \mathrm{SP} \leftarrow \mathrm{SP}-2 \\ & @ \mathrm{SP} \leftarrow \mathrm{PC} ; \mathrm{PC} \leftarrow \mathrm{dst} \end{aligned}$ | $\begin{aligned} & \hline \text { DA } \\ & \text { IRR } \end{aligned}$ | $\begin{aligned} & \text { D6 } \\ & \text { D4 } \end{aligned}$ | - - - - |
| $\begin{aligned} & \text { CCF } \\ & \mathrm{C} \leftarrow \text { NOT C } \end{aligned}$ |  | EF | * - - - - |
| CLR dst dst $\leftarrow 0$ | $\begin{aligned} & \mathrm{R} \\ & \mathrm{IR} \end{aligned}$ | $\begin{aligned} & \text { B0 } \\ & \text { B1 } \end{aligned}$ | - - - - |
| COM dst <br> dst $\leftarrow$ NOT dst | $\begin{aligned} & \hline R \\ & \text { IR } \end{aligned}$ | $\begin{aligned} & 60 \\ & 61 \end{aligned}$ | -** $0-$ |
| CP dst, src <br> dst - src | (Note 1) | A■ | $\pm \pm \%$ - - |


| Instruction and Operation | Addr Mode |  | Opcode Byte (Hex) | Flags Affected <br> C Z S V D H |
| :---: | :---: | :---: | :---: | :---: |
|  | dst | src |  |  |
| JP cc, dst | DA |  | cD | - - - - - |
| if cc is true |  |  | $c=0-F$ |  |
| $\mathrm{PC} \leftarrow$ dst | IRR |  | 30 |  |
| JR cc, dst | RA |  | cB | - - |
| if cc is true, $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{dst}$ |  |  | $\mathrm{c}=0-\mathrm{F}$ |  |
| Range: $+127,-128$ |  |  |  |  |
| LD dst, src | $r$ | Im | rC | - - - - |
| dst $\leftarrow$ src | $r$ | R | 18 |  |
|  | R | r | r9 |  |
|  |  |  | $r=0-F$ |  |
|  | $r$ | X | C7 |  |
|  | X | $r$ | D7 |  |
|  | $r$ | Ir | E3 |  |
|  | Ir | $r$ | F3 |  |
|  | R | R | E4 |  |
|  | R | IR | E5 |  |
|  | R | IM | E6 |  |
| * | IR | IM | E7 |  |
|  | IR | R | F5 |  |

INSTRUCTION SUMMMARY (Continued)


R240 SIO
SERIAL I/O REGISTER
( $\mathrm{FOH}_{\mathrm{H}}$; Read/Write)



R241 TMR
TIMER MODE REGISTER
(F1H;Read/Write)


R242 T1
COUNTER TIMER 1 REGISTER
(F2H; Read/Write)



R243 PRE1
PRESCALER 1 REGISTER
(F3H; Write Only)



R244 T0

## COUNTER/TIMER 0 REGISTER

( $\mathrm{F}_{4}$ H; Read/Write)

$T_{0}$ INITIAL VALUE (WHEN WRITTEN) To CURRENT VALUE (WHEN READ)

R245 PRE0 PRESCALER O REGISTER (F5H; Write Only)



R246 P2M PORT 2 MODE REGISTER (F6н; Write Only)

$\mathrm{P}_{0}-\mathrm{P}_{2}, 1 / 1 / \mathrm{D}$ DEFINITION DEFINES BIT AS OUTPUT

## R247 P3M

PORT 3 MODE REGISTER
(F7H; Write Only)



Figure 11. Control Registers


R252 FLAGS
FLAG REGISTER
( $\mathrm{FC}_{\mathrm{H}}$; Read/Write)

## 



R249 IPR
INTERRUPT PRIORITY REGISTER
( $\mathrm{F9}_{\mathrm{H}}$; Write Only)

$0=$ RRA $>$ IRQ4
$1=$ IRQ4 $>$ IRQ1.

R250 IRQ
INTERRUPT REQUEST REGISTER
( $\mathrm{FA}_{\mathrm{H}}$; Read/Write)
 IRO5 $=\mathbf{T}_{\mathbf{1}}$

R251 IMR
INTERRUPT MASK REGISTER
( $\mathrm{FB}_{\mathrm{H}}$; Read/Write)

| $D_{7}$ | $D_{6}$ | $D_{5}$ | $D_{4}$ | $D_{3}$ | $D_{2}$ | $D_{1}$ | $D_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

R255 SPL
STACK POINTER
(FFH; Read/Write)

| $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

R254 SPH
STACK POINTER
(FEH; Read/Write)

R253 RP
REGISTER POINTER
(FDH; Read/Write)

| $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


 YTE ( $\mathrm{SP}_{\mathrm{B}}-\mathrm{SP}_{15}$ )



Figure 11. Control Registers (Continued)

Lower Nibble (Hex)


## ABSOLUTE MAXIMUM RATINGS

Voltages on all pins with respect to GND . . . . . . . . . . . . . . . . . . . . . . . . . -0.3 V to +7.0 V
Operating Ambient
Temperature . . . . . . . . . . . . . See Ordering Information
Storage Temperature . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## STANDARD TEST CONDITIONS

The DC characteristics listed below apply for the following standard test conditions, unless otherwise noted. All voltages are referenced to GND. Positive current flows into the referenced pin.
Standard conditions are as follows:
国 $+4.5 \mathrm{~V} \leq \mathrm{Vcc} \leq+5.5 \mathrm{~V}$

- $\mathrm{GND}=0 \mathrm{~V}$

国 $0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant+70^{\circ} \mathrm{C}$ for S (Standard Temperature)


Figure 12. Test Load 1

## DC CHARACTERISTICS

| Symbol | Parameter | Min | Max | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CH}}$ | Clock Input High Voltage | 3.8 | $\mathrm{V}_{\mathrm{CC}}$ | V | Driven by External Clock Generator |
| $V_{C L}$ | Clock Input Low Voltage | -0.3 | 0.8 | V | Driven by External Clock Generator |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage | 2.4 | $V_{C C}$ | V |  |
| $V_{\text {IL }}$ | Input Low Voltage | -0.3 | 0.8 | V |  |
| $\mathrm{V}_{\text {RH }}$ | Reset Input High Voltage | 3.8 | $\mathrm{V}_{\mathrm{CC}}$ | V |  |
| $V_{\text {RL }}$, | Reset Input Low Voltage | -0.3 | 0.8 | V |  |
| VOH | Output High Voltage | 2.4 |  | V | $\mathrm{l}^{\mathrm{OH}}=-250 \mu \mathrm{~A}$ |
| VOL | Output Low Voltage |  | 0.4 | V | $\mathrm{l}_{\mathrm{OL}}=+2.0 \mathrm{~mA}$ |
| IIL | Input Leakage | -10 | 10 | $\mu \mathrm{A}$ | $\mathrm{OV} \leqslant \mathrm{V}_{\text {IN }} \leqslant+5.25 \mathrm{~V}$ |
| IOL | Output Leakage | -10 | 10 | $\mu \mathrm{A}$ | $0 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{IN}} \leqslant+5.25 \mathrm{~V}$ |
| I/R | Reset Input Current |  | 80 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=+5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{RL}}=0 \mathrm{~V}$ |
| ICC | Supply Current |  | 50 | mA | All outputs and I/O pins floating |
| ${ }^{1} \mathrm{CC}_{1}$ | Standby Current , |  | 3 | mA | Halt Mode |
| $\mathrm{ICC}_{2}$ | Standby Current |  | 10 | $\mu \mathrm{A}$ | Stop Mode |



Figure 13. External I/O or Memory Read/Write

## AC CHARACTERISTICS

External I/O or Memory Read and Write Timing

| NumberSymbol |  | Parameter | $\begin{array}{r} 12 \\ \operatorname{Min} \end{array}$ | $\begin{gathered} \mathrm{MHz} \\ \mathrm{Max} \end{gathered}$ | $\begin{gathered} 16 \\ \text { Min } \end{gathered}$ | MHz Max | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | TdA(AS) | Address Valid to AS $\uparrow$ Delay | 35 |  | 20 |  | 2,3 |
| 2 | TdAS(A) | AS $\uparrow$ to Address Float Delay | 45 |  | 30 |  | 2,3 |
| 3 | TdAS(DR) | AS $\uparrow$ to Read Data Required Valid |  | 220 |  | 180 | 1,2,3 |
| 4 | TwAS | AS Low Width | 55 |  | 35 |  | 2,3 |
| 5 | TdAz(DS) | Address Float to DS $\downarrow$ | 0 |  | 0 |  |  |
| 6 | TwDSR | DS (Read) Low Width | 185 |  | 135 |  | 1,2,3 |
| 7 | TwDSW | DS (Write) Low Width | 110 |  | 80 |  | 1,2,3 |
| 8 | TdDSR(DR). | DS $\downarrow$ to Read Data Required Valid |  | 130 |  | 75 | 1,2,3 |
| 9 | ThDR(DS) | Read Data to DS $\uparrow$ Hold Time | 0 |  | 0 |  | 2,3 |
| 10 | TdDS(A) | DS $\uparrow$ to Address Active Delay | 45 |  | 35 |  | 2,3 |
| 11 | TdDS(AS) | $\overline{\mathrm{DS}} \uparrow$ to $\overline{\mathrm{AS}} \downarrow$ Delay | 55 |  | 25 |  | 2,3 |
| 12 | TdRW(AS) | RMW Valid to $\overline{A S} \uparrow$ Delay | 30 |  | 20 |  | 2,3 |
| 13 | TdDS(R/W) | DS $\uparrow$ to R/W Not Valid | 35 |  | 25 |  | 2,3 |
| 14 | TdDW(DSW) | Write Data Valid to DS (Write) $\downarrow$ Delay | 35 |  | 25 |  | 2,3 |
| 15 | TdDS(DW) | DS $\uparrow$ to Write Data Not Valid Delay | 35 |  | 25 |  | 2,3 |
| 16 | TdA(DR) | Address Valid to Read Data Required Valid | 255 |  | 200 |  | 1,2,3 |
| 17 | TdAS(DS) | AS to DS Delay | 55 |  | 40 |  | 2,3 |

## NOTES:

1. Delay times given are for a $\mathbf{1 6} \mathbf{~ M H z}$ crystal input frequency. For lower frequencies, the change in clock periods must be added to the delay time.
2. Data Strobe Width is given for a $\mathbf{1 6} \mathbf{~ M H z}$ crystal input frequency. For lower frequencies the change in three clock periods must be added to obtain the minimum width. The Data Strobe Width varies according to the instruction being executed.
3. Address Strobe and Data Strobe to Data In Valid delay times represent memory system access times and are given for a $\mathbf{1 6} \mathbf{~ M H z}$ crystal input frequency. For lower frequencies, the change in four clock periods must be added to TdAS (DI) and the change in three clock periods added to TdDS(DI).

* All units in nanoseconds (ns).
$\dagger$ Test Load 1
" All timing references use 2.0 V for a logic " 1 " and 0.8 V for a logic " 0 ".


Figure 14. Additional Timing

## AC CHARACTERISTICS

## Additional Timing Table

| NumberSymbol |  | Parameter |  |  | $\begin{aligned} & 12 \\ & M i n \end{aligned}$ | $\underset{\text { Max }}{\overline{\mathrm{MHz}}}$ | $\begin{gathered} 16 \\ M i n \end{gathered}$ | $\begin{gathered} \mathrm{MHz} \\ \text { Max } \end{gathered}$ | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | TpC | Input Clock Period |  |  | 83 | 1000 | 62.5 | 1000 | 1 |
| 2 | TrC, TfC | Clock Input Rise and Fall Times |  |  |  | - 15 |  | 10 | 1 |
| 3 | TwC | Input Clock Width |  |  | 70 |  | 21 |  | 1 |
| 4 | TwTinL | Timer Input Low Width |  |  | 70 |  | 50 |  | 2 |
| 5 | TwTinH | Timer Input High Width |  |  | 3 TpC |  | 3 TpC |  | 2 |
| 6 | TpTin | Timer Input Period | 8 TpC |  | 8TpC |  | 8TpC |  | 2 |
| 7 | TrTin, TfTin | Timer Input Rise and Fall Times |  | 100 |  | 100 |  | 100 | 2 |
| 8A | TwIL | Interrupt Request Input Low Time | 100 |  | 70 |  | 50 |  | 2,4 |
| 8B | TwIL | Interrupt Request Input Low Time | 3 TpC |  | 3 TpC |  | 3 TpC |  | 2,5 |
| 9 | TwiH | Interrupt Request Input High Time | 3 TpC |  | 3 TpC |  | 3 TpC |  | 2,3 |

## NOTES:

1. Clock timing references use 3.8 V for a logic " 1 " and 0.8 V for a logic " 0 ".
2. Timing references use 2.0 V for a logic " 1 " and 0.8 V for a logic " 0 ".
3. Interrupt request via Port 3 .

* Units in nanoseconds (ns).



Figure 15a. Input Handshake Timing


Figure 15b. Output Handshake Timing

## AC CHARACTERISTICS

Handshake Timing


## 286ce Cinios <br> ( $(1)$ Rilless

## FEATURES

- Complete microcomputer, 24 I/O lines, and up to 64 K bytes of addressable external space each for program and data memory.

圈 256-byte register file, including 236 general-purpose registers, 3 I/O port registers, and 16 status and control registers.
$\square$ Vectored, priority interrupts for I/O, counter/timers, and UART.
$\square$ On-chip oscillator that accepts crystal or external clock drive.
© Full-duplex UART and two programmable 8-bit counter/timers, each with a 6-bit programmable prescaler.

■ Register Pointer so that short, fast instructions can access any one of the sixteen working-register groups.
$\square$ Single +5 V power supply-all I/O pins TTL compatible.

- 12 and 16 MHz
- CMOS process
- Standby modes—Halt and Stop


## GENERAL DESCRIPTION

The Z86C91 is a CMOS ROMless version of the Z8 single-chip microcomputer. It offers all the outstanding features of the Z8 family architecture except an on-chip program ROM. Use of external memory rather than a
preprogrammed ROM enables this Z8 microcomputer to be used in low volume applications or where code flexibility is required.


Figure 1. Pin Functions


Figure 2a. 40-pin Dual-In-Line Package (DIP), Pin Assignments

The Z86C91 can provide up to 16 output address lines, thus permitting an address space of up to 64 K bytes of data or program memory. Eight address outputs $\left(A D_{0}-A D_{7}\right)$ are provided by a multiplexed, 8-bit, Address/Data bus. The remaining 8 bits can be provided by the software configuration of Port 0 to output address bits $A_{8}-A_{15}$.

Available address space can be doubled (up to 128 K bytes) by programming bit 4 of Port $3\left(\mathrm{P}_{4}\right)$ to act as a data memory select output $(\overline{\mathrm{DM}})$. The two states of $\overline{\mathrm{DM}}$ together with the 16 address outputs can define separate data and memory address spaces of up to 64 K bytes each.

There are 256 bytes of RAM located on-chip and organized as a register file of 236 general-purpose registers, 16 control and status registers, and three $1 / O$ port registers. This register file can be divided into sixteen groups of 16 working registers each. Configuring the register file in this manner allows the use of short format instructions; in addition, any of the individual registers can be accessed directly.

The pin functions and the pin assignments of the Z86C91 package are illustrated in Figures 1 and 2.


Figure 2b. 44-pin Chip Carrier, Pin Assignments


Figure 3. Functional Block Diagram

## ARCHITECTURE

Architecture is characterized by a flexible I/O scheme, an efficient register and address space structure and a number of ancillary features that are helpful in many applications.

Microcomputer applications demand powerful I/O capabilities. The Z86C91 fulfills this with 24 pins available for input and output. These lines are grouped into three ports of eight lines each and are configurable under software control to provide timing, status signals, serial or parallel I/O with or without handshake, and an address bus for interfacing external memory.

Three basic address spaces are available: program memory, data memory and the register file (internal). The 256 -byte
random-access register file is composed of 236 general-purpose registers, three I/O port registers, and 16 control and status registers.

To unburden the program from coping with real-time problems such as serial data communication and counting/timing, an asynchronous receiver/transmitter (UART) and two counter/timers with a large number of user-selectable modes are offered on-chip. Hardware support for the UART is minimized because one of the on-chip timers supplies the bit rate. Figure 3 shows the block diagram.

## POWER DOWN INSTRUCTIONS

The Z86C91 has two instructions to reduce power consumption during standby operation. HALT turns off the processor and UART while the counter/timers and external interrupts IRQ0, IRQ1, and IRQ2 remain active.

When an interrupt occurs the processor resumes execution
after servicing the interrupt. STOP turns off the clock to the entire Z86C91 and reduces the standby current to 10 microamps. The stop mode is terminated by reset, which causes the processor to restart the application program at address 12.

## PIN DESCRIPTION

$\overline{\text { AS. }}$ Address Strobe (output, active Low). Address Strobe is pulsed once at the beginning of each machine cycle. Addresses output via Port 1 for all external program or data memory transfers are valid at the trailing edge of $\overline{A S}$.
$\overline{\mathrm{DS}}$. Data Strobe (output, active Low). Data Strobe is activated once for each external memory transfer.
$\mathbf{P O}_{0}-\mathrm{PO}_{7}, \mathrm{P2}_{0}-\mathbf{P 2}_{7}, \mathrm{P3}_{0}-\mathrm{P3}_{7} . / / \mathrm{O}$ Port Lines (input/outputs, TL-compatible). These 24 lines are divided into three 8 -bit I/O ports that can be configured under program control for I/O or external memory interface (Figure 3).
$\mathbf{P 1}_{0}$-P17. Address/Data Port (bidirectional). Multiplexed
address $\left(A_{0}-A_{7}\right)$ and data $\left(D_{0}-D_{7}\right)$ lines used to interface with program and data memory.
$\overline{\text { RESET. Reset (input, active Low). } \overline{\text { RESET }} \text { initializes the }}$ Z86C91. After RESET the MCU is in the extended memory mode. When RESET is deactivated, program execution begins from program location $000 \mathrm{C}_{\mathrm{H}}$.
$\mathbf{R} \bar{W}$. Read/Write (output). $\mathrm{R} \bar{W}$ is Low when the Z86C91 is writing to external program or data memory.
XTAL1, XTAL2. Crystal 1, Crystal 2 (time-base input and output). These pins connect a parallel-resonant crystal to the on-chip clock oscillator and buffer.

## ADDRESS SPACES

Program Memory. The Z86C91 addresses 64K bytes of external program memory space (Figure 4).
The first 12 bytes of program memory are reserved for the interrupt vectors. These locations contain six 16 -bit vectors that correspond to the six available interrupts. Program execution begins at location $000 \mathrm{C}_{\mathrm{H}}$ after a reset.
Data Memory. The Z86C91 can address 64 K bytes of external data memory. External data memory may be included with or separated from the external program memory space. $\overline{\mathrm{DM}}$, an optional I/O function that can be programmed to appear on pin $\mathrm{P}_{4}$, is used to distinguish between data and program memory space.
Register File. The 256 -byte register file includes three I/O port registers (R0, R2, R3), 236 general-purpose registers
(R4-R239) and 16 control and status registers (R240-R255). These registers are assigned the address locations shown in Figure 5.
Z86C91 instructions can access registers directly or indirectly with an 8 -bit address field. This also allows short 4 -bit register addressing using the Register Pointer (one of the control registers). In the 4-bit mode, the register file is divided into sixteen working-register groups, each occupying 16 contiguous locations (Figure 5). The Register Pointer addresses the starting location of the active working-register group (Figure 6).
Note: Register Bank EO-EF can only be accessed through working register and indirect addressing modes.

Stacks. Either the internal register file or the external data memory can be used for the stack. A 16-bit Stack Pointer (R254 and R255) is used for the external stack, which can
reside anywhere in data memory. An 8-bit Stack Pointer (R255) is used for the internal stack that resides within the 236 general-purpose registers (R4-R239).


Figure 4. Z86C91 Program Memory Map


Figure 5. The Register File


Figure 6. The Register Pointer

## SERIAL INPUT/OUTPUT

Port 3 lines $\mathrm{P}_{3}$ and $\mathrm{P} 3_{7}$ can be programmed as serial I/O lines for full-duplex serial asynchronous receiver/transmitter operation. The bit rate is controlled by Counter/Timer 0 , with a maximum rate of 93.75 K bits/second at 12 MHz .
The Z86C91 automatically adds a start bit and two stop bits to transmitted data (Figure 7). Odd parity is also available as an option. Eight data bits are always transmitted, regardless


Transmitted Data (No Parity)


Transmitted Data
(With Parity)
Transmitted Data
(With Parity)
of parity selection. If parity is enabled, the eighth data bit is used as the odd parity bit. An interrupt request (IRQ4) is generated on all transmitted characters.
Received data must have a start bit, eight data bits, and at least one stop bit. If parity is on, bit 7 of the received data is replaced by a parity error flag. Received characters generate the IRQ3 interrupt request.


Received Data (No Parity)


Received Data
(With Parity)

Figure 7. Serial Data Formats

## COUNTER/TIMERS

The Z86C91 contains two 8-bit programmable counter/timers ( $T_{0}$ and $T_{1}$ ), each driven by its own 6 -bit programmable prescaler. The $T_{1}$ prescaler can be driven by internal or external clock sources; however, the $\mathrm{T}_{0}$ prescaler is driven by the internal clock only.
The 6 -bit prescalers can divide the input frequency of the clock source by any number from 1 to 64 . Each prescaler drives its counter, which decrements the value ( 1 to 256) that has been loaded into the counter. When the counter reaches the end of count, a timer interrupt request-IRQ4 ( $\mathrm{T}_{0}$ ) or IRQ5 ( $\mathrm{T}_{1}$ )-is generated.

The counters can be started, stopped, restarted to continue, or restarted from the initial value. The counters can also be programmed to stop upon reaching zero (single-pass mode)
or to automatically reload the initial value and continue counting (modulo-n continuous mode). The counters, but not the prescalers, can be read any time without disturbing their value or count mode.

The clock source for $T_{1}$ is user-definable; it can be either the internal microprocessor clock divided by four, or an external signal input via Port 3. The Timer Mode register configures the external timer input as an external clock, a trigger input that can be retriggerable or nonretriggerable, or as a gate input for the internal clock. The counter/timers can be programmably cascaded by connecting the $\mathrm{T}_{0}$ output to the input of $\mathrm{T}_{1}$. Port 3 line $\mathrm{P}_{6}$ also serves as a timer output ( $T_{\text {Out }}$ ) through which $T_{0}, T_{1}$ or the internal clock can be output.

## I/O PORTS

The Z86C91 has 24 lines available for input and output. These lines are grouped into three ports of eight lines each and are configurable as input, output or address. Under software control, the ports can be programmed to provide
address outputs, timing, status signals, serial I/O, and parallel I/O with or without handshake. All ports have active pull-ups and pull-downs compatible with TTL loads.

Port 1 is a dedicated Z-BUS® compatible memory interface. The operations of Port 1 are supported by the Address Strobe ( $\overline{\mathrm{AS}})$ and Data Strobe $(\overline{\mathrm{DS}})$ lines, and by the Read/Write ( $\mathrm{R} / \overline{\mathrm{W}}$ ) and Data Memory ( $\overline{\mathrm{DM} \text { ) control }}$ lines. The low-order program and data memory addresses ( $\mathrm{A}_{0}-\mathrm{A}_{7}$ ) are output through Port 1 (Figure 8) and are multiplexed with data in/out ( $\mathrm{D}_{0}-\mathrm{D}_{7}$ ). Instruction fetch and data memory read/write operations are done through this port.
Port 1 cannot be used as a register nor can a handshake mode be used with this port.
The Z86C91 wakes up with the 8 bits of Port 1 configured as address outputs for external memory. If more than eight address lines are required, additional lines can be obtained by programming Port 0 bits as address bits. The
least-significant four bits of Port 0 can be configured to supply address bits $\mathrm{A}_{8}-\mathrm{A}_{11}$ for 4 K byte addressing or both nibbles of Port 0 can be configured to supply address bits $\mathrm{A}_{8} \cdot \mathrm{~A}_{15}$ for 64 K byte addressing.


Figure 8. Port 1

Port 0 can be programmed as a nibble $1 / O$ port, or as an address port for interfacing external memory (Figure 9). When used as an I/O port, Port 0 can be placed under handshake control. In this configuration, Port 3 lines $\mathrm{P}_{2}$ and $\mathrm{P}_{5}$ are used as the handshake controls DAV ${ }_{0}$ and RDY ${ }_{0}$. Handshake signal assignment is dictated by the I/O direction of the upper nibble $\mathrm{PO}_{4}-\mathrm{PO}_{7}$.
For external memory references, Port 0 can provide address bits $\mathrm{A}_{8}-\mathrm{A}_{11}$ (lower nibble) or $\mathrm{A}_{8}-\mathrm{A}_{15}$ (lower and upper nibbles) depending on the required address space. If the address range requires 12 bits or less, the upper nibble of Port 0 can be programmed independently as I/O while the lower nibble is used for addressing.
Port 0 lines are configured as address lines $A_{8}-A_{15}$ after a Reset. If one or both nibbles are needed for I/O operation, they must be configured by writing to the Port 0 Mode register.

To permit the use of slow memory, an automatic wait mode of two oscillator clock cycles is configured for bus timing after each reset. The initialization routine could include reconfiguration to eliminate this extended timing mode.


Figure 9. Port 0

Port 2 bits can be programmed independently as input or output (Figure 10). This port is always available for I/O operations. In addition, Port 2 can be configured to provide open-drain outputs.
Like Port 0, Port 2 may also be placed under handshake control. In this configuration, Port 3 lines $\mathrm{P}_{1}$ and $\mathrm{P}_{6}$ are used as the handshake controls lines $\overline{\mathrm{DAV}}_{2}$ and RDY ${ }_{2}$. The handshake signal assignment for Port 3 lines $\mathrm{P}_{1}$ and $\mathrm{P}_{6}$ is dictated by the direction (input or output) assigned to bit 7 of Port 2.


Figure 10. Port 2

Port 3 lines can be configured as I/O or control lines (Figure 11). In either case, the direction of the eight lines is fixed as four input $\left(\mathrm{P}_{3}-\mathrm{P}_{3}\right)$ and four output $\left(\mathrm{P}_{3}-\mathrm{P}_{7}\right)$. For serial I/O, lines $\mathrm{P}_{0}$ and $\mathrm{P} 3_{7}$ are programmed as serial in and serial out, respectively.
Port 3 can also provide the following control functions: handshake for Ports 0 and 2 ( $\overline{\mathrm{DAV}}$ and RDY); four external interrupt request signals (IRQO-IRQ3); timer input and output signals ( $\mathrm{T}_{\text {IN }}$ and $\mathrm{T}_{\text {OUT }}$ ) and Data Memory Select ( $\overline{\mathrm{DM}})$.


Figure 11. Port 3

## INTERRUPTS

The Z86C91 allows six different interrupts from eight sources：the four Port 3 lines $\mathrm{P}_{0}-\mathrm{PB}_{3}$ ，Serial In，Serial Out， and the two counter／timers．These interrupts are both maskable and prioritized．The Interrupt Mask register globally or individually enables or disables the six interrupt requests．When more than one interrupt is pending，priorities are resolved by a programmable priority encoder that is controlled by the Interrupt Priority register．
All interrupts are vectored through locations in program memory．When an interrupt request is granted，an interrupt machine cycle is entered．This disables all subsequent
interrupts，saves the Program Counter and status flags，and accesses the program memory vector location reserved for that interrupt．This memory location and the next byte contain the 16－bit address of the interrupt service routine for that particular interrupt request．The Z86C91 takes 26 system clock cycles to enter an interrupt subroutine．
Polled interrupt systems are also supported．To accommodate a polled structure，any or all of the interrupt inputs can be masked and the Interrupt Request register polled to determine which of the interrupt requests needs service．

## CLOCK

The on－chip oscillator has a high－gain，parallel－resonant amplifier for connection to a crystal or to any suitable external clock source（XTAL1 $=$ Input，XTAL2 $=$ Output）．
The crystal source is connected across XTAL1 and XTAL2， using the recommended capacitance $\left(\mathrm{C}_{\mathrm{L}}=15 \mathrm{pf}\right.$ maximum）from each pin to ground．The specifications for the crystal are as follows：
（⿴囗⿻㐅⿳丶⿰丶丶丶⿴囗十 AT cut，parallel－resonant
■ Fundamental type
© Series resistance，$R_{S} \leqslant 100 \Omega$
－ 16 MHz maximum

## INSTRUCTION SET NOTATION

Addressing Modes. The following notation is used to describe the addressing modes and instruction operations as shown in the instruction summary.
IRR Indirect register pair or indirect working-register pair address
Irr Indirect working-register pair only
X Indexed address
DA Direct address
RA Relative address
IM Immediate
R Register or working-register address
r Working-register address only
IR Indirect-register or indirect working-register address
Ir Indirect working-register address only
RR Register pair or working register pair address
Symbols. The following symbols are used in describing the instruction set.

| dst | Destination location or contents |
| :--- | :--- |
| src | Source location or contents |
| cc | Condition code (see list) |
| @ | Indirect address prefix |
| SP | Stack pointer (control registers 254-255) |
| PC | Program counter |
| FLAGS | Flag register (control register 252) |
| RP | Register pointer (control register 253) |
| IMR | Interrupt mask register (control register 251) |

Assignment of a value is indicated by the symbol " $\leftarrow$ ". For example,

$$
d s t \leftarrow d s t+\operatorname{src}
$$

indicates that the source data is added to the destination data and the result is stored in the destination location. The notation "addr( $n$ )" is used to refer to bit " $n$ " of a given location. For example,
dst (7)
refers to bit 7 of the destination operand.
Flags. Control Register R252 contains the following six flags:

| C | Carry flag |
| :--- | :--- |
| Z | Zero flag |
| S | Sign flag |
| V | Overflow flag |
| D | Decimal-adjust flag |
| H | Half-carry flag |

Affected flags are indicated by:
$0 \quad$ Cleared to zero
1 Set to one

* Set or cleared according to operation
- Unaffected

X Undefined

CONDITION CODES

| Value | Mnemonic | Meaning | Flags Set |
| :---: | :---: | :---: | :---: |
| 1000 |  | Always true | - |
| 0111 | C | Carry | $C=1$ |
| 1111 | NC | No carry | $C=0$ |
| 0110 | Z | Zero | $Z=1$ |
| 1110 | NZ | Not zero | $Z=0$ |
| 1101 | PL | Plus | $S=0$ |
| 0101 | MI | Minus | $S=1$ |
| 0100 | OV | Overflow | $V=1$ |
| 1100 | NOV | No overflow | $V=0$ |
| 0110 | EQ | Equal | $Z=1$ |
| 1110 | NE | Not equal | $\mathrm{Z}=0$ |
| 1001 | GE | Greater than or equal | $(S X O R V)=0$ |
| 0001 | LT | Less than | $(S X O R V)=1$ |
| 1010 | GT | Greater than | $[Z O R(S X O R V)]=0$ |
| 0010 | LE | Less than or equal | $[Z O R(S X O R V)]=1$ |
| 1111 | UGE | Unsigned greater than or equal | $\mathrm{C}=0$ |
| 0111 | ULT | Unsigned less than | $C=1$ |
| 1011 | UGT | Unsigned greater than | $(C=0$ AND $Z=0)=1$ |
| 0011 | ULE | Unsigned less than or equal | $(C O R Z)=1$ |
| 0000 |  | Never true | - |



Figure 12．Instruction Formats

INSTRUCTION SUMMIARY

| Instruction and Operation | Addr Mode | Opcode Byte （Hex） | Flags Affected | Instruction and Operation | Addr Mode |  | Opcode Byte （Hex） | $\frac{\text { Flags Affected }}{\text { c ZSVDH}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | dst src |  | CZSVDH |  | dst | src |  |  |
| ADC dst，src $\mathrm{dst} \leftarrow \mathrm{dst}+\mathrm{src}+\mathrm{C}$ | （Note 1） | 1口 | \＃\＃\＃\＃0 \＃ | $\begin{aligned} & \text { DEC dst } \\ & \mathrm{dst} \leftarrow \mathrm{dst}-1 \end{aligned}$ | $\begin{aligned} & \mathrm{R} \\ & \mathrm{IR} \end{aligned}$ |  | $\begin{aligned} & 00 \\ & 01 \end{aligned}$ | －\＃\＃\＃－－ |
| ADD dst，src dst $\leftarrow d s t+$ src | （Note 1） | $0 \square$ | ＊＊＊＊ 0 ＊ | DECW dst <br> $d s t \leftarrow d s t-1$ | $\begin{aligned} & \hline R R \\ & \mathbb{R} \\ & \mathbb{R} \end{aligned}$ |  | $\begin{aligned} & 80 \\ & 81 \end{aligned}$ | －\＃\＃－－ |
| AND dst，src dst $\leftarrow$ dst AND src | （Note 1） | $5 \square$ | －＊ 0 －－ | DI $\operatorname{IMR}(7) \leftarrow 0$ |  |  | 8F | ーーーーーー |
| $\begin{aligned} & \text { CALL dst } \\ & \mathrm{SP} \leftarrow \mathrm{SP}-2 \\ & \text { @SP } \leftarrow \mathrm{PC} ; \mathrm{PC} \leftarrow \mathrm{dst} \end{aligned}$ | $\begin{aligned} & \text { DA } \\ & \text { IRR } \end{aligned}$ | $\begin{aligned} & \text { D6 } \\ & \text { D4 } \end{aligned}$ | －－－－ | $\begin{aligned} & \text { DJNZ r,dst } \\ & \mathrm{r} \leftarrow \mathrm{r}-1 \\ & \text { if } \mathrm{F}=0 \end{aligned}$ | RA |  | $\begin{gathered} r A \\ r=0-F \end{gathered}$ | $-\infty-\infty-\infty$ |
| $\begin{aligned} & \text { CCF } \\ & \text { C NOTC } \end{aligned}$ |  | EF | ＊ーーーーー | $\begin{array}{r} \mathrm{PC} \leftarrow \mathrm{PC}+ \\ \text { Range: }+127, \end{array}$ |  |  |  |  |
| CLR dst dst $<0$ | $\begin{aligned} & \mathrm{R} \\ & \text { IR } \end{aligned}$ | $\begin{aligned} & \text { B0 } \\ & \text { B1 } \end{aligned}$ | －ーー | $\begin{aligned} & \mathrm{EI} \\ & \mathrm{IMR}(7) \leftarrow 1 \end{aligned}$ |  |  | 9 F | －－－－－－ |
| COM dst | R | 60 | －＊＊0－－ | HALT |  |  | 7F | －－－－－－ |
| dst $<$ NOT dst | IR | 61 |  | INC dst | r |  |  | －＊＊＊－－ |
| CP dst，src dst－src | （Note 1） | A■ | ＊＊＊ | dst $\leftarrow$ dst＋ 1 | R IR |  | 20 <br> 21 |  |
| DAdst dst $\leftarrow$ DA dst | $\begin{gathered} \mathrm{R} \\ \text { IR } \end{gathered}$ | $\begin{aligned} & 40 \\ & 41 \end{aligned}$ | ＊＊＊Xーー | INCW dst $d s t \leftarrow d s t+1$ | $\begin{aligned} & \text { RR } \\ & \text { R } \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \text { A0 } \\ & \text { A1 } \end{aligned}$ | －＊＊＊ーー |

INSTRUCTION SUMMARY (Continued)


| Instruction and Operation | Opcode | Flags Affected |
| :---: | :---: | :---: |
|  | (Hex) | CZSVDH |
|  | $\begin{aligned} & 10 \\ & 11 \end{aligned}$ | * * * * - |
| RR dst 0 arar | $\begin{aligned} & \text { E0 } \\ & \text { E1 } \end{aligned}$ | ****-- |
| RRC dst $\rightarrow$ ar | $\begin{aligned} & \mathrm{CO} \\ & \mathrm{C} 1 \end{aligned}$ | ****-- |
| SBC dst,src <br> (Note 1) dst $\leftarrow$ dst $\leftarrow$ src $\leftarrow \mathrm{C}$ | $3 \square$ | * * * * 1 * |
| $\begin{aligned} & \text { SCF } \\ & C \leftarrow 1 \end{aligned}$ | DF | 1---- |
| SRA dst - a | $\begin{aligned} & \text { D0 } \\ & \text { D1 } \end{aligned}$ | *** 0 - - |
| SRP $\operatorname{src}$  <br> RP $\leftarrow$ src Im | 31 | ----- |
| STOP | 6 F | --ーー- |
| $\begin{aligned} & \text { SUB dst,src } \quad \text { (Note 1) } \\ & \text { dst } \leftarrow \text { dst } \leftarrow \text { src } \end{aligned}$ | $2 \square$ | * * * * 1 * |
| SWAP dst IR | $\begin{aligned} & \text { F0 } \\ & \text { F1 } \end{aligned}$ | $X * *$ - |
| TCM dst,src <br> (Note 1) (NOT dst) AND src | $6 \square$ | -** 0 - - |
| TM dst, src (Note 1) <br> dst AND src  | $7 \square$ | -** 0 - - |
| XOR dst,src <br> (Note 1) <br> dst $\leftarrow$ dst XOR src | $B \square$ | -**0-- |

NOTE: These instructions have an identical set of addressing modes, which are encoded for brevity. The first opcode nibble is found in the instruction set table above. The second nibble is expressed symbolically by a $\square$ in this table, and its value is found in the following table to the left of the applicable addressing mode pair.
For example, the opcode of an ADC instruction using the addressing modes $r$ (destination) and $\operatorname{Ir}$ (source) is 13.

| Addr Mode |  |  |
| :---: | :---: | :---: |
| dst | src | Lower <br> Opcode Nibble |
| r | r | 2 |
| r | Ir | $\boxed{3}$ |
| R | R | 4 |
| R | IR | 5 |
| R | IM | 6 |
| IR | IM | 7 |

R240 SIO
Serial I/O Register
(FOH: Read/Write)

SERIAL DATA ( $\mathrm{D}_{0}=\mathrm{LSB}$ )

R241 TMR Time Mode Register
( $\mathrm{F} 1_{\mathrm{H}}$; Read/Write)


R242 T1
Counter Timer 1 Register
(F2H; Read/Write)
$\mathrm{D}_{7} \mathrm{D}_{6} \mathrm{D}_{5} \mathrm{D}_{4} \mathrm{D}_{3}\left|\mathrm{D}_{2}\right| \mathrm{D}_{1} \mid \mathrm{D}_{0}$
T, INITIAL VALUE (WHEN WRITTEN) (RANGE 1256 DECIMAL 0100 HEX)

R243 PRE1
Prescaler 1 Register
( $\mathrm{F} 3_{\mathrm{H}}$; Write Only)



R244 TO

## Counter/Timer 0 Register

(F4H: Read/Write)

 (RANGE: CURRENT VALUE (WHEN READ)

## R245 PRE0

Prescaler 0 Register
(F5H; Write Only)



## R246 P2M

Port 2 Mode Register
(F6H; Write Only)



R247 P3M
Port 3 Mode Register
(F7H; Write Only)


Figure 13. Control Registers

R248 POTM
Port 0 Mode Register
( F 8 H ; Write Only)

-ALWAYS EXTENDED TIMING AFTER RESET

R249 IPR
Interrupt Priority Register
( F9 $_{H}$; Write Only)

$0=\operatorname{IRQ1}>\operatorname{IRQ4}$
$1=\mid R Q 4>\operatorname{IRQ1}$

R250 IRQ
Interrupt Request Register
( FA $_{H}$; Read/Write)


R251 IMR
Interrupt Mask Register
( $\mathrm{FB}_{\mathrm{H}}$; Read/Write)



R252 FLAGS
Flag Register
( $\mathrm{FCH}_{\mathrm{H}}$ : Read/Write)


R253 RP
Register Pointer
(FDH; Read/Write)



## R254 SPH

Stack Pointer
(FEH; Read/Write)

STACK POINTER UPPER BYTE ( $\mathrm{SP}_{\mathrm{B}}-\mathrm{SP}_{15}$ )

Figure 13. Control Registers (Continued)


## ABSOLUTE MAXIMUM RATINGS

Voltages on all pins except RESET
with respect to GND -0.3 V to +7.0 V
Operating Ambient
Temperature.
. . . . . . . . . . . . . .See Ordering Information
Storage Temperature

## STANDARD TEST CONDITIONS

The DC characteristics listed below apply for the following standard test conditions, unless otherwise noted. All voltages are referenced to GND. Positive current flows into the referenced pin.
Standard conditions are as follows:
■ $+4.5 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{CC}} \leqslant+5.5 \mathrm{~V}$

- GND $=0 \mathrm{~V}$
- $0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant+70^{\circ} \mathrm{C}$ for S (Standard temperature)
- $-40^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant+100^{\circ} \mathrm{C}$ for E (Extended temperature)

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## DC CHARACTERISTICS

| Symbol | Parameter | Min | Typ | Max | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CH}}$ | Clock Input High Voltage | 3.8 |  | $V_{\text {cc }}$ | V | Driven by External Clock Generator |
| $V_{\text {CL }}$ | Clock Input Low Voltage | -0.3 |  | 0.8 | v | Driven by External Clock Generator |
| $V_{1 H}$ | Input High Voltage | 2.0 |  | $V_{\text {CC }}$ | v |  |
| $V_{\text {IL }}$ | Input Low Voltage | -0.3 |  | 0.8 | v |  |
| $\mathrm{V}_{\text {RH }}$ | Reset Input High Voltage | 3.8 |  | $V_{\text {cC }}$ | v |  |
| $\mathrm{V}_{\text {RL }}$ | Reset Input Low Voltage | -0.3 |  | 0.8 | v |  |
| VOH | Output High Voltage | 2.4 |  |  | v | $\mathrm{I}^{\mathrm{OH}}=-250 \mu \mathrm{~A}$ |
| VOH | Output High Voltage | VCC -100 mV |  |  | v | $\mathrm{ICC}=-100 \mu \mathrm{~A}$ |
| $\mathrm{V}_{\text {OL }}$ | Output Low Voltage |  |  | 0.4 | V | $1 \mathrm{OL}=+2.0 \mathrm{~mA}$. |
| ILL | Input Leakage | - 10 |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}, 5.25 \mathrm{~V}$ |
| loL | Output Leakage | -10 |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}, 5.25 \mathrm{~V}$ |
| $\mathrm{I}_{\mathrm{IR}}$ | Reset Input Current |  |  | -50 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=+5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{RL}}=0 \mathrm{~V}$ |
| lcc | Supply Current |  |  | 30 | mA | All outputs and I/O pins floating |
| ${ }^{\text {l }} \mathrm{C} 1$ | Standby Current |  | 5 |  | mA | Halt Mode |
| ${ }^{\text {ICC2 }}$ | Standby Current |  |  | 10 | $\mu \mathrm{A}$ | Stop Mode |



Figure 15. External I/O or Memory Read/Write Timing

## AC CHARACTERISTICS

## External I/O or Memory Read and Write Timing




Figure 16. Additional Timing

## AC CHARACTERISTICS

Additional Timing Table

| Numbe | Symbol | Parameter |  |  | $\begin{aligned} & 12 \\ & M i^{2} \end{aligned}$ | $\overline{\mathrm{MHz}}$ Max | $\begin{aligned} & 16 \\ & M i n \end{aligned}$ | $\underset{\text { Max }}{\mathrm{MHz}_{2}}$ | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | TpC | Input Clock Period | 125 | 1000 | 83 | 1000 | 62.5 | 1000 | 1 |
| 2 | TrC, TfC | Clock Input Rise and Fall Times |  | 25 |  | 15 |  | 10 | 1 |
| 3 | TwC | Input Clock Width | 37 |  | 70 |  | 21 |  | 1 |
| 4 | TwTinL | Timer Input Low Width | 100 |  | 70 |  | 50 |  | 2 |
| 5 | TwTinH | Timer Input High Width | 3 TpC |  | 3 TpC | ' | 3 TpC |  | 2 |
| 6 | TpTin | Timer Input Period | 8 TpC |  | 8 TpC |  | 8 TpC | - | 2 |
| 7 | TrTin, TfTin | Timer Input Rise and Fall Times |  | 100 |  | 100 |  | 100 | 2 |
| 8 A | TwIL | Interrupt Request Input Low Time | 100 |  | 70 |  | 50 |  | 2,4 |
| 8B | TwIL | Interrupt Request Input Low Time | 3 TpC |  | 3 TpC |  | 3 TpC |  | 2,5 |
| 9 | TwIH | Interrupt Request Input High Time | 3 TpC |  | 3 TpC |  | 3 TpC |  | 2,3 |

NOTES:

1. Clock timing references use 3.8 V for a logic " 1 " and 0.8 V for a logic " 0 ".
2. Timing references use 2.0 V for a logic " 1 " and 0.8 V for a logic " 0 ".
3. Interrupt request via Port 3.
4. Interrupt request via P.ort $3\left(\mathrm{P3}_{3}-\mathrm{P}_{3}\right)$
5. Interrupt request via Port $3\left(\mathrm{P}_{3}\right)$
6. 16 A Hz timing is pretiminary and subject to change.

* Units in nanoseconds (ns).


Figure 17a. Input Handshake Timing


Figure 17b. Output Handshake Timing

## AC CHARACTERISTICS

Handshake Timing

| Number Symbol |  | Parameter | $\begin{array}{r} 8, \quad 12, \\ \text { Min } \end{array}$ | $\begin{aligned} & 16 \mathrm{MHz} \\ & \text { Max } \end{aligned}$ | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | TsDI(DAV) | Data In Setup Time | 0 |  |  |
| 2 | ThDI(DAV) | Data In Hold Time | 145 |  |  |
| 3 | TwDAV | Data Available Width | 110 |  |  |
| 4 | TdDAVIf(RDY) | DAV $\downarrow$ Input to RDY $\downarrow$ Delay |  | 115 | 1,2 |
| 5 | TdDAVOf(RDY) | DAV $\downarrow$ Output to RDY $\downarrow$ Delay | 0 |  | 1,3 |
| 6 | TdDAVIr(RDY) | DAV $\uparrow$ Input to RDY $\uparrow$ Delay |  | 115 | 1,2 |
| 7 | TdDAVOr(RDY) | DAV $\uparrow$ Output to RDY $\uparrow$ Delay | 0 |  | 1,3 |
| 8 | TdDO(DAV) | Data Out to DAV $\downarrow$ Delay | Tpc |  | 1 |
| 9 | TdRDY(DAV) | Rdy $\downarrow$ Input to DAV $\uparrow$ Delay | 0 | 130 | 1 |

## NOTES:

1. Test load 1
2. Input handshake
3. Output handshake
4. 16 MHz timing is preliminary and subject to change.
$\dagger$ All timing references use 2.0 V for a logic " 1 " and 0.8 V for a logic " 0 ".

* Units in nanoseconds (ns).

Z8 Family Design Handbook

## MEMORY SPACE AND REGISTER

## ORGANIZATION

## Memory Space

The 28 can address up to 126 K bytes of program and data memory separately from the on chip registers. The 16-bit program counter provides for 64 K bytes of program memory, the first 2 K bytes of which are internal to the 78 . The remaining 62 K bytes of program memory are located externally and can be implemented with ROM, EPROM, or RAM.

The 62 K bytes of data memory are also located external to the Z 8 and begin with location 2048. The two address spaces, program memory and data memory, are individually selected by the Data Memory Select output (IM) which is available from Port 3.

The Program Memory Map and the Data Memory Map are shown in Figure 2.


Figure 2 Program Memory Map And Data Memory Map

External memory access is accomplished by the $Z 8$ through its I/O Ports. When less than 256 bytes of external memory are required, Port 1 is programmed for the multiplexed address/data mode ( $\mathrm{AD} \varnothing$-AD7). In this configuration 8 -bits of address and 8 -bits of data are time multiplexed on the $8 \mathrm{I} / 0$ lines for memory transfers. The memory "handshake" control lines are provided by the Address Strobe (AS), Data Strobe (DS), and the Read/Write ( $R / W$ ) pins on the 28 . If program and data are included in the external memory space, the Data Memory Select (IMM) function may be programmed into the Port 3 Mode register. When this is done, the DM signal is available on
line 4 of the Port 3 (P34) to select between program and data memory for external memory operations.

Port 0 is used to provide the additional address bits for external memory beyond the first 256 locations up to a full 16-bits of external memory address. It becomes immediately obvious that the first 8 -bits of external memory address from Port 1 must be latched externally to the 28 so that program or data may be transferred over the same 8 lines during the external memory transaction machine cycle. The $\overline{A S}, \overline{D S}$, and $R / W$ control lines simplify the required interface logic. The timing for external memory transactions is given in Figure 3.

## Reg1sters

The 28 has 1448 -bit registers including four Port registers (RO-R3), 124 general purpose registers (R4-R127), and 16 control and status register ( $\mathrm{R} 240-\mathrm{R} 255$ ). The 144 registers are all located in the same 8 -bit address space to allow any $Z 8$ instruction to operate on them. The 124 general purpose registers can function as accumulators, address pointers, or index registers. The registers are read when they are referenced as source registers, and written when they are referenced as destination registers. Registers may be addressed directly with an 8 -bit address, or indirectly through another register with an 8 -bit address, or with a 4-bit address and Register Pointer.

The entire 28 register space may be divided into 16 contiguous Working Register Areas, each having 16 registers. A control register, called the Register Pointer, may be loaded with the most significant nibble of a Working Register Area address. The Register Pointer provides for the selection of the Working Register Area, and allows registers within that area to be selected with a 4-bit address.

The 28 register organization is shown in Figure 4.

## Stacks

The 28 provides for stack operations through the use of a stack pointer, and the stack may be located in the internal register space or in the external data memory space. The "stack selection" bit (D2) in the Port 0-1 Mode control register selects an internal or external stack. When the stack is located internally, register 255 contains an 8 -bit stack pointer and register 254 is available as a general purpose register. If an external stack is used, register 255 or registers 254 and 255 may be used as the stack pointer depending on the anticipated "depth" of the stack. When registers 254 and 255 are both used, the stack pointer is a full 16 -bits wide. The CALL, IRET, RET, PUSH, and

POP instructions are 78 instructions which include implicit stack operations.

## I/O STRUCTURE

## Parallel I/O

The 28 microcomputer has 32 lines of I/O arranged as four 8 -bit ports. All of the I/O ports are TTL compatible and are configurable as input, output, input/output, or address/data. The handshake control lines for Ports 0,1 , and 2 are bits from Port 3 that have been progranmed through a Mode control register, except for $\overline{A S}$, DS, and $R / W$ which are available as separate 78 pins. The $I / 0$ ports are accessed as separate internal registers by the 28 . Ports 0 and 1 share one Mode control register, and Ports 2 and 3 each have a Mode control register for configuring the port.

Port 0 can be programmed to be an I/O port or as an address output port. More specifically Port 0 can be configured to be an 8 -bit. I/ 0 port, or a 4-bit address output port (A8-Al1) for external memory and one 4-bit I/O port, or an 8 -bit address output port (A8-A15) for external memory.

Port 1 can be progranmed as an I/O port (with or without handshake), or an address/data port (ADD-AD7) for interfacing with external memory. If Port 1 is progranmed to be an address/data port, it cannot be accessed as a register.

Port 2 can be configured as individual input or output bits, and Port 3 can be programmed to be parallel I/O bits, and/or serial I/O bits, and/or handshake control lines for the other ports. Figure 5 shows the port Mode registers.

The off chip expansion capability using Ports 0 and 1 offers the added feature of being Z-Bus compatible. All 2-Bus compatible peripheral chips that are available now, and will be available in the future, will interface directly with the 28 multiplexed address/data bus.

## Serial I/O

As mentioned in the last section, Port 3 can be progranmed to be a serial I/O port with bits 0 and 7, the serial input and serial output lines respectively. The serial I/O capability provides for full duplex asynchronous serial data at rates up to 62.5 K bits per second. The transmitted format is one start bit, eight data bits including odd parity (if parity is enabled), and two stop bits. The received data format is one start bit, eight data bits and at least one stop bit. If parity is enabled, the eighth data bit received (bit 7) is replaced by
a parity error flag which indicates a parity error if it is set to a ONE.

Timer/Counter $T_{0}$ is the baud rate generator and runs at 10 times the serial data bit rate. The receiver is double duffered and an internal interrupt (IRQ3) is generated when a character is loaded into the receive buffer register. A different internal interrupt (IRQ4) is generated when a character is transmitted.

## COUNTER/TIMERS

The 28 has two 8 -bit programmable counter/ timers, each of which is driven by a programmable 6-bit prescaler. The T prescaler can be driven by internal or external clock sources, and the $T$ prescaler is driven by the internal clock only. The two prescalers and the two counters are loaded through four control registers (see Figure 4) and when a counter/timer reaches the "end of count" a timer interrupt is generated (IRQ4 for $\mathrm{T}_{0}$, and IRQ5 for $\mathrm{T}_{1}$ ). The counter/timers can be programmed to stop upon reaching the end of count, or to reload and continue counting. Since either counter (one at a time) can have its output available external to the 28 , and Counter/Timer $\mathrm{T}_{1}$ can have an external input, the two counters can be cascaded.

Port 3 can be programmed to provide timer outputs for external time base generation or trigger pulses.

## INTERRUPT STRUCTURE

The 28 provides for six interrupts from eight different sources including four Port 3 lines ( $\mathrm{y} 30-\mathrm{P} 33$ ), serial in, serial out, and two counter/timers. These interrupts can be masked and prioritized using the Interrupt Mask Register (register 251) and the Interrupt Priority Register (register 249). All interrupts can be disabled with the master interrupt enable bit in the Interrupt Mask Register.

Each of the six interrupts has a 16-bit interrupt vector that points to its interrupt service routine. These six 2-byte vectors are placed in the first twelve locations in the program memory space (see Figure 2).

When simultaneous interrupts occur for enabled interrupt sources, the Interrupt Priority Register determines which interrupt is serviced first. The priority is programmable in a way that is described by Figure 6.

When an interrupt is recognized by the 78 , all other interrupts are disabled, the program counter and program control flags are saved, and the program counter is loaded with the corresponding interrupt vector. Interrupts must be re-enabled by the user upon entering the service

# A Programmer's Cuide ©蛹 ${ }^{2} 8^{\text {TM }}$ Microcomputer 

羂ppolication Note

Doll Freund

October 1980

## SECTHON

 $\mathbb{1}$
## Introduction

The $\mathrm{Z8}$ is the first microcomputer to offer both a highly integrated microcomputer on a single chip and a fully expandable microprocessor for I/O-and memory-intensive applications. The Z8 has two timer/counters, a UART, 2 K bytes internal ROM, and a 144 -byte internal register file including 124 bytes of RAM, 32 bits of I/O, and 16 control and status registers. In addition, the $\mathrm{Z8}$ can address up to 124 K bytes of external program and data memory, which can provide full, memorymapped I/O capability.

This application note describes the important features of the Z8, with software examples that illustrate its power and ease of use. It is divided into sections by topic; the reader need not read each section sequentially, but may skip around to the sections of current interest.
It is assumed that the reader is familiar with the Z 8 and its assembly language, as described in the following documents:
@ $Z 8$ Technical Manual (03-3047-02)
■ $Z 8$ PLZ/ASM Assembly Language Programming Manual (03-3023-02)

## SECTRON

2

## Accessing Register Memory

The Z8 register space consists of four I/O ports, 16 control and status registers, and 124 general-purpose registers. The generalpurpose registers are RAM areas typically used for accumulators, pointers, and stack area. This section describes these registers and how they are used. Bit manipulation and stack operations affecting the register space are discussed in Sections 4 and 5, respectively.
2.1 Registers and Register Pairs. The Z 8 supports 8 -bit registers and 16 -bit register pairs. A register pair consists of an even-numbered register concatenated with the next higher numbered register ( $\% 00$ and $\% 01, \% 02$ and $\% 03, \ldots \% 7 \mathrm{E}$ and $\% 7 \mathrm{~F}, \% \mathrm{~F} 0$ and $\% \mathrm{Fl}, .$. $\% \mathrm{FE}$ and $\% \mathrm{FF}$ ). A register pair must be addressed by reference to the even-numbered register. For example,
$\% \mathrm{Fl}$ and $\% \mathrm{~F} 2$ is not a valid register pair; $\% \mathrm{FO}$ and $\% \mathrm{Fl}$ is a valid register pair, addressed by reference to $\% \mathrm{FO}$.
Register pairs may be incremented (INCW) and decremented (DECW) and are useful as pointers for accessing program and external data memory. Section 3 discusses the use of register pairs for this purpose.

Any instruction which can reference or modify an 8 -bit register can do so to any of the 144 registers in the Z8, regardless of the inherent nature of that register. Thus, I/O ports, control, status, and general-purpose registers may all be accessed and manipulated without the need for special-purpose instructions. Similarly, instructions which reference or modify a 16-bit register pair can do so to any of the valid 72 register pairs. The only exceptions to this rule are:
a The DJNZ (decrement and jump if non-zero) instruction may successfully operate on the general-purpose RAM registers (\%04-\%7F) only.
© Six control registers are write-only registers and therefore, may be modified only by such instructions as LOAD, POP, and CLEAR. Instructions such as OR and AND require that the current contents of the operand be readable and therefore will not function properly on the write-only registers. These registers are the following: the timer/counter prescaler registers PREO and PRE1, the port mode registers P01M, P2M, and P3M, the interrupt priority register IPR.
2. Accessing Register Memory (Continued)
2.2 Register Pointer. Within the register addressing modes provided by the $\mathrm{Z8}$, a register may be specified by its full 8 -bit address (0-\%7F, $\%$ F0- $\%$ FF) or by a short 4 -bit address. In the latter case, the register is viewed as one of 16 working registers within a working register group. Such a group must be aligned on a 16-byte boundary and is addressed by Register Pointer RP (\%FD). As an example, assume the Register Pointer contains $\% 70$, thus pointing to the working register group from $\% 70$ to $\% 7 F$. The LD instruction may be used to initialize register $\% 76$ to an immediate value in one of two ways:

LD \%76,\#1 !8-bit register address is given by instruction (3 byte instruction)!

## or

LD R6,\#1
!4-bit working register address is given by instruction; 4-bit working register group address is given by Register Pointer ( 2 byte instruction)!

The address calculation for the latter case is illustrated in Figure 1. Notice that 4-bit working-register addressing offers code compactness and fast execution compared to its 8-bit counterpart.

To modify the contents of the Register Pointer, the Z 8 provides the instruction

## SRP \#value

Execution of this instruction will load the upper four bits of the Register Pointer; the lower four bits are always set to zero. Although a load instruction such as

## LD RP,\#value

could be used to perform the same function, SRP provides execution speed (six vs. ten cycles) and code space (two vs. three bytes) advantages over the LD instruction. The instruction

SRP \#\%70
is used to set the Register Pointer for the above example.


Figure 1. Address Calculation Using the Register Pointer
2.3 Context Switching. A typical function performed during an interrupt service routine is context switching. Context switching refers to the saving and subsequent restoring of the program counter, status, and registers of the interrupted task. During an interrupt machine cycle, the Z8 automatically saves the Program Counter and status flags on the stack. It is the responsibility of the interrupt service routine to preserve the register space. The recommended means to this end is to allocate a specific portion of the register file for use by the service routine. The service routine thus preserves the register space of the interrupted task by avoiding modification of registers not allocated as its own. The most efficient scheme with which to implement this function in the Z 8 is to allocate a working register group (or portion thereof) to the interrupt service routine. In this way, the preservation of the interrupted task's registers is solely a matter of saving the Register Pointer on entry to the service routine, setting the Register Pointer to its own working register group, and restoring the Register Pointer prior to exiting the service routine. For example,
assume such a register allocation scheme has been implemented in which the interrupt service routine for IRQ0 may access only working register Group 4 (registers \%40-\%4F). The service routine for IRQ0 should be headed by the code sequence:

PUSH RP !preserve Register Pointer of interrupted task!
SRP \#\%40 !address working register group 4!
Before exiting, the service routine should execute the instruction

POP RP
to restore the Register Pointer to its entry value.

It should be noted that the technique described above need not be restricted to interrupt service routines. Such a technique might prove efficient for use by a subroutine requiring intermediate registers to produce its outputs. In this way, the calling task can assume that its environment is intact upon return from the subroutine.
2. Accessing Register Memory (Continued)
2.4 Addressing Mode. The Z8 provides three addressing modes for accessing the register space: Direct Register, Indirect Register, and Indexed.
2.4.1 Direct Register Addressing. This addressing mode is used when the target register address is known at assembly time. Both long (8-bit) register addressing and short (4-bit) working register addressing are supported in this mode. Most instructions supporting this mode provide access to single 8-bit registers. For example:

```
LD %FE,#HI STACK
    !load register %FE (SPH) with
    the upper 8-bits of the label
    STACK!
AND 0,MASK_REG
    !AND register 0 with register
        named MASK_REG!
OR l,R5 !OR register l with working
        register 5!
```

Increment word (INCW) and decrement word (DECW) are the only two $\mathrm{Z8}$ instructions which access 16 -bit operands. These instructions are illustrated below for the direct register addressing mode.

INCW RRO !increment working register pair R0, Rl: $\mathrm{Rl} \varangle-\mathrm{Rl}+1$ RO $\triangleleft$ RO + carry!
DECW \%7E
!decrement working register pair $\% 7 E, \% 7 F$ : $\% 7 \mathrm{~F}<-\% 7 \mathrm{~F}-1$ $\% 7 E \leftarrow \% 7 E-$ carry!
Note that the instruction
INCW RR5
will be flagged as an error by the assembler (RR5 not even-numbered).
2.4.2 Indirect Register Addressing. In this addressing mode, the operand is pointed to by the register whose 8-bit register address or 4 -bit working register address is given by the instruction. This mode is used when the target register address is not known at assembly time and must be calculated during program execution. For example, assume registers $\% 60-\% 7 \mathrm{~F}$ contain a buffer for output to the serial line via repetitive calls to procedure SERIAL__OUT. SERIAL__OUT expects working register 0 to hold the output character. The following instructions illustrate the use of the indirect addressing mode to accomplish this task:

LD Rl,\#\%20
!working register 1 is the byte counter: output \%20 bytes!

```
    LD R2,#%60
        !working register 2 is the buf-
        fer pointer register!
out__again:
    LD R0,@R2
                !load into working register 0
                the byte pointed to by working
                register 2!
    INC R2 !increment pointer!
    CALL SERIAL__OUT
            !output the byte!
    DJNZ Rl,out __again
    !loop till done!
Indirect addressing may also be used for accessing a 16 -bit register pair via the INCW and DECW instructions. For example,
INCW @R0 !increment the register pair whose address is contained in working register 0 !
DECW @\%7F
!decrement the register pair whose address is contained in register \%7F!
```

The contents of registers R0 and \%7F should be even numbers for proper access; when referencing a register pair, the least significant address bit is forced to the appropriate value by the Z8. However, the register used to point to the register pair need not be an evennumbered register.

Since the indirect addressing mode permits calculation of a target address prior to the desired register access, this mode may be used to simulate other, more complex addressing modes. For example, the instruction

## SUB 4,BASE(R5)

requires the indexed addressing mode which is not directly supported by the Z8 SUBtract instruction. This instruction can be simulated as follows:

$$
\begin{gathered}
\text { LD R6,\#BASE } \\
\text { !working register } 6 \text { has the } \\
\text { base address! } \\
\text { ADD R6,R5 !calculate the target address! } \\
\text { SUB 4,@R6 !now use indirect addressing to } \\
\text { perform the actual subtract! }
\end{gathered}
$$

Any available register or working register may be used in place of R6 in the above example.
2.4.3 Indexed Addressing. The indexed addressing mode is supported by the load instruction (LD) for the transference of bytes between a working régister and another register. The effective address of the latter register is given by the instruction which is offset by the contents of a designated working (index)
2. Accessing Register Memory
(Continued)
register. This addressing mode provides efficient memory usage when addressing consecutive bytes in a block of register memory, such as a table or a buffer. The working register used as the index in the effective address calculation can serve the additional role of counter for control of a loop's duration.

For example, assume an ASCII character buffer exists in register memory starting at address BUF for LENGTH bytes. In order to determine the logical length of the character string, the buffer should be scanned backward until the first nonoccurrence of a blank character. The following code sequence may be used to accomplish this task:

LD RO,\#LENGTH
!length of buffer! !starting at buffer end, look for lst non-blank!
loop:
LD Rl,BUF-1(RO)
CP Rl,\#'
JR. ne,found !found non-blank!
DJNZ RO,loop
!look at next!
all__blanks: $\quad$ length $=0$ !
found:
5 instructions
12 bytes
$1.5 \mu$ s overhead
$10.5 \mu$ s (average) per character tested
At labels "all__blanks" and "found," R0 contains the length of the character string. These labels may refer to the same location, but they are shown separately for an application where special processing is required for a string of zero length. To perform this task without indexed addressing would require a code sequence such as:

## LD R1,\#BUF + LENGTH-1 <br> LD RO,\#LENGTH

!starting at buffer end, look for lst non-blank!
loopl:
CP @Rl,\#''
JR ne,foundl !found non-blank!
DEC RI !dec pointer!
DJNZ R0,loopl
!are we done?!
all__blanksl: !length $=0$ !
foundl:
6 instructions
13 bytes
$3 \mu$ s overhead
$9.5 \mu$ s (average) per character tested
The latter method requires one more byte of program memory than the former, but is faster by four execution cycles ( $1 \mu \mathrm{~s}$ ) per character tested.

As an alternate example, assume a buffer exists as described above, but it is desired to scan this buffer forward for the first occurrence of an ASCII carriage return. The following illustrates the code to do this:

LD RO,\# - LENGTH
!starting at buffer start, look for lst carriage return ( $=\% 0 \mathrm{D}$ )!
next:
LD rl,BUF + LENGTH(RO)
CP Rl,\#\%0D
JR eq,cr !found it!
INC RO !update counter/index!
JR nz,next
!try again!
cr:
ADD R0,\#LENGTH
!RO has length to CR!
7 instructions
16 bytes
$1.5 \mu \mathrm{~s}$ overhead
$12 \mu$ s (average) per character tested

## SECTION

## Accessing Program and External Data Memory

In a single instruction, the Z 8 can transfer a byte between register memory and either program or external data memory. Load Constant (LDC) and Load Constant and Increment (LDCI) reference program memory; Load External (LDE) and Load External and Increment (LDEI) reference external data memory. These instructions require that a working register pair contain the address of the byte in either program or external data memory to be accessed by the instruction (indirect working register pair addressing mode). The register byte operand is specified by using the direct working register addressing mode in LDC and

LDE or the indirect working register addressing mode in LDCI and LDEI. In addition to performing the designated byte transfer, LDCI and LDEI automatically increment both the indirect registers specified by the instruction. These instructions are therefore efficient for performing block moves between register and either program or external data memory. Since the indirect addressing mode is used to specify the operand address within program or external data memory, more complex addressing modes may be simulated as discussed earlier in Section 2.4.2. For example, the instruction

## LDC R3,BASE(R2)

requires the indexed addressing mode, where
3. Accessing Program and External Data Memory (Continued)

BASE is the base address of a table in program memory and R2 contains the offset from table start to the desired table entry. The following code sequence simulates this instruction with the use of two additional registers (R0 and Rl in this example).

| LD | R0,\#HI BASE |
| :--- | :--- |
| LD | R1,\#LO BASE |
|  | !RR0 has table start address! |
| ADD | R1,R2 |
| ADC | RO,\#0 |
|  | !RR0 has table entry address! |
| LDC | R3,@RR0 |
|  | !R3 has the table entry! |

### 3.1 Configuring the Z8 for I/O Applications

 vs. Memory Intensive Applications. The Z8 offers a high degree of flexibility in memory and I/O intensive applications. Thirty-two port bits are provided of which 16,12 , eight, or zero may be configured as address bits to external memory. This allows for addressing of $62 \mathrm{~K}, 4 \mathrm{~K}$ or 256 bytes of external memory, which can be expanded to $124 \mathrm{~K}, 8 \mathrm{~K}$, or 512 bytes if the Data Memory Select output ( $\overline{\mathrm{DM}}$ ) is used to distinguish between program and data memory accesses. The following instructions illustrate the code sequence required to configure the Z 8 with 12 external addressing lines and to enable the Data Memory Select output.
## LD P01M,\#\%(2)00010010 <br> !bit 3-4: enable $A D_{0}-A D_{7}$; <br> bit 0-1: enable $A_{8}-A_{11}$ ! <br> LD P3M,\#\%(2)00001000 <br> !bit 3-4: enable DM!

The two bytes following the mode selection of ports 0 and 1 should not reference external memory due to pipelining of instructions within the Z8. Note that the load instruction to P3M satisfies this requirement (providing that it resides within the internal 2 K bytes of memory).
3.2 LDC and LDE. To illustrate the use of the Load Constant (LDC) and Load External (LDE) instructions, assume there exists a hardware configuration with external memory and Data Memory Select enabled. The following module illustrates a program for tokenizing an ASCII input buffer. The program assumes there is a list of delimiters (space, comma, tab, etc.) in program memory at address DELIM for COUNT bytes (accessed via LDC) and that an ASCII input buffer exists in external data memory (accessed via LDE). The program scans the input buffer from the current location and returns the start address of the next token (i.e. the address of the first nondelimiter found) and the length of that token (number of characters from token start to next delimiter).



## 27 instructions

## 58 bytes

Execution time is a function of the number of leading delimiters
before token start ( $x$ ) and the number of characters in the
token (y): $123 \mu$ s overhead $+59 x \mu s+102 y \mu s$
(average) per token
3.3 LDCI. A common function performed in Z8 applications is the initialization of the register space. The most obvious approach to this function is the coding of a sequence of "load register with immediate value" instructions (each occupying three program bytes for a
register or two program bytes for a working register). This approach is also the most efficient technique for initializing less than eight consecutive registers or 14 consecutive working registers. For a larger register block, the
3. Accessing LDCI instruction provides an economical Program and means of initializing consecutive registers from External Data an initialization table in program memory. The Memory following code excerpt illustrates this tech(Continued) nique of initializing control registers \%F2 through \%FF from a 14-byte array (INIT__tab) in program memory:

SRP \#\%00
!RP not \%FO!
LD R6,\#HI INIT_tab
LD R7,\#LO INIT_tab
LD R8,\#\%F2
!1st reg to be initialized!
LD R9,\#14
!length of register block!
loop:
LDCI @R8,@RR6
!load a register from the init table!
DJNZ R9,loop
!continue till done!
7 instructions
14 bytes
$7.5 \mu \mathrm{~s}$ overhead
$7.5 \mu$ s per register initialized
3.4 LDEI. The LDEI instruction is useful for moving blocks of data between external and register memory since auto-increment is performed on both indirect registers designated by the instruction. The following code excerpt illustrates a register buffer being saved at address \%40 through \%60 into external memory at address SAVE:

LD R10,\#HI SAVE
!external memory!
LD Rll,\#LO SAVE !address!
LD R8,\#\%40
!starting register!
LD R9,\#\%21
!number of registers to save in external data memory!
loop:
LDEI @RR10,@R8
!init a register!
DJNZ R9,loop
!until done!
6 instructions
12 bytes
$6 \mu$ s overhead
$7.5 \mu$ ser register saved

## SECTION

4

## Bit Manipulations

Support of the test and modification of an individual bit or group of bits is required by most software applications suited to the Z8 microcomputer. Initializing and modifying the Z8 control registers, polling interrupt requests, manipulating port bits for control of or communication with attached devices, and manipulation of software flags for internal control purposes are all examples of the heavy use of bit manipulation functions. These examples illustrate the need for such functions in all areas of the Z 8 register space. These functions are supported in the Z8 primarily by six instructions:

- Test under Mask (TM)

■ Test Complement under Mask (TCM)
© AND

- OR

■ XOR
@ Complement (COM)
These instructions may access any Z 8 register, regardless of its inherent type (control, I/O, or general purpose), with the exception of the six write-only control registers (PREO, PRE1, P01M, P2M, P3M, IPR) mentioned earlier in Section 2.1. Table 1 summarizes the function performed on the destination byte by each of the above instructions. All of these instructions, with the exception of COM, require a mask operand. The "selected" bits referenced in Table 1 are those bits in the destination operand for which the corresponding mask bit is a logic 1 .

| Opcode | Use |
| :--- | :--- |
| TM | To test selected bits for logic 0 |
| TCM | To test selected bits for logic 1 |
| AND | To reset all but selected bits to logic 0 |
| OR | To set selected bits to logic 1 |
| XOR | To complement selected bits |
| COM | To complement all bits |

Table 1. Bit Manipulation Instruction Usage
The instructions AND, OR, XOR, and COM have functions common to today's microprocessors and therefore are not described in depth here. However, examples of the use of these instructions are laced throughout the remainder of this document, thus giving an integrated view of their uses in common functions. Since they are unique to the Z , the functions of Test under Mask and Test Complement under Mask, are discussed in more detail next.
4.1 Test under Mask (TM). The Test under Mask instruction is used to test selected bits for logic 0 . The logical operation performed is

## destination AND source

Neither source nor destination operand is modified; the FLAGS control register is the only register affected by this instruction. The zero flag ( Z ) is set if all selected bits are logic 0 ; it is reset otherwise. Thus, if the selected destination bits are either all logic 1 or a combination of 1 s and 0 s , the zero flag would be cleared by this instruction. The sign flag $(S)$ is either set or reset to reflect the result of the
4. Bit

Manipulations (Continued)

AND operation; the overflow flag ( V ) is always reset. All other flags are unaffected. Table 2 illustrates the flag settings which result from the TM instruction on a variety of source and destination operand combinations. Note that a given TM instruction will never result in both the Z and S flags being set.
4.2 Test Complement under Mask. The Test Complement under Mask instruction is used to test selected bits for logic l. The logical operation performed is
(NOT destination) AND source.

| Destination | Source | Flags |  |  |
| :---: | :---: | :---: | :---: | :---: |
| (binary) | (binary) | Z | S | V |
| 10001100 | 01110000 | 1 | 0 | 0 |
| 01111100 | 01110000 | 0 | 0 | 0 |
| 10001100 | 11110000 | 0 | 1 | 0 |
| 11111100 | 11110000 | 0 | 1 | 0 |
| 00011000 | 10100001 | 1 | 0 | 0 |
| 01000000 | 10100001 | 1 | 0 | 0 |

Table 2. Effects of the TM Instruction

## Stack Operations

The Z stack resides within an area of data memory (internal or external). The current address in the stack is contained in the stack pointer, which decrements as bytes are pushed onto the stack, and increments as bytes are popped from it. The stack pointer occupies two control register bytes ( $\% \mathrm{FE}$ and $\% \mathrm{FF}$ ) in the Z8 register space and may be manipulated like any other register. The stack is useful for subroutine calls, interrupt service routines, and parameter passing and saving. Figure 2 illustrates the downward growth of a stack as bytes are pushed onto it.
5.1 Internal vs. External Stack. The location of the stack in data memory may be selected to be either internal register memory or external data memory. Bit 2 of control register P01M (\%F8) controls this selection. Register pair SPH (\%FE), SPL (\%FF) serves as the stack pointer for an external stack. Register SPL is the stack pointer for an internal stack. In the


As in Test under Mask, the FLAGS control register is the only register affected by this operation. The zero flag ( $Z$ ) is set if all selected destination bits are 1 ; it is reset otherwise. The sign flag $(S)$ is set or reset to reflect the result of the AND operation; the overflow flag (V) is always reset. Table 3 illustrates the flag settings which result from the TCM instruction on a variety of source and destination operand combinations. As with the TM instruction, a given TCM instruction will never result in both the Z and S flags being set.

| Destination | Source | Flags |  |  |
| :---: | :---: | :---: | :---: | :---: |
| (binary) | (binary) | Z | S | V |
| 10001100 | 01110000 | 0 | 0 | 0 |
| 01111100 | 01110000 | 1 | 0 | 0 |
| 10001100 | 11110000 | 0 | 0 | 0 |
| 11111100 | 11110000 | 1 | 0 | 0 |
| 00011000 | 10100001 | 0 | 1 | 0 |
| 01000000 | 10100001 | 0 | 1 | 0 |

Table 3. Effects of the TCM Instruction
latter configuration, SPH is available for use as a data register. The following illustrates a code sequence that initializes external stack operations:

LD P01M,\#\%(2)00000000 !bit 2: select external stack!
LD SPH,\#HI STACK
LD SPL,\#LO STACK
5.2 CALL. A subroutine call causes the current Program Counter (the address of the byte following the CALL instruction) to be pushed onto the stack. The Program Counter is loaded with the address specified by the CALL instruction. This address may be a direct address or an indirect register pair reference. For example,

LABEL 1: CALL \%4F98 !direct addressing: PC is loaded with the hex value 4F98; address LABEL $1+3$ is pushed onto the stack!
LABEL 2: CALL @RR4
lindirect addressing: PC is loaded with the contents of working register pair R4, R5; address LABEL $2+2$ is pushed onto the stack!

Figure 2. Growth of a Stack
5. Stack Operations (Continued)

## LABEL 3: CALL ©\%7E

!indirect addressing: PC is loaded with the contents of register pair $\% 7 \mathrm{E}, \% 7 \mathrm{~F}$; address LABEL $3+2$ is pushed onto the stack!
5.3 RET. The return (RET) instruction causes the top two bytes to be popped from the stack and loaded into the Program Counter. Typically, this is the last instruction of a subroutine and thus restores the PC to the address following the CALL to that subroutine.
5.4 Interrupt Machine Cycle. During an interrupt machine cycle, the PC followed by the status flags is pushed onto the stack. (A more detailed discussion of interrupt processing is provided in Section 6.)
5.5 IRET. The interrupt return (IRET) instruction causes the top byte to be popped from the stack and loaded into the status flag register, FLAGS (\%FC); the next two bytes are then popped and loaded into the Program Counter. In this way, status is restored and program execution continues where it had left off when the interrupt was recognized.
5.6 PUSH and POP. The PUSH and POP instructions allow the transfer of bytes between
the stack and register memory, thus providing program access to the stack for saving and restoring needed values and passing parameters to subroutines.

Execution of a PUSH instruction causes the stack pointer to be decremented by 1 ; the operand byte is then loaded into the location pointed to by the decremented stack pointer. Execution of a POP instruction causes the byte addressed by the stack pointer to be loaded into the operand byte; the stack pointer is then incremented by 1 . In both cases, the operand byte is designated by either a direct register address or an indirect register reference. For example:

PUSH Rl !direct address: push working register l onto the stack!
POP 5 !direct address: pop the top stack byte into register 5!
PUSH @R4 !indirect address: pop the top stack byte into the byte pointed to by working register 4!

PUSH @17 !indirect address: push onto the stack the byte pointed to by register 17!

## SRCTITON

(6)

## Interrupts

The Z8 recognizes six different interrupts from four internal and four external sources, including internal timer/counters, serial I/O, and four Port 3 lines. Interrupts may be individually or globally enabled/disabled via Interrupt Mask Register IMR (\%FB) and may be prioritized for simultaneous interrupt resolution via Interrupt Priority Register IPR (\%F9). When enabled, interrupt request processing automatically vectors to the designated service routine. When disabled, an interrupt request may be polled to determine when processing is needed.
6.1 Interrupt Initialization. Before the Z 8 can recognize interrupts following RESET, some initialization tasks must be performed. The initialization routine should configure the Z8 interrupt requests to be enabled/disabled, as required by the target application and assigned a priority (via IPR) for simultaneous enabled-interrupt resolution. An interrupt request is enabled if the corresponding bit in the IMR is set $(=1)$ and interrupts are globally enabled (bit 7 of IMR $=1$ ). An interrupt request is disabled if the corresponding bit in the IMR is reset ( $=0$ ) or interrupts are globally disabled (bit 7 of IMR $=0$ ).

A RESET of the $Z 8$ causes the contents of the Interrupt Request Register IRQ (\%FA) to be held to zero until the execution of an EI
instruction. Interrupts that occur while the Z 8 is in this initial state will not be recognized, since the corresponding IRQ bit cannot be set. The EI instruction is specially decoded by the Z8 to enable the IRQ; simply setting bit 7 of IMR is therefore not sufficient to enable interrupt processing following RESET. However, subsequent to this initial EI instruction, interrupts may be globally enabled either by the instruction
EI !enable interrupts!
or by a register manipulation instruction such as
OR IMR,\#\%80

To globally disable interrupts, execute the instruction
DI !disable interrupts!

This will cause bit 7 of IMR to be reset.
Interrupts must be globally disabled prior to any modification of the IMR, IPR or enabled bits of the IRQ (those corresponding to enabled interrupt requests), unless it can be guaranteéd that an enabled interrupt will not occur during the processing of such instructions. Since interrupts represent the occurrence of events asynchronous to program execution, it is highly unlikely that such a guarantee can be made reliably.
6. Interrupts
(Continued)
6.2 Vectored Interrupt Processing. Enabled
interrupt requests are processed in an automatic vectored mode in which the interrupt service routine address is retrieved from within the first 12 bytes of program memory. When an enabled interrupt request is recognized by the $\mathrm{Z8}$, the Program Counter is pushed onto the stack (low order 8 bits first, then high-order 8 bits) followed by the FLAGS register (\#\%FC). The corresponding interrupt request bit is reset in IRQ, interrupts are globally disabled (bit 7 of IMR is reset), and an indirect jump is taken on the word in location $2 \mathrm{x}, 2 \mathrm{x}+1$ ( $\mathrm{x}=$ interrupt request number, $0 \leq x \leq 5$ ). For example, if the bytes at addresses $\% 0004$ and $\% 0005$ contain $\% 05$ and $\% 78$ respectively, the interrupt machine cycle for IRQ2 will cause program execution to continue at address \%0578.

When interrupts are sampled, more than one interrupt may be pending. The Interrupt Priority Register (IPR) controls the selection of the pending interrupt with highest priority. While this interrupt is being serviced, a higherpriority interrupt may occur. Such interrupts
may be allowed service within the current interrupt service routine (nested) or may be held until the current service routine is complete (non-nested).

To allow nested interrupt processing, interrupts must be selectively enabled upon entry to an interrupt service routine. Typically, only higher-priority interrupts would be allowed to nest within the current interrupt service. To do this, an interrupt routine must "know" which interrupts have a higher priority than the current interrupt request. Selection of such nesting priorities is usually a reflection of the priorities established in the Interrupt Priority Register (IPR). Given this data, the first instructions executed in the service routine should be to save the current Interrupt Mask Register, mask off all interrupts of lower and equal priority, and globally enable interrupts (EI). For example, assume that service of interrupt requests 4 and 5 are nested within the service of interrupt request 3 . The following illustrates the code required to enable IRQ4 and IRQ5:

CONSTANT
INT__MASK_3 $\quad:=\quad \%(2) 00110000$
GLOBAL
IRQ3__service PROCEDURE
!service routine for IRQ3!
PUSH IMR

## ENTRY

!save Interrupt Mask Register!
!interrupts were globally disabled during the interrupt machine cycle - no DI is needed prior to modification of IMR!
AND IMR,\#INT_MASK_3 !disable all but IRQ4 \& 5!
EI
!...! !service interrupt!
!interrupts are globally enabled now - must disable them prior to modification of IMR!
DI
POP IMR !restore entry IMR!
IRET
END IRQ3__service

Note that IRQ4 and IRQ5 are enabled by the above sequence only if their respective IMR bits $=1$ on entry to IRQ3_service.

The service routine for an interrupt whose processing is to be completed without interruption should not allow interrupts to be nested within it. Therefore, it need not modify the IMR, since interrupts are disabled automatically during the interrupt machine cycle.
The service routine for an enabled interrupt is typically concluded with an IRET instruction, which restores the FLAGS register and Program Counter from the top of the stack and globally enables interrupts. To return from an interrupt service routine without re-enabling
interrupts, the following code sequence could be used:

```
POP FLAGS
                                    !FLAGS <- @SP!
RET !PC 4- @SP!
```

This accomplishes all the functions of IRET, except that IMR is not affected.

### 6.3 Polled Interrupt Processing Disabled

 interrupt requests may be processed in a polled mode, in which the corresponding bits of the Interrupt Request Register (IRQ) are examined by the software. When an interrupt request bit is found to be a logic 1 , the interrupt should be processed by the appropriate6．Interrupts （Continued）
service routine．During such processing，the interrupt request bit in the IRQ must be cleared by the software in order for subsequent interrupts on that line to be distinguished from the current one．If more than one interrupt request is to be processed in a polled mode， polling should occur in the order of estab－
lished priorities．For example，assume that IRQ0，IRQ1，and IRQ4 are to be polled and that established priorities are，from high to low，IRQ4，IRQ0，IRQ1．An instruction sequence like the following should be used to poll and service the interrupts：
！．．．！
！poll interrupt inputs here！

|  | TCM | IRQ，\＃\％（2）00010000 |
| :--- | :--- | :--- |
|  | JR | NZ，TEST0 |
|  | CALL | IRQ4＿service |
| TESTO： | TCM | IRQ，\＃\％（2）00000001 |
|  | JR | NZ，TEST1 |
|  | CALL | IRQ0＿service |
| TESTl： | TCM | IRQ，\＃\％（2）00000010 |
|  | JR | NZ，DONE |
|  | CALL | IRQ1＿＿service |
| DONE： | $!\ldots!$ |  |

IRQ4＿＿service
PROCEDURE
！．．．！
AND IRQ，\＃\％（2）11101111
！．．．！
RET
END IRQ4＿＿service
IRQ0＿＿service
！．．．！
AND
！．．．！
RET
END IRQ0＿＿service
IRQl＿service
！．．．！
AND IRQ，\＃\％（2）11111101
！．．．！
RET
END IRQl＿＿service
！．．．！

## SECTHON

7

## Timer／Counter Functions

The Z 8 provides two 8 －bit timer／counters， $\mathrm{T}_{0}$ and $T_{1}$ ，which are adaptable to a variety of application needs and thus allow the software （and external hardware）to be relieved of the bulk of such tasks．Included in the set of such uses are：
图 Interval delay timer
图 Maintenance of a time－of－day clock
图 Watch－dog timer
回 External event counting
图 Variable pulse train output
圖 Duration measurement of external event
 detection
！IRQ4 need service？！
！no！
！yes！ ！IRQ0 need service？！
！no！
！yes！
！IRQl need service？！
！no！
！yes！

## ENTRY

！clear IRQ4！

ENTRY
！clear IRQ0！

ENTRY
！clear IRQ1！

Each timer／counter is driven by its own 6－bit prescaler，which is in turn driven by the inter－ nal $Z 8$ clock divided by four．For $T_{1}$ ，the inter－ nal clock may be gated or triggered by an external event or may be replaced by an exter－ nal clock input．Each timer／counter may operate in either single－pass or continuous mode where，at end－of－count，either counting stops or the counter reloads and continues counting．The counter and prescaler registers may be altered individually while the timer／ counter is running；the software controls whether the new values are loaded immedi－ ately or when end－of－count－（EOC）is reached．

Although the timer／counter prescaler registers（PREO and PRE1）are write－only， there is a technique by which the timer／

## 7. Timer/ Counter

 Functions (Continued)counters may simulate a readable prescaler. This capability is a requirement for high resolution measurement of an event's duration. The basic approach requires that one timer/ counter be initialized with the desired counter and prescaler values. The second timer/ counter is initialized with a counter equal to the prescaler of the first timer/counter and a prescaler of 1 . The second timer/counter must be programmed for continuous mode. With both timer/counters driven by the internal clock and started and stopped simultaneously, they will run synchronous to one another; thus, the value read from the second counter will always be equivalent to the prescaler of the first.

### 7.1 Time/Count Interval Calculation To

 determine the time interval (i) until EOC, the equation$$
\mathrm{i}=\mathrm{t} \times \mathrm{p} \times \mathrm{v}
$$

characterizes the relation between the prescaler ( p ), counter ( v ), and clock input period ( $t$ ); $t$ is given by
1/(XTAL/8)
where XTAL is the Z 8 input clock frequency; $p$ is in the range $l-64 ; v$ is in the range $1-256$. When programming the prescaler and counter registers, the maximum load value is truncated to six and eight bits, respectively, and is therefore programmed as zero. For an input clock frequency of 8 MHz , the prescaler and counter register values may be programmed to time an interval in the range


```
l \mu \leq i \leq 16.384 ms
```

To determine the count (c) until EOC for $\mathrm{T}_{1}$ with external clock input, the equation

$$
\mathrm{c}=\mathrm{p} \times \mathrm{v}
$$

characterizes the relation between the $\mathrm{T}_{1}$ prescaler ( p ) and the $\mathrm{T}_{1}$ counter (v). The divide-by- 8 on the input frequency is bypassed in this mode. The count range is

$$
\begin{aligned}
& 1 \times 1 \leq c \leq 64 \times 256 \\
& 1 \leq c \leq 16,384
\end{aligned}
$$

7.2 Tout Modes. Port 3, bit $6\left(\mathrm{P}_{6}\right)$ may be configured as an output (TOUT) which is dynamically controlled by one of the following:
■ $\mathrm{T}_{0}$

- $\mathrm{T}_{1}$
- Internal clock

When driven by $T_{0}$ or $T_{1}, T_{\text {OUT }}$ is reset to a logic 1 when the corresonding load bit is set in timer control register TMR (\%Fl) and toggles on EOC from the corresponding counter.

When Tout is driven by the internal clock, that clock is directly output on $\mathrm{P}_{6}$.

While programmed as TOUT, P 36 is disabled from being modified by a write to port register $\% 03$; however, its current output may be examined by the Z 8 software by a read to port register \%03.
7.3 TIN Modes. Port 3, bit $1\left(\mathrm{P}_{1}\right)$ may be configured as an input ( $\mathrm{T}_{\text {IN }}$ ) which is used in conjunction with $\mathrm{T}_{1}$ in one of four modes:
(1) External clock input

- Gate input for internal clock
© Nonretriggerrable input for internal clock
国 Retriggerable input for internal clock
For the latter two modes, it should be noted that the existence of a synchronizing circuit within the Z 8 causes a delay of two to three internal clock periods following an external trigger before clocking of the counter actually begins.

Each High-to-Low transition on $T_{\text {IN }}$ will generate interrupt request $I R \mathrm{Q} 2$, regardless of the selected $T_{\text {IN }}$ mode or the enabled/disabled state of $T_{1}$. IRQ2 must therefore be masked or enabled according to the needs of the application.

The "external clock input" $\mathrm{T}_{\text {IN }}$ mode supports the counting of external events, where an event is seen as a High-to-Low transition on $\mathrm{T}_{\text {IN }}$. Interrupt request IRQ5 is generated on the $n$th occurrence (single-pass mode) or on every $\mathrm{n}^{\text {th }}$ occurrence (continuous mode) of that event.

The "gate input for internal clock" $\mathrm{T}_{\text {IN }}$ mode provides for duration measurement of an external event. In this mode, the $T_{1}$ prescaler is driven by the Z 8 internal clock, gated by a High level on $\mathrm{T}_{\text {IN }}$. In other words, $\mathrm{T}_{1}$ will count while $\mathrm{T}_{\text {IN }}$ is High and stop counting while $\mathrm{T}_{\text {IN }}$ is Low. Interrupt request IRQ2 is generated on the High-to-Low transition on $\mathrm{T}_{\mathrm{IN}}$. Interrupt request $\mathrm{IRQ5}$ is generated on $\mathrm{T}_{1}$ EOC. This mode may be used when the width of a High-going pulse needs to be measured. In this mode, IRQ2 is typically the interrupt request of most importance, since it signals the end of the pulse being measured. If IRQ5 is generated prior to IRQ2 in this mode, the pulse width on $T_{\text {IN }}$ is too large for $T_{1}$ to measure in a single pass.

The "nonretriggerable input" $\mathrm{T}_{\text {IN }}$ mode provides for automatic delay timing following an external event. In this mode, $\mathrm{T}_{1}$ is loaded and clocked by the Z 8 internal clock following the first High-to-Low transition on $\mathrm{T}_{\text {IN }}$ after $\mathrm{T}_{1}$ is enabled. $\mathrm{T}_{\text {IN }}$ transitions that occur after this point do not affect $T_{1}$. In single-pass mode, the
7. Timer/

Counter
Functions (Continued)
enable bit is reset on EOC; further $\mathrm{T}_{\text {IN }}$ transitions will not cause $\mathrm{T}_{1}$ to load and begin counting until the software sets the enable bit again. In continuous mode, EOC does not modify the enable bit, but the counter is reloaded and counting continues immediately; IRQ5 is generated every EOC until software resets the enable bit. This $\mathrm{T}_{\text {IN }}$ mode may be used, for example, to time the line feed delay following end of line detection on a printer or to delay data sampling for some length of time following a sample strobe.

The "retriggerable input" $\mathrm{T}_{\text {IN }}$ mode will load and clock $T_{1}$ with the $\mathrm{Z8}$ internal clock on every occurrence of a High-to-Low transition on $\mathrm{T}_{\text {IN }}$. $\mathrm{T}_{1}$ will time-out and generate interrupt request $I R Q 5$ when the programmed time interval (determined by $\mathrm{T}_{1}$ prescaler and load register values) has elapsed since the last High-to-Low transition on $\mathrm{T}_{\text {IN }}$. In single-pass mode, the enable bit is reset on EOC; further $\mathrm{T}_{\text {IN }}$ transitions will not cause $\mathrm{T}_{1}$ to load and begin counting until the software sets the enable bit again. In continuous mode, EOC does not modify the enable bit, but the counter is reloaded and counting continues immedi-
ately; IRQ5 is generated at every EOC until the software resets the enable bit. This $\mathrm{T}_{\text {IN }}$ mode may provide such functions as watch-dog timer (e.g., interrupt if conveyor belt stopped or clock pulse missed), or keyboard time-out (e.g., interrupt if no input in xms ).
7.4 Examples. Several possible uses of the timer/counters are given in the following four examples.

### 7.4.1 Time of Day Clock. The following

 module illustrates the use of $\mathrm{T}_{1}$ for maintenance of a time of day clock, which is kept in binary format in terms of hours, minutes, seconds, and hundredths of a second. It is desired that the clock be updated once every hundredth of a second; therefore, $\mathrm{T}_{1}$ is programmed in continuous mode to interrupt 100 times a second. Although $\mathrm{T}_{1}$ is used for this example, $T_{0}$ is equally suited for the task.The procedure for initializing the timer (TOD__INIT), the interrupt service routine (TOD) which updates the clock, and the interrupt vector for $\mathrm{T}_{1}$ end-of-count (IRQ__5) are illustrated below. XTAL $=7.3728 \mathrm{MHz}$ is assumed.


| 7. Timer/ | P 0021 B0 | EE |  | 42 |  | CLR | SECOND |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Counter | P 0023 DE |  |  | 43 |  | INC | MINUTE | !1 more minute! |
| Functions | P 0024 A6 | ED | 3 C | 44 |  | CP | MINUTE, \#60 | !full hour yet?! |
| Functions | P 0027 EB | 03 |  | 45 |  | JR | NE, TOD_EXIT | ! jump if no! |
| (Continued) | P 0029 B0 | ED |  | 46 |  | CLR | MINUTE |  |
|  | P 002B CE |  |  | 47 | TOD_EXIT: ${ }_{\text {INC }}$ |  | HOUR |  |
|  |  |  |  | 48 |  |  |  |  |
|  | P 002C 50 | FD |  | 49 |  | POP | RP | !restore entry RP! |
|  | P 002E BF |  |  | 50 |  | IRET |  |  |
|  | P 002F |  |  |  | END | TOD |  |  |
|  |  |  |  |  |  | TIMER1 |  |  |
|  | 0 ERRORS |  |  |  |  |  |  |  |
|  | ASSEMBLY COMPLETE |  |  |  |  |  |  |  |
|  | TOD_INIT: |  |  |  |  | TOD: |  |  |
|  | 7 instructions |  |  |  |  | 17 instruction |  |  |
| 「 | 15 bytes |  |  |  |  | 32 bytes |  |  |
|  | $16 \mu$ |  |  |  |  | $19.5 \mu$ (average) including interrupt response time |  |  |

7.4.2 Variable Frequency, Variable Pulse Width Output. The following module illustrates one possible use of TOUT. Assume it is necessary to generate a pulse train with a $10 \%$ duty cycle, where the output is repetitively high for 1.6 ms and then low for 14.4 ms . To do this, TOUT is controlled by end-of-count from $T_{1}$, although $T_{0}$ could alternately be chosen. This example makes use of the Z8 feature that allows a timer's counter register to be modified without disturbing the count in progress. In continuous mode, the new value is loaded when $T_{1}$ reaches EOC. $T_{1}$ is first loaded and enabled with values to generate the short interval. The counter register is then immediately modified with the value to generate the long interval; this value is loaded into the counter automatically on $\mathrm{T}_{1}$ EOC. The prescaler selected value must be the same for both long and short intervals. Note that the
initial loading of the $T_{1}$ counter register is followed by setting the $\mathrm{T}_{1}$ load bit of timer control register TMR (\%Fl); this action causes TOUT to be reset to a logic l output. Each subsequent modification of the $T_{1}$ counter register does not affect the current TOUT level, since the $\mathrm{T}_{1}$ load bit is NOT altered by the software. The new value is loaded on EOC, and $T_{\text {OUT }}$ will toggle at that time. The $T_{1}$ interrupt service routine should simply modify the $\mathrm{T}_{1}$ counter register with the new value, alternating between the long and short interval values.

In the example which follows, bit 0 of register \%04 is used as a software flag to indicate which value was loaded last. This module illustrates the procedure for $T_{1} / T_{\text {OUT }}$ initialization (PULSE__INIT), the $T_{1}$ interrupt service routine (PULSE), and the interrupt vector for $\mathrm{T}_{1}$ EOC (IRQ_5). XTAL $=8 \mathrm{MHz}$ is assumed.



```
PULSE_INIT:
    10 instructions
    23 bytes
    23 \mus
```

PULSE:
5 instructions
12 bytes
$25 \mu$ (average) including interrupt response time
7.4.3 Cascaded Timer/Counters. For some applications it may be necessary to measure a greater time interval than a single timer/ counter can measure ( 16.384 ms ). In this case, $\mathrm{T}_{\text {IN }}$ and $\mathrm{T}_{\text {OUT }}$ may be used to cascade $\mathrm{T}_{0}$ and


Figure 3. Cascaded Timer/Counters
$\mathrm{T}_{1}$ to function as a single unit. TOUT, programmed to toggle on $\mathrm{T}_{0}$ end-of-count, should be wired back to $\mathrm{T}_{\mathrm{IN}}$, which is selected as the external clock input for $T_{1}$. With $T_{0}$ programmed for continuous mode, TOUT (and therefore $\mathrm{T}_{\text {IN }}$ ) goes through a High-to-Low transition (causing $\mathrm{T}_{1}$ to count) on every other $\mathrm{T}_{0}$ EOC. Interrupt request IRQ5 is generated when the programmed time interval has elapsed. Interrupt requests IRQ2 (generated on every $\mathrm{T}_{\mathrm{IN}}$ High-to-Low transition) and IRQ4 (generated on $T_{0} E O C$ ) are of no importance in this application and are therefore disabled.

To determine the time interval (i) until EOC, the equation

$$
\mathrm{i}=\mathrm{t} \times \mathrm{p} 0 \times \mathrm{v} 0 \times(2 \times \mathrm{pl} \times \mathrm{vl}-\mathrm{l})
$$

characterizes the relation between the $\mathrm{T}_{0}$ prescaler ( p 0 ) and counter ( v 0 ), the $\mathrm{T}_{1}$ prescaler ( pl ) and counter ( vl ), and the clock input period ( $t$ ); $t$ is defined in Section 7.1. Assuming XTAL $=8 \mathrm{MHz}$, the measurable time interval range is

$$
\begin{aligned}
& 1 \mu \mathrm{~s} \times 1 \times 1 \times(2 \times 1-1) \leq i \leq \\
& 1 \mu \mathrm{~s} \times 64 \times 256 \times(2 \times 64 \times 256-1) \\
& \mathrm{l} \mu \mathrm{~s} \leq \mathrm{i} \leq 536.854528 \mathrm{~s}
\end{aligned}
$$

Figure 3 illustrates the interconnection between $\mathrm{T}_{0}$ and $\mathrm{T}_{1}$. The following module illustrates the procedure required to initialize the timers for a 1.998 second delay interval:


## 11 instructions <br> 27 bytes <br> $26.5 \mu \mathrm{~s}$

7.4.4 Clock Monitor. $\mathrm{T}_{1}$ and $\mathrm{T}_{\text {IN }}$ may be used to monitor a clock line (in a diskette drive, for example) and generate an interrupt request when a clock pulse is missed. To accomplish this, the clock line to be monitored is wired to $\mathrm{P}_{1}\left(\mathrm{~T}_{\mathrm{IN}}\right)$. $\mathrm{T}_{\mathrm{IN}}$ should be programmed as a retriggerable input to $T_{1}$, such that each falling edge on $\mathrm{T}_{\text {IN }}$ will cause $\mathrm{T}_{1}$ to reload and continue counting. If $\mathrm{T}_{1}$ is programmed to time-out after an interval of one-and-a-half times the clock period being monitored, $\mathrm{T}_{1}$ will time-out and generate interrupt request IRQ5 only if a clock pulse is missed.

The following module illustrates the procedure for initializing $\mathrm{T}_{1}$ and $\mathrm{T}_{\mathrm{IN}}$ (MONITOR__INIT) to monitor a clock with a period of $2 \mu \mathrm{~s}$. XTAL $=8 \mathrm{MHz}$ is assumed. Note that this example selects single-pass rather than continuous mode for $\mathrm{T}_{1}$. This is to prevent a continuous stream of IRQ5 interrupt requests in the event that the monitored clock fails completely. Rather, the interrupt service routine (CLK_ERR) is left with the choice of whether or not to re-enable the monitoring. Also shown is the $\mathrm{T}_{1}$ interrupt vector (IRQ_5).



I/O Functions
The Z8 provides 32 I/O lines mapped into registers 0-3 of the internal register file. Each nibble of port 0 is individually programmable as input, output, or address/data lines ( $A_{15}-A_{12}, A_{11}-A_{8}$ ). Port 1 is programmable as a single entity to provide input, oútput, or address/data lines $\left(A D_{7}-A D_{0}\right)$. The operating modes for the bits of Ports 0 and 1 are selected by control register P01M (\%F8). Selection of I/O lines as address/data lines supports access to external program and data memory; this is discussed in Section 3. Each bit of Port 2 is individually programmable as an input or an

| Function | Bit | Signal |
| :---: | :---: | :---: |
| Handshake | $\mathrm{P}_{1}$ | $\overline{\text { DAV } 2 / R D Y 2 ~}$ |
|  | $\mathrm{P}_{2}$ | DAV0/RDY0 |
|  | $\mathrm{P}_{3}$ | $\overline{\text { DAV } 1 / R D Y 1 ~}$ |
|  | $\mathrm{P}_{4}$ | RDY1/ $\overline{\text { DAV } 1}$ |
|  | $\mathrm{P}_{5}$ | RDY0/DAV0 |
|  | $\mathrm{P}_{3}$ | RDY2/DAV2 |
| Interrupt Request | $\mathrm{P}^{\mathrm{P}}{ }_{0}$ | IRQ3 |
|  | P3 ${ }_{1}$ | IRQ2 |
|  | $\mathrm{P}_{2}$ | IRQ0 |
|  | $\mathrm{P}_{3}$ | IRQ1 |
| Counter/ | P $\mathrm{P}_{1}$ | TIN |
| Timer | $\mathrm{P}_{6}{ }^{\text {c }}$ | TOUT |
| Data Memory Select Status Out | $\left\{\mathrm{P}_{4}\right.$ | DM |
|  |  |  |
| Serial I/O | $\left\{\begin{array}{l}\text { P30 } \\ \text { P37 }\end{array}\right.$ | Serial In <br> Serial Out |

Table 4. Port 3 Special Functions
output bit. Port 2 bits programmed as outputs may also be programmed (via bit 0 of P3M) to all have active pull-ups or all be open-drain (active pull-ups inhibited). In Port 3, four bits $\left(\mathrm{P}_{0}-\mathrm{P}_{3}\right)$ are fixed as inputs, and four bits $\left(\mathrm{P}_{4}-\mathrm{P} 3_{7}\right)$ are fixed as outputs, but their functions are programmable. Special functions provided by Port 3 bits are listed in Table 4. Use of the Data Memory select output is discussed in Section 3; uses of $\mathrm{T}_{\text {IN }}$ and Tout are discussed in Section 7.

### 8.1 Asynchronous Receiver/Transmitter

Operation. Full-duplex, serial asynchronous receiver/transmitter operation is provided by the Z 8 via $\mathrm{P} 3_{7}$ (output) and $\mathrm{P} 3_{0}$ (input) in conjunction with control register SIO (\%F0), which is actually two registers: receiver buffer and transmitter buffer. Counter/Timer $\mathrm{T}_{0}$ provides the clock for control of the bit rate.

The Z 8 always receives and transmits eight bits between start and stop bits. However, if parity is enabled, the eighth bit $\left(D_{7}\right)$ is replaced by the odd-parity bit when transmitted and a parity-error flag ( $=1$ if error) when received. Table 5 illustrates the state of the parity bit/parity error flag during serial I/O with parity enabled.

Although the Z8 directly supports either odd parity or no parity for serial I/O operation, even parity may also be provided with additional software support. To receive and transmit with even parity, the Z 8 should be configured for serial I/O with odd parity disabled. The Z8 software must calculate parity

| 8. I/O | Character Loaded <br> Functions <br> Into SIO | Transmitted To <br> Serial Line | Received From <br> Serial Line | Character <br> Transferred To SIO | Note* |
| :--- | :---: | :---: | :---: | :---: | :---: |
| (Continued) | 11000011 | 01000011 | 01000011 | 01000011 | no error |
|  | 11000011 | 01000011 | 01000111 | 11000111 | error |
|  | 01111000 | 11111000 | 11111000 | 0111000 | no error |
|  | 01111000 | 11111000 | 01111000 | 11111000 | error |

Table 5. Serial I/O With Odd Parity

* Left-most bit is D7
and modify the eighth bit prior to the load of a character into SIO and then modify a parity error flag following the load of a character from SIO. All other processing required for serial I/O (e.g. buffer management, error handling, etc.) is the same as that for odd parity operations.
To configure the $\mathrm{Z8}$ for Serial I/O, it is necessary to:
© Enable $\mathrm{P}_{0}$ and $\mathrm{P} 3_{7}$ for serial I/O and select parity,
- Set up $\mathrm{T}_{0}$ for the desired bit rate,
(1) Configure IRQ3 and IRQ4 for polled or automatic interrupt mode,
■ Load and enable $\mathrm{T}_{0}$.
To enable $\mathrm{P}_{3}$ and $\mathrm{P}_{7}$ for serial I/O, bit 6 of P3M (R247) is set. To enable odd parity, bit 7 of P3M is set; to disable it, the bit is reset. For example, the instruction
LD P3M,\#\%40
will enable serial I/O, but disable parity. The instruction


## LD P3M,\#\%C0

will enable serial I/O, and enable odd parity.
In the following discussions, bit rate refers to all transmitted bits, including start, stop, and parity (if enabled). The serial bit rate is given by the equation:

$$
\text { bit rate }=\frac{\text { input clock frequency }}{\left(2 \times 4 \times \mathrm{T}_{0} \text { prescaler } \times \mathrm{T}_{0} \text { counter } \times 16\right)}
$$

The final divide-by- 16 is incurred for serial communications, since in this mode $\mathrm{T}_{0}$ runs at 16 times the bit rate in order to synchronize the data stream. To configure the $\mathrm{Z8}$ for a specific bit rate, appropriate values must first be selected for $T_{0}$ prescaler and $T_{0}$ counter by the above equation; these values are then programmed into registers $\mathrm{T}_{0}(\% \mathrm{~F} 4)$ and PRE0 (\%F5) respectively. Note that PREO also controls the continuous vs. single-pass mode for $\mathrm{T}_{0}$; continuous mode should be selected for serial I/O. For example, given an input clock frequency of 7.3728 MHz and a selected bit rate of 9600 bits per second, the equation is
satisfied by $\mathrm{T}_{0}$ counter $=2$ and prescaler $=3$. The following code sequence will configure the $\mathrm{T}_{0}$ counter and $\mathrm{T}_{0}$ prescaler registers:

```
LD T T0,#2 !T0 counter = 2!
LD PRE0,#%(2)00001101
    !bit 2-7: prescaler = 3; bit 0:
    continuous mode!
```

Interrupt request 3 (IRQ3) is generated whenever a character is transferred into the receive buffer; interrupt request 4 (IRQ4) is generated whenever a character is transferred out of the transmit buffer. Before accepting such interrupt requests, the Interrupt Mask, Request, and Priority Registers (IMR, IRQ, and IPR) must be programmed to configure the mode of interrupt response. The section on Interrupt Processing provides a discussion of interrupt configurations.

To load and enable $T_{0}$, set bits 0 and 1 of the timer mode register (TMR) via an instruction such as

OR TMR,\#\%03
This will cause the $T_{0}$ prescaler and counter registers (PREO and $\mathrm{T}_{0}$ ) to be transferred to the $\mathrm{T}_{0}$ prescaler and counter. In addition, $\mathrm{T}_{0}$ is enabled to count, and serial I/O operations will commence.

Characters to be output to the serial line should be written to serial I/O register SIO (\%F0). IRQ4 will be generated when all bits have been transferred out.

Characters input from the serial line may be read from SIO. IRQ3 will be generated when a full character has been transferred into SIO.

The following module illustrates the receipt of a character and its immediate echo back to the serial line. It is assumed that the Z 8 has been configured for serial I/O as described above, with IRQ3 (receive) enabled to interrupt, and IRQ4 (transmit) configured to be polled. The received character is stored in a circular buffer in register memory from address $\% 42$ to $\% 5 \mathrm{~F}$. Register $\% 41$ contains the address of the next available buffer position and should have been initialized by some earlier routine to \#\%42.


[^10]
## 10 instructions

## 25 bytes

$35.5 \mu \mathrm{~s}+5.5 \mu \mathrm{~s}$ for each additional pass through the echo_wait loop, including interrupt response time
8.2 Automatic Bit Rate Detection. In a typical system, where serial communication is required (e.g. system with a terminal), the desired bit rate is either user-selectable via a switch bank or nonvariable and "hard-coded" in the software. As an alternate method of bitrate detection, it is possible to automatically determine the bit rate of serial data received by measuring the length of a start bit. The advantage of this method is that it places no requirements on the hardware design for this function and provides a convenient (automatic) operator interface.

In the technique described here, the serial channel of the Z 8 is initialized to expect a bit rate of 19,200 bits per second. The number of bits (n) received through Port pin P30 for each bit transmitted is expressed by

$$
\mathrm{n}=19,200 / \mathrm{b}
$$

where $\mathrm{b}=$ transmission bit rate. For example, if the transmission bit rate were 1200 bits per second, each incoming bit would appear to the receiving serial line as $19,200 / 1200$ or 16 bits.

The following example is capable of disting-
uishing between the bit rates shown in Table 6 and assumes an input clock frequency of 7.3728 MHz , a $\mathrm{T}_{0}$ prescaler of 3 , and serial I/O enabled with parity disabled. This example requires that a character with its low order bit $=1$ (such as a carriage return) be sent to the serial channel. The start bit of this character can be measured by counting the number of zero bits collected before the low order 1 bit. The number of zero bits actually collected into data bits by the serial channel is less than $n$ (as given in the above equation), due to the detection of start and stop bits. Figure 4 illustrates the collection (at 19,200


Figure 4. Collection of a Start Bit Transmitted at at 19.200 BPS

| 8. I/O | Bit Rate | Number of Bits Received <br> Per Bit Transmitted | Number of 0 Bits Collected <br> as Data Bits | To Counter |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Functions | Continued) |  |  | dec | binary |

Table 6. Inputs to the Automatic Bit Rate Detection Algorithm
bits per second) of a zero bit transmitted to the Z8 at 1,200 bits per second. Notice that only 13 of the 16 zero bits received are collected as data bits.
Once the number of zero bits in the start bit has been collected and counted, it remains to translate this count into the appropriate $\mathrm{T}_{0}$ counter value and program that value into $\mathrm{T}_{0}$ (\%F4). The patterns shown in the two binary columns of Table 6 are utilized in the algorithm for this translation.

As a final step, if incoming data is to commence immediately, it is advisable to wait until the remainder of the current "elongated"
character has been received, thus "flushing" the serial line. This can be accomplished either via a software loop, or by programming $\mathrm{T}_{1}$ to generate an interrupt request after the appropriate amount of time has elapsed. Since a character is composed of eight bits plus a minimum of one stop bit following the start bit, the length of time to delay may be expressed as
$(9 \times n) / b$
where n and b are as defined above. The following module illustrates a sample program for automatic bit rate detection.



30 instructions
68 bytes
Execution time is variable based on transmission bit rate.
8.3 Port Handshake. Each of Ports 0,1 and 2 may be programmed to function under input or output handshake control. Table 7 defines the port bits used for the handshaking and the mode bit settings required to select handshaking. To input data under handshake control, the Z 8 should read the input port when the $\overline{D A V}$ input goes Low (signifying that data is available from the attached device). To output data under handshake control, the Z should write the output port when the RDY input goes Low (signifying that the previously output data has been accepted by the attached device). Interrupt requests $\operatorname{IRQ0}, \mathrm{IRQ1}$, and $\operatorname{IRQ} 2$ are generated by the falling edge of the handshake signal input to the $\mathrm{Z8}$ for Port 0, Port 1, and Port 2 respectively. Port handshake operations may therefore be processed under interrupt control.
Consider a system that requires communication of eight parallel bits of data under handshake control from the $\mathrm{Z8}$ to a peripheral device and that Port 2 is selected as the output port. The following assembly code illustrates the proper sequence for initializing Port 2 for output handshake.

CLR P2M !Port 2 mode register: all Port 2 bits are outputs!
OR \%03,\#\%40
!set $\overline{\mathrm{DA}} 2$ 2: data not available!
LD P3M,\#\%20
!Port 3 mode register: enable Port 2 handshake!
LD
\%02,DATA
loutput first data byte; $\overline{\mathrm{DAV}} 2$ will be cleared by the Z 8 to indicate data available to the peripheral device!
Note that following the initialization of the output sequence, the software outputs the first data byte without regard to the state of the RDY2 input; the Z8 will automatically hold $\overline{D A V} 2$ High until the RDY2 input is High. The peripheral device should force the Z8 RDY2 input line Low after it has latched the data in response to a Low on DAV2. The Low on RDY2 will cause the Z 8 to automatically force $\overline{\mathrm{DAV}} 2$ High until the next byte is output. Subsequent bytes should be output in response to interrupt request IRQ2 (caused by the High-to-Low transition on RDY2) in either a polled or an eńabled interrupt mode.

|  | Port 0 | Port 1 | Port 2 |
| :---: | :---: | :---: | :---: |
| Input handshake lines | $\left\{\begin{array}{l}\mathrm{P3}_{2}=\overline{\mathrm{DAV}} \\ \mathrm{P}_{5}=\text { RDY }\end{array}\right.$ | $\begin{aligned} & \mathrm{P}_{3}=\overline{\mathrm{DAV}} \\ & \mathrm{P}_{4}=\mathrm{RDY} \end{aligned}$ | $\begin{aligned} & \mathrm{P}_{1}=\mathrm{DAV} \\ & \mathrm{P}_{6}=\mathrm{RDY} \end{aligned}$ |
| Output handshake lines | $\left\{\begin{array}{l} \mathrm{P3}_{2}=\mathrm{RDY} \\ \mathrm{P3}_{5}=\mathrm{DAV} \end{array}\right.$ | $\begin{aligned} & \mathrm{P}_{3}=\mathrm{RDY} \\ & \mathrm{P}_{4}=\mathrm{DAV} \end{aligned}$ | $\begin{aligned} & \mathrm{P}_{1}=\mathrm{RDY} \\ & \mathrm{P}_{6}=\mathrm{DAV} \end{aligned}$ |
| To select input handshake: | (set bit 6 \& reset bit 7 of PP01M (program high nibble as input) | set bit 3 \& reset bit 4 of POIM (program byte as input) | set bit 7 of P2M (program high bit as input) |
| To select output handshake: | $\left\{\begin{array}{l}\text { reset bits 6, } 7 \text { of PO1M } \\ \text { (program high nibble as } \\ \text { output) }\end{array}\right.$ | reset bits 3, 4 of PO1M (program byte as output) | reset bit 7 of P2M <br> (program high bit as output) |
| To enable handshake: | $\left\{\begin{array}{l} \text { set bit } 5 \text { of Port } 3\left(\mathrm{P}_{5}\right) \text {; } \\ \text { set bit } 2 \text { of } \mathrm{P} 3 \mathrm{M} \end{array}\right.$ | set bit 4 of Port $3\left(\mathrm{P}_{4}\right)$; set bits 3, 4 of P3M | set bit 6 of Port $3\left(\mathrm{P}_{6}\right)$; set bit 5 of P3M |

Table 7. Port Handshake Selection

## Arithmetic Routines

This section gives examples of the arithmetic and rotate instructions for use in multiplication, division, conversion, and BCD arithmetic algorithms.
9.1 Binary to Hex ASCII. The following module illustrates the use of the ADD and SWAP arithmetic instructions in the conversion of a 16 -bit binary number to its hexadecimal ASCII representation. The 16 -bit number is viewed as a string of four nibbles and is pro-
cessed one nibble at a time from left to right, beginning with the high-order nibble of the lower memory address. $\% 30$ is added to each nibble if it is in the range 0 to 9 ; otherwise $\% 37$ is added. In this way, $\% 0$ is converted to $\% 30, \% 1$ to $\% 31$, . . . $\%$ A to $\% 41$, . . . $\%$ F to $\% 46$. Figure 5 illustrates the conversion of RRO (contents $=\%$ F2BE) to its hex ASCII equivalent; the destination buffer is pointed to by RR4.


Figure 5. Conversion of (RRO) to Hex ASCII


## 15 instructions

34 bytes
$120.5 \mu \mathrm{~s}$ (average)
9. Arithmetic 9.2 BCD Addition. The following module illusRoutines
(Continued) trates the use of the add with carry (ADC) and decimal adjust (DA) instructions for the addi-
tion of two unsigned BCD strings of equal length. Within a $B C D$ string, each nibble represents a decimal digit (0-9). Two such digits are packed per byte with the most
significant digit in bits 7-4. Bytes within a BCD string are arranged in memory with the most significant digits stored in the lowest memory location. Figure 6 illustrates the representation of 5970 in a 6 -digit $B C D$ string, starting in register \%33.


Figure 6. Unsigned BCD Representation

| $\begin{aligned} & \text { Z8ASM } \\ & \text { LOC } \end{aligned}$ |  | 2.0 |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | OBJ | CODE | STMT SOURCE STATEMENT |  |  |  |
|  |  |  |  | 1 | ARITH MODULE |  |  |
|  |  |  |  | 2 | CONSTANT |  | - |
|  |  |  |  | 3 | BCD_SRC : $=$ R1 | - |  |
|  |  |  |  | 4 | BCD_DST : $=$ RO |  |  |
|  |  |  |  | 5 | BCD_LEN : = R2 |  |  |
|  |  |  |  | 6 | GLOBAL |  |  |
| P 0000 |  |  |  | 7 | BCDADD PROCEDU |  |  |
|  |  |  |  | 8 | ! $\%$ \% $\%$ \% $\%$ \% $\%$ \% $\%$ \% |  |  |
|  |  |  |  | 9 | Purpose $=$ | To add two packed | d BCD strings of |
|  |  |  |  | 10 |  | equal length. |  |
|  |  |  |  | 11 |  | dst <-- dst + sr |  |
|  |  |  |  | 12 |  |  |  |
|  |  |  |  | 13 | Input $=$ | RO $=$ pointer to d | dst $B C D$ string. |
|  |  |  |  | 14 |  | R1 = pointer to s | src $B C D$ string. |
|  |  |  |  | 15 |  | R2 = byte count i | in BCD string |
|  |  |  |  | 16 |  | (digit count | $t=(R 2) * 2)$. |
|  |  |  |  | 17 |  |  |  |
|  |  |  |  | 18 | Output = | BCD string pointe | ed to by R0 is |
|  |  |  |  | 19 |  | the sum. |  |
|  |  |  |  | 20 |  | Carry FLAG = 1 if | f overflow. |
|  |  |  |  | 21 |  | R0, R1 as on ent | try. |
|  |  |  |  | 22 |  | $\mathrm{R} 2=0$ |  |
|  |  |  |  | 23 |  |  | $\# * * * * * * * * * * * * * * * * * * * *!~$ |
|  |  |  |  | 24 | ENTRY |  |  |
|  |  |  |  | 25 |  |  |  |
| P | 0000 | 02 | 12 | 26 | add | BCD_SRC,BCD_LEN ! | !start at least... ! |
| P | 0002 | 02 | 02 | 27 | add | BCD_DST, BCD_LEN ! | !significant digits! |
| P | 0004 | CF |  | 28 | rcf |  | !carry $=0$ ! |
|  |  |  |  | 29 | add_again: |  |  |
| P | 0005 | 00 | E1 | 30 | dec | BCD_SRC ! | !point to next two |
|  |  |  |  | 31 |  |  | src digits! |
| P | 0007 | 00 | E0 | 32 | dec | BCD_DST ! | ! point to next two |
|  |  |  |  | 33 |  |  | dst digits! |
| P | 0009 | E3 | 31 | 34 | 1 d | R3, @BCD_SRC ! | !get src digits! |
| P | 000B | 13 | 30 | 35 | ADC | R3, @BCD_DST ! | !add dst digits! |
| P | 000D | 40 | E3 | 36 | DA | R3 ! | !decimal adjust! |
| P | 000F | F3 | 03 | 37 | 1 d | QBCD_DST, R3 ! | !move to dst! |
| P | 0011 | 2 A | F2 | 38 | djnz | BCD_LEN, add_again | n lloop for next |
|  |  |  |  | 39 |  | 1 | digits! |
| P | 0013 | AF |  | 40 | ret | ! | !all done! |
| P | 0014 |  |  | 42 | END BCDADD |  |  |
|  |  |  |  | 43 | END ARITH |  |  |
| O ERRORSSSEMBLY COMPLETE |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |

## 11 instructions

## 20 bytes

Execution time is a function of the number of bytes ( $n$ ) in input BCD string: $20 \mu \mathrm{~s}+12.5(n-1) \mu \mathrm{s}$
9. Arithmetic 9.3 Multiply. The following module illustrates Routines (Continued)
an efficient algorithm for the multiplication of two unsigned 8 -bit values, resulting in a 16 -bit
product. The algorithm repetitively shifts the multiplicand right (using RRC), with the loworder bit being shifted out (into the carry flag). If a one is shifted out, the multiplier is added
to the high-order byte of the partial product. As the high-order bits of the multiplicand are vacated by the shift, the resulting partialproduct bits are rotated in. Thus, the multiplicand and the low byte of the product occupy the same byte, which saves register space, code, and execution time.

9.4 Divide. The following module illustrates an efficient algorithm for the division of a 16 -bit unsigned value by an 8 -bit unsigned value, resulting in an 8 -bit unsigned quotient. The algorithm repetitively shifts the dividend left (via RLC). If the high-order bit shifted out is a one or if the resulting high-order dividend byte is greater than or equal to the divisor, the
divisor is subtracted from the high byte of the dividend. As the low-order bits of the dividend are vacated by the shift left, the resulting partial-quotient bits are rotated in. Thus, the quotient and the low byte of the dividend occupy the same byte, which saves register space, code, and execution time.


15 instructions
26 bytes
$124.5 \mu$ (average)

## SECTION 10

## Conclusion

This Application Note has focused on ways in which the Z 8 microcomputer can easily yet effectively solve various application problems. In particular, the many sample routines
illustrated in this document should aid the reader in using the $\mathrm{Z8}$ to greater advantage. The major features of the Z 8 have been described so that the user can continue to expand and explore the Z 's repertoire of uses.

## z8® Subroutine Library

Application Note

April 1982

## INTRODUCTION

This application note describes a preprogrammed 28601 MCU that contains a bootstrap to external program memory and a collection of general-purpose subroutines. Routines in this application note can be implemented with a $Z 8$ Protopack and a 2716 EPROM programmed with the bootstrap and subroutine library.

In a system, the user's software resides in external memory beginning at hexidecimal address 0800. This software can use any of the
subroutines in the library wherever appropriate for a given application. This application example makes certain assumptions about the environment; the reader should exercise caution when copying these programs for other cases.

Following RESET, software within the subroutine library is executed to initialize the control registers (Table 1). The control register selections can be subsequently modified by the user's program (for example, to use only 12 bits of Ports 0 and 1 for addressing external memory). Following control register initialization, an EI

Table 1. Control Register Initialization

| Control Register |  | Initial Value | Meaning |
| :---: | :---: | :---: | :---: |
| Name | Address |  |  |
| TMR | F1H | OOH | TO and T1 disabled |
| P2M | F6H | FFH | $\mathrm{P}_{2}-\mathrm{P} 2_{7}$ : inputs |
| P3M | F7H | 10H | $\begin{aligned} & \mathrm{P} 2 \text { pull-ups open drain; } \\ & \mathrm{P}_{5}-\mathrm{PO}_{3} \text { : inputs; } \\ & \mathrm{P}_{5}-\mathrm{P3}_{7}: \text { outputs; } \\ & \mathrm{P} 3_{4}: \text { DM } \end{aligned}$ |
| P01M | F8H | D7H | $\begin{aligned} & \mathrm{P1}_{0}-\mathrm{P1}_{7}: \mathrm{AD}_{0}-A D_{7} ; \\ & \mathrm{PO}_{0}-\mathrm{PO}_{7}: \mathrm{A}_{8}-\mathrm{A}_{15} ; \\ & \text { normal memory timing; } \\ & \text { internal stack } \end{aligned}$ |
| IRQ | FAH | OOH | no interrupt requests |
| IMR | FBH | OOH | no interrupts enabled |
| RP | FDH | OOH | working register file OOH-OFH |
| SPL | FFH | 65H | 1st byte of stack is register 64 H |

instruction is executed to enable interrupt processing, and a jump instruction is executed to transfer control to the user's program at location $0812_{\mathrm{H}}$. The interrupt vectors for $\mathrm{IRQ}_{\mathrm{O}}$ through $I R Q_{5}$ are rerouted to locations $0800_{\mathrm{H}}$ through $080 F_{H}$, respectively, in three-byte increments, allowing enough room for a jump instruction to the appropriate interrupt service routine. That is, $I R Q_{0}$ is routed to location $0800_{H}, \quad I R Q_{1}$ to $0803_{\mathrm{H}}, \quad \mathrm{IRQ} Q_{2}$ to $0806_{\mathrm{H}}, \quad \mathrm{IRQ}_{3}$ to $0809_{\mathrm{H}}$, $\mathrm{IRQ}_{4}$ to $080 C_{H}$, and $I R Q_{5}$ to $080 F_{H}$. Figure 1 illustrates the allocation of $Z 8$ memory as defined by this application note.

The subroutines available to the user are referenced by a jump table begirning at location 001 BH . Entry to a subroutine is made via the jump table. The 32 subroutines provided in the library are grouped into six functional classifications. These classifications are described below, each with a brief overview of the functions provided by each category. Table 2 defines one set of entry addresses for each subroutine in the library.

- Binary Arithmetic: Multiplication and division of unsigned 8 - and 16 -bit quantities.
- BCD Arithmetic: Addition and subtraction of variable-precision floating-point $B C D$ values.
- Conversion Algorithms: $B C D$ to and from decimal ASCII, binary to and from decimal ASCII, binary to and from hex ASCII.
- Bit Manipulations: Packs selected bits into the low-order bits of a byte, and optionally uses the result as an index into a jump table.
o Serial I/0: Inputs bytes under vectored interrupt control, outputs bytes under polled interrupt control. Options provided include:


## odd or even parity

## BREAK detection

## echo

input editing (backspace, delete)
auto line feed

- Timer/Counter: Maintains a time-of-day clock with a variable number of ticks per second, generates an interrupt after a specified delay, generates variable width, variable frequency pulse output.

The listings in the "Canned Subroutine Library" provide a specification block prior to each subroutine, explain the subroutine's purpose, lists the input and output parameters, and gives pertinent notes concerning the subroutines. The following notes provide additional information on data' formats and algorithms used by the subroutines.



Figure 1. "ROAlless Z8" Subroutins Library Memory Usage Map

1．Although the user is free to modify the condi－ tions selected in the Port 3 Mode register （P3M，$F 7_{H}$ ），P3M is a write－only register． This subroutine library maintains an image of P3M in its register P3M＿save（ $7 \mathrm{~F}_{\mathrm{H}}$ ）．If software outside of the subroutine package is to modify P3M，it should reference and modify P3M＿＿save prior to modification of P3M．For example，to select P32／P35 for handshake，the following instruction sequence could be used：

| OR | P3M＿save，\＃O4H |
| :--- | :--- |
| LD | P3M，P3M＿save |

2．For many of the subroutines in this library， the location of the operands（source／destina－ tion）is flexible between register memory， external memory（code／data），and the serial channel（if enabled）．The description of each parameter in the specification blocks tells what the location options are．
－The location designation＂in reg／ext memory＂implies that the subroutine allows the operand to exist in register or in external data memory．The address of such an operand is contained in the designated register pair．If the high byte of that pair is 0 ，the operand is in register memory at the address held in the low byte of the register pair．Otherwise，the operand is in external data memory （accessed via LDE）．
－The location designation＂in reg／ext／ser memory＂implies the same considerations as above with one enhancement：if both bytes of the register pair are 0 ，the operand exists in the serial channel．In this case，the register pair is not modified （updated）．For example，rather than stor－ ing a destination ASCII string in memory， it might be desirable to output the string to the serial line．

3．The BCD format supported by the following arithmetic and conversion routines allows rep－ resentation of signed variable－precision BCD numbers．A BCD number of $2 n$ digits is repre－ sented in $n+1$ consecutive bytes，where the byte at the lowest memory address（byte 0） represents the sign and post－decimal digit． count，and the bytes in the $n$ higher memory locations（bytes 1 through $n$ ）represent the magnitude of the BCD number．The address of byte 0 and the value $n$ ．are passed to the sub－ routines in specified working registers．

Digits are packed two per byte with the most－ significant digit in the high－order nibble of byte 1 and the least－significant digit in the low－order nibble of byte $n$ ．Byte 0 is organ－ ized as two fields：

Bit 7 represents sign：
1 ＝negative； $0=$ positive．

Bit．s 0－6 represent post－decimal digit count．
For example：

$$
\begin{aligned}
& \text { byte } 0=05_{\mathrm{H}}=\text { positive, with five post- } \\
&=80_{\mathrm{H}} \begin{array}{c}
\text { decimal digits } \\
=\text { negative, with no post- } \\
\text { decimal digits }
\end{array} \\
&=90_{\mathrm{H}}=\text { negative, with } 16 \text { post- } \\
& \text { decimal digits }
\end{aligned}
$$

4．The format of the decimal ASCII character string expected as input to the conversion routines＂dascbed＂and＂dascwrd＂is defined as：
（＋1－）（〈digit〉）［（〈digit〉）］
in which
（ ）Parentheses mean that the enclosed times or can be omitted．
［ ］Brackets denote that the enclosed element is optional．

Table 3 illustrates how various input strings are interpreted by the conversion routines．

5．The format of the decimal ASCII character string output from the conversion routine ＂bcddasc＂operating on an input BCD string of $2 n$ digits is

```
1 sign of character ( + 1 - )
2n-x pre-decimal digits
1 decimal point if }x\mathrm{ does not equal 0
x post-decimal digits
```

6．The format of the decimal ASCII character string output from the conversion routine ＂wrddasse＂is

1 sign character（determined by bit 15 of input word）
6 pre－decimal digits
no decimal point
no post－decimal digits

| Address | Name | Description |
| :--- | :--- | :--- |
| Binary Arithmetic Routines |  |  |
|  |  |  |
| 001B | divide | $16 / 8$ unsigned binary division |
| 001 E | div_16 | $16 / 16$ unsigned binary division |
| 0021 | multiply | $8 \times 8$ unsigned binary multiplication |
| 0024 | mult_16 | $16 \times 16$ unsigned binary multiplication |

## BCD Arithwetic Routines

| 0027 | bedadd | BCD addition |
| :--- | :--- | :--- |
| 002 B | BCdsub | BCD subtraction |

## Conversion Routines

| 002D | beddasc | BCD to decimal ASCII |
| :--- | :--- | :--- |
| 0030 | dascbed | Decimal ASCII to BCD |
| 0033 | bedwrd | BCD to binary word |
| 0036 | wrdbed | Binary word to BCD |
| 0039 | bythasc | Binary byte to hexadecimal ASCII |
| $003 C$ | wrdhasc | Binary word to hexadecimal ASCII |
| $003 F$ | hascwrd | Hexadecimal ASCII to binary word |
| 0042 | wrddasc | Binary word to decimal ASCII |
| 0045 | dascwrd | Decimal ASCII to binary word |

## Bit Manipulation Routines

| 0048 | clb | Collect bits in a byte |
| :--- | :--- | :--- |
| 0048 | tmj | Table jump under mask |

## Serial Routines

| 004 E | ser_init | Initialize serial I/0 |
| :--- | :--- | :--- |
| 0051 | ser_input | IRQ $_{3}$ (receive) service |
| 0054 | ser_rlin | Read line |
| 0057 | ser_rabs | Read absolute |
| $005 A$ | ser_break | Transmit BREAK |
| $005 D$ | ser_flush | Flush (clear) input buffer |
| 0060 | ser_wlin | Write line |
| 0063 | ser_wabs | Write absolute |
| 0066 | ser_wbyt | Write byte |
| 0069 | ser_disable | Disable serial I/O |

## Timer/Counter Routines

| 006C | tod_i | Initialize for time-of-day clock |
| :--- | :--- | :--- |
| 006 F | tod $^{-}$ | Time-of-day IRQ service |
| 0072 | delay | Initialize for delay interval |
| 0075 | pulse_i | Initialize for pulse output |
| 0078 | pulse | Pulse IRQ service |

7. Procedure name: ser input

The conclusion of the algorithm for BREAK detection requires the Serial Receive Shift register to be cleared of the character currently being collected (if any). This requires a software wait loop of a one-character duration. The following explains the algorithm used (code lines, 464 through 472, Part II):

$$
\begin{aligned}
1 \text { character time } & =\frac{(128 \times P R E O \times T 0)}{\text { XTAL }} \frac{\text { sec }}{\text { bit }} \times 10 \frac{\text { bit }}{\text { char }} \\
& =\frac{1280 \times P R E 0 \times 10}{\text { XTAL }} \frac{\text { sec }}{\text { char }}
\end{aligned}
$$

A software loop equal to one character time is needed:

$$
\begin{aligned}
1 \text { character time } & =\frac{2}{\text { XTAL }} \frac{\text { sec }}{\text { cycle }} \times n \frac{\text { cycle }}{\text { loop }} \\
& =\frac{2 n}{\text { XTAL }} \frac{\text { sec }}{\text { loop }}
\end{aligned}
$$

Solve for $n$ :
$\frac{(1280 \times \text { PREO } \times T 0)}{X T A L}=\frac{2 n}{X T A L}$
$\mathrm{n}=640 \times$ PREO $\times$ TO

The register pair SERhtime, SER1time was initialized during ser init to equal the product of the prescaler and the counter selected for the baud rate clock. That is,

SERhtime, SER1time $=$ PREO $\times$ TO

The instruction sequence
inlop: ld rSERtmpl, \#53 (6 cycles)
lpl: djnz rSERtmpl, lpl (12/10 cycles taken/not taken)
executes in

$$
6+(52 \times 12)+10 \text { cycles }=640 \text { cycles }
$$

8. BREAK detection on the serial input line requires that the receive interrupt service routine be entered within a half-a-bit time, since the routine reads the input line to detect a true $(=1)$ or false ( $=0$ ) stop bit. Since the interrupt request is generated halfway through reception of the stop bit, half-a-bit time remains in which to read the stop bit level. Interrupt priorities and interrupt nesting should be established appropriately to ensure this requirement.
$1 / 2$ bit time $=\frac{(128 \times \text { PREO } \times \text { T0) }}{\text { XTAL } \times 2} \mathrm{sec}$

Table 3. Decimal ASCII Character String Interpretation

| Input String | Sign | Pre-Decimal <br> Digits | Post-Decimal <br> Digits | Terminator |
| :--- | :---: | :---: | :---: | :---: |
| +1234.567, | + | 1234 | 567 |  |
| $+\ldots+.789+$ | - | 1234 | 789 | + |
| $1234 \ldots$ | + |  |  |  |
| $4976-$ | + |  |  |  |

NOTE: The terminator can be any ASCII character that is not a valid ASCII string character.


| $44$ | ! Access to GLOBAL subroutines in this library sho |
| :---: | :---: |
| 45 | be made via a CALL to the corresponding entry in the |
| 46 | jump table which begins at address \%000F. The jump |
| 47 | table should be referenced rather than a CALL to the |
| 48 | actual entry point of the subroutine to avoid future |
| 49 | conflict in the event such entry points change in |
| 50 | potential future revisions. |
| 52 | Each GLOBAL |
| 53 | comment block specifying its PURPOSE and calling |
| 54 | sequence (INPUT and OUTPUT parameters). For many of |
| 55 | the subroutines in this library, the location of the |
| 56 | operands (sources/destinations) is quite flexible |
| 57 | between register memory, external memory (code/data), |
| 58 | and the serial channel (if enabled). The description |
| 59 | of each parameter specifies what the location choices |
| 60 | e: |
| 61 |  |
| 62 | The location designation 'in reg/ext memory' |
| 63 | implies that the subroutine allows that the operand |
| 64 | exist in either register or external data memory |
| 65 | The address of such an operand is contained |
| 66 | in the designated register pair. If the high byte of |
| 67 | that pair is zero, the operand is in register memory |
| 68 | at the address given by the low byte of the register |
| 69 | pair. Otherwise, the operand is in external data |
| 70 | memory (accessed via LDE). |
| 71 |  |
| 72 | The location designation |
| 73 | 'in reg/ext/ser memory' implies the same |
| 74 | considerations as above with one enhancement: if both |
| 75 | bytes of the reg. pair are zero, the operand exists |
| 76 | in the serial channel. In this case, the register |
| 77 | pair is not modified (updated). For example, rather |
| 78 | than storing a destination ASCII string in memory, it |
| 79 | might be desirable to output such to the serial line. |
|  |  |





|  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |


| P | 0051 | 8D | 0000* | $\begin{aligned} & 305 \\ & 306 \\ & 307 \end{aligned}$ |  | JP | ser_input | !IRQ3 (receive) service! |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P | 0054 | 8D | 0000* | $\begin{aligned} & 308 \\ & 309 \end{aligned}$ |  | JP | ser_rlin | !read line! |
| P | 0057 | 8D | 0000* | $\begin{aligned} & 310 \\ & 311 \end{aligned}$ |  | JP | ser_rabs | ! read absolute! |
| P | 005A | 8D | 0000* | $\begin{aligned} & 312 \\ & 313 \end{aligned}$ |  | JP | ser_break | !transmit BREAK! |
| P | 005D | 8D | 0000* | 314 315 315 |  | JP | ser_flush | !flush (clear) input buffer! |
| P | 0060 | 8D | 0000* | 316 <br> 317 <br> 318 |  | JP | ser_wlin | !write line! |
| P | 0063 | 8D | 0000* | 318 319 |  | JP | ser_wabs | !write absolute! |
| P | 0066 | 8D | 0000\# | 320 321 |  | JP | ser_wbyt | !write byte! |
| P | 0069 | 8D | 0000* | $\begin{aligned} & 322 \\ & 323 \\ & 324 \\ & 325 \end{aligned}$ | ! Tim | JP | ser_disable Routines! | !disable serial I/O! |
| P | 006C | 8D | 0000* | 326 327 |  | JP | tod_i | !init for time of day! |
| P | 006F | 8D | 0000* | 328 329 |  | JP | tod | !tod IRQ service! |
| P | 0072 | 8D | 0000* | 330 331 |  | JP | delay | !init for delay interval |
| P | 0075 | 8D | 0000* | 332 <br> 333 |  | JP | pulse_i | !init for pulse output! |
| P | 0078 | 8D | 0000* | $\begin{aligned} & 334 \\ & 335 \end{aligned}$ |  | JP | pulse | ! pulse IRQ service! |
| P | 007B |  |  | 336 | END | JUM |  |  |
| ? | 007B |  |  | $\begin{aligned} & 338 \\ & 339 \\ & 340 \\ & 341 \end{aligned}$ | $\begin{aligned} & \text { ! Ini } \\ & \text { INIT } \\ & \text { ENTR } \end{aligned}$ |  |  |  |
| P | 007B | E6 | F8 D7 | $\begin{aligned} & 342 \\ & 343 \\ & 344 \\ & 345 \\ & 346 \end{aligned}$ |  | LD | $\text { PO1M, 非 (2) } 11$ | 11 <br> !internal stack; ADO-A 15; <br> normal memory timing ! |
| P | 007E | E6 | 7F 10 | 347 348 349 350 351 |  | LD | P3M_save, 非( | 010000 <br> !P3M is write-only, so keep a copy in RAM for later reference ! |
| P | 0081 | E4 | $\begin{array}{ll}7 F & F 7\end{array}$ | 352 |  | LD | P3M, P3M save | ! set up Port 3 ! |
| P | 0084 | E6 | FF 65 | 353 |  | LD | SPL, \#STACK | !stack pointer ! |
| P | 0087 | B0 | F1 | 354 |  | CLR | TMR | !reset timers! |
| P | 0089 | E6 | F6 FF | 355 |  | LD | P2M, \#\%FF | !all inputs! |
| P | 008C | B0 | FA | 356 |  | CLR | IRQ | !reset int. requests! |
| P | 008 E | B0 | FB | 357 |  | CLR | IMR | !disable interrupts ! |
| P | 0090 | B0 | FD | 358 |  | CLR | RP | !register pointer! |
| P | 0092 | E6 | 7080 | 359 |  | LD | SER_flg, \#\%80 | !serial disabled! |
| P | 0095 | 9 F |  | 360 361 |  | EI |  | !globally enable interrupts ! |
| P | 0096 | 8D | 0812 | 362 363 |  | JP | \%0812 |  |
| P | 0099 |  |  | 364 | END | INI |  |  |

Binary Arithmetic Routines







Conversion Routines












Bit Manipulation Routines


Z8ASM
LOC ${ }^{3.0 B J}$ CODE

STMT SOURCE STATEMENT







| 406 GLOBAL |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P | OOD2 |  |  | 407 | ser input PROCEDURE |  |  |
|  |  |  |  | 408 |  |  |  |
|  |  |  |  | 409 | Interrupt service - Serial Input |  |  |
|  |  |  |  | 410 |  |  |  |
|  |  |  |  | 411 | Purpose $=$ | To service $I R Q 3$ by inputting current character into next available position in circular buffer. |  |
|  |  |  |  | 412 |  |  |  |
|  |  |  |  | 413 |  |  |  |
|  |  |  |  | 414 |  |  |  |
|  |  |  |  | 415 | $\text { Input }=$ | None . |  |
|  |  |  |  | 416 |  |  |  |
|  |  |  |  | 417 | Output = | New character inserted in buffer. SER_stat , SER_put updated. |  |
|  |  |  |  | 418 |  |  |  |
|  |  |  |  | 419 |  |  |  |
|  |  |  |  | 420 | Note $=$ | 1. If even parity enabled, the software replaces the eigth data bit with a parity error flag. |  |
|  |  |  |  | 421 |  |  |  |
|  |  |  |  | 422 |  |  |  |
|  |  |  |  | 423 |  |  |  |
|  |  |  |  | 424 |  | 2. If BREAK detection is enabled, and the received character is null, |  |
|  |  |  |  | 425 |  |  |  |
|  |  |  |  | 426 |  | the received character is null, the serial input line is monitored to |  |
|  |  |  |  | 427 |  | detect a potential BREAK condition. BREAK is defined as a zero start bit |  |
|  |  |  |  | 428 |  |  |  |
|  |  |  |  | 429 |  | followed by 8 zero data bits and a zero stop bit. |  |
|  |  |  |  | 430 |  |  |  |
|  |  |  |  | 431 |  |  |  |
|  |  |  |  | 432 |  | 3. If 'buffer full' on entry, 'input buffer overflow' is flagged. |  |
|  |  |  |  | 433 |  |  |  |
|  |  |  |  | 434 |  |  |  |
|  |  |  |  | 435 |  | 4. If input echo is on, the character is immediately sent to the output serial channel. |  |
|  |  |  |  | 436 |  |  |  |
|  |  |  |  | 437 |  |  |  |
|  |  |  |  | 438 |  |  |  |
|  |  |  |  | 439 |  | 5. IMR is modified to allow selectednested interrupts (see ser init). |  |
|  |  |  |  | 440 | nested interrupts (see ser init). <br>  |  |  |
|  |  |  |  | 441 |  |  |  |  |  |
|  |  |  |  | 442 | ENTRY |  | !read stop bit level! |
| P | O0D2 E4 | 03 | 78 | 443 | 1d | SER_tmp 1,\%03 |  |
| P | 00D5 70 | FB |  | 444 | push | $\begin{aligned} & i m r^{-} \\ & i m r, S E R \_i m r \end{aligned}$ | !save entry imr! |
| P | 00D7 54 | 73 | FB | 445 | and |  | !allow nesting! |
| P | 00DA 9F |  |  | 446 | ei |  |  |
| P | 00DB 70 | FD |  | 447 | push | $\mathrm{rlp}_{\# \text { RAM_STARTr }}$ | !save user's! |
| P | OODD 31 | 70 |  | 448 | srp |  |  |
| P | 00DF A8 | F0 |  | 449 | 1d | \#SERehar,SIO toapture input! |  |
| P | O0E1 76 | E2 | 02 | 450 | tm | rSERcfg, \#lbe | ! break detect enabled?! |
| P | 00E4 6B | 2 F |  | 451 | jr | $z$, ser 30 | ! nope.! |
| P | 00E6 B0 | E9 |  | 452 | clr | rSERtmp2 |  |
| P | O0E8 76 | E2 | 80 | 453 | tm | rSERefg, 非p | !odd parity enabled?! |
| P | 00EB 6B | 02 |  | 454 | jr | z,serrSERtmp22 |  |
| P | OOED 9C | 80 |  | 455 | 1d |  |  |
| P | OOEF A2 | A9 |  | 456 | ser_23: $\begin{array}{r}\text { cp } \\ \mathrm{jr} \\ \mathrm{tm}\end{array}$ | rSERchar, rSERtmp2 ! 8 received bits $=0$ ?! |  |
| P | 00F1 EB | 22 |  | 457 |  | ne,ser_30 | ! no! <br> !test stop bit! |
| P | 00F3 76 | E8 | 01 | 458 |  | rSERtmp 1 , \#1 |  |
| P | 00F6 EB | 1D |  | 459 | ! is BREAK. Wait | $\begin{aligned} & \text { nz, ser } 30 \\ & \text { for marking! } \end{aligned}$ | !not BREAK! |
|  |  |  |  | 460 |  |  |  |
| P | 00F8 46 | E0 | 08 | 461 | or | rSERflg, \#bd | ! set BREAK flag! |
| P | 00FB 76 | 03 | 01 | 462 | ser_24: tm | \%03, \#1. | !marking yet?! |
| P | O0FE 6B | FB |  | 463 | - jr | $z$, ser 24 | !not yet! |
|  |  |  |  | 464 | !wait 1 char time | to flush rece | ive shift register! |
| P | 010070 | 6E |  | 465 | push | SERhtime |  |
| P | 010270 | 6 F |  | 466 | push | SERItime | !save PREO x TO! |
| P | 0104 8C | 35 |  | 467 | in loop: ld | rSERtmp 1, \#53 |  |
| P | 0106 8A | FE |  | 468 | $1 \mathrm{p} \overline{1}: \quad \mathrm{djnz}$ | rSERtmp 1,1p1 | !delay 640 cycles! |
|  | 010880 | 6E |  | 469 | decw | SERhtime |  |


| P | 010A | EB | F8 |  | $\begin{array}{r} 470 \\ 471 \\ \hline \end{array}$ | jr | $n z$,in_loop | ! delay (128x10xPREOxTO)! |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | 472 |  |  | $!29$ |
| P | 010C | 50 | 6 F |  | 473 | pop | SERItime |  |
| P | 010E | 50 | 6 E |  | 474 | pop | SERhtime | !restore PREO x TO! |
| P | 0110 | 56 | FA | F7 | 475 | and | IRQ, \#LNOT \%08 | !clear int req! |
| P | 0113 | 8B | 49 |  | $\begin{aligned} & 476 \\ & 477 \end{aligned}$ | jr | ser_i5 | !bye! |
| P | 0115 | 76 | E0 | 01 | 478 ser_30: | tm | rSERflg, \#bf | ! buffer full?! |
| P | 0118 | EB | 4A |  | 479 | jr | nz ,ser_i1 | !yes.over flow! |
| P | 011A | 76 | E2 | 01 | 480 | tm | rSERefī, \#ee | !echo on?! |
| P | 011 D | 6B | OA |  | 481 | jr | $z$,ser io | !no! |
| P | 011F | A9 | F0 |  | 482 | Id | SIO,rSERchar | !echo! |
| P | 0121 | 66 | FA | 10 | 483 ser_i6: | tcm | IRQ, 非 10 | ! poll! |
| P | 0124 | EB | FB |  | 484 | jr | nz ,ser i6 | ! 100 p ! |
| P | 0126 | 56 | FA | EF | 485 | and | IRQ, \#LTNOT \$10 | !clear irq bit! |
| P | 0129 | 76 | E2 | 40 | 486 ser_i0: | tm | rSERcfg, \#ep | !even parity?! |
| P | 012C | 6B | 14 |  | $\begin{aligned} & 487 \\ & 488 \text { !calcula } \end{aligned}$ | ${ }_{\text {jr }}^{\text {a }}$ | z,ser_22 <br> parity errōr flag! | !no parity! |
| P | 012E | 8C | 07 |  | 489 | 1d | rSERtmp 1, \#17 |  |
| P | 0130 | B0 | E9 |  | 490 | clr | rSERtmp2 | !count 1's here! |
| P | 0132 | C0 | EA |  | 491 ser_20: | rrc | rSERchar | ! bit to carry! |
| P | 0134 | 16 | E9 | 00 | 492 | adc | rSERtmp2,\#0 | !update 1's count! |
| P | 0137 | 8 A | F9 |  | 493 | djnz | $z$ rSERtmp 1, ser_20 | !loop till done! |
| P | 0139 | 56 | E9 | 01 | 494 | and | rSERtmp2, \#1 ${ }^{-}$ | !1's count even or odd?! |
| P | 013C | B2 | A9 |  | 495 | xor | rSERchar,rSERtmp |  |
| P | 013E | CO | EA |  | 496 | rrc | $r$ SERchar | ! parity error flag...! |
| P | 0140 | C0 | EA |  | 497 | rre | rSERchar | !...to bit 7! |
| P | 0142 | 88 | E4 |  | 498 ser_22: | 1d | rSERtmph, $r$ SERbuf |  |
| P | 0144 | 98 | E5 |  | 499 | 1d | $r$ SERtmpl, rSERbuf |  |
| P | 0146 | 02 | 97 |  | 500 | add | rSERtmpl, rSERput | !next char address! |
| P | 0148 | 8E |  |  | 501 | inc | $r$ SERtmph | ! in external memory?! |
| P | 0149 | 8A | 1 E |  | 502 | djnz | $z$ rSERtmph,ser i2 | !yes.! |
| P | 014 B | F3 | 9A |  | 503 | 1 d | OrSERtmpl, rSERch | ar ! store char in buf! |
| P | 014 D | 46 | E0 | 02 | 504 ser_i3: | or | rSERflg, \#bne | ! buffer not empty! |
| P | 0150 | 7 E |  |  | 505 - | inc | rSERput | ! update put ptr! |
| P | 0151 | A2 | 76 |  | 506 | cp | rSERput, rSERIen | ! wrap-around?! |
| P | 0153 | EB | 02 |  | 507 | jr | ne,ser i4 | !no! |
| P | 0155 | B0 | E7 |  | 508 | clr | rSERput | ! set to start! |
| P | 0157 | ${ }^{\text {A2 }}$ | 71 |  | 509 ser_i4: | cp | $r$ SERput, rSERget | !if equal, then full! |
| P | 0159 | EB | 03 |  | 510 | jr | ne,ser is |  |
| P | 015 B | 46 | E0 | 01 | 511 | or | rSERfl $\overline{\mathrm{g}}$, \#bf |  |
| P | 015E | 50 | FD |  | . 512 ser_i5: | pop | rp | !restore user's! |
| P | 0160 | 8 F |  |  | 513 | di |  |  |
| P | 0161 | 50 | FB |  | 514 | pop | imr | !restore entry imr! |
| P | 0163 | BF |  |  | $\begin{aligned} & 515 \\ & 516 \end{aligned}$ | iret |  |  |
| P | 0164 | 46 | E0 | 04 | 517 ser_i1: | or | rSERflg, \#bo | ! buffer overflow! |
| P | 0167 | 8B | F5 |  | $\begin{aligned} & 518 \\ & 519 \end{aligned}$ | jr | ser_i5 |  |
| P | 0169 | 16 | E8 | 00 | 520 ser_i2: | adc | rSERtmph,\#0 |  |
| P | 016 C | 92 | A8 |  | 521 | 1 de | QrrSERtmp,rsERch | ar ! store in buf! |
| P | 016 E | 8B | DD |  | 522 | jr | ser_i3 |  |
| P | 0170 |  |  |  | 523 END | ser_ | input - |  |







Timer/Counter Routines






## A Comparison of Microcomputer Units

## Zilog

## Benchmark Report

May 1981

## INTRODUCTION

The microcomputer industry has recently developed single-chip microcomputers that incorporate on one chip functions previously performed by peripherals. These microcomputer units (MCUs) are aimed
at markets requiring a dedicated computer. This report describes and compares the most powerful MCUs in today's market: the Zilog Z8611, the Intel 8051, and the Motorola MC6801. Table 1 lists facts that should be considered when comparing these MCUs.

Table 1. MCU Comparison

| FEATURES | $\begin{aligned} & \text { Zilog } \\ & \text { Z8611 } \end{aligned}$ | Intel 8051 | Motorola MC6B01 |
| :---: | :---: | :---: | :---: |
| On-Chip ROM | 4K×8 | $4 \mathrm{~K} \times 8$ | $2 \mathrm{~K} \times 8$ |
| General-Purpose Registers | 124 | 128 | 128 |
| ```Special-Function Registers Status/Control I/O ports``` | $\begin{aligned} & 16 \\ & 4 \end{aligned}$ | $\begin{aligned} & 16 \\ & 4 \end{aligned}$ | $\begin{aligned} & 17 \\ & 4 \end{aligned}$ |
| $\begin{aligned} & \text { I/O } \\ & \text { Parallel lines } \\ & \text { Ports } \\ & \text { Handshake } \end{aligned}$ | 32 <br> Four 8-bit Hardware on three ports | 32 <br> Four 8-bit <br> None | 29 <br> Three 8-bit, one 5-bit Hardware on one port |
| Interrupts <br> Source <br> External source <br> Vector <br> Priority <br> Maskable |  | $\begin{aligned} & 5 \\ & 2 \\ & 5 \\ & 2 \text { Programmable } \\ & 5 \quad \text { orders } \\ & 5 \end{aligned}$ | $\begin{aligned} & 7 \\ & 2 \\ & 7 \\ & \text { Nonprogrammable } \\ & 6 \end{aligned}$ |
| External Memory | 120K bytes | 124K bytes | 64K bytes |
| Stack <br> Stack pointer Internal stack <br> External stack | ```16-Bit Yes, uses 8-bits Yes``` | $\begin{aligned} & \text { 8-Bit } \\ & \text { Yes } \end{aligned}$ <br> No | $\begin{aligned} & 16 \text {-Bit } \\ & \text { Yes } \\ & \text { Yes } \end{aligned}$ |

Table 1. MCU Comparison (Contimued)

| FEATURES | $\begin{aligned} & \text { Zilog } \\ & \text { Z8611 } \end{aligned}$ | $\begin{aligned} & \text { Intel } \\ & 8051 \end{aligned}$ | Motorola MC6801 |
| :---: | :---: | :---: | :---: |
| Counter/ <br> Timers <br> Counters <br> Prescalers | Two 8-bit <br> Two 6-bit | Two 16-bit <br> or two 8-bit <br> No prescale with 16-bits; <br> 5-bit prescale with 8-bits | One 16-bit <br> None |
| Addressing Modes <br> Register <br> Indirect Register <br> Indexed <br> Direct <br> Relative <br> Immediate <br> Implied | Yes <br> Yes <br> Yes <br> Yes <br> Yes <br> Yes <br> Yes | Yes <br> Yes <br> Yes <br> Yes <br> Yes <br> Yes <br> Yes | No <br> No <br> Yes <br> Yes <br> Yes <br> Yes <br> Yes |
| Index Registers | 124, Any generalpurpose register | 1, Uses the accumulator for 8-bit offset | 1, Uses 16-bit index register |
| Serial <br> Communication Interface <br> Full duplex UART <br> Inter rupts for transmit and receive <br> Registers Double buffer Serial Data Rate | Yes <br> One for each <br> Receiver <br> $62.5 \mathrm{~K} \mathrm{~b} / \mathrm{s}$ <br> @ MHz <br> $93.5 \mathrm{~K} \mathrm{~b} / \mathrm{s}$ <br> @12 MHz | Yes <br> One for both <br> Receiver $\begin{gathered} 187.5 \mathrm{~K} \mathrm{~b} / \mathrm{s} \\ \text { @12 MHz } \end{gathered}$ | Yes <br> One for both <br> Transmitter/Receiver <br> $62.5 \mathrm{~K} \mathrm{~b} / \mathrm{s}$ <br> @4 MHz |
| Speed <br> Instruction execution average <br> Longest instruction | 2.2 Usec <br> 1.5 Usec @12 MHz <br> 4.25 Usec <br> 2.8 Usec @12 MHz | 1.5 Usec <br> 4 Usec | 3.9 Usec <br> 10 Usec |
| Clock Frequency | 8 and 12 MHz | 12 MHz | 4 MHz |
| Power Down Mode | Saves first 124 registers | Saves first 128 registers | Saves first 64 registers |
| Context Switching | $\begin{aligned} & \text { Saves PC } \\ & \text { and flags } \end{aligned}$ | Saves PC; programmer must save all registers | Saves PC, PSW, accumulators, and Index register |

Table 1. MCU Comparison
(Contimued)

| FEATURES | Zileg <br> Z8611 | Intel <br> 8051 | Motorola <br> MC6801 |
| :--- | :--- | :--- | :--- |
| Development | 40-Pin <br> Protopack (8613) <br> 64-Pin (8612) <br> 40-Pin ROMless <br> (Z8681) | 40 -Pin (8751) | 40 -Pin (68701) |
| Eprom | 4K bytes (2732) <br> 2K bytes (2716) <br> Nowailability | $4 K$ bytes | 2K bytes |

## ARCHITECTURAL OVERVIEW

This section examines three chips: the on-chip functions and data areas manipulated by the Zilog, Intel and Motorola MCUs. The three chips have somewhat similar architectures. There are, however, fundamental differences in design criteria. The 8051 and the MC6801 were designed to maintain compatability with older products, whereas the Z8611 design was free from such restrictions and could experiment with new ideas. Because of this, the accumulator architectures of the MC6801 and the 8051 are not as flexible as that of the Z8611, which allows any register to be used as an accumulator.

## Memory Spaces

The 28611 CPU manipulates data in four memory spaces:

- 60K bytes of external data memory
- 60K bytes of external program memory
- 4 K bytes of internal program memory (ROM)
- 144-byte register file

The 8051 . CPU manipulates data in four memory spaces:

- 64 K bytes of external data memory
- 60K bytes of external program memory
- 4K bytes of internal program memory
- 148-byte register file

The MC6801 manipulates data in three memory spaces:

- 62 K bytes of external memory
- 2 K bytes of internal program memory
- 149-byte register file

On-Chip ROM. All three chips have internal ROM for program memory. The $Z 8611$ and the 8051 have 4 K bytes of internal ROM, and the MC6801 has 2 K bytes. In some cases, external memory may be
required with the MC6801 that is not necessary with the 28611 or the 8051 .

On Chip RAM. All three chips use internal RAM as registers. These registers are divided into two catagories: general-purpose registers and special function registers (SFRs).

The 124 general-purpose registers in the $Z 8611$ are divided into eight groups of 16 registers each. In the first group, the lowest four registers are the $I / O$ port registers. The other registers are general purpose and can be accessed with an 8-bit address or a short 4 -bit address. Using the 4 -bit address saves bytes and execution time. Four-bit short addresses are discussed later. The generalpurpose registers can be used as accumulators, address pointers, or Index registers.

The 128 general-purpose registers in the 8051 are grouped into two sets. The lower 32 bytes are allocated as four 8-register banks, and the upper registers are used for the stack or for general purpose. The registers cannot be used for indexing or as address pointers.

The MC6801 also has a 128-byte, general-purpose register bank, which can be used as a stack or as address pointers, but not as Index registers.

As pointed out in Table 1, any of the 28611 general-purpose registers can be used for indexing; the MC6801 and the 8051 cannot use registers. this way. The $Z 8611$ can use any register as an accumulator; the MC6801 and the 8051 have fixed accumulators. The use of registers as memory pointers is very valuable, and only the 28611 can use its registers in this way.

The number of general-purpose registers on each chip is comparable. However, because of its flexible design, the 28611 clearly has a more powerful register architecture.

The $Z 8611$ has 20 special function registers used for status, control, and I/O. These registers include:

- Two registers for a 16-bit Stack Pointer (SPH, SPL)
- One register used as Register Pointer for working registers (RP)
- One register for the status flags (FLAGS)
- One register for interrupt priority (IPR)
- One register for interrupt mask (IMR)
- One register for interrupt request (IRQ)
- Three mode registers for the four ports (P01M, P2M, P3M)
- Serial communications port used like a register (SIO)
- Two counter/timer registers (TO, T1)
- One Timer Mode Register (TMR)
- Two prescaler registers (PREO, PRE1)
- Four I/O ports accessed as registers (PORTO, PORT1, PORT2, PORT3)

The 8051 also has 20 special function registers used for status, control, and I/O. They include:

- One register for the Stack Pointer (SP)
- Two accumulators ( $A, B$ )
- One register for the Program Status Word (PSW)
- Two registers for pointing to data memory (DPH, DPL)
- Four registers that serve as two 16-bit counter/timers (THO, TH1, TLO, TL1)
- One mode register for the counter/timers (TMOD)
- One control register for the counter/timers (TCON)
- One register for interrupt enable (IEC)
- One register for interrupt priority (IPC)
- One register for serial communications buffer (SBUF)
- One register for serial communications control (SCON)
- Four registers used as the four $1 / 0$ ports ( $P O$, P1, P2, P3)

The MC6801 has 21 special function registers used for status, control, and I/O. These include:

- One register for RAM/EROM control
- One serial receive register
- One serial transmit register
- One register for serial control and status
- One serial rate and mode register
- One register for status and control of port 3
- One register for status and control of the timer
- Two registers for the 16-bit timer
- Two registers for 16 -bit input capture used with timer
- Two registers for 16-bit output compare used with timer
- Four data direction registers associated with the four I/O ports
- Four I/O ports

The special function registers in the three chips seem comparable in number and function. However, upon closer examination, the SFRs of the MC6801 prove less efficient than those of the Z8611. The MC6801 has five registers associated with the I/O ports, whereas the 28611 uses only three registers for the same functions. The MC6801 uses four registers to perform the serial communication function, whereas the 28611 uses only one register and part of another.

The 8051 uses two registers for the accumulators; the Z 8611 is not limited by this restriction. The 8051 also uses two registers for the serial communication interface, whereas the 28611 accomplishes the same job with one register. Another two registers in the 8051 are used for data pointers; these are not necessary in the $Z 8611$ since any register can be used as an address pointer.

The 28611 uses registers more efficiently than either the MC6801 or the 8051. The registers saved by this optimal design are used to perform the functions needed for enhanced interrupt handling and for register pointing with short addresses. The 28611 also supplies the extra register required for the external stack. These features are not available on the 8051 or the MC6801.

External Memory. All three chips can access external memory. The 28611 and the 8051 can generate signals used for selecting either program or data memory. The Data Memory strobe (the signal used for selecting data or program memory) gives the 28611 access to 120 K bytes of external memory ( 60 K bytes in both program and data memory). The 8051 can use 124 K bytes of external memory ( 64 K bytes of external data memory and 60 K bytes of external program memory). The MC6801 can access only 62 K bytes of external memory and does not distinguish between program and data memory. Thus, the $Z 8611$ and the 8051 are clearly able to access more external memory than the MC6801.

## On-Chip Peripheral Functions

In addition to the CPU and memory spaces, all chips provide an interrupt system and extensive I/O facilities including I/O pins, parallel I/O ports, a bidirectional address/ data bus, and a serial port for I/O expansion.

Interrupts. The 28611 acknowledges interrupts from eight sources, four are external from pins $I R Q_{0-I R Q_{3}}$, and four are internal from serial-in, serial-out, and the two counter/timers. All interrupts are maskable, and a wide variety of priorities are realized with the Interrupt Mask Register and the Interrupt Priority Registers (see Table 1). All 28611 interrupts are vectored, with six vectors located in the on-chip ROM. The vectors are fixed locations, two bytes long, that contain the memory address of the service routine.

The 8051 acknowledges interrupts from five sources: two external sources (from INTO and INT1) and three internal sources (one from each of. the internal counters and one from the serial I/0 port). All interrupts can be disabled individually or globally. Each of the five sources can be assigned one of two priorities: high or low. All 8051 interrupts are vectored. There are five fixed locations in memory, each eight bytes long, allocated to servicing the interrupt.

The MC6801 has one external interrupt, one nonmaskable interrupt, an internal interrupt request, and a software interrupt. The internal interrupts are caused by the serial $1 / 0$ port, timer overflow, timer output compare, and timer input capture. The priority of each interrupt is preset and cannot be changed. The external interrupt can be masked in the Condition Code register. The MC6801 vectors the interrupts to seven fixed addresses in ROM where the 16 -bit address of the service routine is located.

When an interrupt occurs in the 8051, only the Program Counter is saved; the user must save the flags, accumulator, and any registers that the interrupt service routine might affect. The MC6801 saves the Program Counter, acumulators, Index register, and the PSW; the user must save all registers that the interrupt service routine might affect. The 28611 saves the Program Counter and the Flags register. To save the 16 working registers, only the Register Pointer register need be pushed onto the stack and another set of working registers is used for the service routine. For more detail on working registers and interrupt context switching, see the Z8 Technical Manual (03-3047-02).

With regard to interrupts, the $Z 8611$ is clearly superior. The 28611 requires only one command to save all the working registers, which greatly increases the efficiency of context switching.

I/O Facilities. The 28611 has 32 lines dedicated to I/O functions. These lines are grouped into four ports with eight lines per port. The ports can be configured individually under software control to provide input, output, multiplexed address/data lines, timing, and status. Input and output can be serial or parallel, with or without handshake. One port can be configured for serial transmission and four ports can be configured for parallel transmission. With parallel transmission, ports 0,1 , and 2 can transmit data with the handshake provided by port 3.

The 8051 also has $32 \mathrm{I} / 0$ lines grouped together into four ports of eight lines each. The ports can be configured under program control for parallel or serial $I / 0$. The ports can also be configured for multiplexed address/data lines, timing, and status. Handshake is provided by user software.

The MC6801 has 29 lines for I/O (three 8-bit ports and one 5-bit port). One port has two lines for
handshake. The ports provide all the signals needed to control input and output either serially or in parallel, with or without multiplexed address/data lines. They can be used to interface with external memory.

The main differences in I/O facilities are the number of 8 -bit ports and the hardware handshake. The 28611 and the 8051 have four 8-bit ports, whereas the MC6801 has three 8-bit ports and an additional 5-bit port. The 28611 has hardware handshake on three ports, the MC6801 has hardware handshake on only one port, and the 8051 has no hardware handshake.

Counter/timers. The 28611 has two 8-bit counters and two 6-bit programmable prescalers. One prescaler can be driven internally or externally; the other prescaler is driven internally only. Both timers can interrupt the CPU when counting is completed. The counters can operate in one of two modes: they can count down until interrupted, or they can count down, reload the initial value, and start counting down again (continuously). The counters for the $Z 8611$ can be used for measuring time intervals and pulse widths, generating variable pulse widths, counting events, or generating periodic interrupts.

The 8051 has two 16-bit counter/timers for measuring time intervals and pulse widths, generating pulse widths, counting events, and generating periodic interrupts. The counter/timers have several modes of operation. They can be used as 8-bit counters or timers with two 5-bit programmable prescalers. They can also be used as 16-bit counter/timers. Finally, they can be set as 8-bit modulo-n counters with the reload value held in the high byte of the 16 -bit register. An interrupt is generated when the counter/timer has completed counting.

The MC6801 has one 16 -bit counter which can be used for pulse-width measurement and generation. The counter/timer actually consists of three 16-bit registers and an 8-bit control/status register. The timer has an input capture register, an output compare register, and a free-running counter. All three 16 -bit registers can generate interrupts.

Serial Communications Interface. The Z8611 has a programmable serial communication interface. The chip contains a UART for full-duplex, asynchronous, serial receiver/transmitter operation. The bit rate is controlled by counter/timer 0 and has a maximum bit rate of $93.500 \mathrm{~b} / \mathrm{s}$. An interrupt is generated when an assembled character is transferred to the receive buffer. The transmitted character generates a separate interrupt. The receive register is double-buffered. A hardware parity generator and detector are optional.

The 8051 handles serial $1 / 0$ using one of its parallel ports. The 8051 bit rate is controlled
by counter/timer 1 and has a maximum bit rate of $187,500 \mathrm{~b} / \mathrm{s}$. The 8051 generates one interrupt for both transmission and receipt. The receive register is double-buffered.

The MC6801 contains a full-duplex, asynchronous, serial communication interface. The bit rate is controlled by a rate register and by the MCU's clock or an external clock. The maximum bit rate is $62,500 \mathrm{~b} / \mathrm{s}$. Both the transmit and the receive registers are double-buffered. The MC6801 generates only one interrupt for both transmit and receive operations. No hardware parity generation or detection is available, although it does have automatic detection of framing errors and overrun conditions.

The 8051 and the MC6801 generate only one interrupt for both transmit and receive, whereas the Z8611 has a separate interrupt for each. The ability to generate separate interrupts greatly enhances the use of serial communications, since separate service routines are often required for transmitting and receiving.

Other differences between the 28611, MC6801, and the 8051 occur in the hardware parity detector, the double-buffering of registers, framing error detectors and overrun conditions. The 8051 has a faster data rate than either the 28611 or the MC6801. The MC6801 has the advantage of a hardware framing error detector and automatic detection of overrun conditions. The MC6801 also has both its transmit and receive registers double-buffered. The 28611 has a hardware parity detector. For detection of framing errors and overrun conditions, a simple, low-overhead software check is available that uses only two instructions. See 28600 Software Framing Error Detection Application Brief (document $\#$ F17-18810004).

## INSTRUCTION ARCHITECTURE

The architecture of the $Z 8611$ is designed specifically for microcomputer applications. This fact is manifest in the instruction composition. The arduous task of programming the MC6801 and the 8051 starkly contrasts that of programming the Z8611.

## Addressing Modes

The $Z 8611$ and the 8051 both have six addressing modes: Register, Indirect Register, Indexed, Direct, Relative, and Immediate. The MC6801 has five addressing modes: Accumulator, Indexed, Direct, Relative, and Immediate. A quick comparison of these addressing modes reveals the versatility of the 28611 and the 8051. The addressing modes of the MC6801 have several restrictions, as shown in Table 1. While the 8051 has all the addressing modes of the Z8611, its use of them is restricted. The $\mathbf{Z 8 6 1 1}$ allows many more combina-
tions of addressing modes per instruction, because any of its registers can be used as an accumulator. For example, the instructions to clear, complement, rotate, and swap nibbles are all accumulator oriented in the 8051 and operate on the accumulator only. These same commands in the Z8611 can use any register and access it either directly, with register addressing, or with indirect register addressing.

Indexed Addressing. All three chips differ in their handling of indexing. The 28611 can use any register for indexing. The 8051 can use only the accumulator as an Index register in conjunction with the data pointer or the Program Counter. The MC6801 has one 16-bit Index register. The address located in the second byte of an instruction is added to the lower byte of the Index register. The carry is added to the upper byte for the complete address. The MC6801 requires the index value to be an immediate value.

The MC6801 has only one 16-bit Index register and an immediate 8-bit value from the second byte of the instruction. Hence, the Indexed mode of the MC6801 is much more restrictive than that of the Z8611. The 8051 must use the accumulator as its only Index register, loading the accumulator with the register address each time a reference is made. Then, using indexing, the data is moved into the accumulator, eradicating the previous index. This forces a stream of data through the accumulator and requires a reload of the index before access can be made again. The 28611 is clearly superior to both the MC6801 and the 8051 in the flexibility of its indexed addressing mode.

Short and Long Addressing. Short addressing helps to optimize memory space and execution speed. In sample applications of short register addressing, an eight percent decrease in the number of bytes used was recorded.

All three chips have short addressing modes, but the $Z 8611$ has short addressing for both external memory and register memory. The 8051 has short addressing for the lowest 32 registers only.

The 28611 has two different modes for register addressing. The full-byte address can be used to provide the address, or a 4-bit address can be used with the Register Pointer. To use the working registers, the Register Pointer is set for a particular bank of 16 registers, and then one of the 16 registers is addressed with four bits. Another feature for addressing external memory is the use of a 12-bit address in place of a full 16 -bit address. To use the 12 -bit address, one port supplies the eight multiplexed address/data lines and another port supplies four bits for the address. The remaining four bits of the second port can be used for $1 / 0$. This feature allows access to a maximum of 10 K bytes of memory.

The 8051 uses short addresses by organizing its lowest 32 registers into four banks. The bank select is located in a 2-bit field in the PSW, with three bits addressing the register in the bank.

The MC6801 uses extended addressing for addressing external memory. With a special, nonmultiplexed expansion mode, 256 bytes of external memory can be accessed without the need for an external address latch. The MC6801 uses one 8-bit port for the address and another port for the data.

## Stacks

The 28611 and the MC6801 provide for external stacks, which require a 16-bit Stack Pointer. Internal stacks use only an 8-bit Stack Pointer. The 8051 uses only a limited internal stack requiring an 8-bit Stack Pointer. Using an external stack saves the internal RAM registers for general-purpose use.

## Summary

The stack structure of the 28611 and the MC6801 is better than that of the 8051. In most applications, the 8051 is more flexible and easier to program than the MC6801. The 28611 is easier to use than either the 8051 or the MC6801 because of its register flexibility and its numerous combinations of addressing modes. The 8051 features a unique $4 \mu \mathrm{n}$ multiply and divide command. The MC6801 has a multiply, but it takes $10 \mu \mathrm{~s}$ to perform it.

In summary, the $Z 8611$ has the most flexible addressing modes, the most advanced indexing capabilities, and superior space- and time-saving abilities with respect to short addressing.

## DEVELOPMENT SUPPORT

All three vendors provide development support for their products. This section discusses the different support features, including development chips, software, and modules.

## Chips

Zilog offers an entire family of microcomputer chips for product development and final product. The $Z 8611$ is a single-chip microcomputer with 4 K bytes of mask-programmed ROM. For development, two other chips are offered. The 28612 is a 64 -pin, development version with full interface to external memory. The $Z 8613$ is a prototype version that uses a functional, piggy-back, EPROM protopak. The $Z 8613$ can use either a 4K EPROM (2732) or a 2 K EPROM (2716). Zilog also offers a ROMless version in a 40 -pin package that has all the features of the 28611 except on-board ROM (Z8681).

Intel offers a similar line of development chips
with its 8051 family. The 8031 has no internal ROM and the 8751 has 4 K of internal EPROM.

Motorola offers the MC6801, MC6803, MC6803NR, and MC68701. These are all similar except the MC68701 has 2 K bytes of EPROM and the MC6801 has 2 K bytes of ROM. The MC6803 has no internal ROM and the MC6803NR has neither ROM nor RAM on board.

The 28613 and the MC68701 are both available now, but the 8751 is still unavailable (as of April 1981).

## Software

Development software includes assemblers, and conversion programs. All manufacturers of fer some or all of these features.

Since the MC6801 is compatible with the 6800, there is no need for a new assembler. The 28611 and the 8051 both offer assemblers for their products. The Zilog PLZ/ASM assembler generates relocatable and absolute object code. PLZ/ASM also supports high-level control and data statements, such as IF... THEN...ELSE. Intel offers an absolute macroassembler, ASM51, with their product. They also offer a program for converting 8048 code to 8051 code.

## Modules

The $Z 8611$ development module has two 64-pin development versions of the 40 -pin, ROM-masked Z8611. Intel offers the EM-51 emulation board, which contains a modified 8051 and PROM or EPROM in place of memory. Motorola has the MEX6801EVM evaluation board for program development. All three development boards are available now.

## ADDITIONAL FEATURES

Additional features include Power Down mode, selftesting, and family-compatibility.

## Power Down Mode

All three microcomputers offer a Power Down mode. The 28611 and the 8051 save all of their registers with an auxilary power supply. The MC6801 uses an auxiliary power supply to save only the first 64 bytes of its register file.

The 28611 uses one of the crystal input pins for the external power supply to power the registers in Power Down mode. Since the XTAL2 input must be used, an external clock generator is necessary and is input via XTAL1. The 8051 and the MC6801 both have an input reserved for this function. The MC6801 uses the $V_{c c}$ standby pin, and the 8051 uses the $\mathrm{V}_{\mathrm{pd}}$ pin.

## Fanily Compatibility

Another strength of the $Z 8611$ is its expansion bus, which is completely compatible with the Zilog Z-BUS ${ }^{\text {TM }}$. This means that all Z-BUS peripherals can be used directly with the 28611.

The MC6801 is fully compatible with all MC6800 family products. The 8051 is software compatible with the older 8048 series and all others in that family.

## BENCHMARISS

The following benchmark tests were used in this report to compare the Z8611, 8051, and MC6801:
o Generate CRC check for 16-bit word.
o Search for a character in a block of memory.

- Execute a computed GOTO - jump to one of eight locations depending on which of the eight bits is set.
- Shift a 16 -word five places to the right.
- Move a 64-byte block of data from external memory to the register file.
o Toggle a single bit on a port.
- Measure the subroutine overhead time.

These programs were selected because of their importance in microcomputer applications. Algorithms that reflect a unique function or feature were excluded for the sake of comparison. Although programs can be optimized for a particular chip and for a particular attribute (code density or speed) these programs were not.

The figures cited in this text are taken directly from the vendor's documentation. Therefore, the cycles given below for the MC6801 and the 8051 are in machine cycles and the 28611 figures are given in clock cycles. The $Z 8611$ clock cycles should be divided by six to give the instruction time in microseconds. The 8051 and MC6801 machine cycle is $1 \mu \mathrm{~s}$, and the 28611 clock cycle is $.166 \mu \mathrm{~s}$ at 12 MHz .

Because of the lack of availability of the MC6801 and the 8051, the benchmark programs listed here have not yet been run. When these products are readily available, the prograns will be run and later editions of this document will reflect any changes in the findings.

Program Listings
CRC Generation

| 8051 |  |  | Machine Cycles | Bytes |
| :---: | :---: | :---: | :---: | :---: |
|  | MOV | INDEX, \#8 | 1 | 2 |
| LOOP: | MOV | A, DATA | 1 | 2 |
|  | XRL | A, HCHECK | 1 | 2 |
|  | RLC | A | 1 | 1 |
|  | MOV | A, LCHECK | 1 | 2 |
|  | XRL | A, LPOLY | 1 | 2 |
|  | RLC | A | 1 | 1 |
|  | MOV | LCHECK, A | 1 | 2 |
|  | MOV | A, HCHECK | 1 | 2 |
|  | XRL | A, HPOLY | 1 | 2 |
|  | RLC |  | 1 | 1 |
|  | MOV | HCHECK, A | 1 | 2 |
|  | CLR | C | 1 | 1 |
|  | MOV | A, DATA | 1 | 2 |
|  | RLC | A | 1 | 1 |
|  | MOV | DATA, A | 1 | 2 |
|  | DJNZ | INDEX, LOOP | 2 | 3 |
|  | RET |  | 2 | 1 |

$N=3+17 \times 8=139$ cycles @12 MHz $=139 \mathrm{As}$ Instructions $=18$ Bytes $=31$

| MC6801 |  | ' | Machine Cycles | Bytes |
| :---: | :---: | :---: | :---: | :---: |
|  | LDAA | \#\$08 | 2 | 2 |
| LOOP: | STAA | COUNT | 3 | 2 |
|  | LDAA | HCHECK | 3 | 2 |
|  | EORA | DATA | 3 | 2 |
|  | ROLA |  | 2 | 1 |
|  | LDAD | POLY | 4 | 2 |
|  | EORA | HCHECK | 3 | 2 |
|  | EORB | LCHECK | 3 | 2 |
|  | ROLB |  | 2 | 1 |
|  | ROLA |  | 2 | 1 |
|  | STAD | LCHECK | 4 | 2 |
|  | ASL | DATA | 6 | 3 |
|  | DEC | COUNT | 6 | 3 |
|  | BNE | L00P | 4 | 2 |
|  | RTS |  | 5 | 1 |
|  | $N=45 \times 8+7=367$ cycles @ $4 \mathrm{MHz}=367 \mu \mathrm{~s}$ Instructions $=15$ Bytes $=28$ |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |


| 28611 |  |  | Clock Cycles |  | Bytes |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | LD | INDEX, \#8 | 6 |  | 2 |
| LOOP: | LD | R6, DATA | 6 |  | 2 |
|  | XOR | R6, HCHECK | 6 |  | 2 |
|  | RLC | R6 | 6 |  | 2 |
|  | XOR | LCHECK, LPOLY | 6 |  | 2 |
|  | RLC | LCHECK | 6 |  | 2 |
|  | XOR | HCHECK, HPOLY | 6 |  | 2 |
|  | RLC | HCHECK | 6 |  | 2 |
|  | RCF |  | 6 |  | 1 |
|  | RLC | DATA | 6 |  | 2 |
|  | DJNZ | INDEX, LOOP | 12 or | 10 | 2 |
|  | RET |  | 14 |  | 1 |
|  | $\begin{aligned} & \mathrm{N}=2 \\ & \text { @12 } \end{aligned}$ | $\begin{aligned} & 0+66 \times 7+64=546 \\ & \mathrm{MHz}=91 \mu \mathrm{~s} \end{aligned}$ |  |  |  |
|  | Ins | tructions $=12$ |  |  |  |
|  |  | s $=22$ |  |  |  |

## Character Search Through Block of 40 Bytes



## Camputed GOTO

Hove 64-Byte Block



Table 2. Benchmark Program Results

| Benchmark <br> Test | $\begin{gathered} \text { MC6801 } \\ (4 \mathrm{MHz}) \\ \text { cycles time } \end{gathered}$ |  | $\begin{gathered} 8051 \\ (12 \mathrm{MHz}) \\ \text { cycles time } \end{gathered}$ |  | $\begin{gathered} \mathrm{Z8} \\ (8 \mathrm{MHz}) \\ \text { cycles time } \end{gathered}$ |  | $\begin{gathered} \mathrm{Z8} \\ (12 \mathrm{MHz}) \\ \text { cycles time } \end{gathered}$ |  | Relative Performance <br> MC6801 8051 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CRC <br> Generation | 367 | 367 | 139 | 139 | 546 | 137 | 546 | 91 | 4.03 | 1.53 |
| Character Search | 687 | 687 | 280 | 280 | 1524 | 382 | 1524 | 254 | 2.70 | 1.10 |
| Computed GOTO | 110 | 110 | 75 | 75 | 228 | 57 | 228 | 38 | 2.89 | 1.97 |
| Shift Right 5 Bits | 61 | 61 | 46 | 46 | 154 | 38 | $154$ | 26 | 2.35 | 1.78 |
| Move <br> 64-byte <br> block | 2306 | 2306 | 577 | $577$ | 1924 | 481 | 1924 | 321 | 7.18 | 1.80 |
| Subroutine Overhead | 14 | 14 | 4 | 4 | , 34 | 8.5 | 34 | 5.7 | 2.46 | 0.70 |
| Toggle a Port Bit | 8 | 8 | 2 | 2 | 10 Over Performa |  | 10 | 1.7 | $\begin{aligned} & 4.71 \\ & 3.76 \end{aligned}$ | $1.18$ $1.44$ |

Note: All times are given in microseconds.

Table 3. Byte/Instruction/Time Comparison

|  | Bytes |  |  | Instructions |  |  | Time (microseconds) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MC6801 | 8051 | 28611 | MC6801 | 8051 | 28611 | MC6801 | 8051 | 28611 |
| CRC Generation | 28 | 31 | 22 | 15 | 18 | 12 | 367 | 139 | 91 |
| Character Search | 15 | 15 | 11 | 8 | 7 | 5 | 687 | 280 | 254 |
| Shift Right 5 Bits | 11 | 15 | 9 | 6 | 9 | 5 | 61 | 46 | 26 |
| Computed GOTO | 17 | 21 | 15 | 8 | 12 | 7 | 110 | 75 | 38 |
| Move Block | 21 | 10 | 6 | 11 | 7 | 3. | 2306 | 577 | 321 |
| Toggle Port Bit | 6 | 3 | 2 | 3 | 1 | 1 | 8 | 2 | 1.7 |
| Subroutine Call | 3 | 4 | 3 | 2 | 2 | 2 | 14 | 4 | 5.7 |

## SUMMARY

The hardware of the three chips compared is very similar. The Z8611, however, has several advantages, the most important of which is its interrupt structure. It is more advanced than the interrupt structures of both the 8051 and the MC6801. Other advantages of the $Z 8611$ over either the MC6801 or the 8051 include I/0 facilities with parity detection and hardware handshake and a larger amount of internal ROM (the MC6801 has only 2K bytes).

Substantial differences are apparent with regard to software architecture. The addressing modes of
the $Z 8611$ are more flexible than those of either the MC6801 or the 8051. The 28611 can use bytesaving addressing with working registers, and it has short external addresses for saving $I / 0$ lines. It can also provide for an external stack. The register architecture (as opposed to the accumulator architecture) of the 28611 saves execution time and enhances programming speed by reducing the byte count.

The 28611 microcomputer stands out as the most powerful chip of the three, and concurrently, it is the easiest to program and configure.

# Z86 Interrupt Request Register 

## Application Brief

The Interrupt Request Register (IRQ, R250) stores requests from the six possible interrupt sources ( $\mathrm{IRQ}^{0}-$ IRQ $^{5}$ ) in the Z 8600 series microcomputer. In addition to other functions, a hardware reset to the $Z 8600$ disables the IRQ register and resets its request bits. Before the IRQ will register requests, it must first be enabled by executing an Enable Interrupts (EI) instruction. Setting the Enable Interrupt bit in the Interrupt Mask Register (INR, R251) is not an equivalent operation for this purpose; to enable the $I R Q$, an El instruction is required. The function of this El instruction is distinct from its task of globally enabling the interrupt system. Even in a polled system where IRQ bits are tested in software, it is necessary to execute the El.

The designer must ensure that unexpected and undesirable interrupt requests will not occur after the El is executed. One method of doing this is to reset all interrupt enable bits in the IMR for levels that are possible interrupt sources; the El instruction may then be safely executed. Once El is executed, the program may immediately execute a Disable interrupts (DI) instruction. The code necessary to perform these operations is as follows:

| RESET: | LD |
| ---: | :--- |
|  | IMR, \# |

where XX has a $\emptyset$ in each bit position corresponding to the interrupt level to be disabled. If all IMR bits are to be reset, a CLR IMR instruction may be used.


Figure 1 - IRQ Reset Functional Logic Diagram

# 28 Family Sofitware Framing Exror Detection 

## Application mrief

October 1980

INTRODUCTION
The Zilog Z8600 UART microcomputer is a highperformance, single-chip device that incorporates on-chip ROM, RAM, parallel 1/0, serial 1/O, and a baud rate generator. The UART is capable of full-duplex, asynchronous serial communication at nine standard software-selectable baud rates from 110 to 19. 2 K baud; other nonstandard rates can also be obtained under software control. Odd parity generation and checking can also be selected.

Three possible error conditions can occur during reception of serial data: framing error, parity error, and overrun error. A framing error condition occurs when a stop bit is not received at the proper time (Figure 1). This can result from noise in the data channel, causing erroneous detection of the previous start bit or lack of detection of a properly transmitted stop bit. The Z8600 UART does not incorporate hardware framing error detection but does facilitate a simple, low-overhead software detection method.


## START

BIT

DATA BITS (8)
PARITY STOP
(IF BIT
ENABLED)

Fig. 1 - Asynchronous Data Format


Fig. 2-Z8600 Serial Input Connection

| CONCLUSION | While the 28600 UART does not incorporate | maximum penalty of $1 \%$ at 19.2 K baud using no |
| :--- | :--- | :--- |
|  | hardware framing error detect ion, this |  |
| feature can be implemented in software with a |  |  |$\quad$| additional hardware and only five bytes of |
| :--- |
| program memory. |

Technical Manual

November 1984


## Table Of Contents

Chapter 1. 28 Family Overview
1.1 Introduction ..... 261
1.2 Features ..... 261
1.2.1 Instruction Set ..... 261
1.2.2 Architecture ..... 261
1.3 Microcomputers (Z8601/11) ..... 262
1.4 Development Device (Z8612) ..... 262
1.5 Protopack Emulator (Z8603/13) ..... 264
1.6 BASIC/Debug Interpreter (Z8671) ..... 264
1.7 ROMless Microcomputer (Z8681/82) ..... 264
1.8 Applications ..... 264
Chapter 2. Architectural Overvieu
2.1 Introduction ..... 266
2.2 Address Spaces ..... 266
2.3 Register File ..... 267
2.3.1 Register Pointer ..... 267
2.3.2 Instruction Set ..... 267
2.3.3 Data Types ..... 267
2.3.4 Addressing Modes ..... 267
2.4 I/O Operations ..... 267
2.4.1 Timers ..... 267
2.4.2 Interrupts ..... 267
2.5 Oscillator ..... 268
2.6 Protopack ..... 268
Chapter 3. Address Spaces
3.1 Introduction ..... 269
3.2 CPU Register File ..... 269
3.2.1 Error Conditions ..... 270
3.3 CPU Control and Peripheral Registers ..... 271
3.4 CPU Program Memory ..... 271
3.5 CPU Data Memory ..... 273
3.6 CPU Stacks ..... 27443
Table Of Contents (Continued)
Chapter 4. Address Modes
4.1 Introduction ..... 275
4.2 Register Addressing (R) ..... 275
4.3 Indirect Register Addressing (IR) ..... 276
4.4 Indexed Addressing ( $X$ ) ..... 276
4.5 Direct Addressing (DA) ..... 277
4.6 Relative Addressing (RA) ..... 277
4.7 Immediate Data Addressing (IM) ..... 278
Chapter 5. Instruction Set
5.1 Functional Summary ..... 279
5.2 Processor Flags ..... 280
5.2.1 Carry Flag (C) ..... 280
5.2.2 Zero Flag (Z) ..... 280
5.2.3 Sign Flag (S) ..... 280
5.2.4 Overflow Flag (V) ..... 281
5.2.5 Decimal-Adjust Flag (D) ..... 281
5.2.6 Half-Carry Flag (H) ..... 281
5.3 Condition Codes ..... 281
5.4 Notation and Binary Encoding ..... 281
5.4.1 Assembly Language Syntax ..... 282
5.4.2 Condition Codes and Flag Settings ..... 282
5.5 Instruction Summary ..... 284
5.6 Instruction Descriptions and Formats ..... 285
Chapter 6. External Interface (Z8601, 28611)
6.1 Introduction ..... 329
6.2 Pin Description ..... 329
6.3 Configuring for External Memory ..... 330
6.4 External Stacks ..... 331
6.5 Data Memory ..... 331
6.6 Bus Operation ..... 331
6.6.1 Address Strobe ( $\overline{\mathrm{AS}}$ ) ..... 332
6.6.2 Data Strobe ( $\overline{\mathrm{DS}}$ ) ..... 332
6.6.3 External Memory Operations ..... 332
6.7 Shared Bus ..... 333
6.8 Extended Bus Timing ..... 334
6.9 Instruction Timing ..... 335
6.10 Reset Conditions ..... 338
5

Chapter 7. External Interface (Z8681, Z8682)
7.1 Introduction ..... 339
7.2 Pin Descriptions ..... 339
7.3 Configuring Port 0 ..... 340
7.3.1 Z8681 Initialization ..... 340
7.3.2 Z8682 Initialization ..... 341
7.3.3 Read/Write Operations ..... 342
7.4 External Stacks ..... 342
7.5 Data Memory ..... 342
7.6 Bus Operation ..... 343
7.6.1 Address Strobe ( $\overline{A S}$ ) ..... 343
7.6.2 Data Strobe (DS) ..... 343
7.7 Extended Bus Timing ..... 343
7.8 Instruction Timing ..... 344
7.9 Z8681 Reset Conditions ..... 344
$7.10 \quad 28682$ Reset Conditions ..... 344
Chapter 8. Reset and Clock
8.1 Reset ..... 345
8.2 Clock ..... 346
8.3. Power-down Operation ..... 347
8.4 Test Mode ..... 348
8.4.1 Interrupt Testing ..... 349
8.4.2 ROMless Operation ..... 349
Chapter 9. 1/0 Ports
9.1 Introduction ..... 350
9.1.1 Mode Registers ..... 350
9.1.2 Input and Output Registers ..... 350
9.2 Port 0 ..... 350
9.2.1 Read/Write Operations ..... 352
9.2.2 Handshake Operation ..... 352
9.3 Port 1 ..... 353
9.3.1 Read/Write Operations ..... 353
9.3.2 Handshake Operation ..... 353
Table Of Comtenis (Continued)
F.
9.4 Port 2 ..... 354
9.4.1 Read/Write Operations ..... 354
9.4.2 Handshake Operation ..... 354
9.5 Port 3 ..... 355
9.5.1 Read/Write Operations ..... 355
9.5.2 Special Functions ..... 356
9.6 Port Handshake ..... 357
9.7 I/O Port Reset Conditions ..... 358
Chapter 10. Interrupts
10.1 Introduction ..... 361
10.2 Interrupt Sources ..... 361
10.2.1 External Interrupt Sources ..... 361
10.2.2 Internal Interrupt Sources ..... 363
10.3 Interrupt Request Register Logic and Timing ..... 363
10.4 Interrupt Initialization ..... 363
10.4.1, Interrupt Priority Register Initialization ..... 364
10.4.2 Interrupt Mask Register Initialization ..... 365
10.4.3 Interrupt Request Register Initialization ..... 365
10.5 IRQ Software Interrupt Generation ..... 365
10.6 Vectored Processing ..... 366
10.6.1 Vectored Interrupt Cycle Timing ..... 366
10.6.2 Nesting of Vectored Interrupts ..... 366
10.7 Polled Processing ..... 366
10.8 Reset Conditions ..... 36710
Chapter 11. Counter/Timers
11.1 Introduction ..... 369
11.2 Prescalers and Counter/Timers ..... 370
11.3 Counter/Timer Operation ..... 371
11.3.1 Load and Enable Count Bits ..... 371
11.3.2 Prescaler Operations ..... 371
11.4 T OUT Modes. ..... 372
$11.5 \mathrm{~T}_{\text {IN }}$ Modes ..... 373
11.5.1 External Clock Input Mode ..... 374
11.5.2 Gated Internal Clock Mode ..... 374
11.5.3 Triggered Input Mode ..... 376
11.5.4 Retriggerable Input Mode ..... 376
11.6 Cascading Counter/Timers ..... 376
11.7 Reset Conditions ..... 376
Chapter 12. Serial I/O
12.1 Introduction ..... 378
12.2 Bit Rate Generation ..... 378
12.3 Receiver Operation ..... 380
12.3.1 Receiver Shift Register ..... 380
12.3.2 Overwrites ..... 381
12.3.3 Framing Errors ..... 381
12.3.4 Parity ..... 381
12.4 Transmitter Operation ..... 381
12.4.1 Overwrites ..... 382
12.4.2 Parity ..... 382
12.5 Reset Conditions ..... 383
Appendix A. Pin Descriptions and Functions
A. 1 Development Device (Z8612) ..... 385
A. 2 Protopack Emulator (Z8603/13) ..... 385
Appendix B. Control Registers ..... 387
Appendix C. Opcode Map ..... 390

# Chapter 1 <br> Z8 Family Overview 

### 1.1 INTRODUCTION

This chapter provides an overview of the architecture and features of the $Z 8$ Family of products, with particular emphasis on those features that set this microcomputer apart from earlier microcomputers. Detailed information about the architecture, address spaces and modes, instruction set, external interface, timing, input/output operations, and interrupts can be found in subsequent chapters of this manual.

### 1.2 FEATURES

The $Z 8$ microcomputer introduces a new level of sophistication to single-chip architecture. Compared to earlier single-chip microcomputers, the Z8 offers faster execution; more efficient use of memory; more sophisticated interrupt, input/output and bit-manipulation capabilities; and easier system expansion.

Z8 products offer the standard on-chip functions of earlier microcomputers, including:

- $2 K$ or $4 K$ bytes of ROM
- 1448 -bit registers
- 32 lines of programmable $I / 0$
- Clock oscillator
- Arithmetic logic unit
- Parallel and serial ports

Beyond these basic features, the $Z 8$ Family offers such advanced characteristics as:

- Two counter/timers
- Six vectored interrupts
- UART for serial I/O communication
- Stack functions
- Power-down option
- TTL compatibility
- Optimized instruction set
- BASIC/Debug interpreter

All members of the $Z 8$ Family are variations of the basic $\mathrm{Z8}$ microcomputer, the Z8601/11. The Z8 Family includes a development device (Z8612), a ROMless device (Z8681/82), BASIC/Debug Interpreter (Z8671), a Protopack emulator (Z8603/13), as well
as the basic microcomputer. These products offer all the parts and development tools necessary for systems development (both hardware and software prototyping), field trials (pre-production) and full production. For prototyping and preproduction, or where code flexibility is important, the Z8603/13 Protopack, 2K and 4K EPROM-based parts are the most appropriate. The ROM-based Z8601/11 microcomputers are used in high-volume production applications after the software has been perfected. For ROMless applications, two versions of the $Z 8$ microcomputer are available: the 40 -pin Z8681/82 and the 64-pin Z8612. In addition, there is a military version of the 786114 K ROM device, available in both 40 -pin ceramic and 44-pin leadless chip carrier packages.

The $Z 8671$ MCU is a complete microcomputer preprogrammed with a BASIC/Debug Interpreter. This device, operating with both external ROM or RAM and on-chip memory registers, is suitable for most industrial control applications, or whenever fast and efficient program development is necessary.

The $Z 8$ microcomputer is well-suited for dedicated control applications in real-time mode. Since speed is a key consideration in such applications, the 28 Family is available in both 8 and 12 MHz versions, supported by either of two development modules: the Development Module ( $\overline{\mathrm{DM}}$ ) or the Z-SCAN 8. The Z-SCAN module provides (ICE) incircuit emulation capability.

### 1.2.1 Instruction Set

The $Z 8$ instruction set, consisting of 43 basic instructions, is optimized for high-code density and reduced execution time. The 47 instruction types and six addressing modes--together with the ability to operate on bits, 4-bit words, BCD digits, 8-bit bytes, and 16-bit words--make for a code-efficient, flexible microcomputer.

### 1.2.2 Architecture

Z8 architecture offers more flexibility and performance than previous $A / B$ accumulator designs. All 128 general-purpose registers, including
dedicated $I / 0$ port registers, can be used as accumulators. This eliminates the bottleneck commonly found in $A / B$ devices, particularly in highspeed applications such as disk drives, printers and terminals. In addition, the registers can be used as address pointers for indirect addressing, as index registers or for implementing an on-chip stack. Speed of execution and smooth programming are supported by a "working register area"--short 4-bit register addresses.

Table 1-1 lists the basic characteristics of the members of the 28 Family. As shown, the major differences between the products are in their physical packaging and the manner in which address space is handled. An overall description for each Z8 type is given in the following sections. Variations within each group are specified where applicable.

## Q.3 MICRIDCHPUERS (ZREDT/2ESiv)

The 28 can be a stand-alone microcomputer with either 2 K bytes (28601) or 4K bytes (28611) of internal ROM, a treditional microprocessor that can manage up to 124 K bytes ( 28601 ) or 120 K bytes (Z8611) of external memory, or a parallel processing element in a system with other processors and peripheral controllers linked by a Z-BUS. In all configurations, a large number of device pins are available for $1 / 0$. Key features of the 28601/11 microcomputer include:

- 1004 2k-byte (Z8601) or Alk-byte (28611) Pragre Necory. This ROM is mask-progremmed during production with user-provided programs.
o, ROA-byte RAN Register File. The internal register organization of the 28 microcomputer centers around a 144 -byte file composed of 124 general-purpose registers, 16 status and control registers, and $41 / 0$ port registers. Either an 8 -bit or a 4-bit address mode can be used to access the register file. When the 4-bit mode is used, the register file is divided into 9 groups of 16 working registers each. A Register Pointer uses short-format instructions to quickly eccess any one of the nine groups. Use of the 4 -bit addressing mode decreases access time and improves throughput.
- Pragresuble Counter/Tirears. Two 8-bit counter/timer circuits are provided, each driven by its own prescaler. Both the counter/timers and their prescaler circuits are programmable.
- UART (Universal Asynchranous Receiver Trensaitter). A full-duplex UART is provided to control serial data communications. One of the on-chip counter/timer circuits provides the required bit rate input to enable the UART to operate at a maximum data transfer rate of 93.75 K bits per second at a crystal frequency of 12 MHz .
- $\mathbb{1 / O}$ Linss/Ports. The 28 microcomputer provides 32 input/output lines, arranged as 4 8-bit ports. Under software control, the $1 / 0$ ports (Ports $0,1,2,3$ ) can be programmed as input, output, or additional address lines. The $1 / 0$ ports can also be programmed to provide timing, status signals, interrupt inputs and serial or parallel $I / O$ (with or without handshake).
- Vestored Interrepts. The Z8 MPU permits the use of six different interrupts from any of eight different cources. Four Port 3 lines ( $P_{3} O_{-}-3_{3}$ ), serial input pin ( $P 3_{0}$ ), the serial output pin (P37) and both counter/timer circuits may be interrupt sources. All interrupts are vectored and are both maskable end prioritized.
- aesillutor Circuit. An oscillator circuit that can be driven from an external clock or crystal is provided on the 28 microcomputer. The oscillator will accept en input frequency of up to 12 kiHz on the XTAL1 and XTAL2 pins provided.
- ©pticnal Power-Down Feature. This option permits normal input power to be removed from the chip without affecting the contents of the register file. The power-down function requires an external battery beckup system.

Pin functions and descriptions for the 28601/11 microcomputer can be found in Chapter 6.

### 1.4 DEVELOFMENT DEVICE (28612)

A development device allows users to prototype a system with an sctual hardware device and to develop the code that is eventually mask-programmed into the on-chip ROM of the 28601 or $Z 8611$ microcomputer. Development devices are also useful in applications where production volume does not justify the expense of a ROM system. The 28612 development device is identical to its equivalent microcomputer, the 28611, with the following exceptions:

- No internal ROM is provided, so that code is developed in an off-chip memory.
- The normally internal ROM address and data lines are buffered and brought out to external pins to interface with the external memory.
- The device package is enlarged in order to accommodate the new control, address, and data lines.

Pin functions and descriptions for the development device can be found in the Appendix.

- Control lines are added to interface with external program memory.

Table 1-1. Z8 Family of Products

| Product | Part <br> Number | ROM <br> Capacity <br> (Bytes) | Programable <br> I/0 Pins | Dedicated <br> I/O Pins | PCB <br> Footprint | Comments |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

### 1.5 PROTOPACK EMJLATOR (Z8603/13)

The Protopack emulator devices, Z8603 and Z8613, are ROMless versions of their equivalent microcomputers (Z8601 and Z8611, respectively). The emulators differ from development devices in two ways: they use the same pinout as the microcomputers, and an external ROM or EPROM can be plugged into the top of the package. The emulator package allows for flexibility of application, since it can be used in either prototype or final pc boards, yet still allows for program development.

When the final program is developed, it can be mask-programmed into the Z8601/11 which then replaces the emulator. The emulator is also useful in small volume applications where the cost of mask-programming is prohibitive or where program flexibility is desired.

Physical description for the Protopack emulator is found in the Appendix.

### 1.6 BASIC/DERUG INTERPRETER (Z8671)

The 28671 MCU is a complete microcomputer preprogrammed with a BASIC/Debug interpreter. BASIC/ Debug can directly address the Z8671's internal registers and all external memory. It can quickly examine and modify any external memory location or I/O port, and can call machine language subroutines to increase execution speed.

The 28671 MCU has a combination of software and hardware that is ideal for most industrial control applications. Along with the functions mentioned above, this microcomputer has a self-contained line editor for interactive debugging which further speeds program development. In addition the BASIC/Debug Interpreter allows program execution on power-up or reset, without operator intervention.

Two kinds of memory exist in the 28671 device: on-chip registers and external ROM or RAM. The BASIC/Debug interpreter is located in the 2 K bytes of on-chip ROM. Maximum addressing capability is 62 K bytes of external program memory and 62 K bytes of data memory. In addition, 32 I/0 lines, a 144byte register file, on-board UART and two counter/timers are provided.

Pin descriptions and functions are the same as those for the Z8601/11 basic microcomputer (Chapter 6).

### 1.7 RO:1LESS MICROCOMPUTER (Z8681/82)

The 28681 and $Z 8682$ ROMless microcomputers provide virtually all of the functions of the standard $Z 8$ microcomputer without the need to mask-program on-chip ROM. This microcomputer is similar to the Z8601 version except that there is no on-chip program memory. Unlike the ROMless development and Protopack devices the Z8681/82 has no additional address or address control lines nor does it carry a plug-in piggyback memory module. Use of external memory rather than internal ROM enables this Z8 device to be used in low volume applications or where code flexibility is required. The use of Ports 0 and 1 to interface external memory leaves 16 to 24 lines for $\mathrm{I} / 0$.

Since Port 1 is dedicated as an 8-bit multiplexed Address/Data bus, and Port 0 lines can be programmed as address bits, the resulting 16-bit addresses can directly address up to 64 K bytes of memory for the Z 8681 and 62 K bytes for the Z 6882. (The 28682 MCU cannot address the lower 2 K bytes of memory).

The address capability of the Z8681/82 can be doubled by programming output $\mathrm{P}_{4}$ of Port 3 as Data Memory ( $\overline{\mathrm{DM}}$ ) select signal. The two states of this signal can be used with the 16 -bit addresses to identify two separate external address spaces, thus increasing external address space to 128 K bytes for the $\mathrm{Z8681}$ and 124 K bytes for the $\mathrm{Z8} 682$.

Pin functions and descriptions for the 28681/82 microcomputer can be found in Chapter 7.

### 1.8 APPLICATIONS

$Z 8$ microcomputers are most often used in high-performance, dedicated applications. Such specialized functions were previously accomplished with TTL logic; TTL logic plus a low-end MCU, or a microprocessor and peripherals. Some typical applications include:

- Disc drive controller
- Printer controller
- Terminals
- Modems
- Industrial controllers
- Key telephones
- Telephone switching systems
o. Arcade games and intelligent home games
- Process control
- Intelligent instrumentation
- Automotive mechanisms

Following are brief descriptions for a few Z8 applications.

Printers. Input data (typically transmitted via a terminal or computer) can be sent to the $Z 8$ on either a serial or parallel port. The $Z 8$ then transfers the data into the external RAM buffer via another parallel port, where it can operate on the data before output to the printing mechanism.

Disk. Disk operations are read or write, with input received from either the disk or the computer. Data is transferred to the buffer memory a sector (128, 256, 512, 1024 bytes) at a time via the $\mathrm{Z8}$, operated on as required, and subsequently output to the disk or computer.

Terminal. Input is received from either the keyboard or a computer. The $\mathrm{Z8}$ device must maintain at least an input buffer and often the screen RAM.

## Chapier <br> Rrchiniechural (0verview

### 2.1 INTRODUCTION

The $Z 8$ is a versatile single-chip microcomputer. Because its multiplexed address/data bus is merged with several I/O-oriented ports, the ZB can function as either an $I / O$-intensive or a memoryintensive microcomputer. One key advantage to this organization is that external memory can be addressed while maintaining many of the $I / 0$ lines. Figure 2-1 shows the Z 8 block diagram.

### 2.2 ADDRESS SPACES

To provide for both $I / 0$-intensive and memoryintensive applications, the $Z 8$ supports three basic address spaces:

- Program memory (internal and external)
- Data memory (external)
- Register file (internal)

A maximum of 64 K bytes of program memory are directly addressable. In the 28601 and 28611 microcomputers, internal program memory ceonsists of a mask-programmed ROM. The size of this internal ROM is 2 K bytes for the 28601 and 4 K bytes for the Z8611. In one member of the $Z 8$ family, the Z8681, all of the program memory is externally addressable.

Data memory space is always external to the $Z 8$ microcomputer and is 62 K bytes in size for the Z8601 and Z 8682 , and 60 K and 64 K bytes in size respectively for the 28611 and $Z 8681$.


Figure 2-1. 28 Block Diagram

### 2.3 REGISTER FILE

The Z8's register-oriented architecture centers around an internal register file composed of 124 general-purpose registers, 16 CPU and peripheral control registers, and $4 \mathrm{I} / 0$ port registers. All registers are eight bits. Any general-purpose register can be used as an accumulator, an address pointer, or an index, data, or stack register.

### 2.3.1 Register Pointer

A Register Pointer logically divides the register file into 9 working register groups of 16 registers each, which allows for fast context switching and shorter instruction formats.

### 2.3.2 Instruction Set

The 28 CPU has an instruction set designed for the large register file. The instruction set provides a full complement of 8 -bit arithmetic and logical operations. BCD operations are supported using a decimal adjustment of binary values, and 16-bit quantities for addresses and counters can be incremented and decremented. Bit manipulation and Rotate and Shift instructions complete the data manipulation capabilities of the $Z 8$ system. No special $1 / 0$ instructions are necessary since the I/0 is mapped into the register file.

### 2.3.3 Data Types

The 78 CPU supports operations on bits, BCD digits, bytes, and 2-byte words.

Bits in the register file can be tested, set, cleared, and complemented. Bits within a byte are numbered from 0 to 7 with bit 0 being the least significant (right-most) bit (Figure 2-2).

$$
\begin{array}{|l|l|l|l|l|l|l|l|}
\hline \mathrm{D}_{7} & \mathrm{D}_{6} & \mathrm{D}_{5} & \mathrm{D}_{4} & \mathrm{D}_{3} & \mathrm{D}_{2} & \mathrm{D}_{1} & \mathrm{D}_{0} \\
\hline
\end{array}
$$

Figure 2-2. Bits in Register

Manipulation of BCD digits packed two-to-a-byte is accomplished by a Decimal Adjust instruction and a Swap instruction. Decimal Adjust is used after a binary addition or subtraction on BCD digits.

Logical, Shift, Rotate and Load instructions operate on bytes in the register file. Bytes in data memory are only affected by Load instructions.

Sixteen-bit arithmetic instructions (Increment Word and Decrement Word) operate on words in the register file.

### 2.3.4 Addressing Modes

The addressing modes of the ZB CPU are:

- Register
- Indirect Register
- Immediate
- Direct Address
- Indexed (with a short 8-bit displacement)
- Program Counter Relative

Register, Indirect Register, and Immediate addressing modes are available for Load, Arithmetic, Logical, Shift, Rotate, and Stack instructions. Conditional Jumps use both Direct Address and Program Counter Relative, while Jump and Call instructions use Direct Address and Indirect Register addressing modes.

### 2.4 I/O OPERATIONS

The $Z 8$ has 32 pins dedicated to input and output. These lines are grouped into four ports of eight lines each. Ports can be programmed as input, output, or bidirectional. Under software control, the ports provide timing, status signals, address outputs, and serial or parallel I/O with or without handshake. Multiprocessor system configurations are also supported.

### 2.4.1 Timers

To unburden the program from real-time problems such as serial data communications and counting/ timing, the $Z 8$ contains an on-chip universal asynchronous receiver/transmitter (UART) and two counter/timers with a large number of user-selectable modes. One on-chip timer provides the bit rate input to the UART during communications.

### 2.4.2 Interrupts

I/O operations can be interrupt-driven or polled. The $Z 8$ supports six vectored interrupts that can be masked and prioritized.

### 2.5 OSCILLATOR

The 28 offers an on-chip oscillator and an optional power-down mechanism that can be used to maintain the contents of the register file with a low-power battery.

### 2.6 PROTOPACK

The $Z 8$ Protopack allows the user to prototype system hardware and develop software that is eventually to be mask-programmed into the on-chip ROM of the 2 K byte (Z8601) or the 4 K byte (Z8611) version of the 28 .

## Chapier 3

Address Spaces

### 3.1 INTRODUCTION

Three address spaces are available in the $\mathrm{Z8}$ microcomputer:

- The CPU Register File contains addresses for all general-purpose, peripheral, control, and. I/O port registers.
- The CPU Program Memory contains addresses for all memory locations having executable code and/or data.
- The CPU Data Memory contains addresses for all memory locations that hold data only.

These address spaces are described in detail in the following sections.

### 3.2 CPU REGISTER FILE

The register file totals 256 consecutive bytes, of which 144 have been implemented. (Unused register space is reserved for future expansion.) The register file consists of $4 \mathrm{I} / 0$ ports (RO-R3), 124 general-purpose registers ( $\mathrm{R} 4-\mathrm{R127} \mathrm{)}$, registers ( $\mathrm{R} 240-\mathrm{R} 248$ ), and 7 control registers (R249-R255). Figure 3-1 shows the layout of the register file, including register names, locations, and identifiers.

Registers can be accessed as either 8- or 16-bit registers using Direct, Indirect, or Indexed addressing. All 144 registers can be referenced or modified by any instruction that accesses an 8 -bit register, without the need for special instructions. Registers accessed as 16-bits are treated as even-odd register pairs (there are 72 valid pairs). In this case, the data's MSB is stored in the even-numbered register, while the LSB goes into the next higher, odd-numbered register (Figure 3-2).

| DEC |  | HEX | IDENTIFIERS |
| :---: | :---: | :---: | :---: |
| 255 | STACK POINTER (BITS 7-0) | FF | SPL |
| 254 | STACK POINTER (BITS 15-8) | FE | SPH |
| 253 | REGISTER POINTER | FD | RP |
| 252 | PROGRAM CONTROL FLAGS | FC | FLAGS |
| 251 | INTERRUPT MASK REGISTER | FB | IMR |
| 250 | INTERRUPT REQUEST REGISTER | FA | IRQ |
| 249 | INTERRUPT PRIORITY REGISTER | F9 | IPR |
| 248 | PORTS 0-1 MODE | F8 | P01M |
| 247 | PORT 3 MODE | F7 | P3M |
| 246 | PORT 2 MODE | F6 | P2M |
| 245 | TO PRESCALER | F5 | PREO |
| 244 | TIMER/COUNTER 0 | F4 | T0 |
| 243 | T1 PRESCALER | F3 | PRE1 |
| 242 | TIMER/COUNTER 1 | F2 | T1 |
| 241 | TIMER MODE | F1 | TMR |
| 240 | SERIAL I/O | F0 | SIO |
|  | NOT IMPLEMENTED |  |  |
| 127 |  | 7F |  |
|  | GENERAL-PURPOSE REGISTERS |  |  |
| 4 |  | 04 |  |
| 3 | PORT 3 | 03 | P3 |
| 2 | PORT 2 | 02 | P2 |
| 1 | PORT 1 | 01 | P1 |
| 0 | PORT 0 | 00 | P0 |

Figure 3-1. Register File


Figure 3-2. 16-Bit Register Addressing

By using logical instructions and a mask, individual bits within registers can be accessed for bit set, bit clear, bit complement, or bit test operations. For example, the instruction AND R, MASK performs a bit clear operation.

When instructions are executed, registers are read when defined as sources and written when defined as destinations. All general-purpose registers function as accumulators, address pointers, index registers, stack areas, or scratchpad memory.

28 instructions can access 8-bit registers and register pairs ( 16 -bit) using either 4-bit or 8-bit address fields. With 4-bit addressing, the register file is logically divided into 9 groups of 16 working registers as shown in Figure 3-3. A Register Pointer (one of the control registers) contains the base address of the active working register group.

When accessing one of the working registers, the 4-bit address is concatenated with the upper four bits of the Register Pointer, thus forming an 8-bit address. Figure 3-4 illustrates this operation. Since working registers are typically specified by short format instructions, there are fewer bytes of code needed, which reduces execution time. In addition, when processing interrupts or changing tasks, the Register Pointer speeds context switching. A special Set Register Pointer (SRP) instruction sets the contents of the Register Pointer.

### 3.2.1 Error Conditions

Registers must be correctly used because certain conditions produce inconsistent results and should be avoided:

- Registers R243 and R245-R249 are write-only registers. If an attempt is made to read these registers, aff is returned (\% is a prefix that indicates hexadecimal notation).
- When register R253 (Register Pointer) is read, all Os are returned in the least significant four bits.


Figure 3-3. Morking Register Groups


Figure 3-4. Morking Register Addressing

- When registers RO and R1 (Ports 0 and 1) are defined as address outputs, they will return 1s in each address bit location when read.
o Writing to bits which are defined as address output, timer output, serial output, or handshake output will have no effect.
- Instruction DJNZ uses a general register as a counter. Only registers R4-R127 can be used with this instruction.


### 3.3 CPU CONTROL AND PERIPHERAL REGISTERS

The $Z 8$ control registers govern the operation of the CPU. Any instruction that references the register file can access these control registers. Available control registers are:

- Interrupt Priority register (IPR)
- Interrupt Mask register (IMR)
- Interrupt Request register (IRQ)
- Program Control flags (FLAGS)
- Register Pointer
- Stack Pointer - high-byte (SPH)
- Stack Pointer - low-byte (SPL)

The $Z 8$ uses a 16-bit Program Counter (PC) to determine the sequence of current program instructions. The PC is not an addressable register.

Peripheral registers are used to transfer data, configure the operating mode; and control the operation, of the on-chip peripherals. Any instruction that references the register file can access peripheral registers. The peripheral registers are:

| - | Serial I/O | (SIO) |
| :--- | :--- | ---: |
| 0 | Timer Mode | (TMR) |
| 0 | Timer/Counter | (TO) |
| 0 | TO Prescaler | (PREO) |
| 0 | Timer/Counter | (T1) |
| 0 | T1 Prescaler | (PRE1) |
| 0 | Port $0-1$ Mode | (PD1M) |
| - | Port 2 Mode | (P2M) |
| - | Port 3 Mode | (P3M) |

In addition, the four port registers (PO-P3) are considered to be peripheral registers.

The functions and applications of control and peripheral registers are described in subsequent sections of this manual.

### 3.4 CPU PROGRAM MEMORY

The $Z 8$ can access 64 K bytes of program memory with the 16-bit Program Counter. In the Z8601, the lower 2 K bytes of the program memory address space are internal ROM, while in the 28611 the lower 4 K bytes are internal ROM. In the 28682 the lower 2 K bytes are not accessible.

To access program memory outside the on-board ROM space, Port 0 and Port 1 can be configured as a memory interface. For example, Port 1 as a multiplexed Address/Data port $\left(A D_{0}-A D_{7}\right)$ provides Address lines $A_{0}-A_{7}$ and Data lines $D_{0}-D_{7}$. Port 0 can be configured for an additional four or eight address lines ( $A_{8}-A_{11}$ or $A_{8}-A_{15}$ ). This memory interface is supported by the control lines $\overline{A S}$ (Address Strobe), $\overline{\mathrm{DS}}$ (Data Strobe) and $R / \bar{W}$ (Read/Write).

In the ROMless $Z 8681$ version, Port 1 is automatically a multiplexed Address/Data port. Port 0 must be configured for additional address lines as needed.

The first 12 bytes of program memory are reserved for the interrupt vectors. Addresses $0-11$ contain six 16 -bit vectors that correspond to the six available interrupts. Figure 3-5 illustrates the order of 16 -bit data stored in program memory.


Figure 3-5a. Z8601 Program Memory Map


Figure 3-5b. Z8611 Progran Menory Map


Figure 3-5c. 28681 Progran Memory Map

LOCATION OF
FIRST BYTE OF INSTRUCTION EXECUTED AFTER RESET

| EXTERNAL |
| :---: | :---: |
| ROM OR RAM |

Figure 3-5d. 28682 Program Memory Map

When an interrupt occurs, the address stored in the interrupt's vector location points to a service routine. This routine assumes program control.

The first 2 K bytes of program memory are not addressable in the 28682 ROMless version. Beginning at address 2048 the first 18 bytes contain interrupt vectors which are Jump Direct instructions. When an interrupt occurs, the 28682 executes the corresponding Jump to interrupt.

The first address available for a user program is location 12. This address is loaded into the Program Counter after a hardware reset.

The first address available for a user program in the 28682 is location 2066 (Hexadecimal \%812). This address is loaded into the Program Counter after a hardware reset.

### 3.5 CPU DATA MEATORY

Up to 64 K bytes of external data memory can be accessed in the $Z 8$ microcomputer. As shown in Figure 3-6, the origin, and hence, the actual size of data memory is device-dependent. The origin of data memory is the same as the starting address of external program memory.

Like external program memory, external data memory Address/Data lines are provided by Port 1 for 8 -bit addresses, and by Ports 0 and 1 for 12-bit and 16-bit addresses.

External data memory can be included with or separated from the external program memory addressing space. When data memory is separated from program memory, the Data Memory output ( $\overline{\mathrm{DM}}$ ) is used to select between data and program memories.


Figure 3-6a. Z8601 or 28682 Data Memory Map


Figure 3-6b. Z8611 Data Memory Map


Figure 3-6c. Z8681 Data Memory Map

### 3.6 CPU STACKS

Stack operations can occur in either the register file or data memory. Under software control, Port 0 and 1 Mode register (R258) selects stack location.

The register pair R254 and R255 forms the 16-bit Stack Pointer (SP) which is used for all stack operations. The stack address is stored with the MSB in R254 and LSB in R255 (Figure 3-7).

## R255



The stack address is decremented prior to a Push operation and incremented after a Pop operation. The stack address always points to the data stored on the top-of-stack. The $Z 8$ stack is a return stack for Call instructions and interrupts as well as a data stack. During a Call instruction, the contents of the PC are saved on the stack. The PC is restored during a Return instruction. Interrupts cause the contents of the PC and Flag register to be saved on the stack. The IRET instruction restores them (Figure 3-8).

When the $Z 8$ is configured for an internal stack (i.e., using the register file), register R255 serves as the Stack Pointer. The value in R254 is ignored and can be used as a general-purpose register. However, an overflow or underflow can occur when stack address is incremented or decremented during normal stack operations.

Figure 3-7. Stack Pointer


Figure 3-8. Stack Operations

## Chapter 4 <br> Address Modes

### 4.1 INTRODUCTION

The $Z 8$ microcomputer provides six addressing modes:

- Register (R)
- Indirect Register (IR)
- Indexed (X)
- Direct (D)
- Relative (RA)
- Immediate (IM)

Pointer (R253) with the 4-bit working'register address supplied by the instruction.

Registers can be used in pairs to designate 16-bit values or memory addresses. A register pair must be specified as an even-numbered address in the range $0,2, \ldots . ., 14$.

Addressing modes are instruction-specific. Section 5.4 discusses each addressing mode as it corresponds to particular instructions.

In the following definitions, the use of "register" also implies register pair, working register, or working register pair.

### 4.2 REGISTER ADDRESSING (R)

In the Register addres'sing mode, the operand value is the contents of the specified register or register pair (Figures 4-1 and 4-2).


Figure 4-1. Register Addressing


Figure 4-2. Working-Register Addressing

### 4.3 INDIRECT REGISTER ADDRESSING (IR)

In the Indirect Register addressing mode, the contents of the specified register is the address of the operand (Figures 4-3 and 4-4).

Depending upon the instruction selected, the address points to a register, program memory, or an external data memory location.

### 4.4 INDEXED ADDRESSING (X)

The Indexed addressing mode is used only by the Load (LD) instruction. An indexed address consists of a register address offset by the contents of a designated working register (the Index). This offset is added to the register address to obtain the address of the operand. Figure 4-5 illustrates this addressing convention.
trates this addressing convantion.

When accessing program memory or external data memory, register pairs or working register pairs are used to hold the 16 -bit addresses.


Figure 4-3. Indirect Register Addressing to Register File

Figure 4-4. Indirect Register Addressing to Program or Data Memory

### 4.5 DIRECT ADDRESSING (DA)

The Direct addressing mode, as shown in Figure 4-6, specifies the address of the next instruction to be executed. Only the Conditional Jump (JP) and Call (CALL) instructions use this addressing mode.

### 4.6 RELATIVE ADDRESSING (RA)

two's-complement signed displacement in the range of -128 to +127 . This is added to the contents of the PC to obtain the address of the next instruction to be executed. The PC (prior to the add) consists of the address of the instruction following the Jump Relative (JR) or Decrement and Jump if Nonzero (DJNZ) instruction. JR and DJNZ are the only instructions that use this addressing mode.

In the Relative addressing mode, illustrated in Figure 4-7, the instruction specifies a

Figure 4-5. Indexed Addressing


Figure 4-6. Direct Addressing


Figure 4-7. Relative Addressing

### 4.7 IMMEDIATE DATA ADDRESSING (IM)

Immediate data is considered an "addressing mode" for the purposes of this discussion. It is the only addressing mode that does not indicate a register or memory address as the source operand; the operand value used by the instruction is the value supplied in the operand field itself. Because an immediate operand is part of the instruction, it is always located in the program memory address space.

INSTRUCTION
the operand value is in the instruction.

Figure 4-8. Immediate Data Addressing

## Chapter 5

Instruction Set

### 5.1 FUNCTIONAL SUPMARY

Z8 instructions can be divided functionally into the following eight groups:

- Load
- Arithmetic
- Logical
- Program Control
- Bit Manipulation
- Block Transfer
- Rotate and Shift
- CPU Control

The following summary shows the instructions belonging to each group and the number of operands required for each. The source operand is "src", "dst" is the destination operand, and "cc" is a condition code.

## Load Instructions

| Mnemonic | Operands | Instruction |
| :---: | :--- | :--- |
| CLR | dst | Clear |
| LD | dst,src | Load |
| LDC | dst,src | Load Constant |
| LDE | dst,src | Load External |
| POP | dst | Pop |
| PUSH | src | Push |

Arithmetic Instructions

| Mnemonic | Operands | Instruction |
| :---: | :--- | :--- |
| ADC | dst,src | Add With Carry |
| ADD | dst,src | Add |
| CP | dst,src | Compare |
| DA | dst | Decimal Adjust |
| DEC | dst | Decrement |
| DECW | dst | Decrement Word |
| INC | dst | Increment |
| INCW | dst | Increment Word |
| SBC | dst,src | Subtract With Carry |
| SUB | dst,src | Subtract |

## Logical Instructions

| Mnemonic | Operands | Instruction |
| :---: | :--- | :--- |
| AND | dst,src | Logical And |
| COM | dst | Complement |
| OR | dst,src | Logical Or |
| XOR | dst,src | Logical Exclusive Or |

## Program-Control Instructions

| Mnemonic | Dperands | Instruction |
| :---: | :--- | :--- |
| CALL | dst | Call Procedure |
| DJNZ | r,dst | Decrement and Jump NonO <br> IRET |
| Interrupt Return |  |  |
| JP | cc,dst | Jump |
| JR | cc,dst | Jump Relative |
| RET |  | Return |

## Bit-Manipulation Instructions

| Mnemonic | Operands | Instruction |
| :---: | :--- | :--- |
| TCM | dst,src | Test Complement Under Mask |
| TM | dst,src | Test Under Mask |
| AND | dst,src | Bit Clear |
| OR | dst,src | Bit Set |
| XOR | dst,src | Bit Complement |

## Block-Transfer Instructions

| Mnemonic <br> LDCI | Operands <br> dst,src | Instruction <br> Load Constant Auto- <br> increment |
| :--- | :--- | :--- |
| LDEI | dst,src | Load External Auto- <br> increment |
| Rotate and Shift Instructions |  |  |
| Mnemonic | Operands | Instruction |
| RL | dst | Rotate Left |
| RLC | dst | Rotate Left Through Carry |
| RR | dst | Rotate Right |
| RRC | dst | Rotate Right Through Carry |
| SRA | dst | Shift Right Arithmetic |
| SWAP | dst | Swap Nibbles |

CPU Control Instructions

| Mnemonic | Operand | Instruction |
| :---: | :--- | :--- |
| CCF | Complement Carry Flag |  |
| DI | Disable Interrupts |  |
| EI | Enable Interrupts |  |
| NOP |  | No Operation |
| RCF |  | Reset Carry Flag |
| SCF |  | Set Carry Flag |
| SRP | src | Set Register Pointer |

### 5.2 PROCESSOR FLAGS

The Flag register (R252) informs the user about the current status of the Z8. The flags and their bit positions in the Flag register are shown in Figure 5-1.

## R252 FLAGS

Flag Register
( $\mathrm{FCH}_{\mathrm{H}}$; Read/Write)


Figure 5-1. Flag Register

The $Z 8$ Flag register contains six bits of status information which are set or cleared by CPU operations. Four of the bits ( $C, V, Z$ and $S$ ) can be tested for use with conditional Jump instructions. Two flags (H, D) cannot be tested and are used for BCD arithmetic.

The two remaining bits in the Flag register (F1, F2) are'available to the user, but they must be set or cleared by instruction and are not usable with conditional Jumps.

As with bits in the other control registers, Flag register bits can be set or reset by instructions; however, only those instructions that do not affect the flags as an outcome of the execution should be used (e.g., Load Immediate).

### 5.2.1 Carry Flag (C)

The Carry flag is set to 1 whenever the result of an arithmetic operation generates a carry out of or a borrow into the high order bit 7; otherwise, the Carry flag is cleared to 0 .

Following Rotate and Shift instructions, the Carry flag contains the last value shifted out of the specified register.

An instruction can set, reset, or complement the Carry flag.

RETI changes the value of the Carry flag when the saved Flag register is restored.

### 5.2.2 Zero Flag (Z)

For arithmetic and logical operations, the Zero flag is set to 1 if the result is zero; otherwise, the Zero flag is cleared.

If the result of testing bits in a register is 0 , the Zero flag is set to 1 ; otherwise the flag is cleared.

If the result of a Rotate or Shift operation is 0 , the Zero flag is set to 1 ; otherwise, the flag is cleared.

RETI changes the value of the Zero flag when the saved Flag register is restored.

### 5.2.3 Sign Flag (S)

The Sign flag stores the value of the most significant bit of a result following arithmetic, logical, Rotate, or Shift operations.

When performing arithmetic operations on signed numbers, binary two's complement notation is used to represent and process information. A positive number is identified by a 0 in the most significant bit position, and therefore, the Sign flag is also 0.

A negative number is ident.ified by a 1 in the most significant bit position, and therefore, the Sign flag is also 1.

REII changes the value of the Zero flag when the saved Flag register is restored.

### 5.2.4 Overflow Flag (V)

For signed arithmetic, Rotate, and Shift operations, the Overflow flag is set to 1 when the result is greater than the maximum possible number ( $>127$ ) or less than the minimum possible number ( < -128) that can be repreṣented in two's complement form. The flag is set to 0 if no overflow occurs.

Following logical operations, the Overflow flag is set to 0 .

REII changes the value of the Overflow flag when the saved Flag register is restored.

### 5.2.5 Decimal-Adjust Flag (D)

The Decimal-adjust flag is used for $B C D$ arithmetic. Since the algorithm for correcting BCD operations is different for addition and subtraction, this flag specifies what type of instruction was last executed so that the subsequent Decimal Adjust (DA) operation can function properly. Normally, the Decimal-adjust flag cannot be used as a test condition.

After a subtraction, the Decimal-adjust flag is set to 1; following an addition it is cleared to 0.

RETI changes the value of the Decimal-adjust flag when the saved Flag register is restored.

### 5.2.6 Half-Carry Flag (H)

The Half-carry flag is set to 1 whenever an addition generates a carry out of bit 3 (Dverflow), or a subtraction generates a borrow into bit 3. The Half-carry flag is used by the Decimal Adjust (DA) instruction to convert the binary result of a previous addition or subtraction into the correct decimal (BCD) result. As in the case of the Decimal-adjust flag, the user does not normally access this flag.

RETI changes the value of the Half-carry flag when the saved Flag register is restored.

### 5.3 CONDITION CODES

Flags $C, Z, S$, and $V$ control the operation of the "conditional" Jump instructions. Sixteen frequently useful functions of the flag settings are
encoded in a 4-bit field called the condition code (CC), which forms bits $4-7$ of the conditional instructions.

Section 5.4.2 lists the condition codes and the flag settings they represent.

### 5.4 NOTATION AND BINARY ENCODING

In the detailed instruction descriptions that make up the rest of this chapter, operands and status flags are represented by a notational shorthand. Operands (condition codes and address modes) and their notations are as follows:

## Notation Address Mode

## Actual Operand/Range

cc Condition Code
r Working register Rn : where $\mathrm{n}=0-15$ only

R Register or reg: where reg repreworking register
sents a number in the range $0-127,240-255$

Rn : where $\mathrm{n}=0-15$

IRR

RR Register pair or working register pair

Ir Indirect working register only
rr Indirect working register pair 2,...,14 only

Indirect register pair or working register pair
reg: where reg represents an even number in the range $0-126$, 240-254

RRp: where $p=0$, 2,...,14
(a) Rn : where $\mathrm{n}=0-15$

Indirect register @ reg: where reg reor working register
@ reg: where reg resents an even number in the range 0-126, 240-254
(@ RRp: where $p=0$, 2,....,14

| Notation | Address Mode | Actual Operand/Range |
| :---: | :---: | :---: |
| x | Indexed | reg ( Rn ): where reg represent a number in the range $0-127$, 240-255 and $n=0-15$ |
| DA | Direct Address | addrs: where addrs represents a number in the range $0-65,535$ |
| RA | Relative Address | addrs: where addrs represents a number in the range +127 , -128 which is an offset relative to the address of the next instruction |
| IM | Immediate | \#data: where data is a number between 0 and 255 |

Additional symbols used are:
\(\left.$$
\begin{array}{ll}\begin{array}{ll}\text { Symbol } \\
\text { dst }\end{array} & \begin{array}{l}\text { Meaning } \\
\text { src }\end{array}
$$ <br>
Destination operand <br>
@ \& Source operand <br>

Indirect address prefix\end{array}\right]\)|  |  |
| :--- | :--- |
| SP | Stack Pointer |
| PC | Program Counter |
| FLAGS | Flag register (R252) |
| RP | Register Pointer (R253) |
| IMR | Interrupt mask register (251) |
| \# | Immediate operand prefix |
|  |  |
| \% | Hexadecimal number prefix |
| OPC | Opcode |

Assignment of a value is indicated by the symbol "<-". For example,
dst <- dst + src
indicates that the source data is added to the destination data and the result is stored in the destination location. The notation $" \operatorname{addr}(n)$ " is used to refer to bit " $n$ " of a given location. For example,
dst (7)
refers to bit 7 of the destination operand.

### 5.4.1 Assembly Language Syntax

For proper instruction execution, Z8 PLZ/ASM assembly language syntax requires that "dst, src" be specified, in that order. The following instruction descriptions show the format of the object code produced by the assembler. This binary format should be followed by users who prefer manual program coding or who intend to implement their own assembler.

Example: If the contents of registers \% 43 and \%08 are added and the result stored in \%43, the assembly syntax and resulting object code are:

| ASM: | ADD | $\% 43, \% 08$ | (ADD dst, sre) |  |
| :--- | :--- | :--- | :--- | :--- |
| OBJ: | 04 | 08 | 43 | (OPC src, dst) |

In general, whenever an instruction format requires an 8 -bit register address, that address can specify any register location in the range $0-127,240-255$ or a working register R0-R15. If, in the above example, register \%08 is a working register, the assembly syntax and resulting object code would be:

$$
\begin{array}{lllll}
\text { ASM: } & \text { ADD } & \% 43, & \text { R8 } & \text { (ADD dst src) } \\
\text { OBJ: } & 04 & \text { E8 } & 43 & \text { (OPC src dst) }
\end{array}
$$

For a more complete description of assembler syntax refer to the Z8 PLZ/ASM Assembly Language Manual (publication no. 03-3023-03) and ZSCAN 8 User's Tutorial (publication no. 03-8200-01).

### 5.4.2 Condition Codes and Flag Settings

The condition codes and flag settings are summarized in the following tables. Notation for the flags and how they are affected are as follows:

| C | Carry flag | 0 | Cleared to 0 |
| :--- | :--- | :--- | :--- |
| Z | Zero flag | 1 | Set to 1 |
| S | Sign flag | $*$ | Set or cleared |
|  |  |  | according to |
| V | Operflow flag |  | Unaffected |
| D | Decimal-adjust flag | X | Undefined |

V Overflow flag
D Decimal-adjust flag
H Half-carry flag

0 Cleared to 0
1 Set to 1

* Set or cleared according to
- Unaffected
$X$ Undefined

| Binary | Mnemonic | Meaning Flag | Flags Settings |
| :---: | :---: | :---: | :---: |
| 0000 | F | Always false | - |
| 1000 | (blank) | Always true | - |
| 0111 | C | Carry | $C=1$ |
| 1111 | NC | No carry | $\mathrm{C}=0$ |
| 0110 | Z | Zero | $z=1$ |
| 1110 | NZ | Not 0 | $z=0$ |
| 1101 | PL | Plus | $\mathrm{S}=0$ |
| 0101 | MI | Minus | $S=1$ |
| 0100 | OV | Overflow | $V=1$ |
| 1100 | NOV | No overflow | $v=0$ |
| 0110 | EQ | Equal | $\mathrm{Z}=1$ |
| 1110 | NE | Not equal | $\mathrm{Z}=0$ |
| 1001 | GE | Greater than or equal | $(S$ XOR V $)=0$ |
| 0001 | LT | Less than | $(S$ XOR V $V$ ) $=1$ |
| 1010 | GT | Greater Than | $(Z O R(S X O R V))=0$ |
| 0010 | LE | Less than or equal | $(Z \quad O R(S X O R V))=1$ |
| 1111 | UGE | Unsigned greater than or equal | $c=0$ |
| 0111 | ULT | Unsigned less than | $C=1$ |
| 1011 | UGT | Unsigned greater than | han $(C=0$ AND $Z=0)=1$ |
| 0011 | ULE | Unsigned less than or equal | $\text { or }(C O R Z)=1$ |


| Instruction and Operation | Addr Mode | Opcode Byte (Hex) | $\frac{\text { Flags Affected }}{\text { C Z S V D H }}$ |
| :---: | :---: | :---: | :---: |
|  | dst sre |  |  |
| $\begin{aligned} & \overline{\mathrm{ADC} \mathrm{dst}, \mathrm{src}} \\ & \mathrm{dst}-\mathrm{dst}+\mathrm{src}+\mathrm{C} \end{aligned}$ | (Note ${ }^{\text {l }}$ ) | $1 \square$ | * * 0 |
| ADD dst,src dst - dst + src | (Note 1) | $0 \square$ | * * 0 |
| AND dst,src <br> dst - dst AND src | (Note 1) | $5 \square$ | * 0 - |
| $\begin{aligned} & \hline \text { CALL dst } \\ & \text { SP }-\mathrm{SP}-2 \\ & @ \mathrm{SP}-\mathrm{PC} ; \mathrm{PC}-\text { dst } \end{aligned}$ | $\begin{aligned} & \text { DA } \\ & \text { IRR } \end{aligned}$ | $\begin{aligned} & \hline \text { D6 } \\ & \text { D4 } \end{aligned}$ | - - - |
| $\begin{aligned} & \text { CCF } \\ & \mathrm{C}-\mathrm{NOT} \mathrm{C} \end{aligned}$ |  | EF | * ---- - |
| $\begin{aligned} & \text { CLR dst } \\ & \text { dst }-0 \end{aligned}$ | $\begin{gathered} \hline \mathrm{R} \\ \mathrm{IR} \end{gathered}$ | $\begin{aligned} & \mathrm{BO} \\ & \mathrm{Bl} \end{aligned}$ | ------ |
| COM dst dst - NOT dst | $\begin{aligned} & \mathrm{R} \\ & \mathrm{IR} \end{aligned}$ | $\begin{aligned} & 60 \\ & 61 \end{aligned}$ | - * * 0 - - |
| $\begin{aligned} & \text { CP dst, src } \\ & \text { dst - src } \end{aligned}$ | (Note 1) | A口 | * * * - - |
| $\begin{aligned} & \text { DA dst } \\ & \text { dst - DA dst } \\ & \hline \end{aligned}$ | $\begin{gathered} \mathrm{R} \\ \mathrm{IR} \\ \hline \end{gathered}$ | $\begin{aligned} & 40 \\ & 41 \end{aligned}$ | * X - - |
| $\begin{aligned} & \text { DEC dst } \\ & \text { dst }- \text { dst }-1 \end{aligned}$ | $\begin{aligned} & \mathrm{R} \\ & \mathrm{IR} \end{aligned}$ | $\begin{aligned} & 00 \\ & 01 \end{aligned}$ | - * * * - - |
| DECW dst dst - dst - 1 | $\begin{aligned} & \hline \mathrm{RR} \\ & \mathrm{IR} \end{aligned}$ | $\begin{aligned} & 80 \\ & 81 \end{aligned}$ | - |
| $\begin{aligned} & \mathrm{DI} \\ & \mathrm{IMR}(7)-0 \end{aligned}$ |  | 8 F | ------ |
|  | RA | $\underset{r=0-F}{r A}$ | - - - --.- |
| $\begin{aligned} & \mathrm{EI} \\ & \operatorname{IMR}(7)-1 \end{aligned}$ |  | 9 F | - - |
| $\begin{aligned} & \text { INC dst } \\ & \text { dst }-\mathrm{dst}+1 \end{aligned}$ | $\begin{gathered} \mathrm{r} \\ \mathrm{R} \\ \mathrm{IR} \end{gathered}$ | $\begin{gathered} \mathrm{rE} \\ \mathrm{r}=0-\mathrm{F} \\ 20 \\ 21 \\ \hline \end{gathered}$ | - |
| INCW dst <br> dst - dst + 1 | $\begin{aligned} & \hline \mathrm{RR} \\ & \mathrm{IR} \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { A0 } \\ & A 1 \end{aligned}$ | - * |
| IRET <br> FLAGS - © SP; SP <br> PC - © SP; SP - SP | $\begin{aligned} & -\mathrm{SP}+1 \\ & \mathrm{P}+2 ; \mathrm{IMR}(7) \end{aligned}$ | $\begin{array}{r} \mathrm{BF} \\ -1 \\ \hline \end{array}$ | * * * |
| JP cc,dst if cc is true PC - dst | $\begin{aligned} & \text { DA } \\ & \text { IRR } \end{aligned}$ | $\begin{gathered} c D \\ c=0-F \\ 30 \end{gathered}$ | ----- |
| JR cc,dst if Cc is true, PC - PC + dst Range: + 127, -128 | RA | $\begin{gathered} c B \\ c=0-F \end{gathered}$ | ------ |
| $\begin{aligned} & \text { LD dst, src } \\ & \text { dst - src } \end{aligned}$ | r IM <br> r R <br> R r <br>   <br> r X <br> X r <br> r Ir <br> Ir r <br> R R <br> R IR <br> R IM <br> IR IM <br> IR R | $\begin{gathered} \hline \mathrm{rC} \\ \mathrm{r} 8 \\ \mathrm{r9} \\ \mathrm{r}=0-\mathrm{F} \\ \mathrm{C7} \\ \mathrm{D7} \\ \mathrm{E} 3 \\ \mathrm{~F} 3 \\ \mathrm{E4} \\ \mathrm{E5} \\ \mathrm{E6} \\ \mathrm{E7} \\ \mathrm{~F} 5 \\ \hline \end{gathered}$ | - |
| $\begin{aligned} & \text { LDC dst,src } \\ & \text { dst }-\mathrm{src} \end{aligned}$ | $\begin{array}{cc} \mathrm{r} & \mathrm{Irr} \\ \mathrm{Irr} & \mathrm{r} \end{array}$ | $\begin{aligned} & \mathrm{C} 2 \\ & \mathrm{D} 2 \end{aligned}$ | --- |
| $\begin{aligned} & \text { LDCI dst, src } \\ & \text { dst }-\mathrm{src} \\ & \mathrm{r}-\mathrm{r}+\mathrm{l} ; \mathrm{rr}-\mathrm{rr}+ \end{aligned}$ | $\begin{array}{cc} \mathrm{Irr}_{\mathrm{Irr}}^{\mathrm{Ir}} & \stackrel{\mathrm{Irr}}{\mathrm{Ir}} \\ \hline \end{array}$ | $\begin{aligned} & \text { C3 } \\ & \text { D3 } \end{aligned}$ | -- |


| Instruction and Operation | Addr Mode |  | Opcode Byte (Hex) | $\frac{\text { Flags Affected }}{\text { C Z S V H }}$ |
| :---: | :---: | :---: | :---: | :---: |
|  |  | src |  |  |
| $\begin{aligned} & \text { LDE dst,src } \\ & \text { dst - src } \end{aligned}$ | $\begin{gathered} \mathrm{r} \\ \mathrm{Irr} \end{gathered}$ | $\begin{gathered} \mathrm{Irr} \\ \mathrm{r} \end{gathered}$ | $\begin{aligned} & 82 \\ & 92 \end{aligned}$ | ----- |
| LDEI dst,src dst - src $\mathrm{r}-\mathrm{r}+1$; $\mathrm{rr}-\mathrm{rr}$ | $\underset{1}{\mathrm{Ir}}$ | $\begin{gathered} \hline \mathrm{Irr} \\ \mathrm{Ir} \end{gathered}$ | $\begin{aligned} & 83 \\ & 93 \end{aligned}$ | ----- |
| NOP |  |  | FF | ------ |
| OR dst,src dst - dst OR src | (Note 1) |  | $4 \square$ | - * * 0 - |
| POP dst <br> dst - © SP <br> SP - SP + 1 | $\begin{aligned} & \mathrm{R} \\ & \mathrm{IR} \end{aligned}$ |  | $\begin{aligned} & 50 \\ & 51 \end{aligned}$ | ------ |
| PUSH src$\mathrm{SP}-\mathrm{SP}-1 ; @ \mathrm{SP}-\mathrm{src}$ |  | $\begin{array}{r} \mathrm{R} \\ \mathrm{IR} \\ \hline \end{array}$ | $\begin{aligned} & 70 \\ & 71 \\ & \hline \end{aligned}$ | ----- - |
| $\begin{aligned} & \text { RCF } \\ & \mathrm{C}-0 \end{aligned}$ |  |  | CF | 0---- |
| $\begin{aligned} & \mathrm{RET} \\ & \mathrm{PC}-@ \mathrm{SP} ; \mathrm{SP}-\mathrm{SP}+2 \end{aligned}$ |  |  | AF | ------ |
| RL dst |  |  | $\begin{aligned} & 90 \\ & 91 \end{aligned}$ | * * * - - |
| RLC dst |  |  | $\begin{aligned} & 10 \\ & 11 \end{aligned}$ | * * * * - |
| RR dst |  |  | $\begin{aligned} & \text { E0 } \\ & \text { E1 } \end{aligned}$ | * * * * - - |
| RRC dst |  |  | $\begin{aligned} & \mathrm{CO} \\ & \mathrm{Cl} \end{aligned}$ | * * * * - - |
| SBC dst,srcdst - dst - src - C |  |  | $3 \square$ | * * * * 1 |
| $\begin{aligned} & \overline{\mathbf{S C F}} \\ & \mathbf{C}-1 \end{aligned}$ |  |  | DF | 1--- - |
| SRA dst - |  |  | $\begin{aligned} & \mathrm{DO} \\ & \mathrm{D} 1 \end{aligned}$ | * * * 0 - |
| $\begin{aligned} & \hline \text { SRP src } \\ & \text { RP - src } \end{aligned}$ |  | Im | 31 | - |
| SUB dst,src dst - dst - src | (Note 1) |  | $2 \square$ | * 1 |
| SWAP dst |  |  | $\begin{aligned} & \mathrm{F0} \\ & \mathrm{~F} 1 \end{aligned}$ | X * * X - - |
| TCM dst,src (NOT dst) AND src | (Note 1) |  | $6 \square$ | - * * 0 - |
| TM dst,src dst AND src | (Note 1) |  | $7 \square$ | - ** 0 - |
| XOR dst,src dst - dst XOR src | (Note 1) |  | B | - * * 0 - |

## Note 1

These instructions have an identical set of addressing modes, which are encoded for brevity. The first opcode nibble is found in the instruction set table above. The second nibble is expressed symbolically by a $L$ : in this table, and its value is found in the following table to the left of the applicable addressing mode pair.
For example, to determine the opcode of an ADC instruction using the addressing modes $r$ (destination) and Ir (source) is 13 .

|  | Addr Mode |  |
| :---: | :---: | :---: |
|  | dst | src |\(\left.c \begin{array}{c}Lower <br>

Opcode Nibble\end{array}\right]\)

ADC dst,src


## Operation:

dst <-- dst + src + c
The source operand, along with the setting of the C flag, is added to the destination operand and the sum is stored in the destination. The contents of the source are not affected. Two's complement addition is performed. In multiple precision arithmetic, this instruction permits the carry from the addition of low-order operands to be carried into the addition of high-order operands.

Flags: $\quad$ C: Set if there is a carry from the most-significant bit of the result; cleared otherwise
Z: Set if the result is zero; cleared otherwise
S: Set if the result is negative; cleared otherwise
V: Set if arithmetic overflow occurs, that is, if both operands are of the same sign and the result is of the opposite sign; cleared otherwise
D: Always cleared
H: Set if there is a carry from the most-significant bit of the low-order four bits of the result; cleared otherwise

Example: If the register named SUM contains $\% 16$, the C flag is set to 1 , working register 10 contains $\% 20$ ( 32 decimal), and register 32 contains $\% 10$, the statement

ADC SUM, aR10
leaves the value $\% 27$ in Register $S U M$. The $C, Z, S, V, D$, and $H$ flags are all cleared.

Note: When used to specify a 4-bit working-register address; address modes $R$ or IR use the format:

| $E$ | src/dst |
| :---: | :---: |


| Instruction Format: |  |  | Cycles | OPC <br> (Hex) | Address Mode <br> dst |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| src |  |  |  |  |  |

Operation:
dst <-- dst + sre
The source operand is added to the destination operand and the sum is stored in the destination. The contents of the source are not affected. Two's complement addition is performed.

Flags: | C: Set if there was a carry from the most-significant bit of the result; cleared |
| :--- |
| Z: Set if the result is zero; cleared otherwise |
| V: Set if arithmetic overflow occurs, that is, if both operands are of the same sign |
| S: and the result is of the opposite sign; cleared otherwise |
| H: Set if a carry from the low-order nibble occurs |
| D: Always reset to 0 |

Example: $\quad$ If the register named SUM contains $\% 44$ and the register named AUGEND contains $\% 11$,

ADD SUM,AUGEND
leaves the value \%55 in register SUM and leaves all flags cleared.

Note: When used to specify a 4-bit working-register address, address modes $R$ or IR use the format:

| $E$ | src/dst |
| :--- | :--- |


dst <-- dst AND sre
The source operand is logically ANDed with the destination operand. The result is stored in the destination. The AND operation results in a 1 bit being stored whenever the corresponding bits in the two operands are both 1s; otherwise a 0 bit is stored. The contents of the source bit are not affected.

## Flags:

C: Unaffected
Z: Set if the result is zero; cleared otherwise
V : Always reset to 0
S : Set if the result bit 7 is set; cleared otherwise
H: Unaffected
D: Unaffected

Example: If the source operand is the immediate value $\% 7 \mathrm{~B}$ ( 01111011 ) and the register named TARGET contains \%C3 (11000011), the statement

AND TARGET, \#\%7B
leaves the value $\% 43$ (01000011) in register TARGET. The $Z, V$, and $S$ flags are cleared.

Note: When used to specify a 4-bit working-register address, address modes $R$ or IR use the format:

| $E$ | sre/dst |
| :---: | :---: |

CALL dst


The current contents of the PC are pushed onto the top of the stack. The PC value is the address of the first instruction following the CALL instruction. The specified destination address is then loaded into the PC and points to the first instruction of a procedure.

At the end of the procedure a RETurn instruction can be used to return to the original program flow. RET pops the top of the stack back into the PC.

Flags:
No flags affected.

Example: If the contents of the PC are \%1A47 and the contents of the SP (control registers 254-5) are \%3002, the statement

## CALL \%3521

causes the SP to be decremented to \%3000, \%1A4A (the address following the instruction) is stored in external data memory $\% 3000-\% 3001$, and the PC is loaded with \%3521. The PC now points to the address of the first statement in the procedure to be executed.

Note: When used to specify a 4-bit working-register pair address, address mode IRR uses the format:

| $E$ | dst |
| :--- | :--- |


| Instruction Format: |
| :--- |
| OPC <br> (Hex) |


| Operation: | $C<--$ NOT $C$ |
| :--- | :--- |
|  | The $C$ flag is complemented; if $C=1$, it is changed to $C=0$, and vice-versa. |

Flags: C: ComplementedNo other flags affected
Example: If the $C$ flag contains $a_{1} 0$, the statementCCF
will change the 0 to 1.

| Instruction Format: |  | Cycles | OPC <br> (Hex) | Address Hode dst |
| :---: | :---: | :---: | :---: | :---: |
| OPC | dst | 6 | $\begin{aligned} & \text { BO } \\ & \text { B1 } \end{aligned}$ | $\begin{aligned} & \mathrm{R} \\ & \mathrm{IR} \end{aligned}$ |


| Operation: $\quad$ | dst $<--0$ |
| :--- | :--- |
|  | The destination location is cleared to 0. |

Flags: $\quad$ No flags affected.

Example: If working register 6 contains \%AF, the statement CLR R6
will leave the value 0 in that register

Note: $\quad$ When used to specify a 4-bit working-register address, address modes $R$ or IR use the format:

| E | dst |
| :--- | :--- |



Note: When used to specify a 4-bit working-register address, address modes $R$ or $I R$ use the format:

| $E$ | dst |
| :---: | :---: |



## Operation: <br> dst - src

The source operand is compared to (subtracted from) the destination operand, and the appropriate flags set accordingly. The contents of both operands are unaffected by the comparison.

Flags:
C: Cleared if there is a carry from the most significant bit of the result; set otherwise, indicating a "borrow"
Z: Set if the result is zero; cleared otherwise
V: Set if arithmetic overflow occurs; cleared otherwise
S: Set if the result is negative; cleared otherwise
H: Unaffected
D: Unaffected

Example: If the register named TEST contains \%63, working register 0 contains \%30 (48 decimal), and register 48 contains \%63, the statement

CP TEST, aRO
sets (only) the $Z$ flag. If this statement is followed by "JP EQ, true routine", the jump is taken.

Note:
When used to specify a 4-bit working-register address, address modes $R$ or IR use the format:

| $E$ | sre/dst |
| :---: | :---: |

DA dst

| Instruction Format: |  | OPC <br> Cycles <br> (Hex) | Address Mode <br> dst |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OPC | dst | 8 | 40 | R |

Operation: dst <-- DA dst
The destination operand is adjusted to form two 4-bit BCD digits following a binary addition or subtraction operation on BCD encoded bytes. For addition (ADD, ADC), or subtraction (SUB, SBC ), the following table indicates the operation performed:

| Instruction | Carry <br> Before DA | Bits 4-7 <br> Value <br> (Hex) | H Flag <br> Before DA | Bits 0-3 <br> Value <br> (Hex) | Number <br> Added <br> To Byte | Carry <br> After DA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | $0-9$ | 0 | $0-9$ | 00 | 0 |
| ADD | 0 | $0-8$ | 0 | $A-F$ | 06 | 0 |
| ADC | 0 | $0-9$ | 1 | $0-3$ | 06 | 0 |
|  | 0 | $A-F$ | 0 | $0-9$ | 60 | 1 |
|  | 0 | $9-F$ | 0 | $A-F$ | 66 | 1 |
|  | 0 | A-F | 1 | $0-3$ | 66 | 1 |
|  | 1 | $0-2$ | 0 | $0-9$ | 60 | 1 |
|  | 1 | $0-2$ | 0 | $A-F$ | 66 | 1 |
|  | 1 | $0-3$ | 1 | $0-3$ | 66 | 1 |
| SUB | 0 | $0-9$ | 0 | $0-9$ | 00 | 0 |
| SBC | 0 | $0-8$ | 1 | $6-5$ | FA | 0 |
|  | 1 | $7-F$ | 0 | $0-9$ | AO | 1 |
|  | 1 | $6-5$ | 1 | $6-F$ | $9 A$ | 1 |

If the destination operand is not the result of a valid addition or subtraction of BCD digits, the operation is undefined.

Flags:

[^11]If addition is performed using the BCD values 15 and 27 , the result should be 42. The sum is incorrect, however, when the binary representations are added in the destination location using standard binary arithmetic.

00010101
$+00100111$
$\overline{0011} \frac{1100}{}=\% 3 C$
The DA statement adjusts this result so that the correct BCD representation is obtained.

00111100
$+00000110$
$01000010=42$

The $\mathrm{C}, \mathrm{Z}$, and S flags are cleared and V is undefined.

Note: $\quad$ When used to specify a 4-bit working-register address, address modes $R$ or $I R$ use the format:

DEC dst


Operation: dst <-- dst - 1
The destination operand's contents are decremented by one.

## Flags:

C: Unaffected
Z: Set if the result is zero; cleared otherwise
V: Set if arithmetic overflow occurred; cleared otherwise
S: Set if the result is negative; cleared otherwise
H: Unaffected
D: Unaffected

Example: If working register 10 contains \%2A, the statement DEC R10
leaves the value \%29 in that register. The Z, V, and S flags are cleared.

Note: When used to specify a 4-bit working-register address, address modes $R$ or IR use the format:

| $E$ | dst |
| :--- | :--- |

## DECW

## Decrement Word

DECH dst


| Operation: | dst <-- dst - 1 |
| :---: | :---: |
|  | The contents of the destination location (which must be an even address) and the operand following that location are treated as a single 16-bit value which is decremented by one. |
| Flags: | C: Unaffected <br> Z: Set if the result is zero; cleared otherwise <br> $V$ : Set if arithmetic overflow occurred; cleared otherwise <br> S: Set if the result is negative; cleared otherwise <br> H: Unaffected <br> D: Unaffected |
| Example: | If working register 0 contains $\% 30$ ( 48 decimal) and registers 48-49 contain the value \%FAF3, the statement |
|  | DECW @RO |
|  | leaves the value \%FAF2 in registers 48 and 49 . The $Z$ and $V$ flags are cleared and $S$ is set. |

## DI

| Instruction Format: | CyclesOPC <br> (Hex) |
| :---: | :---: | :---: |
| OPC $6 F$ $8 F$ |  |

## Operation: IMR (7) <-- 0

Bit 7 of control register 251 (the Interrupt Mask Register) is reset to 0 . All interrupts are disabled, although they remain potentially enabled (i.e., the Global Interrupt Enable is cleared--not the individual interrupt level enables.)

## Flags: <br> No flags affected

Example: If control register 251 contains $\% 8 \mathrm{~A}$ (10001010, that is, interrupts IRQ1 and IRQ3 are enabled), the statement

DI
sets control register 251 to $\% \mathrm{~A}$ and disables these interrupts.

## Decrement and Jump if Nonzero

DJNZ r,dst
Instruction Format:

| $r$ | OPC |
| :---: | :---: | :---: | :---: | :---: | :---: | | Cycles | OPC <br> (Hex) | Address Mode <br> dst |
| :--- | :--- | :--- | :--- |


Flegs: No flags affected

Exemple: DJNZ is typically used to control a "loop" of instructions. In this example, 12 bytes are moved from one buffer area in the register file to another. The steps involved are:
o Load 12 into the counter (working register 6)

- Set up the loop to perform the moves
o End the loop with DJNZ

|  | LD R6, \#12 | ! Load Counter! |
| :---: | :---: | :---: |
| LOOP: | LD R9,0LDBUF (R6) | !Move one byte to! |
|  | LD NEWBUF (R6),R9 | ! New location! |
|  | DJNZ R6,LOOP | ! Decrement and ! |

Note: $\quad \begin{aligned} & \text { The working register being used as a counter must be one of the registers 04-7F. } \\ & \text { Use of one of the } 1 / 0 \text { ports, control or peripheral registers will have undefined }\end{aligned}$ results.

# Enable Interrupts 

EI


INC dst

| Instruction Format: |  |  |  | OPC | Address Mode |
| :---: | :---: | :---: | :---: | :---: | :---: |
| dst | OPC |  | 6 | ${ }_{\mathrm{r}=0}^{\mathrm{rE}} \text { to } \mathrm{F}$ | r |
| OPC |  | dst | 6 | $\begin{aligned} & 20 \\ & 21 \end{aligned}$ | $\stackrel{\mathrm{R}}{\mathrm{IR}}$ |

## Operation: dst <-- dst + 1

The destination operand's contents are incremented by one.

## Flags:

C: Unaffected
Z: Set if the result is zero; cleared otherwise
V: Set if arithmetic overflow occurred; cleared otherwise
S: Set if the result is negative; cleared otherwise
H: Unaffected
D: Unaffected

Example: If working register 10 contains $\% 2 A$, the statement

## INC R10

leaves the value \% $2 B$ in that register. The $Z, V$, and $S$ flags are cleared.

Note: When used to specify a 4-bit working-register address, address modes $R$ or IR use the

| $E$ | dst |
| :--- | :--- |

INCW dst

| Instruction Format: |  | Cycles | $\begin{gathered} \text { OPC } \\ \text { (Hex) } \end{gathered}$ | Address Mode dst |
| :---: | :---: | :---: | :---: | :---: |
| OPC | dst | 10 | $\begin{aligned} & \text { AD } \\ & \text { A1 } \end{aligned}$ | $\begin{aligned} & \text { RR } \\ & \text { IR } \end{aligned}$ |

Operation:
dst <-- dst + 1
The contents of the destination (which must be an even address) and the byte following that location are treated as a single 16 -bit value which is incremented by one.

Flags:
C: Unaffected
Z: Set if the result is zero; cleared otherwise
V: Set if arithmetic overflow occurred; cleared otherwise
S: Set if the result is negative; cleared otherwise
H: Unaffected
D: Unaffected

Example: If working-register pair $0-1$ contains the value $\%$ FAF3, the statement
INCW RRO
leaves the value \%FAF4 in working-register pair $0-1$. The $Z$ and $V$ flags are cleared and $S$ is set.

IRET

| Instruction Format: | Cycles | OPC <br> (Hex) |
| :---: | :---: | :---: |
| OPC | 16 | BF |



Flags:
All flags are restored to original settings (before interrupt occurred).

## Instruction Format:

## Conditional

| Cycles | $\begin{gathered} \text { OPC } \\ \text { (Hex) } \end{gathered}$ | Address Mode dst |
| :---: | :---: | :---: |
| 12 if jump taken | ccD | DA |
| 10 if jump not taken | $\mathrm{cc}=0$ to F |  |
| 8 | 30 | IRR |

Operation: \begin{tabular}{l}
If cc is true, PC <-- dst <br>

| A conditional jump transfers Program Control to the destination address if the |
| :--- |
| condition specified by "cc" is true; otherwise, the instruction following the JP |
| instruction is executed. See Section 6.4 for a list of condition codes. | <br>

The unconditional jump simply replaces the contents of the Program Counter with the <br>
contents of the specified register pair. Control then passes to the statement <br>
addressed by the PC, decremented by one.
\end{tabular}

Flags: $\quad$ No flags affected
Example:
If the carry flag is set, the statement
JP $C, \% 1520$
replaces the contents of the Program Counter with $\% 1520$ and transfers control to that location. Had the carry flag not been set, control would have fallen through to the statement following the JP.

Note:
When used to specify a 4-bit working-register pair address, address mode IRR uses the format:

| $E$ | dst |
| :--- | :--- |

Jump Relative
JR ce,dst


| Operation: | If cc is true, $\mathrm{PC}<-$ PC + dst <br> If the condition specified by "cc" is true, the relative address is added to the PC and control passes to the statement whose address in now in the PC; otherwise, the instruction following the JR instruction is executed. (See Section 5.3 for a list of condition codes). The range of the relative address is $+127,-128$, and the original value of the PC is taken to be the address of the first instruction byte following the JR statement. |
| :---: | :---: |
| Flags: | No flags affected |
| Example: | If the result of the last arithmetic operation executed is negative, the following four statements (which occupy a total of seven bytes) are skipped with the statement JR MI,\$+9 |
|  | If the result is not negative, execution continues with the statement following the JR. A short form of a jump to label LO is <br> JR LO |
|  | where LO must be within the allowed range. The condition code is "blank" in this case, and is assumed to be "always true." |



* In this instance only a full 8-bit register address can be used.

Operation: \begin{tabular}{l}
dst <-- sre <br>
The contents of the source are loaded into the destination. The contents of the <br>
source are not affected. <br>
Flags: <br>
No flags affected <br>
Exanple: <br>

| If working register 0 contains $\% O B(11$ decimal) and working register 10 contains $\% 83$, |
| :--- | <br>

the statement $240(R O), R 10$
\end{tabular}

will load the value \%83 into register $251(240+11)$. Since this is the Interrupt Mask register, the Load statement has the effect of enabling IRQO and IRQ1. The contents of working register 10 are unaffected by the load.

Note: When used to specify a 4-bit working-register address, address modes $R$ or $I R$ use the format:

| $E$ | sre/dst |
| :---: | :---: |

Load Constant

LDC dst,src

| Instruction Format: |  | OPC <br> OPC | Address Mode <br> (Hex) <br> dst |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OPC | dst | src |  |
| OPC | src | dst |  |


| Operation: | dst <-- sre |
| :---: | :---: |
|  | This instruction is used to load a byte constant from program memory into a working register, or vice-versa. The address of the program memory location is specified by a working register pair. The contents of the source are not affected. |
| Flags: | No flags affected |
| Example: | If the working-register pair 6-7 contains \%30A2 and program-memory location \%30A2 contains the value $\% 22$, the statement |
|  | LDC R2, aRR6 |
|  | loads the value \%22 into working register 2. The value of location \%30A2 is unchanged by the load. |

LDCI dst,sre

| Instruction F |  |  |  | Cycles | $\begin{gathered} \text { OPC } \\ \text { (Hex) } \end{gathered}$ | Address dst | Mode src |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OPC | dst | 8 c |  | 18 | C3 | Ir | Irr |
| OPC | 8 C | dst |  | 18 | D3 | Irr | Ir |
|  |  | - |  |  |  |  |  |
| Operation: | $\begin{gathered} -\mathbf{s r c} \\ \mathbf{r}+1 \\ \mathbf{r r}+ \end{gathered}$ |  |  |  |  |  |  |

This instruction is used for block transfers of data between program memory and the register file. The address of the program-memory location is specified by a working-register pair, and the address of the register-file location is specified by a working register. The contents of the source location are loaded into the destination location. Both addresses are then incremented automatically. The contents of the source are not affected.

Flags: No flags affected

Example: If the working-register pair 6-7 contains \%30A2 and program-memory locations \%30A2 and $\% 30 A 3$ contain $\% 22 B C$, and if working register $R 2$ contains \%20 ( 32 decimal), the statement

LDCI AR2, aRR6
loads the value \%22 into register 32. A second
LDCI eR2, aRR6
loads the value \%BC into register 33 .

## LDE

## Load External Data

LDE dst,src
$\left.\begin{array}{ll|l|ccccc}\text { Instruction Format: } & & \text { Cycles } & \begin{array}{c}\text { OPC } \\ \text { (Hex) }\end{array} & \begin{array}{c}\text { Address Mode } \\ \text { dst }\end{array} \\ \hline \text { src }\end{array}\right]$

| Operation: | dst <-- sre |
| :---: | :---: |
|  | This instruction is used to load a byte from external data memory into a working register or vice-versa. The address of the external data-memory location is specified by a working-register pair. The contents of the source are not affected. |
| Flags: | No flags affected |
| Example: | If the working-register pair 6-7 contains $\% 404 \mathrm{~A}$ and working register 2 contains $\% 22$, the statement |
|  | LDE ARR6, R2 |
|  | loads the value \%22 into external data-memory location \%404A. |

## Load External Data Autoincrement

LDEI dst,src

| Instruction F |  |  | Cycles | OPC | Address | Mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OPC | dst | sre | 18 | 83 | Ir | Irr |
| OPC | src | dst | 18 | 93 | Irr | Ir |
| Operation: | $-\mathrm{src}$ |  |  |  |  |  |

This instruction is used for block transfers of data between external data memory and the register file. The address of the external data-memory location is specified by a working-register pair, and the address of the register file location is specified by a working register. The contents of the source location are loaded into the destination location. Both addresses are then incremented automatically. The contents of the source are not affected.

Flags: No flags affected

Example: If the working-register pair 6-7 contains \%404A, working register 2 contains \%22 (34 decimal), and registers 34-35 contain \%ABC3, the statement

LDEI @RR6, @R2
loads the value \%AB into external location \%404A. A second
LDEI ©RR6, ©R2
loads the value $\% C 3$ into external location \%404B.
Note: When used to specify a 4-bit working-register pair address, address modes RR or IR use the format:
E $\quad$ dst

No Operation

NOP

| Instruction Format: | Cycles | OPC <br> (Hes) |
| :---: | :---: | :---: |
| OPC | 6 | FF |

Operation: No action is performed by this instruction. It is typically used for timing delays.

Flags: $\quad$ No flags affected

OR dst,src

| Instruction Format: |  |  |  | Cycles | OPC <br> (Hex) | Address Mode |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OPC | dst | src |  | 6 | 42 | r | r |
|  |  |  |  | 6 | 43 | r | Ir |
| OPC | 85 |  | dst | 1010 | 44 | RR | $\begin{aligned} & \mathrm{R} \\ & \mathrm{IR} \end{aligned}$ |
|  |  |  |  |  |  |  |  |
| OPC | dst |  | sre | 1010 | 4647 | RIR | $\begin{aligned} & \text { IM } \\ & \text { IM } \end{aligned}$ |
|  |  |  |  |  |  |  |  |

## Operation:

dst <-- dst OR src
The source operand is logically ORed with the destination operand and the result is stored in the destination. The contents of the source are not affected. The OR operation results in a one bit being stored whenever either of the corresponding bits in the two operands is 1 ; otherwise a 0 bit is stored.

| Flags: | C: Unaffected |
| :--- | :--- |
|  | Z: Set if result is zero; cleared otherwise |
|  | V: Always reset to 0 |
|  | S: Set if the result bit 7 is set; cleared otherwise |
|  | H: Unaffected |
| D: Unaffected |  |

Example: If the source operand is the immediate value $\% 7 \mathrm{~B}$ (01111011) and the register named TARGET contains \%C3 (11000011), the statement
OR TARGET,\#\#7B
leaves the value \%FB (11111011) in register TARGET. The $Z$ and $V$ flags are cleared and S is set.

Note: When used to specify a 4-bit working-register address, address modes $R$ and IR use the format:

| $E$ | sre/dst |
| :---: | :---: |


| Instruction Format: |  | Cycles | OPC (Hex) | Address fiode dst |
| :---: | :---: | :---: | :---: | :---: |
| OPC | dst | $\begin{aligned} & 10 \\ & 10 \end{aligned}$ | $50$ | $\begin{aligned} & \mathrm{R} \\ & \mathrm{IR} \end{aligned}$ |


| Oparation: | $\begin{aligned} & \text { dst <-- ©SP } \\ & \text { SP <-- SP + } 1 \end{aligned}$ <br> The contents of the location addressed by the SP are loaded into the destination. The SP is then incremented automatically. |
| :---: | :---: |
| Flags: | No flags affected |
| Example: | If the SP (control registers 254-255) contains \%1000, external data-memory location $\% 1000$ contains $\% 55$, and working register 6 contains $\% 22$ ( 34 decimal), the statement POP aR6 |
|  | loads the value $\% 55$ into register 34 . After the POP operation, the SP contains $\% 1001$. |
| Note: | When used to specify a 4-bit working-register address, address modes $R$ or $I R$ use the format: |


| $E$ | dst |
| :--- | :--- |



Note:

When used to specify a 4-bit working-register address, address modes $R$ or IR use the format:
E sre

## Reset Carry Flag

RCF


## RET

| Instruction Format: | CyclesOPC <br> (Hex) |
| :---: | :---: | :---: | :---: |
| OPC 14 AF |  |


| Operation: | PC <-- SS |
| :--- | :--- |
|  | SP $<-$ SP +2 |

This instruction is normally used to return to the previously executed procedure at the end of a procedure entered by a CALL instruction. The contents of the location addressed by the SP are popped into the PC. The next statement executed is that addressed by the new contents of the PC.

No flags affected

Example: If the PC contains \%35B4, the SP contains \%2000, external data-memory location \%2000 contains $\% 18$, and location $\% 2001$ contains $\% B 5$, then the statement

RET
leaves the value \%2002 in the SP and the PC contains \%18B5, the address of the next instruction.

## Rotate Left

RL dst

| Instruction Format: |  | Cycles | $\begin{aligned} & \text { OPC } \\ & \text { (Hex) } \end{aligned}$ | Address Mode dst |
| :---: | :---: | :---: | :---: | :---: |
| OPC | dst | 6 | 90 | R |
|  |  | 6 | 91 | IR |

Operation: $\quad$| $C<--\operatorname{dst}(7)$ |
| :--- |
|  |
| $\operatorname{dst}(0)<--\operatorname{dst}(7)$ |
| $\operatorname{dst}(n+1)<-\operatorname{dst}(n) n=0-6$ |

The contents of the destination operand are rotated left one bit position. The initial value of bit 7 is moved to the bit 0 position and also replaces the carry flag.


Flags: | C: Set if the bit rotated from the most significant bit position was 1 ; i.e., bit 7 |
| :--- |
| Z: Sas if the result is zero; cleared otherwise. |
| V: Set if arithmetic overflow occurred; that is, if the sign of the destination |
| S: Shanged during rotation; cleared otherwise. if the result bit 7 is set; cleared otherwise |
| H: Unaffected |
| D: Unaffected |

Example:
If the contents of the register named SHIFTER are \%88 (10001000), the statement

| leaves the value \%11 (00010001) in that register. The $C$ flag and $V$ flags are set to |
| :--- |
| 1 and the $Z$ flag is cleared. |

Note: When used to specify a 4-bit working-register address, address modes $R$ or $I R$ use the format:

| $E$ | dst |
| :--- | :--- |

```
RLC dst
```

| Instruction Format: | Cycles | OPC <br> (Hex) | Address Mode <br> dst |  |
| :--- | :--- | :--- | :--- | :--- |
| OPC | dst | 6 | 10 | R |

```
Operation: dst (0) <-- C
    c <-- dst (7)
    dst(n + 1) <-- dst(n) n = 0 - 6
```

The contents of the destination operand with the C flag are rotated left one bit position. The initial value of bit 7 replaces the $C$ flag; the initial value of the $C$ flag replaces bit 0 .


Flags: $\quad$| C: Set if the bit rotated from the most significant bit position was $1 ;$ i.e., bit 7 |
| :--- |
| Was 1 |
|  |
| Z: Set if the result is zero; cleared otherwise |
|  |
| Set if arithmetic overflow occurs, that is, if the sign of the destination |
|  |
| H: Set if the result bit 7 is set; cleared otherwise |
| D: Unaffected |

Example: If the $C$ flag is reset (to 0 ) and the register named SHIFTER contains \%8F (10001111), the statement

## RLC SHIFTER

sets the $C$ flag and the $V$ flag to 1 and SHIFTER contains \%1E (00011110).

Note: When used to specify a 4-bit working-register address, address modes $R$ or $I R$ use the format:


| Instruction Foraat: |
| :--- |
| OPC $\quad$ dst |

Operation: $\quad$| $\mathrm{C}<--\operatorname{dst}(0)$ |
| :--- |
| $\operatorname{dst}(7)<--\operatorname{dst}(0)$ |
| $\operatorname{dst}(n)<-\operatorname{dst}(n+1) \quad n=0-6$ |

The contents of the destination operand are rotated right one bit position. The initial value of bit 0 is moved to bit 7 and also replaces the $C$ flag.

Flags: $\quad$ C: Set if the bit rotated from the least significant bit position was 1 ; i.e., bit 0
Z: Sas 1 Set the result is zero; cleared otherwise
V: Set if arithmetic overflow occurred, that is, if the sign of the destination
S: changed during rotation; cleared otherwise
S: Unaffected result bit 7 is set; cleared otherwise
H: Unaffected

Example: If the contents of working register 6 are $\% 31$ (00110001), the statement RR R6
sets the C flag to 1 and leaves the value \%98 (10011000) in working register 6. Since bit 7 now equals 1 , the $S$ flag and the $V$ flag are also set.

Note: When used to specify a 4-bit working-register address, address modes $R$ or IR use the format:

| $E$ | dst |
| :--- | :--- |

RRC dst


```
Operation:
dst 7 ) <-- C
C <-- dst(0)
\(\operatorname{dst}(n)<-\operatorname{dst}(n+1) \quad n=0-6\)
```

The contents of the destination operand with the $C$ flag are rotated right one bit position. The initial value of bit 0 replaces the $C$ flag; the initial value of the C flag replaces bit 7.

Flags: $\quad$ C: Set if the bit rotated from the least significant bit position was 1; i.e., bit 0
Z: Ses if the result is zero; cleared otherwise
V: Set if arithmetic overflow occurred, that is, the sign of the destination changed
S: during rotation; cleared otherwise if the result bit 7 is set; cleared otherwise
H: Unaffected
D: Unaffected

Example: If the contents of the register named SHIFTER are \%DD (11011101) and the Carry flag is reset to 0 , the statement

RRC SHIFTER
sets the C flag and the V flag and leaves the value \%6E (01101110) in the register.

Note: When used to specify a 4-bit working-register address, address modes $R$ or IR use the format:

| $E$ | dst |
| :--- | :--- |

## Subtract With Carry

SBC dst,sre


Operation:

Flags: C: Cleared if there is a carry from the most significant bit of the result; set otherwise, indicating a "borrow"
Z: Set if the result is 0 ; cleared otherwise
V: Set if arithmetic overflow occurred, that is, if the operands were of opposite sign and the sign of the result is the same as the sign of the source; reset otherwise
S: Set if the result is negative; cleared otherwise
$H$ : Cleared if there is a carry from the most significant bit of the low-order four bits of the result; set otherwise indicating a "borrow."
D: Always set to 1

Example: If the register named MINUEND contains \%16, the Carry flag is set to 1, working register 10 contains \%20 ( 32 decimal), and register 32 contains \%05, the statement
SBC MINUEND, @R10
leaves the value $\% 10$ in register MINUEND. The $\mathrm{C}, \mathrm{Z}, \mathrm{V}, \mathrm{S}$ and H flags are cleared and $D$ is set.

## Note: <br> When used to specify a 4-bit working-register address, address modes R or IR use the format:

| E | $\mathrm{src} / \mathrm{dst}$ |
| :--- | :--- |

SCF

| Instruction Format: | CyclesOPC <br> (Hex) |
| :---: | :---: | :---: |
| OPC 6 DF |  |


| Operation: | C <-- 1 |
| :--- | :--- |
| The $C$ flag is set to 1, regardless of its previous value. |  |$\quad$| C:Set to 1 <br> No other flags affected |
| :--- |


| Instruction Format: |  | Cycles | $\begin{gathered} \text { OPC } \\ \text { (Hex) } \end{gathered}$ | Address Mode dst |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |
| DPC | dst | 6 | DO | R |
|  |  | 6 | D1 | IR |

## Operation:

```
dst(7) <-- dst(7)
C <-- dst(0)
dst(n) <-- dst(n + 1) n=0-6
```

An arithmetic shift right one bit position is performed on the destination operand. Bit 0 replaces the $C$ flag. Bit 7 (the Sign bit) is unchanged, and its value is also shifted into bit position 6.

$$
\begin{array}{ll}
7 & 0
\end{array}
$$



Flags: $\quad$ C: Set if the bit shifted from the least significant bit position was 1; i.e., bit 0 was 1
Z: Set if the result is zero; cleared otherwise
V: Always reset to 0
S: Set if the result is negative; cleared otherwise
H: Unaffected
D: Unaffected

Example: If the register named SHIFTER contains \%B8 (10111000), the statement

## SRA SHIFTER

resets the $C$ flag to 0 and leaves the value ${ }^{\circ} D C(11011100)$ in register SHIFTER. The $S$ flag is set to 1.

Note: When used to specify a 4-bit working-register address, address modes $R$ or IR use the format:

| E | dst |
| :--- | :--- |


| Instruction Format: |  | OPC <br> (Hex) | Address Mode <br> Brc |  |
| :--- | :---: | :---: | :---: | :---: |
| OPC | src | 6 | 31 | IM |

RP <-- src
The specified value is loaded into bits $4-7$ of the Register Pointer (RP) (control register 253). Bits $0-3$ of the $R P$ are always set to 0 . The source data (with bits $0-3$ forced to 0 ) is the starting address of a working-register group. The working-register group starting addresses are:


Values in the range $\% 80-\mathrm{EO}$ are invalid.

Flags: $\quad$ No flags affected

Example: Assume the RP currently addresses the control and peripheral register group and the program has just entered an interrupt service routine. The statement

SRP 非\% 70
saves the contents of the control and peripheral registers by setting the RP to $\% 70$ ( 01110000 ), or 112 decimal. Any reference to working registers in the interrupt routine will point to registers 112-127.

## Subtract

SUB dst,sre


```
Operation: dst <-- dst - src
```

The source operand is subtracted from the destination operand and the result is stored in the destination. The contents of the source are not affected. Subtraction is performed by adding the two's complement of the source operand to the destination operand.

Flags: $\quad$| C: Cleared if there is a carry from the most significant bit of the result; set |
| :--- |
| otherwise, indicating a "borrow" |

Z: Set if the result is zero; cleared otherwise

V: | Set if arithmetic overflow occurred, that is, if the operands were of opposite |
| :--- |
| signs and the sign of the result is the same as the sign of the source operand; |
| cleared otherwise |

S: Set if the result is negative; cleared otherwise
H: Cleared if there is a carry from the most significant bit of the low-order four
b: bits of the result; set otherwise indicating a "borrow."

Example: If the register named MINUEND contains $\% 29$, the statement
SUB MINUEND, $\# \% 11$
will leave the value $\% 18$ in the register. The $\mathrm{C}, \mathrm{Z}, \mathrm{V}, \mathrm{S}$ and H flags are cleared and D is set.

Note: When used to specify a 4-bit working-register address, address modes R or IR use the format:

| $E$ | src/dst |
| :---: | :---: |

SWAP dst

| Instruction Format: | Cycles | OPC <br> (Hex) | Address Mode <br> dst |  |
| :--- | :--- | :--- | :--- | :--- |
| OPC | dst | 8 | FO | $R$ |

## Operation:

$\operatorname{dst}(0-3)\langle-->\operatorname{dst}(4-7)$
The contents of the lower four bits and upper four bits of the destination operand are swapped.


Flags:
C: Undefined
Z: Set if the result is zero; cleared otherwise
V: Undefined
S: Set if the result bit 7 is set; cleared otherwise
H: Unaffected
D: Unaffected

Example: $\quad$ Suppose the register named $B C D$ _nperands contains ${ }^{\circ} B 3$ (10110011). The statement SWAP BCD_Operands
will leave the value $\% 3 B$ ( 00111011 ) in the register. The $Z$ and $S$ flags are cleared.

Note: When used to specify a 4-bit working-register address, address modes $R$ or IR use the format:

| $E$ | dst |
| :--- | :--- |

## Test Complement Under Mask

TCM dst,sre

| Instruction Format: |  |  |  | Cycles | $\begin{aligned} & \text { OPC } \\ & \text { (Hex) } \end{aligned}$ | Address Mode dst sre |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OPC | dst | sre |  | $\begin{aligned} & 6 \\ & 6 \end{aligned}$ | $\begin{aligned} & 62 \\ & 63 \end{aligned}$ | $\begin{aligned} & \mathbf{r} \\ & \mathbf{r} \end{aligned}$ | $\begin{aligned} & \mathrm{r} \\ & \mathrm{Ir} \end{aligned}$ |
| OPC |  |  | dst | 10 10 | 64 65 | $R$ $R$ | R IR |
| OPC |  |  | 8 Cc | 10 10 | 66 | $\begin{aligned} & \mathrm{R} \\ & \mathrm{IR} \end{aligned}$ | $\begin{aligned} & \text { IM } \\ & \text { IM } \end{aligned}$ |

## Operation:

(NOT dst) AND sre
This instruction tests selected bits in the destination operand for a logical "1" value. The bits to be tested are specified by setting a 1 bit in the corresponding position of the source operand (mask). The TCM statement complements the destination operand, which is then ANDed with the source mask. The Zero (Z) flag can then be checked to determine the result. When the TCM operation is complete, the destination location still contains its original value.

Flags: | C: Unaffected |
| :--- |
| Z: Set if the result is zero; cleared otherwise |
| V: Always reset to 0 |
| S: Set if the result bit 7 is set; cleared otherwise |
| H: Unaffected |
| D: Unaffected |

Example: If the register named TESTER contains \%F6 (11110110) and the register named MASK contains $\% 06$ ( 00000110 ), that is, bits 1 and 2 are being tested for a 1 value, the statement

TCM TESTER, MASK
complements TESTER (to 00001001) and then do a logical AND with register MASK, resulting in \%00. A subsequent test of the $Z$ flag,

JP Z,plabel
causes a transfer of program control. At the end of this sequence, TESTER still contains \%F6.

Note: When used to specify a 4-bit working-register address, address modes $R$ or IR use the format:

| $E$ | src/dst |
| :---: | :---: |






# Chapter 6 <br> External Interface (Z8601, Z8611) 

### 6.1 INTRODUCTION

The ROM versions of the $\mathrm{Z8}$ microcomputer have 40 external pins, of which 32 are programmable I/O pins. The remaining 8 pins are used for power and control. Up to $16 \mathrm{I} / 0$ pins can be configured as an external memory interface. This interface function is the subject of this chapter. The I/O mode of these pins is described in Chapter 9.

### 6.2 PIN DESCRIPTIONS

$\overline{\text { AS. }}$. Address Strobe (output, active Low, 3-state, pin 9). Address Strobe is pulsed Low once at the beginning of each machine cycle. The rising edge of $\overline{A S}$ indicates that addresses, Read/Write ( $R / \bar{W}$ ), and Data Memory ( $\overline{\mathrm{DM}}$ ) signals, are valid when output for external program or data memory transfers. Under program control, $\overline{A S}$ can be placed in

a high-impedance state along with Ports 0 and 1, Data Strobe ( $\overline{\mathrm{DS}}$ ), and $\mathrm{R} / \overline{\mathrm{W}}$.

도. Data Strobe (output, active Low, 3-state, pin 8). Data Strobe provides the timing for data movement to or from Port 1 for each external memory transfer. During a Write cycle, data out is valid at the leading edge of $\overline{\mathrm{DS}}$. During a Read cycle, data in must be valid prior to the trailing edge of $\overline{D S}$. $\overline{D S}$ can be placed in a high-impedance state along with Ports 0 and $1, \overline{A S}$, and $R / \bar{W}$.

R/W. Read/Write. (output, 3-state, pin 7). Read/Write determines the direction of data transfer for external memory transactions. $R / \bar{W}$ is Low when writing to external program or data memory, and High for all other transactions. $R / \bar{W}$ can be placed in a high-impedance state along with Ports 0 and $1, \overline{A S}$, and $\overline{\mathrm{DS}}$.


Figure 6-2. 28601/11 Pin Assignments
$\mathrm{PO}_{0}-\mathrm{PO}_{7}, \mathrm{P1}_{0}-\mathrm{P} 1_{7}, \mathrm{P2}_{0}-\mathrm{P}_{7}, \mathrm{P3}_{0}-\mathrm{P3}_{7}$. $\quad \mathrm{I} / \mathrm{0}$ port lines (inputs/outputs, TTL-compatible, pins 12-40). These $32 \mathrm{I} / \mathrm{O}$ lines are divided into four 8-bit I/O ports that can be configured under program control for $I / 0$ or external memory interface. Individual lines of a port are denoted by the second digit of the port number. For example, ${ }^{P} 3_{0}$ refers to bit 0 of Port 3. Ports 0 and 1 can be placed in a high-impedance state along with $\overline{\mathrm{AS}}$, $\overline{\mathrm{DS}}$, and $\mathrm{R} / \bar{W}$.
 initializes the $Z 8$. When $\overline{R E S E T}$ is deactivated, program execution begins from internal program location \%C. If held Low, $\overline{R E S E T}$ acts as a register file protect during power-down and power-up sequences. RESET also enables the $Z 8$ Test mode.

XIAL1, XTAL2. Crystal 1, Crystal 2 (oscillator input and output, pins 3 and 2). These pins connect a parallel-resonant crystal ( 12 MHz maximum) or an external source ( 12 MHz maximum) to the on-board clock oscillator and buffer.

### 6.3 CONFIGURING FOR EXTERNAL MEMORY

Before interfacing with external memory, the user must configure Ports 0 and 1 appropriately. The
minimum bus configuration uses Port 1 as a multiplexed Address/Data port $\left(A D_{0}-A D_{7}\right)$, allowing access to 256 bytes of external memory. In this configuration, the eight lower order address bits ( $A_{0}-A_{7}$ ) are multiplexed with the data ( $D_{0}-D_{7}$ ).

Port 0 can be programmed to provide four additional address lines ( $A_{8}-A_{11}$ ), which increases the externally addressable program memory to 4 K bytes. Port 0 can also be programmed to provide eight additional address lines ( $\mathrm{A}_{8}-\mathrm{A}_{15}$ ), which increases the externally addressable memory to 62 K bytes for the Z8601 or 60K bytes for the Z8611. Refer to Chapter 3, Figures 3-5 and 3-6, for external memory maps.

Ports 0 and 1 are configured for external memory operation by writing the appropriate bits in the Port 0-1 Mode register (Figure 6-3).

For example, Port 1 can be defined as a multiplexed Address/Data port ( $A D_{0}-A D_{7}$ ) by setting $D_{4}$ to 1 and $D_{3}$ to 0 . The lower nibble of Port 0 can be defined as address lines $A_{8}-A_{11}$, by setting D1 to 1. Similarly, setting $D 7$ to 1 defines the upper nibble of Port 0 as address lines $A_{12}-A_{15}$. Whenever Port 0 is configured to output address lines $A_{12}-A_{15}, A_{8}-A_{11}$ must also be selected as address lines.

R248 P01M
Port 0-1 Mode Register
(\% F8; Write Only)


Figure 6-3. Ports 0 and 1 External Memory Operation

Once Port 1 is configured as an Address/Data port, it can no longer be used as a register. Attempting to read Port 1 returns FF; writing has no effect. Similarly, if Port 0 is configured for address lines $A_{8}-A_{15}$, it can no longer be used as a register. However, if only the lower nibble is defined as address lines $A_{8}-A_{11}$, the upper nibble is still addressable as an I/O register. Reading Port 0 with only the lower nibble defined as address outputs returns $X F$, where $X$ equals the data in bits $D_{4}-D_{7}$. Writing to Port 0 transfers data to the $I / O$ nibble only.

An instruction to change the modes of Ports 0 or 1 should not be immediately followed by an instruction that performs a stack operation, because this may cause indeterminate program flow. In addition, after setting the modes of Ports 0 and 1 for external memory, the next three bytes must be fetched from internal program memory.

### 6.4 EXTERNAL STACKS

Z8 architecture supports stack operations in either the register file or data memory. A stack's location is determined by bit $D_{2}$ in the Port $0-1$ Mode register. For example, if $D_{2}$ is set to 1, the stack is in internal data memory (Figure 6-4).

## R248 P01M

## Port 0-1 Mode Register

(\% F8; Write Only)


STACK SELECTION 0 = EXTERNAL $1=$ INTERNAL

Figure 6-4. Ports 0 and 1 Stack Selection

The instruction used to change the stack selection bit should not be immediately followed by the instructions RET or IRET, because this will cause indeterminate program flow.

### 6.5 DATA MEMORY

The two external memory spaces, data and program, can be addressed as a single memory space or as two separate spaces of equal size; i.e., 62 K bytes each for the 28601 and 60 K bytes each for the 28611. If the menory spaces are separated, program memory and data memory are logically selected by the Data Menory select output ( $\overline{\mathrm{DM}}$ ). DM is available on Port 3, line $4\left(\mathrm{P}_{4}\right)$ by setting bits $D_{4}$ and $D_{3}$ in the Port 3 Mode register to 10 or 01 (Figure 6-5). $\overline{\mathrm{DM}}$ is active Low during the execution of the LDE, LDEI instructions. $\overline{D M}$ is also active during the execution of CALL, POP, PIJSH, RET and IRET instructions if the stack resides in external memory.

## R247 P3M

Port 3 Mode Register
(\% F7; Write Only)


Figure 6-5. Data Memory Operation

### 6.6 BUS OPERATION

The timing for typical data transfers between the 28 and external memory is illustrated in Figure 6-6. Machine cycles can vary from six to twelve clock periods depending on the operation being performed. The notations used to describe the basic timing periods of the $\mathrm{Z8}$ are: machine cycles (Mn), timing states ( Tn ), and clock periods. All timing references are made with respect to the output signals $\overline{A S}$ and $\overline{D S}$. The clock is shown for clarity only and does not have a specific timing relationship with other signals.

|  | MACHINE CYCLE |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | $T_{1}$ | $T_{2}$ | $T_{3}$ |  |



P1

$\overline{\mathbf{A S}}$

$\overline{\mathbf{D S}}$

$R / \bar{W}$


Figure 6-6a. External Instruction Fetch, or Memory Read Cycle

### 6.6.1 Address Strobe ( $\overline{\mathrm{AS}}$ )

All transactions start with $\overline{A S}$ driven Low and then raised High by the $\mathrm{Z8}$. The rising edge of $\overline{A S}$ indicates that $R / \bar{W}, \overline{\mathrm{DM}}$, and the addresses output. from Ports 0 and 1 are valid. The addresses output via Port 1 remain valid only during $\mathrm{MnT1}$ and typically need to be latched using $\overline{\mathrm{AS}}$, whereas Port 0 address outputs remain stable throughout the machine cycle.

### 6.6.2 Data Strobe

The 28 uses $\overline{D S}$ to time the actual data transfer. For Write operations $(R / \bar{W}=$ Low), a Low on $\overline{D S}$ indicates that valid data is on the Port $1 A D_{0}-A D_{7}$ lines. For Read operations, ( $R / \bar{W}=$ High), the Address/Data bus is placed in a high-impedance state before driving $\overline{\mathrm{DS}}$ Low so that the addressed device can put its data on the bus. The $Z 8$ samples this data prior to raising $\overline{\mathrm{DS}}$ High.

### 6.6.3 External Memory Operations

Whenever the $Z 8$ is configured for external memory operation, the addresses of all internal program memory references appear on the external bus. This should have no effect on the external system since the bus control lines, $\overline{D S}$ and $R / \bar{W}$, remain in their inactive High state. $\overline{D S}$ and $R / \bar{W}$ become active only during external menory references.

## CAUT ION

Do not use LDC, LDCI, LDE or LDEI to write to internal program menory. The execution of these instructions causes the $\mathrm{Z8}$ to assume that an external write operation is being performed and this will activate control signals $\overline{\mathrm{DS}}$ and $R / \bar{W}$.

|  | MACHINE CYCLE |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | $T_{1}$ | $T_{2}$ | $T_{3}$ |  |



$\overline{A S}$

$\overline{\text { DS }}$


Figure 6-6b. External Memory Write Cycle

### 6.7 SHARED BUS

Port 1, along with $\overline{A S}, \overline{D S}, R / \bar{W}$, and Port 0 nibbles configured as address lines, can be placed in a high-impedance state, allowing the Z8601 or the Z8611 to share common resources with other bus masters. This shared bus mode is under software control and is programmed by setting Port 0-1 Mode register bits $D_{4}$ and $D_{3}$ both to 1 (Figure 6-7).

Data transfers can be controlled by assigning, for example, $\mathrm{P}_{3}$ as a Bus Acknowledge input and $\mathrm{P}_{4}$ as a Bus Request output. Bus Request/Acknowledge control sequences must be software driven.

R248 P01M
Port 0-1 Mode Register
(\% F8; Write Only)

$\mathrm{P1}_{0}-\mathrm{P1}_{7} \mathrm{MODE}$
$00=$ BYTE OUTPUT
01 = BYTE INPUT
$10=A D_{0}-A D_{7}$
$11=$ HIGH-IMPEDANCE AD $0-A D_{7}$,
$\overline{A S}, \overline{D S}, R / \bar{W}, A_{8}-A_{11}, A_{12}-A_{15}$

Figure 6-7. Shared Bus Operation
6.8 EXTENDED BUS TIMING

The $Z 8601$ and $Z 8611$ can accommodate slow memory access times by automatically inserting an additional state time (Tx) into the bus cycle. This stretches the $\overline{D S}$ timing by two clock periods, though internal memory access time is not affected. Timing is extended by setting bit $D_{5}$ in the Port 0-1 Mode register to 1 (Figure 6-8).

Figures 6-9a and 6-9b illustrate extended memory Read and Write cycles.

R248 P01M
Port 0-1 Mode Register (\% F8; Write Only)

|  |  | $D_{5}$ |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

EXTERNAL MEMORY TIMING
NORMAL $=0$
*EXTENDED = 1
*ALWAYS EXTENDED TIMING AFTER RESET EXCEPT Z8682

Figure 6-8. Extended Bus Timing

|  | MACHINE CYCLE |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $T_{1}$ | $T_{X}$ | $T_{3}$ |  |  |  |



$\overline{\mathbf{A S}}$

$\overline{\text { DS }}$

R/W

$\overline{\mathrm{DM}}$


Figure 6-9a. Extended External Instruction Fetch, or Memory Read Cycle

### 6.9 INSTRUCTION TIMING

The high throughput of the $Z 8$ is due, in part, to the use of instruction pipelining, in which the instruction fetch and execution cycles are overlapped. During the execution of an instruction the opcode of the next instruction is fetched. This is illustrated in Figure 6-10.

Figures 6-11 and 6-12 show typical instruction cycle timing for instructions fetched from external memory. (It should be noted that all instruc-
tion fetch cycles have the same machine timing regardless of whether memory is internal or external.) For those instructions that require execution time longer then that of the overlapped fetch, or instructions that reference program or data memory as part of their execution, the pipe must be flushed. In order to calculate the execution time of a program, the internal clock periods shown in the cycles column of the instruction formats in Section 5.4 should be added together. The cycles are equal to one-half the crystal or input clock rate.

|  | MACHINE CYCLE |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :--- |
|  | $\mathrm{T}_{1}$ | $\mathrm{~T}_{2}$ | $\mathrm{~T}_{\mathrm{X}}$ | $\mathrm{T}_{3}$ |  |


P1


Figure 6-9b. Extended External Memory Hrite Cycle


Figure 6-10. Instruction Pipelining


Figure 6-11. Instruction Cycle Timing (One Byte Instructions)


Figure 6-12. Instruction Cycle Timing (Two and Three Byte Instructions)
6.10 RESET CONDITIONS

After a hardware reset, Ports 0 and 1 are con-
internal, extended timing is set and $D M$ is inactive. Figure 6-13 shows the binary values reset into PO1M.

R248 P01M
Port 0-1 Mode Register (\% F8; Write Only)

*ALWAYS EXTENDED TIMING AFTER RESET EXCEPT Z8682

Figure 6-13. Ports 0 and 1 Reset

## Chapter 7

## External Interface <br> (Z8681, Z8682)

### 7.1 INTRODUCTION

The ROMless versions of the $\mathrm{Z8}$ microcomputer have 40 external pins, of which 24 are programmable I/0 pins. Of the remaining 16 pins, 8 form an Address/Data bus and the others are used for power and control. Up to $8 \mathrm{I} / 0$ pins can be programmed as additional address lines to be used for external memory interface.

### 7.2 PIN DESCRIPTIONS

$\overline{\text { AS. Address }}$ Strobe (output, active Low, pin 9). Address Strobe is pulsed Low once at the beginning of each machine cycle. The rising edge of $\overline{A S}$ indicates that addresses, Read/Write ( $R / \bar{W}$ ), and Data Memory ( $\overline{\mathrm{DM}}$ ) signals are valid when output. for program or data memory transfers.
$\overline{\mathrm{DS}}$. Data Strobe (output, active Low, pin 8). Data Strobe provides the timing for data movement. to or from Port 1 for each memory transfer. During a Write cycle, data out is valid at the leading edge of $\overline{\mathrm{DS}}$. During a Read cycle, data in must be valid prior to the trailing edge of $\overline{\mathrm{DS}}$.

R/W. Read/Write. (output, pin 7). Read/Write determines the direction of data transfer for memory transactions. $R / \bar{W}$ is Low when writing to program or data memory, and High for all other transactions.
$\mathrm{PO}_{1}-\mathrm{PO} \mathbf{7}^{-}$Address/Data Port (inputs/outputs, TTLcompatible, pins 13-20). Port 1 is permanently configured as a multiplexed Address/Data memory interface. The lower eight address lines ( $A_{0}-A_{7}$ ) are multiplexed with data $\left(D_{0}-D_{7}\right)$.

$\mathrm{PO}_{0}-\mathrm{PO}_{7}, \mathrm{P2}_{0}-\mathrm{P}_{7}, \mathrm{P}_{\mathbf{0}}-\mathrm{P}_{7} . \quad \mathrm{I} / \mathrm{O}$ Port Lines (inputs/outputs, ITL-compatible). These 24 I/0 lines are divided into 38 -bit $1 / 0$ ports that can be configured under program control for $1 / 0$ or memory interface. Individual lines of a port are denoted by the second digit of the port number. For example, $\mathrm{P}_{3}$ refers to bit 0 of Port 3.

RESET. Reset (input, active Low, pin 6). $\overline{\text { RESET }}$ initializes the Z8681/82. When $\overline{\operatorname{RESET}}$ is deactivated, program execution begins from external program location \%C for the 28681 and location $\% 812$ for the 28682. If held Low, $\overline{\text { RESET }}$ acts as a register file protect during power-down and power-up sequences.

XTAL1, XTAL2. Crystal 1, Crystal 2 (oscillator input and output, pins 3 and 2). These pins connect a parallel resonant crystal or an.external source to the on-board clock oscillator and buffer.

### 7.3 CONFIGURING PORT 0

The minimum bus configuration uses Port 1 as a multiplexed Address/Data port ( $A D_{0}-\mathrm{AD}_{7}$ ) allowing access to 256 bytes of memory. In this configura-
tion, the eight low order address bits $\left(A_{0}-A_{7}\right)$ are multiplexed with the data ( $D_{0}-D_{7}$ ).

Port 0 can be programmed to provide either four additional address lines ( $A_{8}-A_{11}$ ) which increases the addressable memory to 4 K bytes, or eight. additional address lines ( $A_{8}-A_{15}$ ) which increases the addressable memory to 64 K bytes for the 28681 and 62 K bytes for the 28682. Refer to Chapter 3, Figures 3-5 and 3-6, for the memory maps.

In the Z8681, Port 0 lines intended for use as address lines are automatically configured as inputs after a Reset. These lines therefore float and their logic state remains unknown until an initialization routine configures Port 0 . In the Z8682, Port 0 lines are configured as address lines $A_{8}-A_{15}$ following a Reset.

### 7.3.1 Z8681 Initialization

The initialization routine must reside within the first 256 bytes of executable code and must be physically mapped into memory by forcing the port 0 address lines to a known state. Figures $7-3$ and $7-4$ illustrate how a 4 K byte memory space can be addressed.


The initialization routine is mapped in the top 256 bytes of program memory. Depending on the application, the interrupt vectors may need to be written in the first 12 byte locations of program memory by the initialization routine.

Figure 7-3. Example Z8681/Memory Interface


The initialization routine is mapped in the first 256 bytes of program memory. Any memory write operation will cause the flip-flop to select Port 0 outputs as addresses.

Figure 7-4. Example Z8681/Memory Interface

Port 0 is programmed for memory operation by writing the appropriate bits in the Port $0-1$ Mode register (Figure 7-5). The proper port initialization sequence is:

- Load Port 0 with initial address value.
- Configure Port 0-1 Mode register.
- Fetch the next three bytes without changing the address in Port 0 . (This is necessary due to instruction pipelining.)

R248 P01M
Port 0-1 Mode Register (\% F8; Write Only)


Figure 7-5. 28681 Port 0 Memory Operation

The lower nibble of Port 0 can be defined as address lines $A_{8}-A_{11}$, by setting $D_{1}$ to 1 . Similarly, setting $D_{7}$ to 1 defines the upper nibble of Port O as address lines $\mathrm{A}_{12}-\mathrm{A}_{15}$.

Whenever Port 0 is configured to output address lines $A_{12}-A_{15}, A_{8}-A_{11}$ must also be selected as address lines.

### 7.3.2 28682 Initialization

The 28682 must be operated in Test mode only. Section 8.4 gives a complete description of the proper technique for entering Test mode.

The user initialization routine must begin at location $\% 812$ and must reside in memory fast enough for normal memory timing. In the $\mathbf{Z 8 6 8 2}$, the user is not protected from reconfiguring Port 1 by writing to R248 (PO1M). Therefore whenever a write is made to P 01 M , the value 10 (binary) must be written to bits $D_{4}$ and $D_{3}$. Any other value will cause complete loss of program control.

The lower nibble of Port 0 can be defined as address lines $A_{8}-A_{11}$, by setting $D_{1}$ to 1. Similarly, setting $D_{7}$ to 1 defines the upper nibble of Port 0 as address lines $A_{12}-A_{15}$.

Whenever Port 0 is configured to output address lines $A_{12}-A_{15}, A_{8}-A_{11}$ must also by selected as address lines.

### 7.3.3 Read/Write Operations

If Port 0 is configured for address lines $A_{7}-A_{15}$, it can no longer be used as a register; however, if only the lower nibble of Port 0 is defined as address lines $A_{8}-A_{11}$, the upper nibble is still addressable as an $I / 0$ register. When only the lower nibble is defined as address outputs, reading Port 0 returns $X F$, where $X$ equals the data in bits $\mathrm{D}_{4}-\mathrm{D}_{7}$. Writing to Port 0 transfers data to the $\mathrm{I} / 0$ nibble only.

The instruction used to change the mode of Port 0 should not be immediately followed by an instruction that performs a stack operation, because this will cause indeterminate program flow. In addition, after setting the mode of Port 0 for memory, the next three bytes must be fetched without changing the value of the upper byte of the Program Counter (PC).

### 7.4 EXTERNAL STACKS

The 28681/82 architecture supports stack operations in either the register file or data memory. A stack's location is determined by bit $D_{2}$ in the Port $0-1$ Mode register. For example, if $D_{2}$ is set to 0 , the stack is in external data memory (Figure 7-7).

The instruction used to change the stack selection bit should not be immediately followed by the instructions RET or IRET, because this will cause indeterminate program flow.

### 7.5 DATA MEMORY

The two memory spaces, data and program, can be addressed as a single memory space or as two separate spaces of equal size; i.e. 64 K bytes each for the Z 8681 and 62 K bytes each for the Z 8682 . If the memory spaces are separated, program memory and data memory are logically selected by Data Memory select output ( $\overline{\mathrm{DM}}$ ). $\overline{\mathrm{DM}}$ is made available on Port 3, line $4\left(\mathrm{P}_{4}\right)$ by setting bits $\mathrm{D}_{4}$ and $\mathrm{D}_{3}$ in the Port 3 Mode register to 10 or 01 (Figure $7-8$ ). $\overline{D M}$ is active Low during the execution of the LDE, LDEI instructions. $\overline{\mathrm{DM}}$ is also active Low during the execution of CALL, POP, PUSH, RET and IRET instructions if the stack resides in memory.

R248 P01M
Port 0-1 Mode Register
(\% F8; Write Only)


Figure 7-6. 28682 Port 0 Memory Operation

R248 P01M
Port 0-1 Mode Register
(\% F8; Write Only)


STACK SELECTION
$0=$ EXTERNAL
$1=$ INTERNAL

Figure 7-7. External Stack Operation

## R247 P3M <br> Port 3 Mode Register <br> (\% F7; Write Only)



| 00 | $\mathrm{P3}_{3}=$ INPUT | $\mathrm{P}_{3}{ }_{4}=$ OUTPUT |
| :---: | :---: | :---: |
| 01 | $\mathrm{P3}_{3}=$ INPUT | $\mathrm{P}_{3}{ }_{4}=\overline{\mathrm{DM}}$ |
| 10 | $\mathrm{P3}_{3}=$ INPUT | $\mathrm{P}_{3}=\overline{\mathrm{DM}}$ |
| 11 | $\mathrm{P}_{3}=\overline{\text { DAV1 }} / \mathrm{RDY} 1$ | $\mathrm{P} 3_{4}=\mathrm{RDY} 1 / \overline{\mathrm{DA}}$ |

Figure 7-8. Port 3 Data Memory Operation

### 7.6 BUS OPERATION

Typical data transfers between the 28681/82 and memory are illustrated in Figure 6-6. Machine cycles can vary from six to twelve clock periods depending on the operation being performed. The notations used to describe the basic timing periods of the $28681 / 82$ are: machine cycles (Mn), timing states ( In ), and clock periods. All timing references are made with respect to the output signals $\overline{A S}$ and $\overline{\mathrm{DS}}$. The clock is shown for clarity only and does not have a specific timing relationship with other signals.

### 7.6.1 Address Strobe ( $\overline{\mathrm{AS}}$ )

All transactions start with $\overline{A S}$ driven Low and then raised High by the $28681 / 82$. The rising edge of $\overline{\mathrm{AS}}$ indicates that $\mathrm{R} / \overline{\mathrm{W}}, \overline{\mathrm{DM}}$ (if used), and the addresses output from Ports 0 and 1 are valid. The addresses output via Port 1 remain valid only during MnT1 and typically need to be latched using $\overline{A S}$, whereas Port 0 address outputs remain stable throughout the machine cycle.

### 7.6.2 Data Strobe ( $\overline{\mathrm{DS}}$ )

The 28681/82 uses $\overline{D S}$ to time the actual data transfer. For Write operations ( $R / \bar{W}=$ Low), a Low on $\overline{D S}$ indicates that valid data is on the Port 1 $A D_{0}-A D_{7}$ lines. For Read operations ( $R / \bar{W}=$ High), the Address/Data bus is placed in a high-impedance state before driving $\overline{\mathrm{DS}}$ Low so that the addressed device can put its data on the bus. The Z8681/82 samples this data prior to raising $\overline{\mathrm{DS}}$ High.

### 7.7 EXTENDED BUS TIMING

The 28681/82 accommodates slow memory access times by automatically inserting an additional softwarecontrolled state time ( $T x$ ). This stretches the $\overline{D S}$ timing by two clock periods. Timing is extended by setting bit $D_{5}$ in the Port $0-1$ Mode register to 1 (Figure 7-9).

Refer to Section 6.7 for other figures pertaining to extended bus timing.

## R248 P01M

Port 0-1 Mode Register (\% F8; Write Only)


EXTERNAL MEMORY TIMING
NORMAL $=0$
*EXTENDED $=1$
*ALWAYS EXTENDED TIMING AFTER RESET EXCEPT $\mathbf{Z 8 6 8 2}$

Figure 7-9. Extended Bus Timing

### 7.8 INSTRUCTION TIMING

The high throughput of the 28681/82 is due, in part, to the use of instruction pipelining, in which the instruction fetch and execution cycles are overlapped. During the execution of the current instruction the opcode of the next instruction is fetched as illustrated in Figure 6-10.

Figures 6-11 and 6-12 show typical instruction cycle timing for instructions fetched from memory. For those instructions that require execution time longer than that of the overlapped fetch, or reference program or data memory as part of their execution, the pipe must be flushed. In order to calculate the execution time of a program, the internal clock periods shown in the cycles column of the instruction formats in Section 5.6 should be added together. The cycles are equal to one-half the crystal or input clock rate.

### 7.9 Z8681 RESET COMDITIONS

After a hardware reset, Port 0 is configured as input port, extended timing is set to accommodate slow memory access during the configuration routine, $\overline{D M}$ is inactive, and the stack resides in the register file. Figure 7-10 shows the binary values reset into P01M.

### 7.10 28682 RESET CONDITIONS

After a hardware reset, Port 0 is configured as address lines $A_{8}-A_{15}$, memory timing is normal, $\overline{\mathrm{DM}}$ is inactive, and the stack resides in the register file. Figure 7-11 shows the binary values reset into P01M.

R248 P01M
Port 0-1 Mode Register
(\% F8; Write Only)

*ALWAYS EXTENDED TIMING AFTER RESET EXCEPT $\mathbf{Z 8 6 8 2}$

Figure 7-10. Z8681 Port 0 and 1 Reset Conditions


Figure 7-11. 28682 Ports 0 and 1 Reset Conditions

## Chapter 8 <br> Reset and Clock

### 8.1 RESET

This section describes $Z 8$ reset conditions, reset timing, and register initialization procedures.

A system reset overrides all other operating conditions and puts the $Z 8$ into a known state. To initialize the chip's internal logic, the reset input must be held Low for at least 18 clock periods.

While $\overline{\operatorname{RESET}}$ is Low, $\overline{\mathrm{AS}}$ is output at the internal
clock rate (XTAL frequency divided by 2 ), $\overline{D S}$ is forced Low and $\mathrm{R} / \mathrm{W}$ remains High. (Zilog Z-BUS compatible peripherals use the $\overline{\mathrm{AS}}$ and $\overline{\mathrm{DS}}$ coincident Low state as a peripheral reset function.) In addition, interrupts are disabled, Ports 0,1 , and 2 are put in input mode, and \%C is loaded into the Program Counter.

The hardware Reset initializes the control and peripheral registers, as shown in Table 8.1. Specific reset values are shown by 1 s or 0 s , while bits whose states are unknown are indicated by the

Table 8-1. Control and Peripheral Register Reset Values

letter u. Registers that are not predictable are listed as undefined.

Program execution starts four clock cycles after $\overline{R E S E T}$ has returned High. The initial instruction fetch is from location \%C. Figure 8-1 shows reset timing.

After a reset, the first program executed should be a routine that initializes the control registers to the required system configuration. The Interrupt Request register remains inactive until an EI instruction is executed. This guarantees that program execution can proceed free from interrupts.
$\overline{\text { RESET }}$ is the input of a Schmitt trigger circuit. To form the internal reset line, the output of the trigger is synchronized with the internal clock (xtal frequency divided by 2). The clock must therefore be running for RESET to function. For a power-up reset operation, the $\overline{\operatorname{RESET}}$ input must be held Low for at least 50 ms after the power supply is within tolerance. This allows the on-board clock oscillator to stabilize. An internal pull-up combined with an external capacitor of $1 \mathrm{e}_{\mathrm{F}}$ provides enough time to properly reset the $\mathrm{z8}$ (Figure 8-2).

### 8.2 CLOCK

The 28 derives its timing from on-board clock circuitry connected to pins XTAL1 and XTAL2. The clock circuitry consists of an oscillator, a divide-by-2 shaping circuit, and a clock buffer. Figure 8-3 illustrates the clock circuitry. The oscillator's input is XTAL1; its output is XTAL2. The clock can be driven by a crystal, a ceramic resonator, or an external clock source.

Crystals and ceramic resonators should have the following characteristics to ensure proper oscillator operation:

Cut: AT (crystal only)
Mode: Parallel, Fundamental Output Frequency: $1 \mathrm{MHz}-12 \mathrm{MHz}$
Resistance: 100 ohms max

Depending on operation frequency, the oscillator may require the addition of capacitors C1 and C2 (shown in Figure 8-4). The range of recommended capacitance values is dependent on crystal specifications but should not exceed 15 pF . The ratio of the values of C 1 to C 2 can be adjusted to shift the operating frequency of the circuit by approximately $\pm .005 \%$.


Figure 8-1. Reset Timing


Figure 8-2. Power-Up Reset Circuit

When an external frequency source is used, it must drive both XTAL1 and XTAL2 inputs. This differential drive requirement arises from the loading on the oscillator output (XTAL2) without the reactive feedback network of a crystal or resonator. A typical clock interface circuit is shown in Figure 8-5.

The capacitors shown represent the maximum parasitic loading when using a 74LSO4 driver. The pull-up resistors can be eliminated by using a 74HCO4 driver.

### 8.3 POMER-DOWN OPERATION

The $Z 8$ has a power-down option which can be used to maintain the contents of the register file with a low-power battery. The circuitry has its XTAL2 output replaced by a power supply input ( $V_{M M}$ ). $V_{\text {MM }}$ powers the general-purpose registers \%04 $\% 7 \mathrm{~F}$ as well as a portion of the reset logic that protects the register file. When $V_{\text {PMi }}$ is maintained at 3 to 5 V , this power-down option preserves the contents of the general-purpose registers whenever $V_{C C}$ is removed. During normal operation, $V_{M M}$ provides +5 V along with $V_{C C}$.

The following sequence is necessary to preserve data:

- Power failure must be externally detected early enough for a software routine to store the required data that is not already in the register file. An interrupt is typically used for this purpose.
- $\overline{R E S E T}$ must be held Low after data is saved and during the removal of $V_{C C}$. $\overline{\text { RESET }}$ is a write protect input to the register file.


Figure 8-3. 28 Clock Circuit


Figure 8-4. Crystal/Ceramic Resonator Oscillator


Figure 8-5. External Clock Interface

- $\overline{R E S E T}$ must be held Low during the power-up sequence. Again, $\overline{\operatorname{RESET}}$ is a write protect input to the register file.

As $V_{\text {CC }}$ powers down, on-board circuitry associated with RESET automatically protects the general-purpose registers. The circuit shown in Figure 8-2 satisfies the power-up requirement of holding RESET Low to protect the register file data.

Figure 8-6 shows the recommended circuit configuration for a battery-backed supply system.

Since XTAL2 is replaced by $V_{M M}$, an external clock generator must be used to input the $Z 8$ clock via the XTAL1 input.


Figure 8-6. Battery-Backed Register Supply

### 8.4 TEST MODE

Test mode is a special mode of operation that facilitates testing of 28 devices containing on-board ROM (Z8601 and Z8611). Test mode must also be used to reset the 28682 . When Test mode is invoked, an additional on-board ROM is mapped into the first 64 locations of program memory. Figure 8-7 shows the difference between Normal and Test. modes of operation.

Test mode is entered by driving the $\overline{\operatorname{RESET}}$ input to a voltage level of $V_{C C}+2.5 \mathrm{~V}$ after a normal Reset cycle (Figure 8-8). This voltage is absolutely essential for proper operation.

After entering Test mode, instructions are fetched from the internal test ROM. Port 1 is configured for Address/Data operation, followed by a JUMP to external memory location \%812 for the 28601 and Z8682, or \%1012 for the Z8611. Once in external memory, diagnostic routines, invoked via the


Figure 8-7. Normal and Test Mode Flow

Address/Data bus, verify the Z8's functionalit.y. Since Port 1 is used only in Address/Data mode in this process, additional routines in the test ROM verify Port 1's I/O and Handshake modes.

Programs run with test mode active can use the LDE instruction to access contents of the test ROM. The LDC instruction accesses the normal program ROM.

The $\mathrm{Z8}$ stays in the Test mode until a normal reset occurs.

### 8.4.1 Interrupt Testing

To test the interrupt structure, the first twelve locations of test ROM contain interrupt vectors. Interrupt vectors in the 28601 and $Z 8682$ point to external memory locations \%800, \%803, \%806, \%809,
\%80C, and \%80F; interrupt vectors in the 28611 point to external memory locations \%1000, \%1003, $\% 1006$, \%1008. \%100C, and \%100F. These interrupt vectors allow the external program to have a 2 - or 3-byte JUMP instruction to each interrupt service routine.

Programs that are run with Test mode active can use the LDE instruction for accessing the contents of the Test ROM. The LDC instruction can be used for accessing the program ROM as normal.

### 8.4.2 ROMless Operation

ROMless operation of the $Z 8601$ or $Z 8611$ can be achieved by always entering Test mode after a reset. Execution begins at $\% 812$ or $\% 1012$, respectively. (The 28682 is a modified $Z 8601$ sold as a ROMless part.)


Note the maximum ramp for application of

+ 7.5 VDC to $\overline{\text { RESET pin. After a minimum of }}$
6 XTAL CLK cycles, the RESET voltage can be relaxed to VRH.

Figure 8-8. Voltage Waveform for Test Mode

## Chapter 9 1/0 Porls

### 9.1 INTRODUCTION

The $\mathbf{Z 8}$ has 32 lines dedicated to input and output. These lines are grouped into four 8-bit ports and are configurable as input, output, or address/data. Under software control, the ports can be programmed to provide address/data, timing, status, serial, and parallel input/output with or without handshake.

All ports have active pull-ups and pull-downs compatible with TTL loads. In addition, the pull-ups of Port 2 can be turned off for open-drain operation.

### 9.1.1 Mode Registers

Each port has an associated mode register which determines the port's functions and allows dynamic change in port functions during program execution. Ports and mode registers are mapped into the register file as shown in Figure 9-1.

Because of their close association, ports and mode registers are treated like any other general-purpose register. There are no special instructions for port manipulation; any instruction that addresses a register can address the ports. Data can be directly accessed in the port register, with no extra moves.

| DEC |  | HEX IDENTIFIERS |  |
| :---: | :---: | :---: | :---: |
|  |  |  |  |
| 248 | PORTS 0-1 MODE | F8 | P01M |
| 247 | PORT 3 MODE | F7 | P3M |
| 246 | PORT 2 MODE | F6 | P2M |
|  |  |  |  |
| 4 |  | 04 |  |
| 3 | PORT 3 | 03 | P3 |
| 2 | PORT 2 | 02 | P2 |
| 1 | PORT 1 | 01 | P1 |
| 0 | PORT 0 | 00 | PO |

Figure 9-1. I/0 Port and Port Mode Registers

### 9.1.2 Input and Output Registers

Each bit of Ports 0,1 , and 2 has an input register, an output register, associated buffer, and control logic. Since there are separate input and output registers associated with each port, writing to bits defined as inputs stores the data in the output register. This data cannot be read as long as the bits are defined as inputs. However, if the bits are reconfigured as output, the data stored in the output register is reflected on the output pins and can then be read. This mechanism allows the user to initialize the outputs prior to driving their loads.

Since port inputs are asynchronous to the Z8's internal clock, a Read operation could occur during an input transition. In this case, the logic level might be uncertain--somewhere between a logic 1 and 0 . To eliminate this meta-stable condition, the $Z 8$ latches the input data two clock periods prior to the execution of the current instruction. The input register uses these two clock periods to stabilize to a legitimate logic level before the instruction reads the data.

### 9.2 PORT O

This section deals only with the $1 / 0$ operation of Port 0. Refer to Sections 6.2 and 7.2 for a description of the port's external memory interface operation.

Port 0 is a general $I / 0$ port. Bits within each nibble can be independently programmed as inputs, outputs or address lines. Figure $9 \mathbf{9 - 2}$ shows a block diagram of Port 0 . This diagram also applies to Ports 1 and 2.


Figure 9-2. Ports 0, 1, and 2 Block Diagram

### 9.2.1 Read/Write Operations

In the nibble $1 / 0$ mode, Port 0 is accessed as gen-eral-purpose register $P O$ ( $\% 00$ ). The port is written by specifying $P O$ as an instruction's destination register. Writing the port causes data to be stored in the port's output register.

The port is read by specifying $P O$ as the source register of an instruction. When an output nibble is read, data on the external pins is returned. Under normal loading conditions this is equivalent to reading the output register. Reading a nibble defined as input also returns data on the external pins. However, input bits under handshake control return data latched into the input register via the input strobe.

The Port $0-1$ Mode register bits $D_{1} D_{0}$ and $D_{7} D_{6}$ are used to configure Port 0 nibbles (Figure 9-3). The lower nibble $\left(\mathrm{PO}_{0}-\mathrm{PO}_{3}\right)$ can be defined as inputs by setting bits $D_{1}$ to 0 and $D_{0}$ to 1 , or as outputs by setting both $D_{1}$ and $D_{0}$ to 0 . Likewise, the upper nibble $\left(\mathrm{PO}_{4}-\mathrm{PO}_{7}\right)$ can be defined as inputs by setting bits $D_{7}$ to 0 and $D_{6}$ to 1 , or as outputs by setting both $\mathrm{D}_{6}$ and $\mathrm{D}_{7}$ to 0 .

### 9.2.2 Handshake Operation

When used as an $I / 0$ port, Port 0 can be placed under handshake control by programming the Port 3 Mode register bit $D_{2}$ to 1 (Figure 9-4). In this configuration, handshake control lines are $\overline{\mathrm{DAV}}_{0}$ $\left(P 3_{2}\right)$ and $R D Y_{0}\left(P 3_{5}\right)$ when Port 0 is an input port, or $\mathrm{RDY}_{0}\left(\mathrm{P3}_{2}\right)$ and $\overline{\mathrm{DAV}}_{0}\left(P 3_{5}\right)$ when Port 0 is an output port.

Handshake direction is determined by the configuration (input or output) assigned to Port D's upper nibble, $\mathrm{PO}_{4}-\mathrm{PO}_{7}$. The lower nibble must have the same $I / O$ configuration as the upper nibble to be under handshake control. Figure 9-5 illustrates the Port 0 upper and lower nibbles, and the associated handshake lines of Port 3.

Handshake operation is discussed in detail in Section 9.6.

## R248 P01M

Port 0-1 Mode Register
(\% F8; Write Only)


Figure 9-3. Port 0 I/0 Operation

R247 P3M
Port 3 Mode Register
(\% F7; Write Only)


Figure 9-4. Port 0 Handshake Operation


Figure 9-5. Port 0

### 9.3 PORT 1

This section deals only with the $I / 0$ operation of Port 1 and does not apply to the 28681/82 ROMless devices. Refer to Sections 6.2 and 7.2 for a description of the port's external memory interface operation.

Port 1 is a general-purpose $1 / 0$ port that can be programmed as a byte $1 / 0$ port with or without handshake, or as an address/data port for interfacing with external memory. Refer to Figure 9-2 for a block diagram of Port 1.

### 9.3.1 Read/Write Operations

In byte input or byte output mode, the port is accessed as general-purpose register P1 (\%01). The port is written by specifying P 1 as an instruction's destination register. Writing the port causes data to be stored in the port's output register.

The port is read by specifying P 1 as the source register of an instruction. When an output is read, data on the external pins is returned. Under normal loading conditions, this is equivalent to reading the output register. When Port 1 is defined as an input, reading also returns data on the external pins. However, inputs under handshake control return data latched into the input register via the input strobe.

Using the Port 0-1 Mode register, Port 1 is configured as an output port by setting bits $D_{4}$ and $D_{3}$ to $\mathrm{Os}^{2}$, or as an input port by setting $\mathrm{D}_{4}$ to 0 and $D_{3}$ to 1 (Figure 9-6).

## R248 POifivi

Port 0-1 Mode Register (\% F8; Write Only)

$\mathrm{P1}_{0}-\mathrm{Pl}_{7}$ MODE
$00=$ BYTE OUTPUT
01 = BYTE INPUT
$10=\mathrm{AD}_{0}-\mathrm{AD}_{7}$
$11=\mathrm{HIGH} \cdot \mathrm{IMPEDANCE} \mathrm{AD}_{0}-\mathrm{AD}_{7}$,
$\overline{A S}, \overline{D S}, R / \bar{W}, A_{8}-A_{11}, A_{12}-A_{15}$

### 9.3.2 Handshake Operations

When used as an $1 / 0$ port, Port 1 can be placed under handshake control by programming the Port 3 Mode register bits $D_{4}$ and $D_{3}$ both to 1 (Figure 9-7). In this configuration, handshake control lines are $\overline{\mathrm{DAV}}_{1}\left(\mathrm{P}_{3}\right)$ and $\mathrm{RDY} \mathcal{1}_{1}\left(\mathrm{P} 3_{4}\right)$ when Port 1 is an input port, or $\mathrm{RDY}_{1}\left(\mathrm{P}_{3}\right)$ and $\overline{\mathrm{DAV}}_{1}\left(\mathrm{P}_{4}\right)$ when Port 1 is an output port.

R247 P3M

## Port 3 Mode Register

(\% F7; Write Only)


Figure 9-7. Port 1 Handshake Operation

Handshake direction is determined by the configuration (input or output) assigned to Port 1. For example, if Port 1 is an output port then handshake is defined as output. Figure 9-8 illustrates the Port 1 lines and the associated handshake lines of Port 3.

Handshake operation is discussed in detail in Section 9.6.


Figure 9-8. Port 1

Figure 9-6. Port 1 I/0 Operation

### 9.4 PORT 2

Port 2 is a general-purpose port. Each of its lines can be independently programmed as input or output via the Port 2 Mode register (Figure 9-9). A bit set to a 1 in P2M configures the corresponding bit in Port 2 as an input, while a bit set to 0 determines an output line.


Figure 9-9. Port 2 I/0 Operation

### 9.4.1 Read/Write Operations

Port 2 is accessed as general-purpose register P2 (\%22). The port is written by specifying P2 as an instruction's destination register. Writing the port causes data to be stored in the port's output register, and reflected externally on any bit configured as an output.

The port is read by specifying P2 as the source register of an instruction. When an output bit is read, data on the external pin is returned. Under normal loading conditions, this is equivalent to reading the output register. However, if a bit of Port 2 is defined as an open-drain output, the data returned is the value forced on the output pin by the external system. This may not be the same as the data in the output register.

Reading input bits of Port 2 also returns data on the external pins. However, inputs under handshake control return data latched into the input register via the input strobe.

### 9.4.2 Handshake Operation

Port 2 can be placed under handshake control by programming the Port 3 Mode register (Figure 9-10). In this configuration, Port 3 lines $\mathrm{P}_{1}$ and ${ }^{P} 3_{6}$ are used as the handshake control lines $\overline{\mathrm{DAV}}_{2}$ and $\mathrm{RDY}_{2}$ for input handshake, or $\mathrm{RDY}_{2}$ and $\overline{\mathrm{DAV}}_{2}$ for output handshake.

## R247 P3N

Port 3 Mode Register
(\% F7; Write Only)

gigure 9-10. Port 3 Handshake Operation

Handshake direction is determined by the configuration (input or output) assigned to bit 7 of Port 2. Only those bits with the same configuration as $\mathrm{P}_{2}{ }_{7}$ will be under handshake control. Figure 9-11 illustrates Port 2's bit lines and the associated handshake lines of Port 3 .


Figure 9-11. Port 2

Port 2 can also by configured to provide opendrain outputs by programming Port 3 Mode register (P3M) bit $D_{0}$ to 0 (Figure 9-12).

Regardless of the bit input/output configuration, Port 2 is always written and read as a byte-wide port.

## R247 P3M

Port 3 Mode Register
(\% F7; Write Only)

### 9.5 PORT 3

Port 3 differs structurally from the other three ports. Port 3 lines are fixed as four input $\left({ }^{2} 3_{0}-P 3_{3}\right)$ and four output $\left(\mathrm{P}_{4}-\mathrm{P} 3_{7}\right)$ and do not have an input and output register for each bit. Instead, all the input lines have one input register, and output lines have an output register. Under software control, the lines can be configured as input or output, special control lines for handshake, or as $1 / 0$ lines for the on-board serial and timer facilities. Figure 9-13 is a block diagram of Port 3.

### 9.5.1 Read/Write Operations

Port 3 is accessed as general-purpose register P3 (\%03). The port is written by specifying P3 as an instruction's destination register. However,

Figure 9-12. Port 2 Open-Drain Outputs

0 PORT 2 PULL.UPS OPEN DRAIN
1 PORT 2 PULL-UPS ACTIVE


Figure 9-13. Port 3 Block Diagram

Port 3 outputs cannot be written if they are used for special functions. When writing to Port 3, data is stored in the output register.

The port is read by specifying $P 3$ as the source register of an instruction. When reading from Port 3, the data returned is both the data on the input pins and in the output register.

### 9.5.2 Special Functions

Special functions for Port 3 are defined by programming the Port 3 Mode register. By writing Os in $D_{2}-D_{6}$, lines $\mathrm{P}_{3}-\mathrm{P}_{7}$ ar configured in input/ output pairs (Figure 9-14). Table 9-1 shows available functions for Port 3. The special functions indicated in the table are discussed in detail in their corresponding sections in this manual.

Port 3 input lines $\mathrm{P}_{3}-\mathrm{P}_{3}$ always function as interrupt requests regardless of the configuration specified in the Port 3 Mode register. Unwanted interrupts must be masked off as described in Chapter 10.

Table 9.1 Port 3 Line Functions

| Function | Line | Signal |
| :---: | :---: | :---: |
| Input | $\mathrm{P3}_{3}-\mathrm{P}_{3}$ | Input |
| Output | $\mathrm{P3}_{4}-\mathrm{P} 3_{7}$ | Output |
| Handshake | $\mathrm{P}_{1}{ }_{1}$ | $\overline{\mathrm{DAV}}_{2} / \mathrm{RDY} 2$ |
| Inputs | $\mathrm{P}_{2}$ | $\overline{\mathrm{DAV}}_{0} / \mathrm{RDY}_{0}$ |
|  | $\mathrm{P}_{3}$ | $\overline{\mathrm{DAV}}_{1} / \mathrm{RDY} 1$ |
| Handshake | $\mathrm{P3}_{4}$ | $\mathrm{RDY} 1 / \overline{\mathrm{DAV}}_{1}$ |
| Outputs | $\mathrm{P}_{5}$ | $\mathrm{RDY}_{0} / \overline{\mathrm{DAV}}_{0}$ |
|  | $\mathrm{P}_{6} 6$ | $\mathrm{RDY}_{2} / \mathrm{DAV}_{2}$ |
| Interrupt | $\mathrm{P}_{0}$ | $\mathrm{IRQ}_{3}$ |
| Requests | $\mathrm{P}_{1}$ | $\mathrm{IRQ}_{2}$ |
|  | $\mathrm{P}_{2}$ | $\mathrm{IRQ}_{0}$ |
|  | $\mathrm{P}_{3}$ | $\mathrm{IRQ}_{1}$ |
| Serial Input | ${ }^{P} 3_{0}$ | SI |
| Output | $\mathrm{P}_{7}$ | SO |
| Counter/Timer | $\mathrm{P} 3_{1}$ | $T_{\text {in }}$ |
| - | $\mathrm{P}_{6} 6$ | $\mathrm{T}_{\text {out }}$ |
| Status | $\mathrm{P}_{4}$ | $\overline{\mathrm{DM}}$ |

R247 P3M
Port 3 Mode Register
(\% F7; Write Only)


Figure 9-14. Port 3 I/0 Operation

### 9.6 PORT HANDSHAKE

When Ports 0, 1, or 2 are configured for handshake operation, a pair of lines from Port 3 is used for handshake controls for each port. The handshake controls are interlocked to properly time asynchronous data transfers between the $Z 8$ and its peripheral. One control line ( $\overline{\mathrm{DAV}}_{n}$ ) functions as a strobe from the sender to indicate to the receiver that data is available. The second control line ( $R D Y_{n}$ ) acknowledges receipt of the sender's data, and indicates when the receiver is ready to accept another data transfer.

In the input mode, data is latched into the port's input register by the first $\overline{\mathrm{DAV}}$ signal, and is protected from being overwritten if additional pulses occur on the $\overline{\mathrm{DAV}}$ line. This overwrite protection is maintained until the port data is read. In the output mode, data written to the port is not protected and can be overwritten by the $Z 8$ during the handshake sequence. To avoid losing data, the software must not overwrite the port until the corresponding interrupt request indicates that the external device has latched the data.

The software can always read Port 3 output and input handshake lines, but cannot write to the output handshake lines.

Following is the recommended setup sequence when configuring a port for handshake operation for the first time after a reset:

- Load P01M or P2M to configure the port for input/output.
- Load P3 to set the Output Handshake bit to a logic 1.
- Load P3M to select the Handshake mode for the port.

Once a data transfer begins, the configuration of the handshake lines should not be changed until handshake is completed.

Figures 9-15 and 9-16 show detailed operation for the handshake sequence.

In applications requiring a strobed signal instead of the interlocked handshake, the 28 can satisfy this requirement as follows:

- In the Strobed Input mode, data can be latched in the port input register using the $\overline{\mathrm{DAV}}$ input. The data transfer rate must allow enough time for the software to read the port before strobing in the next character. The RDY output is ignored.
- In the Strobed Output mode, the RDY input should be tied to the $\overline{\mathrm{DAV}}$ output.


State 1. Port 3 Ready output is High, indicating that the $Z 8$ is ready to accept data.
State 2. The I/O device puts data on the port and then activates the DAV input. This causes the data to be latched into the port input register and generates an interrupt request.
State 3. The Z8 forces the Ready (RDY) output Low, signaling to the I/O device that the data has been latched.
State 4. The I/O device returns the $\overline{\mathrm{DAV}}$ line High in response to RDY going Low.
State 5. The Z8 software must respond to the interrupt request and read the contents of the port in order for the handshake sequence to be completed. The RDY line goes High if and only if the port has not been read and DAV is High. This returns the interface to its initial state.

Figure 9-15. Z8 Input Handshake


State 1. RDY input is High indicating that the I/O device is ready to accept data.
State 2. The Z8 writes to the port register to initiate a data transfer. Writing the port outputs new data and forces DAV Low if and only if RDY is High.
State 3. The I/O device forces RDY Low after latching the data. RDY Low causes an interrupt request to be generated. The Z8 can write new data in response to RDY going Low; however, the data is not output until State 5.
State 4. The $\overline{\overline{D A V}}$ output from the $Z 8$ is driven High in response to RDY going Low.
State 5. After $\overline{\mathrm{DAV}}$ goes High, the I/O device is free to raise RDY High thus returning the interface to its initial state.

Figure 9-16. Z8 Output Handshake

Figures 9-17 and 9-18 illustrate the strobed handshake connections.


Figure 9-17. Input Strobed Handshake using Port 2


Figure 9-18. Output Strobed Handshake using Port 2

### 9.7 I/O PORT RESET CONDITILNS

After a hardware reset, mode registers PO1M, P2M, and P3M are set as shown in Figures 9-19-9-22. Ports 0,1 and 2 are configured for input operation on all bits, except Port 1 in the 28681 and Ports 0 and 1 in the 28682 as shown.

The pull-ups of Port 2 are set for open-drain. If active pull-ups are desired for Port 3 outputs, remember to configure them using P3M (Figure 9-22).

All special $I / 0$ functions of Port 3 are inactive, with $\mathrm{P}_{3}-\mathrm{P}_{3}$ set as inputs and $\mathrm{P}_{4}-\mathrm{P}_{7}$ set as outputs (Figure 9-23).

R248 P01M

## Port 0-1 Mode Register

(\% F8; Write Only)

*ALWAYS EXTENDED TIMING AFTER RESET EXCEPT Z8682

Figure 9-19. z8601/11 Port 0 and 1 Reset

R248 P01M
Port 0-1 Mode Register
(\% F8; Write Only)

*ALWAYS EXTENDED TIMING AFTER RESET EXCEPT Z8682

Figure 9-20. $\mathbf{Z} 8681$ Ports 0 and î Reset

| R248 P01M Port 0-1 Mode Register (\% F8; Write Only) |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 |  |
| $\begin{gathered} \mathrm{PO}_{4}-\mathrm{PO} 0_{7} \mathrm{MODE} \\ \text { OUTPUT }=00 \\ \text { INPUT }=01 \\ \mathrm{~A}_{12}-\mathrm{A}_{15}=1 \mathrm{X} \end{gathered}$ | $\square$ <br> $\square \square$ $\begin{gathered} \mathrm{PO}_{0}-\mathrm{PO}_{3} \text { MODE } \\ 00=\text { OUTPUT } \\ 01=\text { INPUT } \\ 1 X=A_{8}-\mathrm{A}_{11} \end{gathered}$ |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { EXTERNAL MEMORY TIMING } \\ & \text { NORMAL }=0 \\ & \text { EXTENDED }=1 \end{aligned}$ |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { STACK SELECTION } \\ & 0=\text { EXTERNAL } \\ & 1=\text { INTERNAL } \end{aligned}$ |
| , |  |  |  |  |  |  |  |  | $\begin{aligned} & \mathrm{P1}_{0}-\mathrm{P} 1_{7} \mathrm{MODE} \\ & 10=A D_{0}-A D_{7} \end{aligned}$ |

Figure 9-21. 28682 Ports 0 and 1 Reset

## R246 P2M

## Port 2 Mode Register

(\% F6; Write Only)


Figure 9-22. Port 2 Reset

R247 P3M
Port 3 Mode Register
(\% F7; Write Only)


Figure 9-23. Port 3 Reset

## Chapter 10 Interrupts

### 10.1 INTRODUCTION

The $\mathrm{Z8}$ microcomputer allows six different interrupt levels from eight sources: the four Port 3 lines $\mathrm{P3}_{\mathrm{O}}-\mathrm{P} 3_{3}$ make up the external interrupt sources while serial in, serial out, and the two counter/timers make up the internal sources. These interrupts can be masked and their priorities set by using the Interrupt Mask and the Interrupt Priority registers. All six interrupts can be globally disabled by resetting the master Interrupt Enable bit $D_{7}$ in the Interrupt Mask register with a Disable Interrupt (DI) instruction. Interrupts are globally enabled by setting $D_{7}$ with an Enable Interrupt (EI) instruction.

There are three interrupt control registers: the Interrupt Request register (IRQ), the Interrupt Mask. register (IMR), and the Interrupt Priority register (IPR). Figure $10-1$ shows addresses and identifiers for the interrupt control registers. Figure $10-2$ is a block diagram showing the Interrupt Mask and Interrupt Priority logic.

The $Z 8$ family supports both vectored and polled interrupt handling. Details on vectored and polled interrupts can be found in Sections 10.6 and 10.7.


Figure 10-1. Interrupt Control Registers

### 10.2 INTERRUPT SOURCES

Table 10-1 presents the interrupt types, sources, and vectors available in the $Z 8$ family of processors.

### 10.2.1 External Interrupt Sources

External sources involve interrupts request lines $I R Q_{0}-I R Q_{3} . \quad I R Q_{0}, I R Q_{1}$, and $I R Q_{2}$ are always generated by a negative edge signal on the corresponding Port 3 pin $\left(\mathrm{P3}_{2}, \mathrm{P3}_{3}, \mathrm{P3}_{1}\right.$ correspond to $I R Q_{0}, I R Q_{1}$, and $I R Q_{2}$, respectively). Figure 10-3 is a block diagram for interrupt sources $I R Q_{0}$, $I R Q_{1}$, and $I R Q_{2}$.

When the Port 3 pin $\left(P 3_{1}, P 3_{2}\right.$, or $\left.\mathrm{P3}_{3}\right)$ goes Low, the first flip-flop is set. The next two flipflops synchronize the request to the internal clock and delay it by four external clock periods. The output of the last flip-flop (IRQ ${ }_{D}$, $I R Q_{1}$, or $I R Q_{3}$ ) goes to the corresponding Interrupt Request register.


Figure 10-2. Interrupt Block Diagram

Table 10-1.
Interrupt Types, Sources, and Vectors

| Name | Source | Vector <br> Location | Comments |
| :---: | :---: | :---: | :---: |
| ${ }^{1 R Q} 0_{0}$ | $\overline{\mathrm{DAV}}_{0}, \mathrm{IRQ}_{0}$ | 0,1 | External ( $\mathrm{P}_{2}$ ), Edge Triggered |
| $\mathrm{IRQ}_{1}$ | $\overline{\mathrm{DAV}}_{1}, \mathrm{IRQ}_{1}$ | 2,3 | External ( $\mathrm{P}_{3}$ ), 誩 Edge Triggered |
| $\mathrm{IRQ}_{2}$ | $\left.\overline{\mathrm{DAV}}_{2}, \mathrm{IRQ}\right)_{2},{ }^{\text {IN }}$ | 4,5 | External ( $\mathrm{P}_{1}$ ) , 妆 Edge Triggered |
| $\mathrm{IRQ}_{3}$ | $\mathrm{IRQ}_{3}$ | 6,7 | External ( $\mathrm{P3}_{0}$ ), $\downarrow$ Edge Triggered |
|  | Serial In | 6,7 | Internal |
| $\mathrm{IRQ}_{4}$ | $\mathrm{r}_{0}$ | 8,9 | Internal |
|  | Serial Out | 8,9 | Internal |
| $\mathrm{IRQ}_{5}$ | $\mathrm{T}_{1}$ | 10,11 | Internal |

$I^{\prime} Q_{3}$ can be generated from an external source only if Serial In is not enabled; otherwise, its source is internal. The external request is generated by
a negative edge signal on ${ }^{P} 3_{0}$ as shown in Figure 10-4. Again, the external request is synchronized and delayed before reaching IRQ.


Figure 10-3. Interrupt Sources IRQ $_{0}-$ IRO $_{2}$ Block Diagram


Figure 10-4. Interrupt Source IRQ $_{3}$ Block Diagran

### 10.2.2 Internal Interrupt Sources

Internal sources involve interrupt requests $I^{2} Q_{3}-I R Q_{5}$. If Serial In is enabled, $I R Q_{3}$ generates an interrupt request whenever the receiver assembles a complete byte. Interrupt level $\mathrm{IRQ}_{4}$ has two mutually exclusive sources, Counter/Timer $0\left(T_{0}\right)$ and the Serial Dut transmitter. If Serial Out is enabled, an interrupt request is generated when the transmit buffer is empty. If $\mathrm{T}_{0}$ is enabled, an interrupt request is generated at $\mathrm{T}_{0}$ end-of-count. $\mathrm{IRQ}_{5}$ generates an interrupt request. at Counter/Timer 1 's ( $T_{1}$ ) end-of-count.

For more details on the internal interrupt sources, refer to the chapters deseribing serial I/O and the counter/timers.

### 10.3 INTERRUPT REQUEST (IRQ) REGISTER LOGIC AND IIMING

Figure 10-5 shows the logic diagram for the Interrupt Request register. The leading edge of the request will set the first flip-flop, which will remain set until interrupt requests are sampled.

Requests are sampled internally during the last. clock cycle before an opsode fetch (Figure 10-6). External requests are sampled two internal clocks earlier, due to the synchronizing flip-flops shown in Figures $10-3$ and 10-4.

At sample time the request is transferred to the second flip-flop in Figure 10-5, which drives the interrupt mask and priority logic. When an interrupt cycle occurs, this flip-flop will be reset only for the highest priority level that is enabled.

The user has direct access to the second flip-flop by reading and writing the IRQ register. IRQ is read by specifying it as the source register of an instruction and written by specifying it as the destination register.

### 10.4 INTERRUPT INITIALIZATION

After reset, all interrupts are disabled and must be initialized before vectored or polled interrupt processing can begin. The Interrupt Priority register (IPR), Interrupt Mask register (IMR) and Interrupt Request register (IRQ) must be initialized, in that order, to start the interrupt process. However, IPR need not be initialized for polled processing.


Figure 10-5. IRQ Register Logic


Figure 10-6. Interrupt Request Timing

### 10.4.1 Interrupt Priority Register (IPR) Initialization

IPR (Figure 10-7) is a write-only register that sets priorities for the six levels of vectored interrupts in order to resolve simultaneous interrupt requests. (There are 48 sequence possibilities for interrupts.) The six interrupt levels $I R Q_{0}-I R Q_{5}$ are divided into three groups of two interrupt requests each. One group contains
$\mathrm{IRQ}_{3}\left(\mathrm{SI} / \mathrm{P}_{3}\right)$ and $\mathrm{IRQ}_{5}\left(\mathrm{~T}_{1}\right)$, another group contains $I R Q_{0}\left(P 3_{2}\right)$ and $I R Q_{2}\left(P 3_{1}\right)$, and the third group contains $\mathrm{IRQ}_{1}\left(\mathrm{~PB}_{3}\right)$ and $\mathrm{IRQ}_{4}\left(\mathrm{SO} / \mathrm{T}_{0}\right)$.

Priorities can be set both within and between groups as shown in Table $10-2$. Bits $D_{1}, D_{2}$, and $D_{5}$ define the priority of the individual members within the three groups. Bits $D_{0}, D_{3}$, and $D_{4}$ are encoded to define six priority orders between the three groups. Bits $D_{6}$ and $D_{7}$ are not used.

## R249 IPR

## Interrupt Priority Register

(\% F9; Write Only)


Figure 10-7. Interrupt Priority Register

Table 10-2. Interrupt Priority

| Group | Bit | Priórity |  |
| :---: | :---: | :---: | :---: |
|  |  | Highest | Lowest |
| C | $\mathrm{D}_{1}=0$ | IRQ4 | $\mathrm{IRQ}_{4}$ |
|  | 1 | $\mathrm{IRQ}_{4}$ | $\mathrm{IRQ}_{1}$ |
| B | $\mathrm{D}_{2}=0$ | $\mathrm{IRQ}_{2}$ | $\mathrm{IRQ}_{0}$ |
|  | 1 | $\mathrm{IRQ}_{0}$ | $\mathrm{IRQ}_{2}$ |
| A | $D_{5}=0$ | $\mathrm{IRQ}_{5}$ | $\mathrm{IRQ}_{3}$ |
|  | 1 | $\mathrm{IRQ}_{3}$ | $\mathrm{IRQ}_{5}$ |


| Bit Pattern | Group Priority <br> Highest $\rightarrow->$ Lowest |  |  |
| :---: | :---: | :---: | :---: |
| $\mathrm{D}_{4}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{0}$ |  |
| 0 | 0 | 0 |  |
| 0 | 0 | 1 | NOT USED |
| 0 | 1 | 0 | C A B |
| 0 | 1 | 1 | A C B |
| 1 | 0 | 0 | B C A |
| 1 | 0 | 1 | C B A |
| 1 | 1 | 0 | B A C |
| 1 | 1 | 1 | NOT USED |

### 10.4.2 Interrupt Mask Register (IMR) Initialization

IMR (Figure 10-8) individually or globally enables or disables the six interrupt requests. When bits $D_{0}-D_{5}$ are set to 1 , the corresponding interrupt requests are enabled. $D_{7}$ is the master enable and must be set before any of the individual interrupt requests can be recognized. Resetting $D_{7}$ globally disables all of the interrupt requests. $D_{7}$ is set and reset by the EI and DI instructions. It is automatically reset during an interrupt machine cycle and set following the execution of an Interrupt Return (IRET) instruction.

## NDTE

$D_{7}$ must be reset by the DI instruction before the contents of the Interrupt Mask register or the Interrupt Priority register are changed except:

- Immediately after a hardware reset, or
- Immediately after executing an interrupt cycle and before $\mathrm{IMR}_{7}$ has been set by any instruction.


### 10.4.3 Interrupt Request (IRQ) Register Initialization

IRQ (Figure 10-9) is a read/write register that stores the interrupt requests for both vectored and polled interrupts. When an interrupt is made on any of the six levels, the corresponding bit position in the register is set to 1. Bits $D_{0}-D_{5}$ are assigned to interrupt requests $I R Q_{0}-I R Q_{5}$, respectively.

R251 IMR
Interrupt Mask Register
(\% FB; Read/Write)


Figure 10-8. Interrupt Mask Register

IRQ is held in a Reset state until an EI instruction is executed. For polled processing, IRQ must still be initialized by an EI instruction, but IMR should first be cleared to 0 to individually inhibit all interrupt requests while interrupts are globally enabled:

| CLR | IMR |
| :--- | :--- |
| EI |  |
| DI |  |

### 10.5 IRQ SOFTWARE INTERRUPT GENERATION

IRQ can be used to generate software interrupts by specifying IRQ as the destination of any instruction referencing the register file. These Software Interrupts (SWI) are controlled in the same manner as hardware-generated requests, i.e., the IPR and the IMR control the priority and enabling of each SWI level.

To generate an SWI, the desired request bit in the IRQ is set as follows:

OR IRQ, \#IRQLVL
where the immediate data, IRQLVL, has a 1 in the bit position corresponding to the level of the SWI desired. For example, if an SWI on level 5 is desired, IRQLVL would have a 1 in the bit 5 position:

## OR IRQ, \#\%200100000

where the immediate data is preceded by \%2 to indicate a binary constant. With this instruction, if the interrupt system is globally enabled, level 5 is enabled, and there are no higher priority pending requests, control is transferred to the service routine pointed to by the level 5 vector.


Figure 10-9. Interrupt Request Register


Figure 10-10. Effect of Interrupt on Stack


Figure 10-11. Interrupt Vectoring

### 10.6 VECTORED PROCESSING

Each 28 interrupt level has its own vector. When an interrupt occurs, control passes to the service routine pointed to by the interrupt's location in program memory. The sequence of events for vectored interrupts is as follows:

- PUSH PC lower byte on stack
- PUSH PC upper byte on stack
- PUSH FLAGS on stack
- Fetch upper byte of vector
- Fetch lower byte of vector
- Branch to service routine specified by vector

Figures 10-10 and 10-11 show the vectored interrupt operation.

### 10.6.1 Vectored Interrupt Cycle Timing

Interrupt cycle timing for all $\mathrm{Z8}$ devices except the 28681 is diagrammed in Figure 10-12. Timing for the 28681 ROMless device is different and is shown in Figure 10-13.

### 10.6.2 Nesting of Vectored Interrupts

Nesting of vectored interrupts allows higher priority requests to interrupt a lower priority request. To initiate vectored interrupt nesting, do the following during the interrupt service routine:

- Push the old IMR on the stack.
- Load IMR with a new mask to disable lower priority interrupts.
- Execute EI instruction.
- Proceed with interrupt processing.
- After processing is complete, execute DI instruction.
- Restore the IMR to its original value by returning the previous mask from the stack.
- Execute IRET.

Depending on the application, some simplification of the above procedure may be possible.

### 10.7 POLLED PROCESSING

Polled interrupt processing is supported by masking off the IRQ levels to be polled. This is accomplished by clearing the corresponding bit in the IMR to 0.

To initiate polled processing, check the bits of interest in the IRQ using the Test Under Mask (TM) instruction. If the bit is set, call or branch to the service routine. The service routine services the request, resets its Request bit in the IRQ, and branches or returns back to the main program. An example of a polling routine is as follows:

| TM IRQ,\#MASK | ! Test for request | ! |
| :--- | :--- | :--- |
| JR Z NEXT | ! If no request go to NEXT |  |
| CALL SERVICE | ! If request is there |  |
|  | ! then service it |  |

## NEXT:

- 

SERVICE:
!Process Request $!$
-
-
-
AND IRQ,\#MASK_ !Clear Request bit $!$ RET !Return to next !

In this example, if $\mathrm{IRQ}_{2}$ is being polled, MASK will be \%200000100 (in binary) and MASK_ will be \%211111011. ,

### 10.8 RESEI CONDITIONS

During a reset, all bits in IPR are undefined.

In IMR, bit $D_{7}$ is 0 and bits $D_{0}-D_{5}$ are undefined. Bit $D_{6}$ is not implemented, though reading this bit returns 0 .

IRQ bits $D_{0}-D_{5}$ are held at 0 until an EI instruction is executed. Bits $D_{6}$ and $D_{7}$ are not implemented, but reading these bits returns 0 .

Figure 10-12. ROM Z8 Interrupt Timing (shrink parts)


Figure 10-13. 28681 ROMless $Z 8$ Interrupt Tiging

## Chapter 11

 Counter/Timers
### 11.1 INTRODUCTION

The 28 provides two 8-bit counter/timers, $T_{0}$ and $\Gamma_{1}$, each driven by its own 6-bit prescaler, PRE $_{0}$ and $\mathrm{PRE}_{1}$. Both counter/timers are independent of the processor instruction sequence, which relieves software from time-critical operations such as interval timing or event counting.

Each counter/timer operates in either Single-Pass or Continuous mode. At the end-of-count, counting either stops or the initial value is reloaded and counting continues. Under software control, new values are loaded immediately or when the end-ofcount is reached. Software also controls counting mode, how a counter/timer is started or stopped, and its use of $I / O$ lines. Both the counter and prescaler registers can be altered while the counter/timer is running.


Figure 11-1. Counter/Timer Block Diagram

Counter/timers 0 and 1 are driven by a timer clock generated by dividing the internal clock by four. The divide-by-four stage, the 6-bit prescaler, and the 8 -bit counter/timer form a synchronous 16 -bit divide chain. Counter/timer 1 can also be driven by an external input ( $\mathrm{T}_{\mathrm{IN}}$ ) via Port 3 line $\mathrm{P}_{1}$. Port 3 line $P 3_{6}$ can serve as a timer output ( $T_{\text {OUT }}$ ) through which $T_{0}, T_{1}$, or the internal clock can be output. The timer output will toggle at the end-of-count. Figure $11-1$ is a block diagram of the counter/timers.

The counter/timer, prescaler, and associated mode registers are mapped into the register file as shown in Figure 11-2. This allows the software to treat the counter/timers as general-purpose registers, and eliminates the need for special instructions.

### 11.2 PRESCALERS AND COUNTER/TIf正RS

The prescalers, $\mathrm{PRE}_{0}$ (\%F5) and $\mathrm{PRE}_{1}$ (\%F3), each consist of an 8-bit register and a 6-bit down-counter as shown in Figure 11-1. The prescaler registers are write-only registers. Reading the prescalers returns the value \%FF. Figures $11-3$ and $11-4$ show the prescaler registers.

The six most significant bits $\left(\mathrm{D}_{2}-\mathrm{D}_{7}\right)$ of $\mathrm{PRE}_{0}$ or $\mathrm{PRE}_{1}$ hold the prescalers count modulo, a value from 1 to 64 decimal. The prescaler registers also contain control bits that specify $T_{0}$ and $T_{1}$ counting modes. These bits also indicate whether the clock source for $T_{1}$ is internal or external. These control bits will be discussed in detail throughout this chapter.

The counter/timers, $\mathrm{T}_{0}(\% \mathrm{~F} 4)$ and $\mathrm{T} 1\left(\% \mathrm{~F}_{2}\right)$, each consist of an 8-bit down-counter, a write-only

register which holds the initial count value, and a read-only register which holds the current count value (Figure 11-1). The initial value can range from 1 to 256 decimal ( $\% 01, \% 02, \ldots, \% 00$ ). Figure 11-5 illustrates the counter/timer registers.


Figure 11-3. Prescaler 0 Register


Figure 11-4. Prescaler 1 Register

## R242 T1

Counter/Timer 1 Register
(\% F2; Read/Write)
R244 T0
Counter/Timer 0 Register
(\% F4; Read/Write)

| $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

INITIAL VALUE WHEN WRITTEN
(RANGE 1-256 DECIMAL, 01.00 HEX) CURRENT VALUE WHEN READ

### 11.3 COUNTER/TIMER OPERATION

Under software control, counter/timers are started and stopped via the Timer Mode register (\%F1) bits $D_{0}-D_{3}$ (Figure 11-6). Each counter/timer is associated with a Load bit and an Enable Count bit.

### 11.3.1 Load and Enable Count Bits

Setting the Load bit ( $D_{0}$ to 1 for $T_{0}$ and $D_{2}$ to 1 for $T_{1}$ ) transfers the initial value in the prescaler and the counter/timer registers into their respective down-counters. The next internal clock resets bits $D_{0}$ and $D_{2}$ to 0 , readying the Load bit for the next load operation. The initial values may be loaded into the down-counters at any time. If the counter/timer is running, it continues to do so and starts the count over with the initial value. Therefore, the Load bit actually functions as a software re-trigger.

The counter/timers remain at rest as long as the Enable Count bits $D_{1}$ and $D_{3}$ are both 0 . To enable counting, the Enable Count bit ( $\mathrm{D}_{1}$ for $\mathrm{T}_{0}$ and $\mathrm{D}_{3}$ for $T_{1}$ ) must be set to 1. Counting actually starts when the Enable Count bit is written by an instruction. The first decrement occurs four internal clock periods after the Enable Count bit has been set.

The Load and Enable Count bits can be set at the same time. For example, using the instruction $O R$ TMR \#\%O3 sets both $D_{0}$ and $D_{1}$ of TMR to 1. This loads the initial values of $\mathrm{PRE}_{0}$ and $\mathrm{T}_{0}$ into their respective counters and starts the count after the M2T2 machine state after the operand is fetched (Figure 11-7).

### 11.3.2 Prescaler Operations

During counting, the programmed clock source drives the prescaler 6-bit counter. The counter is counted down from the value specified by bits $D_{2}-D_{7}$ of the corresponding prescaler register, $\mathrm{PRE}_{0}$ or $\mathrm{PRE}_{1}$ (Figure 11-8). When the prescaler counter reaches its end-of-count, the initial value is reloaded and counting continues. The prescaler never actually reaches 0 . For example, if the prescaler is set to divide by 3 , the count sequence is:

$$
3-2-1-3-2-1-3-2 \ldots .
$$

Each time the prescaler reaches its end-of-count a carry is generated, which allows the counter/timer to decrement by one on the next timer clock input. When the counter/timer and the prescaler
both reach their end-of-count, an interrupt request is generated -- $\mathrm{IRQ}_{4}$ for $\mathrm{T}_{0}$ and $I R Q_{5}$ for $T_{1}$. Depending on the counting mode selected, the counter/timer will either come to rest with its value at \% 00 (Single-Pass mode) or the initial value will be automatically reloaded and counting will continue (Continuous mode).

## R241 TMR

Timer Mode Register
(\% F1; Read/Write)


Figure 11-6. Timer Mode Register


Figure 11-7. Starting The Count


Figure 11-8. Counting Modes

The counting modes are controlled by bit $D_{0}$ of $\mathrm{PRE}_{0}$ and $\mathrm{PRE}_{1}$, with $\mathrm{D}_{0}$ cleared to 0 for Single-pass counting mode or set to 1 for Continuous mode.

The counter/timers can be stopped at any time by setting the Enable Count bit to 0 , and restarted by setting it back to 1 . The counter/timer will continue its count value at the time it was stopped. The current value in the counter/timer ( $T_{0}$ or $T_{1}$ ) can be read at any time without affecting the counting operation.

New initial values can be written to the prescaler or the counter/timer registers at any time. These values will be transferred to their respective down-counters on the next load operation. If the counter/timer mode is Continuous, the next load occurs on the timer clock following an end-of-count. New initial values should be written before the desired load operation, since the prescalers always effectively operate in Continuous count mode.

The time interval (i) until end-of-count, is given by the equation

$$
i=t \times p \times v
$$

in which $t$ is 8 divided by XTAL frequency, $p$ is the prescaler value ( $1-64$ ), and $v$ is the counter/timer value (1 - 256). It should be apparent that the prescaler and counter/timer are true divide-by-n counters.

## $11.4 T_{\text {OUT }}$ MODES

The Timer Mode register TMR (\%F1) (Figure 11-10) is used in conjunction with the Port 3 Mode
register $\operatorname{P3M}$ (\%F7) (Figure 11-9) to configure P3 ${ }_{6}$ for TOUT operation. In order for TOUT to function, $\mathrm{P}_{6}$ must be defined as an output line by setting P3M bit $D_{5}$ to 0 . Output is controlled by one of the counter/timers ( $T_{0}$ or $T_{1}$ ) or the internal clock.

The counter/timer to be output is selected by TMR bits $D_{7}$ and $D_{6} . \quad T_{0}$ is selected to drive the $T_{\text {OUT }}$ line by setting. $D_{7}$ to 0 and $D_{6}$ to 1 . Likewise, $T 1$ is selected by setting $D_{7}$ and $D_{6}$ to 1 and O respectively. The counter/timer $\mathrm{T}_{\text {OUT }}$ mode is turned off by setting TMR bits $D_{7}$ and $D_{6}$ both to 0 , freeing $\mathrm{P}_{6}$ to be a data output line.

TOUT is initialized to a logic 1 whenever the TMR Load bit ( $D_{0}$ for $T_{0}$ or $D_{2}$ for $T_{1}$ ) is set to 1 .

R247 P3M
Port 3 Mode Register
(\% F7; Write Only)


Figure 11-9.
Port 3 Mode Register $\mathbf{T}_{\text {OUt }}$ Operation

## R241 TMR

Timer Mode Register
(\% F1; Read/Write)


Figure 11-10. Timer Mode Register TOUT Operation


Figure 11-11. Counter/Timers Output Via $\mathbf{T}_{\text {OUT }}$


Figure 11-12. Internal Clock Output Via TOUT

At end-of-count, the interrupt request line ( $\mathrm{IRQ}_{4}$ or $I R_{5}$ ), clocks a toggle flip-flop. The output of this flip-flop drives the $\mathrm{T}_{0 U T}$ line, $\mathrm{P}_{6}$. In all cases, when the selected counter/timer reaches its end-of-count, $T_{\text {OUT }}$ toggles to its opposite state (Figure 11-11). If, for example, the counter/timer is in Continuous counting mode, TOUT will have a $50 \%$ duty cycle output. This duty cycle can easily be controlled by varying the initial values after each end-of-count.

The internal clock can be selected as output instead of $T_{0}$ or $T_{1}$ by setting TMR bits $D_{7}$ and $D_{6}$ both to 1. The internal clock (XTAL frequency/2) is then directly output on $\mathrm{P}_{6}$ (Figure 11-12).

While programmed as $\mathrm{T}_{0 U T},{ }^{\mathrm{P} 3_{6} \text { cannot be modified }}$ by a write to port register P3. However, the Z8 software can examine ${ }^{P} 3_{6}$ 's current output by reading the port register.

### 11.5 TIN MODES

The Timer Mode register TMR (\%F1) (Figure 11-13) is used in conjunction with the Prescaler register $\mathrm{PRE}_{1}$ (\%F3) (Figure 11-14) to configure $\mathrm{P} 3_{1}$ as $\Gamma_{I N} \cdot T_{I N}$ is used in conjunction with $T_{1}$ in one of four modes:

- External clock input
- Gated internal clock
- Triggered internal clock
- Retriggerable internal clock


## R241 TMR

 Timer Mode Register(\% F1; Read/Write)


Figure 11-13. Timer Mode Register $\mathbf{T}_{\text {IN }}$ Operation

R243 PRE1
Prescaler 1 Register
(\% F3; Write Only)


CLOCK SOURCE
$1=T_{1}$ INTERNAL
$0=T_{1} \operatorname{EXTERNAL}\left(\mathrm{~T}_{\mathrm{N}}\right)$

Figure 11-14. Prescaler $1 \mathrm{~T}_{\text {IN }}$ Operation

The counter/timer clock source must be configured for external by setting $\mathrm{PRE}_{1}$ bit $\mathrm{D}_{2}$ to 0 . The Timer Mode register bits $D_{5}$ and $D_{4}$ can then be used to select the desired $\mathrm{T}_{\mathrm{IN}}$ operation.

For $\mathrm{r}_{1}$ to start counting as a result of a $\mathrm{T}_{\mathrm{IN}}$ input, the Enable Count bit $D_{3}$ in TMR must be set to 1. When using $T_{\text {IN }}$ as an external clock or a gate input, the initial values must be loaded into the down-counters by setting the Load bit $D_{2}$ in TMR to a 1 before counting begins. In the descriptions of $\mathrm{T}_{\text {IN }}$ that follow, it is assumed that the programmer has performed these operations. Initial values are automatically loaded in Trigger and Retrigger modes so software loading is unnecessary.

It is suggested that $P 3_{1}$ be configured as an input line by setting P3M bit $D_{5}$ to 0 although $T_{I N}$ is still functional if $\mathrm{P} 3_{1}$ is configured as a handshake input.

Each High-to-Low transition on $T_{\text {IN }}$ generates interrupt request $I R Q_{2}$, regardless of the selected $\mathrm{T}_{\text {IN }}$ mode or the enabled/disabled state of $\mathrm{T}_{1}$. $I^{2} Q_{2}$ must therefore be masked or enabled according to the needs of the application.

### 11.5.1 External Clock Input Mode

The $\mathrm{T}_{\text {IN }}$ External Clock Input mode (TMR bits $\mathrm{D}_{5}$ and $D_{4}$ both set to 0 ) supports counting of external events, where an event is considered to be a High-to-Low transition on $\mathrm{T}_{\text {IN }}$ (Figure 11-15). occurrence (Single-Pass mode) or on every nth occurrence (Continuous mode) of that event.

### 11.5.2 Gated Internal Clock Mode

The $\mathrm{T}_{\text {IN }}$ Gated Internal Clock mode (TMR bits $\mathrm{D}_{5}$ and $D_{4}$ set to 0 and 1 respectively) measures the duration of an external event. In this mode, the $T_{1}$ prescaler is driven by the internal timer clock, gated by a High level on TIN (Figure 11-16). $T_{1}$ counts while $T_{I N}$ is High and stops counting while $T_{I N}$ is Low. Interrupt request $I R Q_{2}$ is generated on the High-to-Low transition of $T_{I N}$, signaling the end of the gate input. Interrupt request $I R Q_{5}$ is generated if $T_{1}$ reaches its end-of-count.


Figure 11-15. External Clock Input Hode


Figure 11-16. Gated Clock Input Mode


Figure 11-17. Triggered Clock Mode


Figure 11-18. Cascaded Counter/Timers

### 11.5.3 Triggered Input Mode

The $T_{\text {IN }}$ Triggered Input mode (TMR bits $D_{5}$ and $D_{4}$ set to 1 and 0 respectively) causes $T_{1}$ to start counting as the result of an external event (Figure 11-17). $T_{1}$ is then loaded and clocked by the internal timer clock following the first High-to-Low transition on the $\mathrm{T}_{\text {IN }}$ input. Subsequent $T_{\text {IN }}$ transitions do not affect $T_{1}$. In the Sin-gle-Pass mode, the Enable bit is reset whenever $T_{1}$ reaches its end-of-count. Further $T_{\text {IN }}$ transitions will have no effect on $T_{1}$ until software sets the Enable Count bit again. In Continuous mode, once $\mathrm{T}_{1}$ is triggered counting continues until software resets the Enable Count bit. Interrupt request $I R Q_{5}$ is generated when $T_{1}$ reaches its end-of-count.

### 11.5.4 Retriggerable Input Mode

The $\mathrm{T}_{\text {IN }}$ Retriggerable Input mode (TMR bits $\mathrm{D}_{5}$ and $D_{4}$ both set to 1) causes $T_{1}$ to load and start counting on every occurrence of a High-to-Low transition on $T_{\text {IN }}$ (Figure 11-17). Interrupt request $\quad I R Q_{5}$ will be generated if the programmed time interval (determined by $T_{1}$ prescaler and counter/timer register initial values) has elapsed since the last High-to-Lọw transition on TIN. In Single-Pass mode, the end-of-count resets the Enable Count bit. Subsequent $T_{\text {IN }}$ transitions will not cause $T_{1}$ to load and start counting until software sets the Enable Count bit again. In Continuous mode, counting continues once $T_{1}$ is triggered until software resets the Enable Count bit. When enabled, each High-to-Low $T_{\text {IN }}$ transition causes $T_{1}$ to reload and restart counting. Interrupt request $I R Q_{5}$ is generated on every end-ofcount.

### 11.6 CASCADING COUNTER/TIMERS

For some applications, it may be necessary to measure a time interval greater than a single counter/timer can measure. In this case, ${ }^{T}$ IN and $T_{\text {OUT }}$ can be used to cascade $T_{0}$ and $T_{1}$ as a single unit (Figure 11-18). $T_{0}$ should be configured to operate in Continuous mode and to drive TOUT. TIN should be configured as an external clock input to $T_{1}$ and wired back to $T_{\text {OUT }}$. On every other $T_{0}$ end-of-count, $T_{O U T}$ undergoes a High-to-Low transition which causes $T_{1}$ to count. $T_{1}$ can operate in either Single-Pass or Continuous mode. Each time $T_{1}$ 's end-of-count is reached, interrupt request $I R Q_{5}$ is generated. Interrupt requests $I R Q_{2}$ ( $T_{I N}$ High-to-Low transitions) and
$\mathrm{IRQ}_{4}$ ( $\mathrm{T}_{0}$ end-of-count) are also generated but are most likely of no importance in this configuration and should be disabled.

### 11.7 RESET CONDITIONS

After a hardware reset, the counter/timers are disabled and the contents of both the counter/ timer registers and the prescaler modulos are undefined. However, the counting modes are configured for Single-Pass and $T_{1}$ 's clock source is set for external. $T_{I N}$ is set for External Clock mode, and the TOUT mode is off. Figures 11-19 through 11-22 show the binary reset values of the Prescaler, Counter/Timer, and Timer Mode registers.

## R242 T1

Counter/Timer 1 Register
(\% F2; Read/Write)
R244 TO

## Counter/Timer 0 Register

(\% F4; Read/Write)


Figure 11-19. Caunter/Timer Reset


Figure 11-20. Prescaler 1 Register Reset

## R245 PRE0

## Prescaler 0 Register

(\% F5; Write Only)


Figure 11-21. Prescaler 0 Reset

## R241 TMR

Timer Mode Register
(\% F1; Read/Write)

| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

INTERNAL CLOCT $T_{1}$ OUT $=10$ K OUT $=11$
Tin MODES EXTERNAL CLOCK INPUT = 00 GATE INPUT $=01$
TRIGGER $\operatorname{INPUT}=10$ (NON-RETRIGGERABLE)

TRIGGER INPUT $=11$
(RETRIGGERABLE)

Figure 11-22. Timer Mode Register Reset

## Chapter 12 <br> Serial $1 /(0$

### 12.1 INTRODUCTION

The $Z 8$ microcomputer contains an on-board full-duplex receiver/transmitter for asynchronous data communications. The receiver/transmitter consists of a Serial I/O register SIO (\%F1) and its associated control logic (Figure 12-1). The SIO is actually two registers--the receiver buffer and the transmitter buffer--which are used in conjunction with counter/timer $\mathrm{T}_{0}$ and Port $3 \mathrm{I} / 0$ lines $\mathrm{P}_{3}$ (input) and P 37 (output). Counter/timer $\Gamma_{0}$ provides the clock input for control of the data rates.

Configuration of the serial $I / 0$ is controlled by the Port 3 Mode register, P3M. The $Z 8$ always transmits 8 bits between the start and stop bits; that is, 8 data bits or 7 data bits and 1 parity bit. Odd parity generation and detection is supported.

The Serial $1 / 0$ register and its associated Mode Control registers are mapped into the register file as shown in Figure 12-2. This organization
allows the software to access the serial $1 / 0$ as general-purpose registers, eliminating the need for special instructions.

### 12.2 BIT RATE GENERATION

When Port 3 Mode register bit $D_{6}$ is set to 1 , the serial $I / 0$ is enabled and $T_{0}$ automatically becomes the bit rate generator (Figure 12-3). $T_{0}$ 's end-of-count signal no longer generates interrupt request $\mathrm{IRQ}_{4}$; instead, the signal is used as the input to the divide-by-16 counters (one each for the receiver and the transmitter) which clock the data stream.

The divide chain that generates the bit rate is shown in Figure 12-4. The bit rate is given by the following equation:

$$
\text { bit rate }=X T A L \text { frequency } /(2 \times 4 \times p \times t \times 16)
$$

where $p$ and $t$ are the initial values in the Prescaler and Counter/Timer registers, respectively.


Figure 12-1. Serial I/O Block Diagram

The final divide-by-16 is required since $T_{0}$ runs at 16 times the bit rate in order to synchronize on the incoming data.

To configure the $Z 8$ for a specific bit rate, appropriate values as determined by the above equation must be loaded into registers PRE $_{0}$ (\%F5) and $\mathrm{T}_{0}$ (\%F4). $\mathrm{PRE}_{0}$ also controls the counting mode for $T_{0}$ and should therefore be set to the Continuous mode ( $D_{1}$ set to 1 ).

For example, given an input clock frequency (fXTAL) of 11.9808 MHz and a selected bit rate of 1200 bits per second, the equation is satisfied by $p=39$ and $t=2$. Counter/timer $T_{0}$ should be set to $\%$. With $T_{0}$ in Continuous mode, the value of PRE $0_{0}$ becomes \%9D (Figure 12-5).

Table 12-1 lists several commonly used bit rates and the values of $\operatorname{fXTAL}, \mathrm{p}$, and $t$ required to derive them. This list is presented for convenience and is not intended to be exhaustive.

The bit rate generator is started by setting the Timer Mode register TMR (\%F1) bits $D_{1}$ and $D_{0}$ both to 1 (Figure 12-6). This transfers the contents of the Prescaler and Counter/Timer registers to their corresponding down-counters. In addition, counting is enabled so that serial I/O operations begin.


Figure 12-2. Serial I/O Register Map

## R247 P3M <br> Port 3 Mode Register

(\% F7; Write Only)


Figure 12-3. Port 3 Mode Register and Bit Rate Generation


Figure 12-4. Bit Rate Divide Chain

Table 12-1. Bit Rate

| Bit <br> Rate | 7,3728 |  | 7,9872 | 9,8304 | 11,0592 | 11,6736 | 11,9808 | 12,2880 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | p | t |  | p t | p t | p t | P t | P | t |
| 19200 | 3 | 1 | -- -- | 4.1 | - | -- -- | -- -- | 5 | 1 |
| 9600 | 3 | 2 | -- -- | 42 | 91 | -- -- | -- -- | 5 | 2 |
| 4800 | 3 | 4 | 131 | 4 | 92 | 191 | -- -- | 5 | 4 |
| 2400 | 3 | 8 | 132 | 48 | 94 | 192 | 391 | 5 | 8 |
| 1200 | 3 | 16 | 134 | 4.16 | 98 | 194 | $39 \quad 2$ | 5 | 16 |
| 600 | 3 | 32 | 138 | 432 | 916 | 198 | 394 | 5 | 32 |
| 300 | 3 | 64 | 1316 | 464 | $9 \quad 32$ | 1916 | 398 |  | 64 |
| 150 | 3 | 128 | 13.32 | 4128 | 964 | 1932 | 3916 |  |  |
| 110 | 3 | 175 | 3189 | 4. 175 | $5 \quad 157$ | 4207 | $17 \quad 50$ |  | 109 |

## R245 PRE0 <br> Prescaler 0 Register <br> (\% F5; Write Only)



Figure 12-5. Prescaler 0 Register and Bit Rate Generation

R241 TMR
Timer Mode Register
(\% F1; Read/Write)

$0=$ NO FUNCTION
$1=$ LOAD To
$0=$ DISABLE $T_{0}$ COUNT
$1=$ ENABLETO COUNT

Figure 12-6. Timer Mode Register and Bit Rate Generation

### 12.3 RECEIVER OPERATION

The receiver consists of a receiver buffer (SIO [\%FO]), a serial-in, parallel-out Shift register, parity checking, and data synchronizing logic. The receiver block diagram is shown as part of Figure 12-1.

### 12.3.1 Receiver Shift Register

After a hardware reset 'or after a character has been received, the Receiver Shift register is initialized to all 1 s and the shift clock is stopped. Serial data, input through Port 3 pin $\mathrm{P}^{3} 0$, is synchronized to the internal clock by two D-type flip flops before being input to the Shift register and the start bit detection circuitry.

The start bit detection circuitry monitors the incoming data stream, looking for a start bit (a High-to-Low input transition). When a start bit is detected, the shift clock logic is enabled. The $\mathrm{T}_{0}$ input is divided by 16 and, when the count equals 8 , the divider outputs a shift clock. This clock shifts the start bit into the Receiver Shift register at the center of the bit time. Before the shift actually occurs, the input is rechecked to ensure that the start bit is valid. If the detected start bit is false, the receiver is reset and the process of looking for a start bit is repeated. If the start bit is valid, the data is shifted into the Shift register every sixteen counts until a full character is assembled (Figure 12-7).


Figure 12-7. Receiver Timing

After a full character has been assembled in the Shift register, the data is transferred to the receiver's buffer, SIO (\%FO), and interrupt request $I R Q_{3}$ is generated. The shift clock is stopped and the Shift register reset to all 1 s . The start bit detection circuitry begins monitoring the data input for the next start bit. This cycle allows the receiver to synchronize on the center of the bit time for each incoming character.

### 12.3.2 Overwrites

Although the receiver is buffered, it is not protected from being overwritten, so the software must read the SIO register within one character time after the interrupt request. The $\mathrm{Z8}$ does not have a flag to indicate this overrun condition. If polling is used, the $I R Q_{3}$ bit in the Interrupt Request register must be reset by software.

### 12.3.3 Framing Errors

Framing error detection is not supported by the receiver hardware, but by responding to the interrupt request within one character bit time, the software can test for a stop bit. at $P 30$. Port 3 bits are always readable, which facilitates break detection. For example, if a null character is received, testing $\mathrm{P}_{3}$ results in a 0 being read.

### 12.3.4 Parity

The data format supported by the receiver must have a start bit, eight data bits, and at least one stop bit. If parity is on, bit $D_{7}$ of the data received will be replaced by a Parity Error flag. A parity error sets $D_{7}$ to 1 ; otherwise, $D_{7}$ is set to 0 . Figure 12-8 shows these data formats.

The $Z 8$ hardware supports odd parity only, which is enabled by setting Port 3 Mode register bit $D_{7}$ to 1 (Figure 12-9). If even parity is required, the Parity mode should be disabled (i.e. P3M $D_{7}$ set to 0 ), and software must calculate the received data's parity.

### 12.4 TRANSMITIER OPERATION

The transmitter consists of a transmitter buffer (SIO (\%FO)), a parity generator, and associated control logic. The transmitter block diagram is shown as part of Figure 12-1.

After a hardware reset or after a character has been transmitted, the transmitter is forced to a marking state (output always High) until a character is loaded into the transmitter buffer, SIO (\%FO). The transmitter is loaded by specifying the SIO as the destination register of any instruction.

Received Data
(No Parity)


Received Data (With Parity)


Figure 12-8. Receiver Data Formats

R247 P3M
Port 3 Mode Register
(\% F7; Write Only)

$$
\begin{array}{|l|l|l|l|l|l|l|l|}
\hline \mathrm{D}_{7} & \mathrm{D}_{6} & \mathrm{D}_{5} & \mathrm{D}_{4} & \mathrm{D}_{3} & \mathrm{D}_{2} & \mathrm{D}_{1} & \mathrm{D}_{0} \\
\hline
\end{array}
$$

0 PARITY OFF
1 PARITY ON

Figure 12-9. Parity and Port 3 Mode Register
$T_{0}$ 's output drives a divide-by- 16 counter which in turn generates a shift clock every 16 counts. This counter is reset when the transmitter buffer is written by an instruction. This reset synchronizes the shift clock to the software. The transmitter then outputs one bit per shift clock, through Port 3 pin $\mathrm{P}_{7}$, until a start bit, the character written to the buffer, and two stop bits have been transmitted. After the second stop bit has been transmitted, the output is again forced to a marking state. Interrupt request $\mathrm{IRQ}_{4}$ is
generated and this notifies the processor that the transmitter is ready to accept another character.

### 12.4.1 Overwrites

The user is not protected from overwriting the transmitter, so it is up to the software to respond to $\mathrm{IRQ}_{4}$ appropriately. If polling is used, the $I R Q_{4}$ bit in the Interrupt Request register must be reset.

### 12.4.2 Parity

The data format supported by the transmitter has a start bit, eight data bits, and at least two stop bits. If parity is on, bit $D_{7}$ of the data transmitted will be replaced by an odd parity bit. Figure 12-10 shows the transmitter data formats.

Parity is enabled by setting Port 3 Mode register bit $D_{7}$ to 1. If even parity is required, the parity mode should be disabled (i.e. P3M $D_{7}$ set to 0 ), and software must modify the data to include even parity.

Since the transmitter can be overwritten, the user is able to generate a break signal. This is done by writing null characters to the transmitter buffer (SIO, \%FO) at a rate which does not allow the stop bits to be output. Each time the SIO is loaded, the divide-by-16 counter is re-synchronized and a new start bit is output followed by data.

Transmitted Data (No Parity)


Transmitted Data (With Parity)


Figure 12-10. Transmitter Data Formats

### 12.5 RESET CONDITIONS

After a hardware reset, the Serial I/O register contents are undefined, and Serial mode and parity are disabled. Figures 12-11 and 12-12 show the binary reset values of the Serial I/O register and its associated mode register P3M.

R240 SIO
Serial I/O Register
(\% F0; Read/Write)

| $?$ | $?$ | $?$ | $?$ | $?$ | $?$ | $?$ | $?$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

SERIAL DATA ( $\mathrm{D}_{0}=\mathbf{L S B}$ )

Figure 12-11. Serial I/O Register Reset

## R247 P3M

Port 3 Mode Register
(\% F78; Write Only)


Figure 12-12. Port 3 Register Reset


## Appendix A Pin Descriptions and Functions

This appendix contains pin information and physical descriptions for the $Z 8$ development device (Z8612) and Protopack emulator (Z8603/13). Pin descriptions for the $Z 8601 / 11$ and $Z 8681 / 82$ microcomputers can be found in Chapters 6 and 7, respectively.

## A. 1 DEVELOPMENT DEVICE (Z8612)

The pin mnemonics and descriptions presented for the $Z 8$ microcomputers (Chapter 6) also apply to the development device. Additional pin descriptions are as follows:
$\mathbf{A}_{\mathbf{0}} \mathbf{- A}_{11}$ - Program Memory Address (outputs). These lines are used to access the first 4 K bytes of the external program memory.
$\mathbf{D}_{\mathbf{0}}-\mathrm{D}_{7}$. Program Data (inputs). Data from the external program memory is input through these pins.

IACK. Interrupt Acknowledge (output, active High). $\overline{\text { IACK }}$ is driven High in response to an interrupt during the interrupt machine cycle.

MDS. Program Memory Data Strobe (output, active Low). $\overline{M D S}$ is Low during an instruction fetch
cycle when the first 4 K bytes of program memory are being accessed.

SCLK. System Clock (output). SCLK is the internal clock output through a buffer. The clock rate is equal to one-half the crystal frequency.
$\overline{\text { SYNC. Instruction Sync (output, active Low). }}$ This strobe output is forced Low during the internal clock period preceding an opcode fetch.

## A. 2 PROTOPACK EMULATOR (Z8603/13)

Both the 28603 and 28613 devices use a 40-pin package that also has a 24-pin "piggy-back" socket. An EPROM or ROM can be installed on the back of the emulator's standard 40-pin package via the socket (Figure $A-3$ ). A single +5 V dc power source is required. Figure A-4 illustrates the pinout for the socket carried piggyback. The socket is designed to accept a 2716 EPROM for the 28603 and a 2732 EPROM for the 28613 device.

Pin mnemonics and descriptions are the same as those for the $28601 / 11$ microcomputer (Chapter 6). Descriptions for the additional (24-pin socket) memory interface lines are the same as those given for the development devices above.


Figure A-1. Z8612 Pin Functions


Figure A-2. 28612 Pin Assignments


# Appendix B <br> Control Registers 

Registers
R240 SIO
Serial I/O Register
( $\mathrm{FO}_{\mathrm{H}}$; Read/Write)

SERIAL DATA ( $D_{0}=$ LSB)

R241 TMR
Timer Mode Register
( $\mathrm{Fl}_{\mathrm{H}}$; Read/Write)


R242 T1
Counter Timer 1 Register
(F2 ${ }_{H}$; Read/Write)



R243 PRE1
Prescaler 1 Register
( $\mathrm{F}_{3}$; Write Only)

| $D_{7}$ | $D_{6}$ |
| :--- | :--- |



R244 T0
Counter/Timer 0 Register
( $\mathrm{F}_{\mathrm{H}}^{\mathrm{H}}$; Read/Write)



R245 PREO
Prescaler 0 Register
( $\mathrm{F5}_{\mathrm{H}}$; Write Only)


R246 P2M
Port 2 Mode Register
( $\mathrm{F} 6_{\mathrm{H}}$; Write Only)

P2 $2_{0}$-P2, HO DEFINITION O DEFINES BIT AS OUTPUT
1 DEFINES DIT AS IIYPUT

## R247 P3M

Port 3 Mode Register
( $\mathrm{F7}_{\mathrm{H}}$; Write Only)



Registers
(Continue
(Continued)

R252 FLAGS
Flag Register
( $\mathrm{FC}_{\mathrm{H}}$; Read/Write)



R253 RP
Register Pointer
( $\mathrm{FD}_{\mathrm{H}}$; Read/Write)



R254 SPH
Stack Pointer
( $\mathrm{FE}_{\mathrm{H}}$; Read/Write)

STACK POINTER UPPER
BYTE ( $\mathrm{SP}_{\mathrm{B}}-\mathrm{SP}_{15}$ )

R255 SPL
Stack Pointer
( $\mathrm{FF}_{\mathrm{H}}$; Read/Write)


1 ENABLES IRQO-IRQ5
( $\mathrm{D}_{0}=$ IRQO $)$
RESERVED


Map


[^12]
# Super8 ${ }^{\text {TM }}$ MCU ROMIess, ROM, and Prototyping Device with EPROM Interface 

Z8800, Z8801, Z8820, Z8822

## FEATURES

- Improved Z8 $^{\text {® }}$ instruction set includes multiply and divide instructions, Boolean and BCD operations.
- Additional instructions support threaded-code languages, such as "Forth."
- 325 byte registers, including 272 general-purpose registers, and 53 mode and control registers.
- Addressing of up to 128 K bytes of memory.
- Two register pointers allow use of short and fast instructions to access register groups within 600 nsec .
- Direct Memory Access controller (DMA).
- Two 16-bit counter/timers.
- Up to 32 bit-programmable and 8 byte-programmable I/O lines, with 2 handshake channels.
- Interrupt structure supports:
- 27 interrupt sources
- 16 interrupt vectors (2 reserved for future versions)
- 8 interrupt levels
- Servicing in 600 nsec . (1 level only)

■ Full-duplex UART with special features.

- On-chip oscillator.
- 20 MHz clock.
- 8K byte ROM for Z8820


## GENERAL DESCRIPTION

The Zilog Super8 single-chip MCU can be used for development and production. It can be used as I/O- or memory-intensive computers, or configured to address external memory while still supporting many I/O lines.


Figure 1a. Pin Assignments - 68-pin PLCC

The Super8 features a full-duplex universal asynchronous receiver/transmitter (UART) with on-chip baud rate generator, two programmable counter/timers, a direct memory access (DMA) controller, and an on-chip oscillator.
The Super8 is also available as a 48 -pin and 68 -pin ROMless microcomputer with four byte-wide $1 / O$ ports plus a byte-wide address/data bus. Additional address bits can be configured, up to a total of 16 .



Figure 1b. Pin Assignments - 48-pin DIP


Figure 3. Pin Assignments-28-Pin Piggyback Socket


Figure 2. Pin Functions


Figure 4. Pin Functions-28-Pin Piggyback Socket

## Protopack

This part functions as an emulator for the basic microcomputer. It uses the same package and pin-out as the basic microcomputer but also has a 28 -pin "piggy back" socket on the top into which a ROM or EPROM can be installed. The socket is designed to accept a type 2764 EPROM.

This package permits the protopack to be used in prototype and final PC boards while still permitting user program
development. When a final program is developed, it can be mask-programmed into the production microcomputer device, directly replacing the emulator. The protopack part is also useful in situations where the cost of maskprogramming is prohibitive or where program flexibility is desired.


Figure 5. Functional Block Diagram

## ARCHITECTURE

The Super8 architecture includes 325 byte-wide internal registers. 272 of these are available for general purpose use; the remaining 53 provide control and mode functions.

The instruction set is specially designed to deal with this large register set. It includes a full complement of 8 -bit arithmetic and logical operations, including multiply and divide instructions and provisions for BCD operations. Addresses and counters can be incremented and decremented as 16 -bit quantities. Rotate, shift, and bit manipulation instructions are provided. Three new instructions support threaded-code languages.

The UART is a full-function multipurpose asynchronous serial channel with many premium features.
The 16 -bit counters can operate independently or be cascaded to perform 32 -bit counting and timing operations. The DMA controller handles transfers to and from the register file or memory. DMA can use the UART or one of two ports with handshake capability.
The architecture appears in the block diagram (Figure 5).

## PIN DESCRIPTIONS

The Super8 connects to external devices via the following TL-compatible pins:
 Low once at the beginning of each machine cycle. The rising edge indicates that addresses $R / \bar{W}$ and $\overline{D M}$, when used, are valid.
$\overline{\mathrm{DS}}$. Data Strobe (output, active Low). $\overline{\mathrm{DS}}$ provides timing for data movement between the address/data bus and external memory. During write cycles, data output is valid at the leading edge of $\overline{\mathrm{DS}}$. During read cycles, data input must be valid prior to the trailing edge of $\overline{\mathrm{DS}}$.
$\mathrm{PO}_{0}-\mathrm{PO}_{7}, \mathrm{P1}_{0}-\mathrm{P1}_{7}, \mathrm{P2}_{0}-\mathrm{P2}_{7}, \mathrm{P3}_{0}-\mathrm{P3}_{7}, \mathrm{P4}_{0}-\mathrm{P}_{7}$. Port $/ / O$ Lines (input/output). These 40 lines are divided into five 8 -bit I/O ports that can be configured under program control for I/O or external memory interface.

In the ROMless devices, Port 1 is dedicated as a multiplexed address/data port, and Port 0 pins can be assigned as additional address lines; Port 0 non-address pins may be assigned as I/O. In the ROM and protopack, Port 1 can be assigned as input or output, and Port 0 can be assigned as input or output on a bit by bit basis.

Ports 2 and 3 can be assigned on a bit-for-bit basis as general I/O or interrupt lines. They can also be used as special-purpose I/O lines to support the UART, counter/timers, or handshake channels.

Port 4 is used for general I/O.
During reset, all port pins are configured as inputs (high impedance) except for Port 1 and Port 0 in the ROMless devices. In these, Port 1 is configured as a multiplexed address/data bus, and Port 0 pins $\mathrm{PO}_{0}-\mathrm{PO}_{4}$ are configured as address out, while pins $\mathrm{PO}_{5}-\mathrm{PO}_{7}$ are configured as inputs.
$\overline{\text { RESET. Reset (input, active Low). Reset initializes and starts }}$ the Super8. When it is activated, it halts all processing; when
it is deactivated, the Super8 begins processing at address $0020_{\mathrm{H}}$.

ROMless. (input, active High). This input controls the operation mode of a 68 -pin Super8. When connected to $\mathrm{V}_{\mathrm{CC}}$, the part will function as a ROMless Z8800. When connected to GND, the part will function as a $Z 8820$ ROM part.
R/W. Read/Write (output). R/W determines the direction of data transfer for external memory transactions. It is Low when writing to program memory or data memory, and High for everything else.

XTAL1, XTAL2. (Crystal oscillator input.) These pins connect a parallel resonant crystal or an external clock source to the on-board clock oscillator and buffer.

## REGISTERS

The Super8 contains a 256 -byte internal register space. However, by using the upper 64 bytes of the register space more than once, a total of 325 registers are available.
Registers from 00 to BF are used only once. They can be accessed by any register command. Register addresses CO to FF contain two separate sets of 64 registers. One set, called control registers, can only be accessed by register direct commands. The other set can only be addressed by register indirect, indexed, stack, and DMA commands.

The uppermost 32 register direct registers (EO to FF) are further divided into two banks (0 and 1), selected by the Bank Select bit in the Flag register. When a Register Direct command accesses a register between EO and FF, it looks at the Bank Select bit in the Flag register to select one of the banks.

The register space is shown in Figure 6.


Figure 6. Super8 Registers

## Working Register Window

Controi registers R214 and R215 are the register pointers, RPO and RP1. They each define a moveable, 8 -register section of the register space. The registers within these spaces are called working registers.
Working registers can be accessed using short 4-bit addresses. The process, shown in section a of Figure 4, works as follows:

- The high-order bit of the 4 -bit address selects one of the two register pointers ( 0 selects RPO; 1 selects RP1).
- The five high-order bits in the register pointer select an 8 -register (contiguous) slice of the register space.
- The three low-order bits of the 4 -bit address select orte of the eight registers in the slice.

The net effect is to concatenate the five bits from the register pointer to the three bits from the address to form an 8 -bit address. As long as the address in the register pointer remains unchanged, the three bits from the address will always point to an address within the same eight registers.
The register pointers can be moved by changing the five high bits in control registers R214 for RP0 and R215 for RP1.
The working registers can also be accessed by using full 8 -bit addressing. When an 8 -bit logical address in the range 192 to 207 (C0 to CF) is specified, the lower nibble is used similarly to the 4 -bit addressing described above. This is shown in section b of Figure 7.


Figure 7. Working Register Window

Since any direct access to logical addresses 192 to 207 involves the register pointers, the physical registers 192 to 207 can be accessed only when selected by a register pointer. After a reset, RP0 points to R192 and RP1 points to R200.

## Register List

Table 1 lists the Super8 registers. For more details, see Figure 8.

Table 1. Super-8 Registers

| Address |  | Mnemonic | Function |
| :---: | :---: | :---: | :---: |
| Decimal | Hexadecimal |  |  |
| General-Purpose Registers |  |  |  |
| 000-192 | 00-BF | - | General purpose (all address modes) |
| 192-207 | CO-CF | - | Working register (direct only) |
| 192-255 | CO-FF | - | General purpose (indirect only) |
| Mode and Control Registers |  |  |  |
| 208 | D0 | PO | Port $01 / \mathrm{O}$ bits |
| 209 | D1 | P1 | Port 1 (I/O only) |
| 210 | D2 | P2 | Port 2 |
| 211 | D3 | P3 | Port 3 |
| 212 | D4 | P4 | Port 4 |
| 213 | D5 | FLAGS | System Flags Register |
| 214 | D6 | RPO | Register Pointer 0 |
| 215 | D7 | RP1 | Register Pointer 1 |
| 216 | D8 | SPH | Stack Pointer High Byte |
| 217 | D9 | SPL | Stack Pointer Low Byte |
| 218 | DA | IPH | Instruction Pointer High Byte |
| 219 | DB | IPL | Instruction Pointer Low Byte |
| 220 | DC | IRQ | Interrupt Request |
| 221 | DD | IMR | Interrupt Mask Register |
| 222 | DE | SYM | System Mode |
| 224 | EO Bank0 | COCT | CTR 0 Control |
|  | Bank 1 | COM | CTR 0 Mode |
| 225 | E1 Bank0 | C1CT | CTR 1 Control |
|  | Bank 1 | C1M | CTR 1 Mode |
| 226 | E2 Bank0 | COCH | CTR 0 Capture Register, bits 8-15 |
|  | Bank 1 | CTCH | CTR 0 Timer Constant, bits 8-15 |
| 227 | E3 Bank 0 | COCL | CTR 0 Capture Register, bits 0-7 |
|  | Bank 1 | CTCL | CTR 0 Time Constant; bits 0-7 |
| 228 | E4 Bank 0 | $\mathrm{C1CH}$ | CTR 1 Capture Register, bits 8-15 |
|  | Bank 1 | C1TCH | CTR 1 Time Constant, bits 8-15 |
| 229 | E5 Banko | C1CL | CTR 1 Capture Register, bits 0-7 |
|  | Bank 1 | C1TCL | CTR 1 Time Constant, bits 0-7 |
| 235 | EB Bank 0 | UTC | UART Transmit Control |
| 236 | EC Bank0 | URC | UART Receive Control |
| 237 | ED Bank0 | UIE | UART Interrupt Enable |
| 239 | EF Bank0 | UIO | UART Data |
| 240 | FO Bank 0 | POM | Port 0 Mode |
|  | Bank 1 | DCH | DMA Count, bits 8-15 |
| 241 | F1 Bank 0 | PM | Port Mode Register |
|  | Bank 1 | DCL | DMA Count, bits 0-7 |
| 244 | F4 Bank 0 | HOC | Handshake Channel 0 Control |
| 245 | F5 Bank 0 | H1C | Handshake Channel 1 Control |
| 246 | F6 Bank 0 | P4D | Port 4 Direction |
| 247 | F7 Bank0 | P4OD | Port 4 Open Drain |
| 248 | F8 Bank 0 | P2AM | Port 2/3 A Mode |
|  | Bank 1 | UB'GH | UART Baud Rate Generator, bits 8-15 |

Table 1. Super-8 Registers (Continued)

| Address |  |  | Mnemonic | Function |
| :---: | :---: | :---: | :---: | :---: |
| Decimal | Hexadecimal |  |  |  |
| Mode and Control Registers (Continued) |  |  |  |  |
| 249 | F9 | Bank 0 | P2BM | Port 2/3 B Mode |
|  |  | Bank 1 | UBGL | UART Baud Rate Generator, bits 0-7 |
| 250 | FA | Bank 0 | P2CM | Port 2/3 C Mode |
|  |  | Bank 1 | UMA | UART Mode A |
| 251 | FB | Bank 0 | P2DM | Port 2/3 D Mode |
|  |  | Bank 1 | UMB | UART Mode B |
| 252 | FC | Bank 0 | P2AIP | Port 2/3 A Interrupt Pending |
| 253 | FD | Bank 0 | P2BIP | Port $2 / 3 \mathrm{~B}$ Interrupt Pending |
| 254 | FE | Bank 0 | EMT | External Memory Timing |
|  |  | Bank 1 | WUMCH | Wakeup Match Register |
| 255 | FF | Bank 0 | IPR | Interrupt Priority Register |
|  |  | Bank 1 | WUMSK | Wakeup Mask Register |

## MODE AND CONTROL REGISTERS



R218 (DA) IPH INSTRUCTION POINTER HIGH
 R219 (DB) IPL
INSTRUCTION POINTER LOW


Figure 8. Mode and Control Registers


Figure 8. Mode and Control Registers (Continued)

## MODE AND CONTROL REGISTERS (Continued)



Figure 8. Mode and Control Registers (Continued)

## MODE AND CONTROL REGISTERS (Continued)



R239 BANK 0 (EF) UIO UART TRANSMIT DATA (WRITE)
UART RECEIVE DATA (READ)


R240 BANK 1 (FO) DCH
DMA COUNT


R244 BANK 0 (F4) HOC


R245 BANK 0 (F5) H1C HANDSHAKE 1 CONTROL (WRITE ONLY)


Figure 8. Mode and Control Registers (Continued)

R248 BANK 1 (F8) UBGH UART BAUD-RATE GENERATOR


R249 BANK 0 (F9) P2BM
PORT 2/3 B MODE (WRITE ONLY)



R251 BANK 0 (FB) P2DM PORT 2/3 D MODE (WRITE ONLY


Figure 8. Mode and Control Registers (Continued)

## MODE AND CONTROL REGISTERS (Continued)

252 BANK 0 (FC) P2AIP


R253 BANK 0 (FD) P2 BIP
PORT 2/3 B INTERRUPT PENDING (READ ONLY)


## R254 BANK 1 (FE) WUMCH

 WAKE-UP MATCH REGISTER

R255 BANK 0 (FF) IPR INTERRUPT PRIORITY REGISTER



Figure 8. Mode and Control Registers (Continued)

## I/O PORTS

The Super8 has 40 I/O lines arranged into five 8 -bit ports. These lines are all TTL-compatible, and can be configured as inputs or outputs. Some can also be configured as address/data lines.

Each port has an input register, an output register, and a register address. Data coming into the port is stored in the input register, and data to be written to a port is stored in the output register. Reading a port's register address returns the value in the input register; writing a port's register address loads the value in the output register. If the port is configured for an output, this value will appear on the external pins.
When the CPU reads the bits configured as outputs, the data on the external pins is returned. Under normal output loading, this has the same effect as reading the output register, unless the bits are configured as open-drain outputs.
The ports can be configured as shown in Table 2.
Table 2. Port Configuration

| Port | Configuration Choices |
| :--- | :--- |
| 0 | Address outputs and/or general I/O <br> 1 |
| Multiplexed address/data(or I/O, only for ROM <br> and Protopack) |  |
| 4 | Control I/O for UART, handshake channels, and <br> counter/timers; also general I/O and external <br> interrupts <br> General I/O |

## Port 0

Port 0 can be configured as an I/O port or an output for addressing external memory, or it can be divided and used as both. The bits configured as I/O can be either all outputs or all inputs; they cannot be mixed. If configured for outputs, they can be push-pull or open-drain type.

Any bits configured for I/O can be accessed via R208. To write to the port, specify R208 as the destination (dst) of an instruction; to read the port, specify R208 as the source (src).
Port 0 bits configured às I/O can be placed under handshake control of handshake channel 1.

Port 0 bits configured as address outputs cannot be accessed via the register.

In ROMless devices, initially the four lower bits are configured as address eight through twelve.

## Port 1

In the ROMless device, Port 1 is configured as a byte-wide address/data port. It provides a byte-wide multiplexed address/data path. Additional address lines can be added by configuring Port 0 .

The ROM and Protopack Port 1 can be configured as above or as an I/O port; it can be a byte-wide input, open-drain output, or push-pull output. It can be placed under handshake control or handshake channel 0 .

## Ports 2 and 3

Ports 2 and 3 provide external control inputs and outputs for the UART, handshake channels, and counter/timers. The pin assignments appear in Table 3.
Bits not used for control I/O can be configured as general-purpose I/O lines and/or external interrupt inputs.
Those bits configured for general I/O can be configured individually for input or output. Those configured for output can be individually configured for open-drain or push-pull output.

All Port 2 and 3 input pins are Schmitt-triggered.
The port address for Port 2 is R210, and for Port 3 is R211.
Table 3. Pin Assignments for Ports 2 and 3

| Port 2 |  | Port 3 |  |
| :---: | :---: | :---: | :---: |
| Bit | Function | Bit | Function |
| 0 | UART receive clock | 0 | UART receive data |
| 1 | UART transmit clock | 1 | UART transmit data |
| 2 | Reserved | 2 | Reserved |
| 3 | Reserved | 3 | Reserved |
| 4 | Handshake 0 input | 4 | Handshake 1 input/VAIT |
| 5 | Handshake 0 output | 5 | Handshake 1 output/[D |
| 6 | Counter 0 input | 6 | Counter 1 input |
| 7 | Counter 0 I/O | 7 | Counter 1 I/O |

## Port 4

Port 4 can be configured as I/O only. Each bit can be configured individually as input or output, with either push-pull or open-drain outputs. All Port 4 inputs are Schmitt-triggered.

Port 4 can be placed under handshake control of handshake channel 0. Its register address is R212.

## UART

The UART is a full-duplex asynchronous channel. It transmits and receives independently with 5 to 8 bits per character, has options for even or odd bit parity, and a wake-up feature.
Data can be read into or out of the UART via R239, Bank 0. This single address is able to serve a full-duplex channel because it contains two complete 8-bit registers-one for the transmitter and the other for the receiver.

## Pins

The UART uses the following Port 2 and 3 pins:

| Port/Pin | UART Function |
| :---: | :--- |
| $2 / 0$ | Receive Clock |
| $3 / 0$ | Receive Data |
| $2 / 1$ | Transmit Clock |
| $3 / 1$ | Transmit Data |

## Transmitter

When the UART's register address is specified as the destination (dst) of an operation, the data is output on the UART, which automatically adds the start bit, the programmed parity bit, and the programmed number of stop bits. It can also add a wake-up bit if that option is selected.
If the UART is programmed for a 5 -, 6-, or 7 -bit character, the extra bits in R239 are ignored.
Serial data is transmitted at a rate equal to $1,1 / 16,1 / 32$ or $1 / 64$ of the transmitter clock rate, depending on the programmed data rate. All data is sent out on the falling edge of the clock input.
When the UART has no data to send, it holds the output marking (High). It may be programmed with the Send Break command to hold the output Low (Spacing), which it continues until the command is cleared.

## Receiver

The UART begins receive operation when Receive Enable (URC, bit 0 ) is set High. After this, a Low on the receive input pin for longer than half a bit time is interpreted as a start bit. The UART samples the data on the input pin in the middle of each clock cycle until a complete byte is assembled. This is placed in the Receive Data register.

If the 1 X clock mode is selected, external bit synchronization must be provided, and the input data is sampled on the rising edge of the clock.

For character lengths of less than eight bits, the UART inserts ones into the unused bits, and, if parity is enabled, the parity bit is not stripped. The data bits, extra ones, and the parity bit are placed in the UART Data register (UIO).
While the UART is assembling a byte in its input shift register, the CPU has time to service an interrupt and manipulate the data character in UIO.

Once a complete character is assembled, the UART checks it and performs the following:
(a) If it is an•ASCII control character, the UART sets the Control Character status bit.

- It checks the wake-up settings and completes any indicated action.

日 If parity is enabled, the UART checks to see if the calculated parity matches the programmed parity bit. If they do not match, it sets the Parity Error bit in URC (R236 Bank 0), which remains set until reset by software.
国 It sets the Framing Error bit (URC, bit 4) if the character is assembled without any stop bits. This bit remains set until cleared by software.

Overrun errors occur when characters are received faster than they are read. That is, when the UART has assembled a complete character before the CPU has read the current character, the UART sets the Overrun Error bit (URC, bit 3), and the character currently in the receive buffer is lost.
The overrun bit remains set until cleared by software.

## ADDRESS SPACE

The Super8 can access 64K bytes of program memory and 64 K bytes of data memory. These spaces can be either combined or separate. If separate, they are controlled by the $\overline{\mathrm{DM}}$ line ( $\mathrm{Port}_{\mathrm{P}}^{5} 5$ ), which selects data memory when Low and program memory when High.
Figure 9 shows the system memory space.

## CPU Program Memory

Program memory occupies addresses 0 to 64 K . External program memory, if present, is accessed by configuring Ports 0 and 1 as a memory interface.
The address/data lines are controlled by $\overline{\mathrm{AS}}, \overline{\mathrm{DS}}$ and $\mathrm{R} / \overline{\mathrm{W}}$.
The first 32 program memory bytes are reserved for interrupt vectors; the lowest address available for user programs is 32 (decimal). This value is automatically loaded into the program counter after a hardware reset.

## ROMless

Port 0 can be configured to provide from 0 to 8 additional address lines. Port 1 is always used as an 8 -bit multiplexed address/data port.

## ROM and Protopack

Port 1 is configured as multiplexed address/data or as I/O. When Port 1 is configured as address/data, Port 0 lines can be used as additional address lines, up to address 15. External program memory is mapped above internal program memory; that is, external program memory can occupy any space beginning at the top of the internal ROM space up to the 64 K ( 16 -bit address) limit.

## CPU Data Memory

The external CPU data memory space, if separated from program memory by the $\overline{\mathrm{DM}}$ optional output, can be mapped anywhere from 0 to 64 K (full 16 -bit address space). Data memory uses the same address/data bus (Port 1) and additional addresses (chosen from Port 0 ) as program memory. Data memory is distinguished from program memory by the DM pin $\left(\mathrm{P}_{5}\right)$, and by the fact that data memory can begin at address $0000_{\mathrm{H}}$. This feature differs from the Z 8 .


Figure 9. Program and Data Memory Address Spaces

## INSTRUCTION SET

The Super8 instruction set is designed to handle its large register set. The instruction set provides a full complement of 8 -bit arithmetic and logical operations, including multiply and divide. It supports BCD operations using a decimal adjustment of binary values, and it supports incrementing and decrementing 16 -bit quantities for addresses and counters.
It provides extensive bit manipulation, and rotate and shift operations, and it requires no special I/O instructions-the I/O ports are mapped into the register file.

## Instruction Pointer

A special register called the Instruction Pointer (IP) provides hardware support for threaded-code languages. It consists of register-pair R218 and R219, and it contains memory addresses. The MSB is R218.
Threaded-code languages deal with an imaginary higher-level machine within the existing hardware machine. The IP acts like the PC for that machine. The command NEXT passes control to or from the hardware machine to the imaginary machine, and the commands ENTER and EXIT are imaginary machine equivalents of (real machine) CALLS and RETURNS.

If the commands NEXT, ENTER, and EXIT are not used, the IP can be used by the fast interrupt processing, as described in the Interrupts section.

## Flag Register

The Flag register (FLAGS) contains eight bits that describe the current status of the Super8. Four of these can be tested and used with conditional jump instructions; two others are used for BCD-arithmetic. FLAGS also contains the Bank Address bit and the Fast Interrupt Status bit.

The flag bits can be set and reset by instructions.

## CAUTION

Do not specify FLAGS as the destination of an instruction that normally affects the flag bits or the result will be unspecified.

The following paragraphs describe each flag bit:
Bank Address. This bit is used to select one of the register banks (0 or 1) between (decimal) addresses 224 and 255 . It is cleared by the SB0 instruction and set by the SB1 instruction.

Fast Interrupt Status. This bit is set during a fast interrupt cycle and reset during the IRET following interrupt servicing. When set, this bit inhibits all interrupts and causes the fast interrupt return to be executed when the IRET instruction is fetched.

Half-Carry. This bit is set to 1 whenever an addition generates a carry out of bit 3 , or when a subtraction borrows out of bit 4 . This bit is used by the Decimal Adjust (DA) instruction to convert the binary result of a previous addition or subtraction into the correct decimal (BCD) result. This flag, and the Decimal Adjust flag, are not usually accessed by users.
Decimal Adjust. This bit is used to specify what type of instruction was executed last during BCD operations, so a subsequent Decimal Adjust operation can function correctly. This bit is not usually accessible to programmers, and cannot be used as a test condition.

Overflow Flag. This flag is set to 1 when the result of a twos-complement operation was greater than 127 or less than-128. It is also cleared to 0 during logical operations.
Sign Flag. Following arithmetic, logical, rotate, or shift operations, this bit identifies the state of the MSB of the result. A 0 indicates a positive number and a 1 indicates a negative number.
Zero Flag. For arithmetic and logical operations, this flag is set to 1 if the result of the operation is zero.

For operations that test bits in a register, the zero bit is set to 1 if the result is zero.

For rotate and shift operations, this bit is set to 1 if the result is zero.
Carry Flag. This flag is set to 1 if the result from an arithmetic operation generates a carry out of, or a borrow into, bit 7 .
After rotate and shift operations, it contains the last value shifted out of the specified register.
It can be set, cleared, or complemented by instructions.

## Condition Codes

The flags $\mathrm{C}, \mathrm{Z}, \mathrm{S}$, and V are used to control the operation of conditional jump instructions.

The opcode of a conditional jump contains a 4-bit field called the condition code (cc). This specifies under which conditions it is to execute the jump. For example, a conditional jump with the condition code for "equal" after a compare operation only jumps if the two operands are equal.
The condition codes and their meanings are given in Table 4.

## Addressing Modes

All operands except for immediate data and condition codes are expressed as register addresses, program memory addresses, or data memory addresses. The addressing modes and their designations are:

```
Register (R)
Indirect Register (IR)
Indexed (X)
Direct (DA)
Relative (RA)
Immediate (IM)
Indirect (IA)
```

Table 4. Condition Codes and Meanings

| Binary | Mnemonic | Flags | Meaning |
| :---: | :---: | :---: | :---: |
| 0000 | F | - | Always false |
| 1000 | - | - | Always true |
| 0111* | C | $C=1$ | Carry |
| 1111* | NC | $\mathrm{C}=0$ | No carry |
| 0110* | Z | $\mathrm{Z}=1$ | Zero |
| 1110* | NZ | $\mathrm{Z}=0$ | Not zero |
| 1101 | PL | $\mathrm{S}=0$ | Plus |
| 0101 | MI | $S=1$ | Minus |
| 0100 | OV | $V=1$ | Overflow |
| 1100 | NOV | $V=0$ | No overflow |
| 0110* | EQ | $Z=1$ | Equal |
| 1110* | NE | $\mathrm{Z}=0$ | Not equal |
| 1001 | GE | $(S X O R V)=0$ | Greater than or equal |
| 0001 | LT | $(S X O R V)=1$ | Less than |
| 1010 | GT | $(\mathrm{Z} \mathrm{OR}(\mathrm{S} \mathrm{XOR} \mathrm{V}))=0$ | Greater than |
| 0010 | LE | $(\mathrm{Z} \mathrm{OR}(\mathrm{S} \mathrm{XOR} \mathrm{V}))=1$ | Less than or equal |
| 1111* | UGE | $\mathrm{C}=0$ | Unsigned greater than or equal |
| 0111* | ULT | $C=1$ | Unsigned less than |
| 1011 | UGT | $(\mathrm{C}=0 \mathrm{AND} Z=0)=1$ | Unsigned greater than |
| 0011 | ULE | $(C O R Z)=1$ | Unsigned less than or equal |

NOTE: Asterisks ( ${ }^{*}$ ) indicate condition codes that relate to two different mnemonics but test the same flags. For example, $Z$ and EQ are both True if the Zero flag is set, but after an ADD instruction, $Z$ would probably be used, while after a CP instruction, EQ would probably be used.

Registers can be addressed by an 8 -bit address in the range of 0 to 255 . Working registers can also be addressed using 4 -bit addresses, where five bits contained in a register pointer (R218 or R219) are concatenated with three bits from the 4-bit address to form an 8 -bit address.

Registers can be used in pairs to generate 16 -bit program or data memory addresses.

## Notation and Encoding

The instruction set notations are described in Table 5.

## Functional Summary of Commands

Figure 10 shows the formats followed by a quick reference guide to the commands.

Table 5. Instruction Set Notations

| Notation | Meaning | Notation | Meaning |
| :---: | :---: | :---: | :---: |
| CC | Condition code (see Table 4) | DA | Direct address (between 0 and 65535) |
| $r$ | Working register (between 0 and 15) | RA | Relative address |
| rb | Bit of working register | IM | Immediate |
| r0 | Bit 0 of working register | IML | Immediate long |
| R | Register or working register | dst | Destination operand |
| RR | Register pair or working register pair (Register pairs always start on an even-number boundary) | src <br> @ | Source operand Indirect address prefix |
| IA | Indirect address | SP | Stack pointer |
| Ir | Indirect working register | PC | Program counter |
| IR | Indirect register or indirect working register | IP | Instruction pointer |
| Irr | Indirect working register pair | FLAGS | Flags register |
| IRR | Indirect register pair or indirect working register pair | RP | Register pointer |
| X | Indexed | \# | Immediate operand prefix |
| XS | Indexed, short offset | \% | Hexadecimal number prefix |
| XL | Indexed, long offset | OPC | Opcode |

One-Byte Instructions


Figure 10. Instruction Formats


Four-Byte Instructions


Figure 10. Instruction Formats (Continued)

## INSTRUCTION SUMMARY

| Instruction and Operation | Addr Mode | $\begin{gathered} \text { Opcode } \\ \text { Byte } \\ \text { (Hex) } \end{gathered}$ | $\frac{\text { Flags Affected }}{\text { CZSVDH }}$ | Instruction and Operation | Addr Mode |  | Opcode Byte (Hex) | $\frac{\text { Flags Affected }}{\text { CZSVD H }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | dst src |  |  |  | dst | src |  |  |
| ADC dst,src $d s t \leftarrow d s t+\operatorname{src}+C$ | (Note 1) | $1 \square$ | * * * -0 * | BOR dst, src dst $\leftarrow$ dst OR src | $\begin{aligned} & \text { r0 } \\ & \text { Rb } \end{aligned}$ | $\begin{aligned} & \text { rB } \\ & \text { r0 } \end{aligned}$ | 07 | -* 0 U-- |
| ADD dst,src dst $\leftarrow$ dst + src | (Note 1) | $0 \square$ | * * * 0 * | BTJRF <br> if $\operatorname{srC}=0, P C=$ | $\begin{aligned} & \text { RA } \\ & \text { dst } \end{aligned}$ | rb | 37 | - - - - - |
| AND dst,src dst $\leftarrow$ dst AND src | (Note 1) | $5 \square$ | -** $0--$ | BTJRT $\text { if } \mathrm{src}={ }^{\prime} 1, \mathrm{PC}=\mathrm{F}$ | $\begin{array}{r} \mathrm{RA} \\ +\mathrm{dst} \end{array}$ | rb | 37 | - - - - - |
| BAND dst,src dst $\leftarrow$ dst AND src | $\begin{array}{ll} \mathrm{rO} & \mathrm{Rb} \\ \mathrm{Rb} & \mathrm{rO} \end{array}$ | $\begin{aligned} & 67 \\ & 67 \end{aligned}$ | -* 0 U- - | BXOR dst, src dst $\leftarrow$ dst XOR src | $\begin{aligned} & \mathrm{rO} \\ & \mathrm{Rb} \end{aligned}$ | $\begin{aligned} & \text { Rb } \\ & \text { ro } \end{aligned}$ | $\begin{aligned} & 27 \\ & 27 \end{aligned}$ | -* $0 \cup--$ |
| BCP dst, src dst - src | rO Rb | 17 | -*0U-- | CALL dst $S P \leftarrow S P-2$ | DA IRR |  | $\begin{aligned} & \text { F6 } \\ & \text { F4 } \end{aligned}$ | - - - - - |
| BITC dst dst $\leftarrow$ NOT dst | rb | 57 | -* $0 \cup--$ | $\begin{aligned} & \text { @SP } \leftarrow \mathrm{PC} \\ & \mathrm{PC} \leftarrow \mathrm{dst} \end{aligned}$ | IA |  | D4 | - |
| BITR dst dst $\leftarrow 0$ | rb | 77 | - - - - - | $\begin{aligned} & \text { CCF } \\ & \mathrm{C}=\mathrm{NOT} \end{aligned}$ |  |  | EF | * - - - - |
| BITS dst dst $\leftarrow 1$ | rb | 77 | - - - - - | CLR dst <br> $d s t \leftarrow 0$ | $\begin{gathered} R \\ \mathrm{IR} \end{gathered}$ |  | $\begin{aligned} & \text { B0 } \\ & \text { B1 } \end{aligned}$ | - - - - - |


| Instruction and Operation | Addr Mode |  | Opcode Byte (Hex) | Flags Affected <br> CZSVDH |
| :---: | :---: | :---: | :---: | :---: |
|  | dst | src |  |  |
| COM dst dst $\leftarrow$ NOT dst | $\begin{gathered} R \\ \text { IR } \end{gathered}$ |  | $\begin{aligned} & 60 \\ & 61 \end{aligned}$ | - * * 0 - - |
| $\begin{aligned} & \text { CP dst,src } \\ & \text { dst - src } \end{aligned}$ | (Not |  | A $\square$ | ****-- |
| $\begin{aligned} & \text { CPIJE } \\ & \text { if dst }- \text { src }=0 \text {, then } \\ & \text { PC } \leftarrow P C+R A \\ & \text { Ir } \leftarrow \mathrm{Ir}_{\mathrm{r}}+1 \end{aligned}$ | $r$ | Ir | C2 | - - - - - |
| CPIJNE $\begin{aligned} & \text { if dst }-\mathrm{src}=0 \text {,then } \\ & \mathrm{PC} \leftarrow P C+R A \\ & \mathrm{Ir} \leftarrow \mathrm{Ir}+1 \end{aligned}$ | $r$ | Ir | D2 | - - - - - |
| DA dst dst $\leftarrow$ DA dst | $\begin{gathered} R \\ \mathrm{R} \end{gathered}$ |  | $\begin{aligned} & 40 \\ & 41 \end{aligned}$ | $* * * U--$ |
| DEC dst dst $\leftarrow$ dst - 1 | $\begin{aligned} & R \\ & \mathrm{R} \end{aligned}$ |  | $\begin{aligned} & 00 \\ & 01 \end{aligned}$ | —*** |
| DECW dst $\mathrm{dst} \leftarrow \mathrm{dst}-1$ | $\begin{aligned} & \text { RR } \\ & \text { IR } \end{aligned}$ |  | $\begin{aligned} & 80 \\ & 81 \end{aligned}$ | $-* * *--$ |
| DI $\operatorname{SMR}(0) \leftarrow 0$ |  |  | 8 F | - - - - - |
| DIV dst, src dst $\div$ src dst (Upper) $\leftarrow$ Quotient dst (Lower) $\leftarrow$ Remainder | $\begin{aligned} & \text { RR } \\ & \text { RR } \\ & \text { RR } \end{aligned}$ | $R$ IR <br> IM | $\begin{aligned} & 94 \\ & 95 \\ & 96 \end{aligned}$ | * * * * - |
| DJNZ r,dst $\begin{aligned} & r \leftarrow r-1 \\ & \text { if } r=0 \\ & P C \leftarrow P C+d s t \end{aligned}$ | RA | $r$ | $\begin{gathered} r A \\ (r=0 \text { to } F) \end{gathered}$ | $-\infty-\infty$ |
| EI $\operatorname{SMR}(0) \leftarrow 1$ |  |  | 9 F | - - - - - |
| ENTER $\begin{aligned} & S P \leftarrow S P-2 \\ & @ S P \leftarrow I P \\ & I P \leftarrow P C \\ & P C \leftarrow @ I P \\ & I P \leftarrow \mathbb{P}+2 \end{aligned}$ |  |  | 1 F |  |
| $\begin{aligned} & \text { EXIT } \\ & I P \leftarrow @ S P \\ & S P \leftarrow S P+2 \\ & P C \leftarrow @ I P \\ & I P \leftarrow I P+2 \end{aligned}$ |  |  | 2 F | - - - - - |
| $\begin{aligned} & \text { INC dst } \\ & \mathrm{dst} \leftarrow \mathrm{dst}+1 \end{aligned}$ | $r$ R $\mathbb{R}$ |  | $\begin{gathered} \mathrm{rE} \\ (\mathrm{r}=0 \text { to } \mathrm{F}) \\ 20 \\ 21 \end{gathered}$ | -*** - - |


| Instruction and Operation | Addr Mode |  | Opcode Byte (Hex) | Flags Affected <br> C Z SVDH |
| :---: | :---: | :---: | :---: | :---: |
|  | dst | src |  |  |
| INCW dst dst $\leftarrow 1+$ dst | $\begin{aligned} & \text { RR } \\ & \text { IR } \end{aligned}$ |  | $\begin{aligned} & \text { A0 } \\ & \text { A1 } \end{aligned}$ | $\text { —* } \ddagger \dot{*}-$ |
| $\begin{aligned} & \text { IRET (Fast) } \\ & \text { PC } \leftrightarrow \mathbb{P} \\ & \text { FLAG } \leftarrow \text { FLAG' }^{\prime} \\ & \text { FIS } \leftarrow 0 \end{aligned}$ |  |  | BF | Restored to before interrupt |
| IRET (Normal) FLAGS $\leftarrow @ S P ;$ SP $\leftarrow$ $P C \leftarrow @ S P ; S P \leftarrow S P$ | $\begin{aligned} & -\mathrm{SP} \\ & +2 \end{aligned}$ | R (0) | $\overline{B F}$ <br> $-1$ | Restored to before interrupt |
| JP cc,dst if cc is.true, $\mathrm{PC} \leftarrow d s t$ | $\begin{aligned} & \text { DA } \\ & \text { IRR } \end{aligned}$ |  | $\begin{gathered} \mathrm{CcD} \\ (\mathrm{cc}=0 \text { to } \mathrm{F}) \\ 30 \end{gathered}$ |  |
| JR cc, dst if cc is true, $P C \leftarrow P C+d$ | RA |  | $\begin{gathered} \mathrm{ccB} \\ (\mathrm{cc}=0 \text { to } \mathrm{F}) \end{gathered}$ |  |
| LD dst, src <br> dst $\leftarrow$ src |  | $\begin{gathered} \hline \mathbb{M} M \\ R \\ r \\ I R \\ r \\ R \\ \mathbb{I} \\ I M \\ I M \\ I M \\ R \\ x \\ r \end{gathered}$ | $r C$ $r 8$ $r 9$ $(r=0$ to $F)$ $C 7$ D7 E4 E5 E6 $D 6$ F5 87 97 |  |
| LDB dst, src dst $\leftarrow$ src | $\begin{aligned} & \text { r0 } \\ & \text { Rb } \end{aligned}$ | $\begin{aligned} & \mathrm{Rb} \\ & \mathrm{rO} \end{aligned}$ | $\begin{aligned} & 47 \\ & 47 \end{aligned}$ | - - - - - |
| LDC/LDE dst $\leftarrow$ src | $\begin{gathered} \hline r \\ \mathrm{Irr} \\ \mathrm{r} \\ \mathrm{xs} \\ \mathrm{r} \\ \mathrm{x} 1 \\ \mathrm{r} \\ \text { DA } \end{gathered}$ | $\begin{gathered} \mathrm{lrr} \\ \mathrm{r} \\ \mathrm{xs} \\ \mathrm{r} \\ \text { x1 } \\ \mathrm{r} \\ \mathrm{DA} \\ \mathrm{r} \end{gathered}$ | $\begin{aligned} & \text { C3 } \\ & \text { D3 } \\ & \text { E7 } \\ & \text { F7 } \\ & \text { A7 } \\ & \text { B7 } \\ & \text { A7 } \\ & \text { B7 } \end{aligned}$ | - - - - - |
| LDCD/LDED dst, src <br> dst $\leftarrow$ src $\mathrm{rr} \leftarrow \mathrm{rr}-1$ | r | Irr | E2 | - - - - - |
| LDEI/LDCI dst, src <br> dst $\leftarrow$ src <br> $r \mathrm{r} \leftarrow \mathrm{rr}+1$ | r | Irr | E3 | - - - - - |
| $\begin{aligned} & \text { LDCPD/LDEPD dst, st } \\ & \mathrm{rr} \leftarrow \mathrm{rr}-1 \\ & \mathrm{dst} \leftarrow \mathrm{src} \end{aligned}$ | $\mathrm{Irr}$ | $r$ | F2 | - - - - - |

INSTRUCTION SUMMARY (Continued)

| Instruction and Operation | Addr Mode |  | Opcode Byte (Hex) | Flags Affected <br> C Z S V D H |
| :---: | :---: | :---: | :---: | :---: |
|  | dst | src |  |  |
| LDCPI/LDEPI dst, src $\begin{aligned} & \mathrm{rr} \leftarrow \mathrm{rr}+1 \\ & \mathrm{dst} \leftarrow \mathrm{src} \end{aligned}$ | Irr | $r$ | F3 | - - - - |
| LDW dst, src <br> dst $\leftarrow$ src | $\begin{aligned} & \text { RR } \\ & \text { RR } \\ & \text { RR } \end{aligned}$ | RR <br> IR <br> IMM | $\begin{aligned} & \mathrm{C} 4 \\ & \mathrm{C} 5 \\ & \mathrm{C} 6 \end{aligned}$ | - - - - - |
| MULT dst, src | $\begin{aligned} & \text { RR } \\ & \text { RR } \\ & \text { RR } \end{aligned}$ | $\begin{gathered} \hline R \\ \mathrm{IR} \end{gathered}$ $\mathrm{IM}$ | $\begin{aligned} & 84 \\ & 85 \\ & 86 \end{aligned}$ | * 0 **-- |
| $\begin{aligned} & \text { NEXT } \\ & P C \leftarrow @ I P \\ & I P \leftarrow I P+2 \end{aligned}$ |  |  | OF | - - - - - |
| NOP |  |  | FF | - - - - - |
| OR dst,src dst $\leftarrow$ dst OR src |  | 1) | $4 \square$ | -** $0-$ |
| $\begin{aligned} & \text { POP dst } \\ & \text { dst } \leftarrow \text { @P; } \\ & \text { SP } \leftarrow \mathrm{SP}+1 \end{aligned}$ |  | $\begin{aligned} & \mathrm{R} \\ & \mathrm{IR} \end{aligned}$ | $\begin{aligned} & 50 \\ & 51 \end{aligned}$ | - - - - - |
| POPUD dst, src <br> dst $\leftarrow$ src <br> $I R \leftarrow I R-1$ | R | IR | 92 | ------ |
| POPUI dst, src <br> dst $\leftarrow$ src <br> $\mathrm{IR} \leftarrow \mathbb{R}+1$ | R | IR | 93 | - - - - - |
| PUSH src $S P \leftarrow S P-1 ; @ S P \leftarrow s r$ | src | $\begin{gathered} R \\ \mathrm{R} \end{gathered}$ | $\begin{aligned} & 70 \\ & 71 \end{aligned}$ | ------ |
| PUSHUD dst, src $\begin{aligned} & I R \leftarrow \mathbb{R}-1 \\ & \text { dst } \leftarrow \text { src } \end{aligned}$ | $\mathbb{R}$ | R | 82 | - - - - - |
| PUSHUI dst, src $\begin{aligned} & I R \leftarrow I R+1 \\ & d s t \leftarrow \operatorname{src} \end{aligned}$ | $\mathbb{R}$ | R | 83 | - - - - - |
| $\begin{aligned} & \overline{R C F} \\ & \mathrm{C} \leftarrow 0 \end{aligned}$ |  |  | CF | $0----$ |
| RET $\mathrm{PC} \leftarrow @ S P ; S P \leftarrow S P+$ | $+2$ |  | AF | - - - - - |
| $\begin{aligned} & \text { RL dst } \\ & C \leftarrow \text { dst (7) } \\ & \text { dst }(0) \leftarrow \operatorname{dst}(7) \\ & \text { dst }(N+1) \leftarrow \text { dst }(N) \\ & N=0 \text { to } 6 \end{aligned}$ | $\begin{aligned} & R \\ & \text { IR } \end{aligned}$ |  | $\begin{aligned} & 90 \\ & 91 \end{aligned}$ | * * * * - - |



INSTRUCTION SUMMARY (Continued)

| Instruction and Operation | Addr Mode | Opcode Byte (Hex) | Flags Affected |
| :---: | :---: | :---: | :---: |
|  | dst src |  | C Z SVDH |
| SWAP dst dst (0-3) $\leftrightarrow$ dst (4-7) | $\begin{aligned} & R \\ & \text { IR } \end{aligned}$ | $\begin{aligned} & \text { F0 } \\ & \text { F1 } \end{aligned}$ | -**U-- |
| TCM dst,src (NOT dst) AND src | (Note 1) | $6 \square$ | -** $0-$ |
| TM dst,src dst AND src | (Note 1) | $7 \square$ | -** 0 - - |
| WFI |  | 3F | - - - - |
| XOR dst,src dst $\leftarrow$ dst XOR src | (Note 1) | $\mathrm{B} \square$ | -** 0 - - |

NOTE 1: These instructions have an identical set of addressing modes, which are encoded for brevity. The first opcode nibble identifies the command, and is found in the table above. The second nibble, represented by a $\square$, defines the addressing mode as shown in Table 6.:

Table 6. Second Nibble

| Addr Mode |  |  | Lower Opcode Nibble |
| :---: | :---: | :---: | :---: |
|  | dst | src |  |
|  | $r$ | $r$ | 2 |
|  | $r$ | Ir | 3 |
|  | R | R | 4 |
|  | R | IR | 5 |
|  | R | IM | 6 |
|  | For example, to use an opcode represented as $\times \square$ with an "RR" addressing mode, use the opcode " $\times 4$." |  |  |
| 0 | = Cleared to Zero |  |  |
| 1 | = Set to One |  |  |
| - | = Unaffected |  |  |
| * | = Set or reset, depending on result of operation. |  |  |
| U | = Undefined |  |  |

Lower Nibble (Hex)


| NOTE A | 16/18 BTJRF $r_{2}, b, R A$ | 16/18 BTJRT $r_{2}, b, R A$ | NOTE B | $\begin{gathered} 8 \\ \text { BITR } \\ r_{1}, \mathrm{~b} \end{gathered}$ | $\begin{gathered} 8 \\ \text { BITS } \\ r_{1}, \mathrm{~b} \end{gathered}$ | NOTE C | $\begin{gathered} \hline 6 \\ \text { SRP } \\ \text { IM } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |
|  |  | NOTE D | 20 <br> LDC* <br> $\mathrm{r}_{1}, \mathrm{Ir}_{2}, \times \mathrm{xL}$ | $\begin{gathered} 20 \\ \text { LDC* } \\ \mathrm{r}_{1}, \mathrm{DA}_{2} \end{gathered}$ | NOTE E | 20 <br> LDC* <br> $\mathrm{r}_{2}, \mathrm{Hr}_{2}, \times \mathrm{xL}$ | $\begin{gathered} 20 \\ \text { LDC* } \\ \mathrm{r}_{2}, \mathrm{DA}_{1} \end{gathered}$ |



Sequence:
Opcode, first, second, third operands
NOTE: The blank areas are not defined.

Figure 11. Opcode Map

Table 7. Super8 Insîructions

| Mnemonic | Operands | Instruction |
| :---: | :---: | :---: |
| Load Instructions |  |  |
| CLR | dst | Clear |
| LD | dst, src | Load |
| LDB | dst, src | Load bit |
| LDC | dst, src | Load program memory |
| LDE | dst, src | Load data memory |
| LDCD | dst, src | Load program memory and decrement |
| LDED | dst, src | Load data memory and decrement |
| LDCI | dst, src | Load program memory and increment |
| LDEI | dst, src | Load data memory and increment |
| LDCPD | dst, src | Load program memory with pre-decrement |
| LDEPD | dst, src | Load data memory with pre-decrement |
| LDCPI | dst, src | Load program memory with pre-increment |
| LDEPI | dst, src | Load data memory with pre-increment |
| LDW | dst, src | Load word |
| POP | dst | Pop stack |
| POPUD | dst, src | Pop user stack (decrement) |
| POPUI | dst, src | Pop user stack (increment) |
| PUSH | src | Push stack |
| PUSHUD | dst, src | Push user stack (decrement) |
| PUSHUI | dst, src | Push user stack (increment) |


| Mnemonic | Operands | Instruction |
| :--- | :--- | :--- |
| Program Control Instructions |  |  |
| BTJRT | dst, src | Bit test jump relative on True |
| BTJRF | dst, src | Bit test jump relative on False |
| CALL | dst | Call procedure |
| CPIJE | dst, src | Compare, increment and jump on |
|  |  | equal |
| CPIJNE | dst, src | Compare, increment and jump on |
|  |  | non-equal |
| DJNZ | r, dst | Decrement and jump on non-zero |
| ENTER |  | Enter |
| EXIT |  | Exit |
| IRET |  | Return from interrupt |
| JP | cc, dst | Jump on condition code |
| JP | dst | Jump unconditional |
| JR | cc, dst | Jump relative on condition code |
| JR | dst | Jump relative unconditional |
| NEXT |  | Next |
| RET |  | Return |
| WFI |  | Wait for interrupt |

Bit Manipulation Instructions

| BAND | dst, src | Bit AND |
| :--- | :--- | :--- |
| BCP | $d s t$, src | Bit compare |
| BITC | $d s t$ | Bit complement |
| BITR | $d s t$ | Bit reset |
| BITS | $d s t$ | Bit set |
| BOR | $d s t$, src | Bit OR |
| BXOR | $d s t$, src | Bit exclusive OR |
| TCM | dst, src | Test complement under mask |
| TM | dst, src | Test under mask |

Rotate and Shift Instructions

| ADC | dst, src | Add with carry |
| :--- | :--- | :--- |
| ADD | dst, src | Add |
| CP | dst, src | Compare |
| DA | dst | Decimal adjust |
| DEC | $d s t$ | Decrement |
| DECW | dst | Decrement word |
| DIV | dst, src | Divide |
| INC | dst | Increment |
| INCW | dst | Increment word |
| MULT | dst, src | Multiply |
| SBC | dst, src | Subtract with carry |
| SUB | dst, src | Subtract |
|  |  |  |
| Logical Instructions |  |  |
| AND | dst, src | Logical AND |
| COM | dst | Complement |
| OR | dst, src | Logical OR |
| XOR | dst, src | Logical exclusive |


| RL | $d s t$ | Rotate left |
| :--- | :--- | :--- |
| RLC | $d s t$ | Rotate left through carry |
| RR | $d s t$ | Rotate right |
| RRC | $d s t$ | Rotate right through carry |
| SRA | $d s t$ | Shift right arithmetic |
| SWAP | $d s t$ | Swap nibbles |
| CPU Control Instructions |  |  |
| CCF |  | Complement carry flag |
| DI |  | Disable interrupts |
| EI |  | Enable interrupts |
| NOP |  | Do nothing |
| RCF |  | Reset carry flag |
| SBO |  | Set bank 0 |
| SB1 |  | Set bank 1 |
| SCF |  | Set carry flag |
| SRP | src | Set register pointers |
| SRPO | src | Set register pointer zero |
| SRP1 | src | Set register pointer one |

## INTERRUPTS

The Super8 interrupt structure contains 8 levels of interrupt, 16 vectors, and 27 sources.
Interrupt priority is assigned by level, controlled by the Interrupt Priority register (IPR). Each level is masked (or enabled) according to the bits in the Interrupt Mask register (IMR), and the entire interrupt structure can be disabled by clearing a bit in the System Mode register (R222).
The three major components of the interrupt structure are sources, vectors, and levels. These are shown in Figure 10 and discussed in the following paragraphs.

## Sources

A source is anything that generates an interrupt. This can be internal or external to the Super8 MCU. Internal sources are hardwired to a particular vector and level, while external sources can be assigned to various external events.

## Vectors

The 16 vectors are divided unequally among the eight levels. For example, vector 12 belongs to level 2 , while level 3 contains vectors $0,2,4$, and 6 .

The vector number is used to generate the address of a particular interrupt servicing routine; therefore all interrupts using the same vector must use the same interrupt handling routine.

## Levels

Levels provide the top level of priority assignment. While the sources and vectors are hardwired within each level, the priorities of the levels can be changed by using the Interrupt Priority register (see Figure 8 for bit details).

If more than one interrupt source is active, the source from the highest priority level will be serviced first. If both sources are from the same level, the source with the lowest vector will have priority. For example, if the UART Receive Data bit and UART Parity Error bit are both active, the UART Parity Error bit will be serviced first because it is vector 16, and UART receive data is vector 20 .

The levels are shown in Figure 12.


Figure 12. Interrupt Levels and Vectors

## Enables

Interrupts can be enabled or disabled as follows：
龱 Interrupt enable／disable．The entire interrupt structure can be enabled or disabled by setting bit 0 in the System Mode register（R222）．
© Level enable．Each level can be enabled or disabled by setting the appropriate bit in the Interrupt Mask register （R221）．
－Level priority．The priority of each level can be controlled by the values in the Interrupt Priority register（R255，Bank 0 ）．
＠Source enable／disable．Each interrupt source can be enabled or disabled in the sources＇Mode and Control register．

## Service Routines

Before an interrupt request can be granted，a）interrupts must be enabled，b）the level must be enabled，c）it must be the highest priority interrupting level，d）it must be enabled at the interrupting source，and e）it must have the highest priority within the level．

If all this occurs，an interrupt request is granted．
The Super8 then enters an interrupt machine cycle that completes the following sequence：
－It resets the Interrupt Enable bit to disable all subsequent interrupts．

⿴囗 It saves the Program Counter and status flags on the stack．
－It branches to the address contained within the vector location for the interrupt．
（4）It passes control to the interrupt servicing routine．
When the interrupt servicing routine has serviced the interrupt，it should issue an interrupt return（IRET） instruction．This restores the Program Counter and status flags and sets the Interrupt Enable bit in the System Mode register．

## Fast Interrupt Processing

The Super8 provides a feature called fast interrupt processing，which completes the interrupt servicing in 6 clock periods instead of the usual 22.

Two hardware registers support fast interrupts．The Instruction Pointer（IP）holds the starting address of the service routine，and saves the PC value when a fast interrupt occurs．A dedicated register，FLAG＇，saves the contents of the FLAGS register when a fast interrupt occurs．

To use this feature，load the address of the service routine in the Instruction Pointer，load the level number into the Fast Interrupt Select field，and turn on the Fast Interrupt Enable bit in the System Mode register．

When an interrupt occurs in the level selected for fast interrupt processing，the following occurs：

包 The contents of the Instruction Pointer and Program Counter are swapped．
－The contents of the Flag register are copied into FLAG＇．
（a）The Fast Interrupt Status Bit in FLAGS is set．
（a）The interrupt is serviced．
－When IRET is issued after the interrupt service outline is completed，the Instruction Pointer and Program Counter are swapped again．

The contents of FLAG＇are copied back into the Flag register．
－The Fast Interrupt Status bit in FLAGS is cleared．
The interrupt servicing routine selected for fast processing should be written so that the location after the IRET instruction is the entry point the next time the（same）routine is used．

## Level or Edge Triggered

Because internal interrupt requests are levels and interrupt requests from the outside are（usually）edges，the hardware for external interrupts uses edge－triggered flip－flops to convert the edges to levels．

The level－activated system requires that interrupt－serving software perform some action to remove the interrupting source．The action involved in serving the interrupt may remove the source，or the software may have to actually reset the flip－flops by writing to the corresponding Interrupt Pending register．

## STACK OPERATION

The Super8 architecture supports stack operations in the register file or in data memory. Bit 1 in the external Memory Timing register (R254 bank 0) selects between the two.

Register pair 216-217 forms the Stack Pointer used for all stack operations. R216 is the MSB and R217 is the LSB.

The Stack Pointer always points to data stored on the top of the stack. The address is decremented prior to a PUSH and incremented after a POP.

The stack is also used as a return stack for CALLs and interrupts. During a CALL, the contents of the PC are saved on the stack, to be restored later. Interrupts cause the contents of the PC and FLAGS to be saved on the stack, for recovery by IRET when the interrupt is finished.

When the Super8 is configured for an internal stack (using the register file), R217 contains the Stack Pointer. R216 may
be used as a general-purpose register, but its contents will be changed if an overflow or underflow occurs as the result of incrementing or decrementing the stack address during normal stack operations.

## User-Defined Stacks

The Super8 provides for user-defined stacks in both the register file and program or data memory. These can be made to increment or decrement on a push by the choice of opcodes. For example, to implement a stack that grows from low addresses to high addresses in the register file, use PUSHUI and POPUD. For a stack that grows from high addresses to low addresses in data memory, use LDEI for pop and LDEPD for push.

## COUNTER/TIMERS

The Super8 has two identical independently programmable 16 -bit counter/timers that can be cascaded to produce a single 32 -bit counter. They can be used to count external events, or they can obtain their input internally. The internal input is obtained by dividing the crystal frequency by four.

The countertimers can be set to count up or down, by software or external events. They can be set for single or continuous cycle counting, and they can be set with a bi-value option, where two preset time constants alternate in loading the counter each time it reaches zero. This can be used to produce an output pulse train with a variable duty cycle.

The counter/timers can also be programmed to capture the count value at an external event or generate an interrupt whenever the count reaches zero. They can be turned on and off in response to external events by using a gate and/or a trigger option. The gate option enables counts only when the gate line is Low; the trigger option turns on the counter after a transient High. The gate and trigger options used together cause the counter/timer to work in gate mode after initially being triggered.

The control and status register bits for the counter/timers are shown in Figure 5.

## DMA

The Super8 features an on-chip Direct Memory Access (DMA) channel to provide high bandwidth data transmission capabilities. The DMA channel can be used by the UART receiver, UART transmitter, or handshake channel 0 . Data can be transferred between the peripheral and contiguous locations in either the register file or external
data memory. A 16 -bit count register determines the number of transactions to be performed; an interrupt can be generated when the count is exhausted. DMA transfers to or from the register file require six CPU clock cycles; DMA transfers to or from external memory take ten CPU clock cycles, excluding wait states.

## ABSOLUTE MAXIMUM RATINGS

Voltage on all pins with respect
to ground ．．．．．．．．．．．．．．．．．．．．．．．-0.3 V to +7.0 V
Ambient Operating
Temperature ．．．．．．．．．．．．．See Ordering Information


Stresses greater than these may cause permanent damage to the device． This is a stress rating only；operation of the device under conditions more severe than those listed for operating conditions may cause permanent damage to the device．Exposure to absolute maximum ratings for extended periods may also cause permanent damage．

## STANDARD TEST CONDITIONS

Figure 14 shows the setup for standard test conditions．All voltages are referenced to ground，and positive current flows into the reference pin．
Standard conditions are：
⿴囗 $+4.75 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{CC}} \leqslant+5.25 \mathrm{~V}$
Q GND $=0 \mathrm{~V}$
回 $0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant+70^{\circ} \mathrm{C}$


## Standard Test Load

## DC CHARACTERISTICS

| Symbol | Parameter | Min | Max | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CH}}$ | Clock Input High Voltage | 3.8 | $\mathrm{V}_{\mathrm{CC}}$ | V | Driven by External Clock Geñerator |
| $V_{C L}$ | Clock Input Low Voltage | －0．3 | 0.8 | V | Driven by External Clock Generator |
| $\mathrm{V}_{\mathrm{H}}$ | Input High Voltage | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |  |
| $V_{\text {IL }}$ | Input Low Voltage | －0．3 | 0.8 | V |  |
| $V_{\text {RH }}$ | Reset Input High Voltage | 3.8 | $V_{\text {CC }}$ | V |  |
| $V_{\text {RL }}$ | Reset Input Low Voltage | －0．3 | 0.8 | V |  |
| V OH | Output High Voltage | 2.4 |  | V | $\mathrm{l}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage |  | 0.4 | $V$ | $\mathrm{l} \mathrm{OL}=+4.0 \mathrm{~mA}$ |
| IIL | Input Leakage | － 10 | 10 | $\mu \mathrm{A}$ |  |
| IOL | Output Leakage | －10 | 10 | $\mu \mathrm{A}$ |  |
| 1 IR | Reset Input Current |  | －50 | $\mu \mathrm{A}$ |  |
| ICC | $V_{\text {CC }}$ Supply Current |  | 320 | mA |  |

## INPUT HANDSHAKE TIMING



Fully Interlocked Mode
Strobed Mode

## AC CHARACTERISTICS ( 20 MHz )

Input Handshake

| Number | Symbol | Parameter | Min | Max | Notes* $\ddagger$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | TsDI(DAV) | Data In to Setup Time | 0 |  |  |
| 2 | TdDAVIf(RDY) | $\overline{\text { DAV }} \downarrow$ Input to RDY $\downarrow$ Delay |  | 200 | 1 |
| 3 | ThDI(RDY) | Data In Hold Time from RDY $\downarrow$ | 0 |  |  |
| 4 | TwDAV | $\overline{\text { DAV } \ln \text { Width }}$ | 45 |  |  |
| 5 | ThDI(DAV) | Data In Hold Time from $\overline{\mathrm{DAV}} \downarrow$ | 130 |  |  |
| 6 | TdDAV(RDY) |  |  | 100 | 2 |
| 7 | TdRDYf(DAV) | RDY $\downarrow$ Output to $\overline{\text { DAV } \uparrow \text { Delay }}$ | 0 |  |  |

## NOTES:

1. Standard Test Load
2. This time assumes user program reads data before $\overline{\mathrm{DAV}}$ Input goes high. RDY will not go high before data is read. $\ddagger$ Times given are in ns.
*Times are preliminary and subject to change.

## OUTPUT HANDSHAKE TIMING



Fully Interlocked Mode


Strobed Mode

## AC CHARACTERISTICS ( $12 \mathrm{MHz}, 20 \mathrm{MHz}$ )

Output Handshake

| Number | Symbol | Parameter | Min | Max | Notes* $\ddagger$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | TdDO(DAV) | Data Out to $\overline{\mathrm{DAV}} \downarrow$ Delay | 90 |  | 1,2 |
| ' 2 | TdRDYr(DAV) | RDY $\uparrow$ Input to $\overline{\mathrm{DAV}} \downarrow$ Delay | 0. | 110 | 1 |
| 3 | TdDAVOf(RDY) | $\overline{\mathrm{DAV}} \downarrow$ Output to RDY $\downarrow$ Delay | 0 |  |  |
| 4 | TdRDYf(DAV) | RDY $\downarrow$ Input to $\overline{\text { DAV } \uparrow \text { Delay }}$ | 0 | 110 | 1 |
| 5 | TdDAVOr(RDY) |  | 0 |  |  |
| 6 | TwDAVO | $\overline{\text { DAV Output Width }}$ | 150 |  | 2 |
| NOTES: |  |  |  |  |  |
| 1. Standard Test Load |  |  |  |  |  |
| 2. Time given is for zero value in Deskew Counter. For nonzero value of $n$ where $n=1,2, \ldots 15 \mathrm{add} 2 \times n \times \mathrm{TpC}$ to the given time. |  |  |  |  |  |

## AC CHARACTERISTICS ( 12 MHz )

## Read/Write

| Number | Symbol | Parameter | Normal Timing |  | Extended Timing |  | Notes $\ddagger$ * |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max |  |
| 1 | TdA(AS) | Address Valid to $\overline{A S} \uparrow$ Delay | 35 |  | 115 |  |  |
| 2 | TdAS(A) | $\overline{\mathrm{AS}} \uparrow$ to Address Float Delay | 65 |  | 150 |  |  |
| 3 | TdAS(DR) | $\overline{\mathrm{AS}} \uparrow$ to Read Data Required Valid |  | 270 |  | 600 | 1 |
| 4 | TwAS | $\overline{\text { AS Low Width }}$ | 65 |  | 150 |  |  |
| 5 | TdA(DS) | Address Float to $\overline{\text { DS }} \downarrow$ | 20 |  | 20 |  |  |
| 6 a | TwDS(Read) | $\overline{\mathrm{DS}}$ (Read) Low Width | 225 |  | 470 |  | 1 |
| 6 b | TwDS(Write) | $\overline{\text { DS }}$ (Write) Low Width | 130 |  | 295 |  | 1 |
| 7 | TdDS(DR) | $\overline{\mathrm{DS}} \downarrow$ to Read Data Required Valid |  | 180 |  | 420 | 1 |
| 8 | ThDS(DR) | Read Data to $\overline{\mathrm{DS}} \uparrow$ Hold Time | 0 |  | 0 |  |  |
| 9 | TdDS(A) | $\overline{\mathrm{DS}} \uparrow$ to Address Active Delay | 50 |  | 135 |  |  |
| 10 | TdDS(AS) | $\overline{\mathrm{DS}} \uparrow$ to $\overline{\mathrm{AS}} \downarrow$ Delay | 60 |  | 145 |  |  |
| 11 | TdDO(DS) | Write Data Valid to $\overline{\mathrm{DS}}$ (Write) $\downarrow$ Delay | 35 |  | 115 |  |  |
| 12 | TdAS(W) | $\overline{\mathrm{AS}} \uparrow$ to Wait Delay |  | 220 |  | 600 | 2 |
| 13 | ThDS(W) | $\overline{\overline{D S}} \uparrow$ to Wait Hold Time | 0 |  | 0 |  |  |
| 14 | TdRW(AS) | R/产 Valid to $\overline{\text { AS }} \uparrow$ Delay | 50 |  | 135 |  |  |

[^13]AC CHARACTERISTICS ( 20 MHz )
Read/Write

| Number | Symbol | Parameter | Normal Timing |  | Extended Timing |  | Notes ${ }^{\text {* }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max |  |
| 1 | TdA(AS) | Address Valid to $\overline{A S} \uparrow$ Delay | 20 |  | 50 |  |  |
| 2 | TdAS(A) | $\overline{\mathrm{AS}} \uparrow$ to Address Float Delay | 35 |  | 85 |  |  |
| 3 | TdAS(DR) | $\overline{\mathrm{AS}} \uparrow$ to Read Data Required Valid |  | 150 |  | 335 | 1 |
| 4 | TwAS | $\overline{\text { AS Low Width }}$ | 35 |  | 85 |  |  |
| 5 | TdA(DS) | Address Float to $\overline{\mathrm{DS}} \downarrow$ | 0 |  | 0 |  |  |
| 6 a | TwDS(Read) | $\overline{\text { DS }}$ (Read) Low Width | 125 |  | 275 |  | 1 |
| 6 b | TwDS(Write) | $\overline{\text { DS (Write) Low Width }}$ | 65 |  | 165 |  | 1 |
| 7 | TdDS(DR) | $\overline{\mathrm{DS}} \downarrow$ to Read Data Required Valid |  | 80 |  | 225 | 1 |
| 8 | ThDS(DR) | Read Data to $\overline{\mathrm{DS}} \uparrow$ Hold Time | 0 |  | 0 |  |  |
| 9 | TdDS(A) | $\overline{\mathrm{DS}} \uparrow$ to Address Active Delay | 20 |  | 70 |  |  |
| 10 | TdDS(AS) | $\overline{\mathrm{DS}} \uparrow$ to $\overline{\mathrm{AS}} \downarrow$ Delay | 30 |  | 80 |  |  |
| 11 | TdDO(DS) | Write Data Valid to $\overline{\mathrm{DS}}$ (Write) $\downarrow$ Delay | 10 |  | 50 |  |  |
| 12 | TdAS(W) | $\overline{\text { AS }} \uparrow$ to Wait Delay |  | 90 |  | 335 | 2 |
| 13 | ThDS(W) | $\overline{\mathrm{DS}} \uparrow$ to Wait Hold Time | 0 |  | 0 |  |  |
| 14 | TdRW(AS) | R/产 Valid to $\overline{A S} \uparrow$ Delay | 20 |  | 70 |  |  |

NOTES:

1. WAIT states add 100 ns to these times.
2. Auto-wait states add 100 ns to this time.
$\ddagger$ All times are in ns and are for 20 MHz input frequency.

* Timings are preliminary and subject to change.


External Memory Read and Write Timing


## EPROM Read Timing

## AC CHARACTERISTICS ( 20 MHz )

## EPROM Read Cycle

| Number | Symbol | Parameter | Min | Max | Notes ${ }^{\text {* }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | TdA(DR) | Address Val |  |  |  |
|  |  | Valid |  | 170 | 1 |

NOTES:

1. WAIT states add 167 ns to these times.
$\ddagger$ All times are in ns and are for 12 MHz input frequency.
*Timings are preliminary and subject to change.

## GETTING STARTED WITH THE ZILOG SUPER8

by Charles M. Link, II

Any time an engineer switches to a new processor, he usually begins the time consuming process of learning the quirks of the new part. This article is the first of a series of articles written to speed that transition time from any other processor to the Zilog Super8.

Getting started is the most difficult part of switching to a strange new processor and development tools. Weeks can be spent just getting the first lines of initialization code written and successfully assembled. Testing the code becomes another problem. The soft re from this article series has been tested and it should be possible to copy most of the software directly to a user's application. All of the software is available in machine readable form as noted at the end of the article.

This first article demonstrates the proper initialization of the Zilog Super8 microcontroller. It sets up a Z8800 ROMLESS for 64 K bytes of external program memory, although most typical applications probably do not require more than maybe 4 K or 8 K bytes. Ports 2 and 3 , which are bit mappable as inputs or outputs, are set into the output mode. Port 4, also bit mappable, is set into the input mode. A hardware schematic has been included as an example.

The hardware schematic shown defines a simple Super8 implementation that was used to test the code in this series oi articles. This example deiines a simpie evaluation board that contains 32 K bytes of programable EPROM, and up to 32 K bytes of RAM. The design contains a simple RS-232 interface that is used in future articles of the series. The entire board, including the RS-232 interface, is powered from 5 volts. The RAM battery option allows the software to be downloaded into the RAM and saved if power fails. Additional logic on the design allows a user to protect the lower half of RAM with a simple jumper change. This prevents the processor from destroying executable code if it goes off into space on a power failure.

Specifically, the ROMLESS Super8 is used as the core. The Super8 requires a latch to demultiplex the address from the data bus. A 74LS373 fits nicely here, requiring only an inverter to correct for the address strobe. The 'LS373 with inverter is preferred here rather than a single 'LS374 because the 'LS373 is a transparent latch and
will present the address earlier than the 'LS374. JU1 selects the EPROM size, correcting for the /PGM pin on 2764 and 27128 EPROMs. It is necessary to use pull down resistors on the upper 4 bits of the address bus be-
cause on reset, the ROMLESS Super8 defines only 12 bits for address; the other 4 are set as inputs. Since LSTTL devices require more current to pull down the inputs, this pull down trick will only work for MOS and CMOS inputs, hence the requirement for the logic chips in this design to be HCT type devices.

The remaining logic is required to select the EPROM or RAM. JU2 selects the half-RAM protect mode. JU3 is set to determine what size ram to protect. This circuit allows the lower half of CMOS battery backed RAM to be read only, and removes chip select on any writes to that address space. Of course, that exact circuitry and the battery is optional, and might be replaced by a power threshold detector. On the other front, a Maxim MAX 232 provides the RS-232 interface requiring only 5 volts.

To make the software initialization more interesting, a few other typical initialization tasks are demonstrated. The entire block of registers (user ram) is cleared to zero, and one of the counter timer units is initialized to provide a periodic interrupt to form the heart of a real time clock function.

The program shows the typical pseudo-op usage demonstrated. This article series uses a cross assembler available from Zilog for either an IBM PC or a VAX operating under VMS. The program begins by defining the registers used as general purpose storage. This is done so the user does not have to refer to register numbers, but may refer to a name equated to the register.

The first 32 bytes of every program (beginning at 0000 H ) always contain the interrupt vectors for the different sources. Using the Zilog assembler, the .WORD pseudo-op defines a pair of bytes for each of the 16 sources. Program execution begins at location 0020 H . Since copyright requirements usually require the notice as close to the beginning as possible, it becomes necessary to jump around an ASCII string. The .ASCII pseudo-op generates the necessary string for this notice.

The source code describes almost completely, without further explaination, the entire initialization. Once initialized, the processor loops in a WAIT loop waiting on the periodic interrupt generated by the counter/timer. The counter timer interrupts 60 times per second, and the interrupt bumps ram storage locations representing seconds, minutes, and hours. Each time a location is bumped, an external port line is toggled so that those without emulators can see some activity with an oscilloscope.

One point of notice, is the interrupt service routine for the timer. One must reset the end of count interrupt bit (the source of interrupt) before exiting the interrupt service routine.

In the next article of this series, we will take the same basic initialization routine and modify it to support the serial UART. That article will demonstrate polled serial communications using the Zilog Super 8.
[Editors note: The sofware for this series is available on an IBM PC diskette and is included with the Super 8 Emulator package available from Creative Technology Corporation, 5144 Peachtree Road, Suite 301, Atlanta, GA 30341. (404) 455-8255. Any Zilog Field Application engineer should also be able to provide copies of the software on a user provided diskette.]




```
;bump periodic counter (60 hertz)
;one second yet?
;no rollover
;complement the second bit
;start it over again
bump the seconds timer
reached maximum
no rollover
;complement the minute bit
;start it over again
;bump the minutes timer
m
no rollover
complement the hour bit
istart it over again
mp the hours timer
reached maximum
;no rollover
;start it over again
;reset end of count interrupt
;and return from interrupt
```


# POLLED ASYNCHRONOUS SERIAL OPERATION WITH THE ZILOG SUPER8 

by Charles M. Link, II

The transition from one processor to another often involves many hours of trial-and-error software development to determine the quirks (manufacturers call it features) of the part. Once the real features are discovered, programming the processor to perform as described can be hazardous to one's health. This article, the second in a series of eight, attempts to introduce the Zilog Super8 user to the serial communications port, and its initialization in a polled serial environment.

The universal asynchronous receiver/transmitter (UART) on the Super8 is a fairly unique implementation among single chip microcomputers in that it supports all of the functions generally available only on chip level UARTs. The UART is a close approximation of the Z80 DART device in one channel. It supports independent receiver/transmitter clocking, 5 to 8 bits per character, plus optional odd or even parity, and even an optional wake-up bit. The UART can serve full duplex communications via polled, interrupt, or DMA modes of operation. Auto-echo and intemal loopback can be programmed as options. The most unique of the UART features is the character match and interrupt option.

The following article describes the initialization and use of the UART in a polled environment. This software has been tested and provides several routines that may be copied into a user's software. Although the demonstration software does not do much, it is fully functional as a stand-alone program, and may be "burned" into eprom as a test.

The basic software is almost the same general purpose initialization software from the first article in the series. Routines set-up counter/timer 0 for a real time clock option. Note, however, the change to configuration register P2AM. It is necessary to configure port 30 as input for receive data and p31 as output for transmit data.

The UART initialization sequence begins by setting the functions in the UART MODE A register. Since the UMA register is in the alternate bank, the instruction SB1 must be executed to gain access to the following registers. The loaded data selects a X16 clock, 8 bits per character, no parity, and no wake up values. Note that the clock options are X1, X16, X32, and X64. For true asynchronous operation, a clock multiplier option of at least X16 is required. The X1 mode could be used for externally syncing the received data to the UART. The transmitter is not affected.

Next, the baud rate generator must be loaded. The formula for determining the baud rate is shown below:

TIME CONSTANT $=(X T A L ~ F R E Q ~ / ~ 8 ~ / ~ C L O C K ~ M U L T ~ / ~$ DESIRED RATE) - 1

where TIME CONSTANT is a 16 bit value, XTAL FREQ is the crystal ifrequency in hertz, CLOCK MULT is the clock rate loaded into UART MODE A register (as above X1, X16, X32, and X64), and DESIRED rate is the desired bit rate in bits per second. Note that the baud rate generator may be used as an additional counter, and may be loaded with any value permitting just about any crystal frequency to operate the Super8.

The cross-assembler permitted a single 16-bit decimal number to be loaded into the UART BAUD RATE GENERATOR, high and low byte, without unnecessary figuring using the high/low byte pseudo-op.

The initialization sequence continues, with the UART MODE B register next. This example sends port 21 data to the port 21 pin. An option allows different clocks to be sent out from this pin. It could be used for clocking external logic, or for diagnostic purposes to make sure the baud rate generator is running. Auto-echo is not selected in this application, as that is primarily what the example software does. The receive and transmit clock input is the baud rate generator and the generator source is the internal clock; the crystal divided by four. Since the baud rate generator has been loaded, it is enabled, and the UART is set for normal operation (without loopback). Loopback operation permits transmitting and receiving data without any external logic in front of the Super8.

The UART TRANSMIT CONTROL register is initialized next in the sequence. Select transmit data out on port 31 and transmit enable. The stop bits are optional, and the DMA and WAKE-UP enables are for features discussed in future application articles. At this point, the transmitter is operational, and except for housekeeping, is usable. The housekeeping is in reference to selecting the bank 0 by executing the SBO instruction.

Since polled mode communications are desired, all of the UART interrupts are disabled by loading the UART INTERRUPT ENABLE with all zeros. Lastly, the receiver must be enabled by setting bit 0 of the UART RECEIVE CONTROL register.

This program primarily sends a message to the console and then accepts input from the console and echos it upon receiving a carriage return. It is necessary to delay sending data to the console after initialization because the transmit data line is in the SPACE state when idle. Alternately, add a pull-up resistor to the output, and while idle and before initialized, it would exibit the MARK state.

The transmit character routine "SENDC" monitors the TRANSMIT BUFFER EMPTY bit of the UART TRANSMIT CONTROL register. When this bit is a $" 1$ ", the transmit buffer is empty and may be loaded with a new character for transmission. To transmit a character, load the character into the UART data register (UIO).

The receive character routine "GETC" monitors the RECEIVE CHARACTER AVAILABLE bit of the UART RECEIVE CONTROL register. When this bit is a "1", a new character has been received by the UART.

The polled mode of UART operation is simple. Making the UART operate in an interrupt mode requires a few minor modifications, and DMA mode requires a few more modifications. Those modes are the subject of future application articles in this series.




```
;send character in r0
SENDC: tm UTC,#00000010B ;transmit buffer empty yet
            jr z,SENDC ;if not, wait until it is
        ld UIO,rO iload the character into the transmitter
        ret
;get a character from the uart, return in ro
GETC: tm URC,#00000001B ; character available
    jr z,GETC ;if not, wait until it is
    ld rO,UIO ;get the character from the receiver
;real time interrupt running in background
;
TIMERO: inc period ;bump periodic counter (60 hertz)
    cp period,#60 ;one second yet?
    jr ne,NOROLL ino rollover
    xor P2,#00000001B
    clr period
    inc second
    cp second,#60
    jr ne,NOROLL
    xor P2,#00000010B
    clr second ;start it over again
    inc minute ;bump the minutes timer
    cp minute,#60 ;reached maximum
    jr ne,NOROLL ;no rollover
    xor P2,#00000100B ;complement the hour bit
    clr minute ;start it over again
    inc hours ;bump the hours timer
    cp hours,#24 ;reached maximum
    jr ne,NOROLL ;no rollover
    clr hours istart it over again
NOROLL: or COCT,#00000010B ;reset end of count
    nop
    nop
INTRET: iret
;
;
MSG: .ASCII CR,LF,'Super8 Uart test program.',CR,LF
    .ASCII 'Enter up to one full line followed by return',CR,LF,'$'
MSG1: .ASCII CR,LF,'Echoed back, your line was...',CR,LF,'$'
```

August 1987

## USING THE ZILOG SUPER8 IN INTERRUPT DRIVEN COMMUNICATIONS

by Charles M. Link, II

The power of the Super8 microcomputer lies in its on board peripherals. One of those peripherals is the full duplex UART. The UART can operate under program control in polled mode, or under interrupt control, and in a DMA mode. This article, the third in a series, discusses using the UART in a fully interrupt driven system. Since it is assumed that the reader has access to the eariler article discussing the UART and the polled mode of operation, this article will only discuss the differences.

The Zilog Super8 contains an on board interrupt controller that is tightly linked to the other on-board peripherals. The UART, being on-board, can be operated in an interrupt mode permitting very little execution overhead time while monitoring the UART for incomming characters and waiting for the UART to send outgoing characters.

Operation of an interrupt driven system demands more software logic to control the interrupt. Although more software is present, less time is spent executing it, because most of the overhead is in the setup for interrupt transfers. Generally, interrupt driven serial I/O overlaps some other process or processes, and therefore enhances total system speed and operation. Interrupt driven I/O has no advantages in a system that must wait on the serial port. In the example program, no real advantage has been gained by interrupt operation. The program displays a simple message to the console, and accepts input responses and echos them. For program simplicity, the main program waits on the interrupt to complete before starting the next phase of the program.

In any interrupt driven system, the central processor must know what to do when an interrupt occurs. The Super8 is no exeception. An interrupt vector table directs the processor to begin execution at certain addresses for particular interrupt inputs. The UART can be the source for up to five different interrupts and therefore up to five of the sixteen vectors can be designated for it. This sample program ignores errors and special condition interrupts, and therefore only two vectors are used; one for transmit buffer empty and one for receive character available. These vectors are programmed into the vector table by setting interrupt vector 10 (zero reference) to the address for the receive data service routine, and setting interrupt vector 13 to the address for the transmit data service routine.

The setup of the Super8 is essentially the same as that of the serial port in a polled mode of operation. The
proper priority for the interrupts are assigned arbitrarily. The real time clock as highest priority, the receive character available as second priority, and transmit character buffer empty as the lowest priority. Generally, the transmit interrupt should be the lowest in an asynchronous system because if it does not get serviced iimmediately, no major problems occur. If the real time interrupt took more time in relationship to the time required to transmit a single character, then maybe the receive should be put higher. If the receiver is not serviced, that character would be lost.

Enabling the interrupts is a two stage process. First the mask in the INTERRUPT MASK REGISTER must be enabled for each level of the interrupts used. Next, it is necessary to enable the individual transmit and receive interrupts. In the example program, a character is loaded into the transmit buffer and then the interrupt is enabled by setting bit 2 in the UART INTERRUPT ENABLE (UIE) register. Each successive transmit interrupt indicates an empty buffer, and the next character is loaded into the buffer. When the last character is loaded into the buffer, the transmit interrupt is disabled to prevent further interruptions by clearing bit 2 of the UIE register.

The receiver interrupt is enabled to allow the processor to accept incoming characters by setting bit 0 of the UIE register. Once set, any received character will cause the processor to transfer control to the "RXDATI" routine. In this example, the receive service routine reads, echos, and stores each received character until a carriage routine is received. The input is then repeated.

The example program does not fully utilize the interrupt system, as it waits for each routine to complete before moving to the next. However, it does however work, and demonstrates interrupt service routines. Serial interrupt software is not complex, and could lead to very powerful user programs. With the addition of the on board DMA to automaticlly transfer characters, the Super8 can complete many tasks that previously would require complex hardware and software. The next article in the series demonstrates using the DMA controller with the serial port.
.TITLE Sample Zilog Super 8 Serial Interrupt Mode Operation
;


| $i=$ | TITLE: | UART2.S | $=$ |
| :--- | :--- | :--- | :--- |
| $i=$ | DATE: | JULY 17, 1986 | $=$ |
| $i=$ | PURPOSE: | TO DEMONSTRATE INTERRUPT | $=$ |
| $i=$ |  | DRIVEN SERIAL PORT | $=$ |
| $i=$ |  | COMMUNICATIONS | $=$ |
| $i=$ | ASSEMBLER: | ZILOG ASMS8 ASSEMBLER | $=$ |
| $i=$ | PROGRAMMER: | CHARLES M. LINK, II | $=$ |


;


;
CR: .equ 0 dH ;carriage return

LF: .equ 0aH iline feed
;

;* REGISTER EQUATE TABLE * * *
;* *

period: .equ 0 ;period timer
second: .equ 1 iseconds timer
minute: .equ 2 ;minutes timer
hours: .equ 3 ;hours timer
; working register equates
MPTR: .equ RR8 ;message pointer for external memory
; **********************************************************
; *
;* INTERRUPT VECTOR TABLE *
*

;


START: jr START1 ;program execution unconditionally ;begins at this location after reset ; and power up.
. ASCII 'REL $07 / 17 / 86^{\prime}$ ijump around optional ascii string ;containing release info, copyright, etc.
START1: di ;begin
sb0 ;select register bank 0


```
        sb0 ;select bank 0
        ld , UTC,#10001000B ;select p31 as transmit data out, 1 stop bit
        and transmit enable
        ;no interrupts, no DMA
        enable receive
;UART is initialized, enable interrupts for real time clock
;
    ei ;enable interrupts
;
;wait 1 full second of serial line mark before sending anything
;
WAIT: cp second,#1 ;wait 1 second
    jr ne,WAIT
; display the logon message
;
LOGON: ldw MPTR,#MSG ;load the address of MSG into word reg MPTR
    call SENDM ;send the message
    call TXWAT ;wait for transmitter to complete
i
;logon message displayed, get response from console
;and move to upper register memory
;
GET: ld r1,#80 ;maximum character count
    ld r2,#80H ;point to first location in upper register bank
    di ;stop interrupts
    or UIE,#00000001B ;receive character enable
;now wait for input to be completed
GW: tm UIE,#00000001B ;wait for interrupt to be disabled
    jr nz,GW ;if interrupt still enabled
i
;if carriage return typed, or }80\mathrm{ characters exceeded, echo message
;
ECHO: ldw MPTR,#MSG1 ;load the address of MSG1 in word reg MPTR
    call SENDM ;send the message
;
;since messages are interrupt driven, we must wait for message to
;complete before transmitting next message
;
\begin{tabular}{|c|c|c|c|}
\hline & call & TXWAT & ; wait on transmitter \\
\hline & ld & r1, \#80 & ; maximum character count \\
\hline & ld & r2,\#80H & ; first location of character buffer \\
\hline \multirow[t]{6}{*}{ECHO1:} & ld & ro, er2 & ; get character from buffer \\
\hline & call & SENDC & ; send the character to console \\
\hline & cp & r0,\#CR & ; carriage return? \\
\hline & jr & eq, LOGON & ;if so, end message display \\
\hline & inc & r2 & ; bump pointer \\
\hline & \[
\begin{aligned}
& \text { djnz } \\
& \text { jr }
\end{aligned}
\] & r1, ECHO1 LOGON & ;display next character if not done \\
\hline \multicolumn{4}{|l|}{;} \\
\hline \multicolumn{4}{|l|}{; subroutines} \\
\hline \multicolumn{4}{|l|}{\multirow[t]{2}{*}{; send message at MPTR until '\$' character found}} \\
\hline & & & \\
\hline \multirow[t]{6}{*}{SENDM:} & ldci & ro, @MPTR & ; get the character \\
\hline & call & SENDC & istart UART transmitting \\
\hline & di & & ; no interrupts \\
\hline & or & UIE, \#00000100B & ;enable transmit interrupts \\
\hline & ei & & \\
\hline & ret & & \\
\hline \multicolumn{3}{|l|}{; send character in ro} & \\
\hline \multirow[t]{3}{*}{SENDC:} & tm & UTC, \#00000010B & ; transmit buffer empty yet \\
\hline & jr & z ,SENDC & ;if not, wait until it is \\
\hline & 1 d & UIO,r0 & ; load the character into the transm \\
\hline
\end{tabular}
;transmit buffer available interrupt
TXDATI: ldci r0,@MPTR ;get next character to transmit
    ld UIO,r0 iload the character in transmitter
    cp ro,#'$' ilast character
    jr eq,LASTT ;if last transmit character
    iret
LASTT: and UIE,#11111011B
    iret
;transmitter wait routine
TXWAT: tm UIE,#00000100B
    jr nz,TXWAT
    ret
```

```
;receive character available interrupt
RXDATI: ld r0,UIO ;get input from console
        and ro,#7fH ;remove upper parity bit
        call SENDC ;echo to console
        ld er2,r0 ;move to upper internal ram in Super8
        cp r0,#CR ;was the received character a carriage return
        jr eq,LASTR ;if so, disable interrupts
        inc r2 ;bump pointer
        djnz rl,RXR ;exit if not last
    LASTR: and UIE,#11111110B ; disable the receive interrupts
RXR: iret
;
;real time interrupt running in background
;
TIMERO: inc period ;bump periodic counter (60 hertz)
    cp period,#60 ;one second yet?
    jr ne,NOROLL ;no rollover
    xor P2,#00000001B ;complement the second bit
    clr period ;start it over again
    inc second ;bump the seconds timer
    cp second,#60 ireached maximum
    jr ne,NOROLL ino rollover
    xor P2,#00000010B ;complement the minute bit
    clr second istart it over again
    inc minute ;bump the minutes timer
    cp minute,#60 ireached maximum
    jr ne,NOROLL ino rollover
    xor P2,##00000100B ;complement the hour bit
    clr minute istart it over again
    inc hours ;bump the hours timer
    cp hours,#24 ireached maximum
    jr ne,NOROLL ino rollover
    clr hours istart it over again
NOROLL: or COCT,#OOOOOO1OB ;reset end of count
    nop
    nop
INTRET: iret ;and return from interrupt
;
;
MSG: .ASCII CR,LF,'Super8 Uart test program.',CR,LF
    .ASCII 'Enter up to one full line followed by return',CR,LF,'$'
MSG1: .ASCII CR,LF,'Echoed back, your line was...',CR,LF,'$'
.END
```


# USING THE SUPER8 SERIAL PORT WITH DMA <br> by Charles M. Link, II 

With the increasing integration available today, microprocessor manufacturers are incorporating new peripherals that typically were off board in previous products, and sometimes required a large amount of external logic to utilize. The direct memory access function is a good example. Zilog has incorporated a very powerful DMA in the new Super8 microcontroller. It has the capability of linking to several on board peripherals, including the serial port, and can control data transfers to the different memory mediums.

The Super8, with its on-board DMA can reduce processor overhead in data transfer tasks. It allows direct transfer of serial input characters to either intemal register memory ( 256 bytes) or external ram memory. For example, this transfer can be set to transfer a specific number of input characters, then interrupt the processor. Processor program service overhead is minimal. Serial output characters can be transfered from external EPROM or ram memory, or the internal register memory.

The required setup for the DMA transfers are much the same as that of interrupt or polled operation. This program example uses the DMA to interrupt upon termination of data transfers so that approopriate vectors and routines are required. Since the program links to the serial port, the DMA uses the serial port receive and transmit interrupt vectors 10 and 13, respectiveiy. Upon completion of a receive DMA transfer, the service routine defined by the receive vector is executed. Upon completion of the transmit DMA transfer, service routine defined by the transmit vector is executed.

It is necessary to define the memory source/destination by setting the appropriate state of bit 0 in the EXTERNAL MEMORY TIMING (EMT) register. Initially, the example program selects external memory as the source/destination. A special note: read the fine print in the technical manual. Many hours were spent debugging the DMA mode of operation, with the final realization that internal rom does not qualify as external memory. Only that memory that would be selected if the /DM line was true would be a valid source/destination. Since this article uses the hardware defined from the first of the series, and uses a $Z 8800$ with external EPROM, it will work perfectly. ROM and PIGGYBACK or prototype type parts will not work. Neither will emulators.

This sample uses the DMA mode to transmit a few lines of ASCII data to a console. The DMA requires a total
byte count to properly transfer the data and terminate. Be careful to recognize that the ASCIL pseudo-op in the Zilog assembler, or many other assemblers, is not an easy way to generate the byte count. Warning! The Zilog assembler generates a length for each subgroup, e.g., "MSG" generates a separate length for each group separated by commas, not one total length.

Initially, the DMA transfers from EPROM. The address from which to transfer is C0 and C1 as defined by the working register pointers. It is necessary to set RPO to C0 to access the register, and it is accessed as RO and R1 or RR0. The count for the transfer is taken from DMA COUNT HIGH and DMA COUNT LOW. For each transfer, initialize the address and count values. Upon completion of the DMA transmit process, when the count goes to -1 , a transmit interrupt is generated. The example program disables transmit interrupts and DMA, and returns. The main line program was polling the interrupt enable bit for completion.

Next, the DMA is set up to transfer 25 characters into the internal register memory. One must select intemal memory in the EMT register by clearing bit 0 . The address for transfer requires only one byte, so that working regisier $\mathbf{i}(\mathrm{Ri})$, when RPO equals CO , is the address pointer. The DMA count must also be loaded, in this case with 25. For demonstration purposes, the autoecho bit of the UART MODE B register is selected. This causes any characters received to be automatically looped back to the transmit port. Finally, the receive interrupt and DMA enable bits (BITS 0 and 1) are set to enable and begin DMA operation. When 25 characters have been input to the Super8, a receive interrupt will be generated, and control will be transfered to the "RXDATI" routine, where interrupts and DMA are disabled.

The last routine in the example software sends another message from EPROM to the console and then sends the characters from the internal memory buffer that were previously entered. The prime consideration is to remember to select the source/destination memory in the EMT register.

In this DMA example, the code is simple for DMA operation. It is important to note that this example does not
fully utilize the functionality of the DMA transfer. The example purposely waits in a software loop while the DMA transfer occurs. This prevents the supporting code from becoming too complex to follow for an example. Normal operation might have the UART receiving characters
under DMA controls and transmitting characters under interrupt control with processing occurring somewhere in the middle.


```
                                    ;begins at this location after reset
                            ;and power up.
    .ASCII 'REL 0 7/17/86' ;jump around optional ascii string
    ;containing release info, copyright, etc.
    ;begin
    ;select register bank 0
    ;external memory timing=no wait input, normal
    ;memory timing, no wait states, stack internal,
    ;and DMA external
    ;address begins at 0000h, set upper byte
    ;select all lines as address
    ;enable port 0 as upper 8 bits address
        ;handshake not enabled port 0
;
;port l is defined in romless part as address/data. it is not necessary
;here to initialize that port
;
START1: di
        sb0
        ld EMT,#00000001B
        ld PO,#OOH
        ld POM,#111111111B
        ld PM,#00110000B
        ld H1C,#00000000B
    P2,#OOH ;port 2 outputs low
    ld P3,#OOH ;port 3 outputs low
    ld P2AM,#10001010B ;P31,20,21 as output,p30 input
    ;it is necessary here to configure p30 as input
    ;for the receive data, and p31 as output for
    ;transmit data for UART
    ld P2BM,#10101010B;p32,33,22,23 as output
    ld P2CM,#10101010B ;p34,35,24,25 as output
    ld P2DM,#10101010B ;p36,37,26,27 as output
;
    ld P4,#00000000B ;clear port 4 register
    ld P4D,#11111111B ; set all bits of P4 as inputs
    ld P4OD,#00000000B ;active push/pull [not necessary since all
    ; bits are inputs
;
;basic Super 8 I/O is initialized, now internal registers
\begin{tabular}{|c|c|c|c|}
\hline & ld & RPO, \# OCOH & ; set working register low to lower 8 bytes \\
\hline & 1d & RP1, \# 0 C8H & ; set working register high to upper 8 bytes \\
\hline & ld & SPL, \# OFFH & ; set stack pointer to start at top of set two ; note here that only lower 8 bits are used ;for stack pointer. location OFFH is wasted ;as stack operation. SPH is general purpose ;storage. \\
\hline \multicolumn{4}{|l|}{} \\
\hline \multicolumn{4}{|l|}{; now clear the internal memory and stack area} \\
\hline & ld & SPH, \# OFFH & ;point to top of general purpose register \\
\hline \multirow[t]{3}{*}{ZERO:} & clr & ESPH & ;zero it \\
\hline & dec & SPH & \\
\hline & \[
\begin{aligned}
& \text { jr } \\
& \text { clr }
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{nz}, \mathrm{ZERO} \\
& \text { @SPH }
\end{aligned}
\] & ; do it until register set is all cleared ;zero last register \\
\hline \multicolumn{4}{|l|}{} \\
\hline \multicolumn{4}{|l|}{; now everything except working registers is cleared} \\
\hline \multicolumn{4}{|l|}{; cpu and memory now initialized, set up timer for real time clock} \\
\hline \multirow[t]{10}{*}{;} & 1d & SYM; \#00000000B & ; disable fast interrupt response \\
\hline & ld & IPR, \#00000010B & ;interrupt priority \\
\hline & ld & IMR, \#01000110B & ; IRQ2>IRQ \(>\) IRQ4>IRQ5 \(>\) IRQ \(6>\) IRQ \(7>\) IRQ0 \(>\) IRQ1 \\
\hline & sbl & IMR,\#01000110B & ;select bank 1 \\
\hline & 1d & COTCH, \#^HB(50000) & ) inigh byte of time constant \\
\hline & ld & COTCL, \#^LB(50000) & ) ;low byte of time constant \\
\hline & & & ;12,000,000 hertz / \(4 / 50,000=60\) hertz ;12 Mhz is xtal freq, 4 is internal divider \\
\hline & 1d & COM, \#00000100B & ;p27,37 is I/O, programmed up/down, no capture ;timer mode is selected \\
\hline & sbo & & ; select bank 0 \\
\hline & 1d & C0CT, \#10100101B & ;continuous, count down, load counter, ; zero count interrupt enable, enable counter \\
\hline \multicolumn{4}{|l|}{; timer is set, now lets initialize the UART for polled operation} \\
\hline \multicolumn{4}{|l|}{\multirow[t]{2}{*}{; sbl ;bank 1}} \\
\hline & & & \\
\hline \multirow[t]{3}{*}{} & ld & UMA,\#01110000B & \\
\hline & & & ;8.76 rounded to 9 . \\
\hline & & & ; note that a 12 Mhz does not make a very ;accurate baud rate source. error is large \\
\hline
\end{tabular}
```

|  | $1 d$ | UBGH, \#^HB (00009) | ;high byte of time constant |
| :---: | :---: | :---: | :---: |
|  | $1 d$ | UBGL, \#^LB (00009) | ;low byte of time constant |
|  | ld | UMB, \#00011110B | ;p21=p21data, auto-echo is off, transmit and ; receive clock is baud rate generator output, ; baud rate generator input is system clock / 2, ;baud rate generator is enabled, loopback ;is disabled |
|  | sbo |  | ;select bank 0 |
|  | ld | UTC, \#10001000B | ; select p31 as transmit data out, 1 stop bit ; and transmit enable |
|  | $1 d$ | UIE, \#00000000B | ; no interrupts, no DMA |
|  | 1d | URC,\#00000010B | ;enable receive |
| ```;UART is initialized, enable interrupts for real time clock ; ei``` $\qquad$ <br> ```;enable interrupts``` |  |  |  |
|  |  |  |  |
| $;$ <br> ;because uart was just enabled, allow data line to mark for at least 1 second |  |  |  |
| WAIT: cp <br> second, \#1 |  |  |  |
| WAIT: | $\begin{aligned} & \text { cp } \\ & \text { ir } \end{aligned}$ | second, \#1 ne,WAIT | ;wait 1 second |
| ; <br> ;display the logon message |  |  |  |
| ínGON: | ldw call call | MPTR, \#MSG SENDM TXWAT | ; load the address of MSG into word reg MPTR ; send the message <br> ; wait for transmitter to complete |
| ; |  |  |  |
| ;logon message displayed, get response from console ; and move to upper register memory |  |  |  |
| GET : | di |  | ; no interrupts while setting up for DMA |
|  | ldw | MPTR, \#0080H | ;first character receive location |
|  | and | EMT, \#11111110B | ;select register file for receiving character ;select bank one |
|  | 1d | DCH, \# 0 | ;DMA count high byte |
|  | 1d | DCL, \#25 | ; DMA count low byte |
|  | or | UMB, \#00100000B | ;auto echo enable |
|  | sb0 |  | ; restore to bank zero |
|  | or | UIE, \#00000011B | ;receive character DMA link, interrupt enable |
|  | call | RXWAT | ; wait for receiver to complete receiving input |
| ; |  |  |  |
| ;receive characters in buffer, restore Super8 non DMA state ; |  |  |  |
|  | di |  | ;no interrupts while cleaning up |
|  | sb1 |  | ;bank 1 |
|  | and | UMB, \#11011111B | ; disable auto echo |
|  | sb0 |  | ;restore bank 0 |
|  | $\begin{aligned} & \text { or } \\ & \text { ei } \end{aligned}$ | EMT,\#00000001B | ;select data memory for DMA transfers |
| ; 25 characters received via DMA, now display "ECHO" message |  |  |  |
|  |  |  |  |
| ECHO: |  |  |  |
|  | call | SENDM | ; send the message |
|  | call | TXWAT | ; wait on transmitter |
| ; |  |  |  |
| ;message sent, now replay typed input |  |  |  |
| ; |  |  |  |
|  | di |  |  |
|  | ldw | MPTR, \#0080H | ;point to beginning of buffer |
|  | and | EMT, \#11111110B | ;select register bank for DMA transfer |
|  | sb1 |  | ;select bank 1 |
|  | 1d | DCH, \# 0 | ; DMA count high byte |
|  | 1d | DCL, \#25 | ; DMA count low byte |
|  | sb0 |  | ;select bank 0 |
|  | or | UIE, \#00000100B | ;enable transmit interrupts |
|  | or | UTC, \#00000001B | ;transmit DMA enable |
|  | ei |  | ;enable interrupts |
|  | call | TXWAT | ; wait on transmitter |
|  | di |  |  |
|  | $\begin{aligned} & \text { or } \\ & \text { ei } \end{aligned}$ | EMT, \#00000001B | ;select external data memory for DMA transfer |
| ; |  |  |  |
| ;replay complete, loop back and do it again |  |  |  |
| ; | jr | LOGON |  |

```
;
;subroutines
;
;send message at MPTR for length in first byte
SENDM: ldci r7,@MPTR ;get the character
    dec r7 ;count actually should be n-1 for n bytes
    di , ino interrupts while setting up
    or EMT,#00000001B iselect external data memory for DMA transfer
    sb1 ;select bank 1
    ld DCH,#O ;DMA count high byte is 0
    ld DCL,r7 ;move the count DMA count low byte
    sb0 iselect bank 0
    or UIE,#00000100B ;enable transmit interrupts
    or UTC,#00000001B ;transmit DMA enable
    ei
    ret
;transmit DMA complete
TXDATI: and UIE,#11111011B ; disable transmit interrupts
    and UTC,#11111110B ;disable transmit DMA
    iret 
;transmitter wait routine
TXWAT: tm UIE,#00000100B ;wait until interrupts disabled
    jr nz,TXWAT ;wait if bit set
;receive character available interrupt
RXDATI: and UIE,#11111100B ; disable the receive interrupts
    iret
;receive wait routine
RXWAT: tm UIE,#00000001B ;wait until interrupts disabled
    jr nz,RXWAT ;wait if bit still set
;
;real time interrupt running in background
;
TIMERO: inc period ;bump periodic counter (60 hertz)
    cp period,#60 ;one second yet?
    jr ne,NOROLL ;no rollover
    xor P2,#00000001B ;complement the second bit
    clr period istart it over again
    inc second ;bump the seconds timer
    cp second,#60 ireached maximum
    jr ne,NOROLL ;no rollover
    xor P2,#00000010B ;complement the minute bit
    clr second istart it over again
    inc minute ;bump the minutes timer
    cp minute,#60 ;reached maximum
    jr ne,NOROLL ;no rollover
    xor P2,#00000100B ;complement the hour bit
    clr minute istart it over again
    inc hours ;bump the hours timer
    CP hours,#24 ireached maximum
    jr ne,NOROLL ino rollover
    clr hours istart it over again
NOROLL: or COCT,#00000010B ; reset end of count
    nop
    nop
INTRET: iret
;
;
MSG: . BYTE 56
    .ASCII CR,LF,'Super8 Uart DMA test program.',CR,LF
    .ASCII 'Enter 25 characters',CR,LF,'$'
MSG1: .BYTE 34
    .ASCII CR,LF,'Echoed back, your line was...',CR,LF,'$'
```


# GENERATING SINE WAVES WUTH THE ZILOG SUPER8 <br> by Charles M. Link, II 

Generally digital microprocessors are thought of as only being able to generate digital signals...that is either on or off. With the simple addition of a digital-to-analog converter (DAC), more complex waveforms may be generated. Since the advent of the microprocessor and the DAC, many methods have been used by hardware and software designers to generate sine waves, including some that involve precise instruction and clock cycle calculations. This example is different.

The Zilog Super8 microcomputer is a single chip device requiring only a latch and EPROM to operate in its ROMLESS state. Leaving 24 I/O lines for user configuration, it is extremely easy to interface with peripherals, including, in this case, the DAC- 08. The hardware in this application example is essentially the same base hardware as the previous application articles. Since it is assumed that the reader has access to those articles, detailed explaination of the base will not be made here. Only the additions to the base will be explained.

The base Super8 microprocessor has ports 2, 3 and 4 available for user connection. For this example, the DAC-08 is connected to port 4 (P4). The DAC-08 is tied, with the least significant bit tied to P40 and the most significant bit tied to P47. The other connections to the DAC-08 are mostly out of the test circuit description shown in the data manuals associated with it. The DAC requires -12 volts for proper operation. The output for this example is tied to a simple op- amp filter with a sharp roll off at about 3500 hertz. This type filter might be quite suitable for telecommunications applications, but may not be so good for many others. An oscilloscope displays the resultant waveform.

The software to operate the Super8 is in the original initialization software from eariler in this article series. Initialization is essentially the same. Port 4 must be set up as output, with active push-pull drivers. The main consideration for this program is the software "sample" rate. For this example, 8000 samples per second was chosen. Any other rate may be chosen, and the author has successfully used values up to 16000 samples per second without timing problems. Higher base clock rates are possible with the recently introducecd 20 megahertz Super8 chips available. With the sample method used, the sample rate does not vary with the different sine wave frequencies generated.

The sample method requires a sine wave table stored in ROM or EPROM. This example uses 256 values, al-
though 64, 128 or more values are quite acceptable. The BASICA program that generated the sine table is included for user modification. Once the values were generated, they were manually typed into the program. Using the Zilog macro assembler would have signigicantly slowed assembling. Note that the comments in the BASICA program imust be removed before the PC can execute.

The values generated by the BASICA program are values ranging from 01 H to 0 FEH. Since the DAC represents 00 H as zero volts and OFFH as 5 volts, this table will product sine outputs from almost zero to almost five volts.

The principle of operation requires that a sixteen bit frequency increment be maintained. This increment is generated by the simple formula

FREQUENCY INCREMENT $=$ (TABLESTEP $\times 256 \times$ FREQUENCY) / SAMPLE
where FREQUENCY INCREMENT is a sixteen bit value saved in an increment register, TABLESTEP is the number of values in the sine wave table, FREQUENCY is the desired frequency of generation in hertz, and SAMPLE is the number of samples per second. In the example program, this increment is stored in "FINCR".

A current offset into the sine table is maintained in the register pair labeled "INCR". At each periodic interrupt, FINCR must be added to INCR and saved in INCR. This sixteen bit value remains the offset into the table. The upper byte of the offset is used to point to the value in the 256 byte sine table that is loaded into the DAC. In the sample program, the value loaded into the DAC is generated in the previous interrupt and saved until the first instruction of the next interrupt. This allows the interrupt to perform some other varying length transactions, without introducing bit jitter into the sine wave.

Changing the "FINCR" by program control causes different frequencies to be generated. In this case, the sine wave may be turned off by disabling the counter 0 interrupt. Depending upon the number of steps in the sine
table and the sample frequency, very accurate sine frequencies may be generated. Calculate the actual error by using the following formula:
[ ABS ( REAL FREQI - INTEGER FREQI) / REAL FREQI ] X $100=\%$ ERROR
where REAL FREQI is the actual calculated frequency increment, INTEGER FREQI is the nearest rounded integer of the calculated frequency increment, and the result is the actual percent error form the desired value.

With the addition of a filter with sharp cutoff just above the highest desired frequency, the Super8 serves quite well as a programmable sine wave generator. In addition to sine waves, complex waveforms may be easily generated by the Super8 with the addition of the low-cost DAC. The next article in this series will describe how to generate some of these more complex waveforms.


;zero count interrupt enable, enable counter
;

| ;timer | is in | lized, now le | enable int |
| :---: | :---: | :---: | :---: |
|  | ldw | INCR,\#1 | ;start at |
|  | ldw | FINCR, \#FREQI | ; load freq |
|  | ldw | POINT,\#SINTAB | ;pointer poir |
|  | 1d | CVAL, \#080H | ;initial va |
|  | ei |  | ;enable in |
| WAIT: | nop |  |  |
|  | nop |  |  |
|  | nop |  |  |
|  | nop |  |  |
|  | jr | WAIT | ;loop back |

; Timer interrupt. Occurs SAMPLE times per second
; interrupt outputs value to DAC-08 and then determines value for next
;interrupt. This assures no bit jitter.
;
TIMERO: ld p4,CVAL ;write new value to DAC-08
rcf ; clear carry flag
add INCRL,FINCRL ;find next position in sine table
adc INCRH,FINCRH ;by adding frequency offset to last position
ld POINTL,INCRH ; set new pointer into sine table
ldc ; upper byte ok since on boundary
; get value from sine table
or COCT, \#OOOOOO10B ; reset end of count interrupt
INTRET: iret
;and return from interrupt
;

; ネ *
;* SINE WAVE LOOKUP * *

;
;sine table for sine wave generation using DAC-08. Table based upon
;case of waveform with minumum amplititude $=0$ volts and maximum
;amplititude $=5$ volts. DAC-08 input for 0 volts $=00 \mathrm{H}$
; 5 volts $=0$ FFH. Table generated using following BASICA program, ; then typed into program.

.byte $099 \mathrm{H}, 096 \mathrm{H}, 093 \mathrm{H}, 090 \mathrm{H}, 08 \mathrm{CH}, 089 \mathrm{H}, 086 \mathrm{H}, 083 \mathrm{H}, 080 \mathrm{H}, 07 \mathrm{DH}, 07 \mathrm{AH}, 077 \mathrm{H}$ .byte .byte .byte . byte .byte .byte -byte -byte .byte -byte $074 \mathrm{H}, 070 \mathrm{H}, 06 \mathrm{DH}, 06 \mathrm{AH}, 067 \mathrm{H}, 064 \mathrm{H}, 061 \mathrm{H}, 05 \mathrm{EH}, 05 \mathrm{BH}, 058 \mathrm{H}, 055 \mathrm{H}, 052 \mathrm{H}$ $04 \mathrm{FH}, 04 \mathrm{DH}, 04 \mathrm{AH}, 047 \mathrm{H}, 044 \mathrm{H}, 041 \mathrm{H}, 03 \mathrm{FH}, 03 \mathrm{CH}, 039 \mathrm{H}, 037 \mathrm{H}, 034 \mathrm{H}, 032 \mathrm{H}$ $02 \mathrm{FH}, 02 \mathrm{DH}, 02 \mathrm{BH}, 028 \mathrm{H}, 026 \mathrm{H}, 024 \mathrm{H}, 022 \mathrm{H}, 020 \mathrm{H}, 01 \mathrm{EH}, 01 \mathrm{CH}, 01 \mathrm{AH}, 018 \mathrm{H}$ $016 \mathrm{H}, 015 \mathrm{H}, 013 \mathrm{H}, 011 \mathrm{H}, 010 \mathrm{H}, 00 \mathrm{FH}, 00 \mathrm{DH}, 00 \mathrm{CH}, 00 \mathrm{BH}, 00 \mathrm{AH}, 008 \mathrm{H}, 007 \mathrm{H}$ $006 \mathrm{H}, 006 \mathrm{H}, 005 \mathrm{H}, 004 \mathrm{H}, 003 \mathrm{H}, 003 \mathrm{H}, 002 \mathrm{H}, 002 \mathrm{H}, 002 \mathrm{H}, 001 \mathrm{H}, 001 \mathrm{H}, 001 \mathrm{H}$ $001 \mathrm{H}, 001 \mathrm{H}, 001 \mathrm{H}, 001 \mathrm{H}, 002 \mathrm{H}, 002 \mathrm{H}, 002 \mathrm{H}, 003 \mathrm{H}, 003 \mathrm{H}, 004 \mathrm{H}, 005 \mathrm{H}, 006 \mathrm{H}$ $006 \mathrm{H}, 007 \mathrm{H}, 008 \mathrm{H}, 00 \mathrm{AH}, 00 \mathrm{BH}, 00 \mathrm{CH}, 00 \mathrm{DH}, 00 \mathrm{FH}, 010 \mathrm{H}, 011 \mathrm{H}, 013 \mathrm{H}, 015 \mathrm{H}$ $016 \mathrm{H}, 018 \mathrm{H}, 01 \mathrm{AH}, 01 \mathrm{CH}, 01 \mathrm{EH}, 020 \mathrm{H}, 022 \mathrm{H}, 024 \mathrm{H}, 026 \mathrm{H}, 028 \mathrm{H}, 02 \mathrm{BH}, 02 \mathrm{DH}$ $02 \mathrm{FH}, 032 \mathrm{H}, 034 \mathrm{H}, 037 \mathrm{H}, 039 \mathrm{H}, 03 \mathrm{CH}, 03 \mathrm{FH}, 041 \mathrm{H}, 044 \mathrm{H}, 047 \mathrm{H}, 04 \mathrm{AH}, 04 \mathrm{DH}$ $04 \mathrm{FH}, 052 \mathrm{H}, 055 \mathrm{H}, 058 \mathrm{H}, 05 \mathrm{BH}, 05 \mathrm{EH}, 061 \mathrm{H}, 064 \mathrm{H}, 067 \mathrm{H}, 06 \mathrm{AH}, 06 \mathrm{DH}, 070 \mathrm{H}$ $074 \mathrm{H}, 077 \mathrm{H}, 07 \mathrm{AH}, 07 \mathrm{DH}$
. END

# GENERATING DTMIF TONES WITH THE ZILOG SUPER8 

by Charles M. Link, II

In the previous article, a sine wave generation example was demonstrated. Sine waves are great, but, sometimes, more complex waveforms must be generated. One of the most widely used complex waveforms is the DTMF tone. The DTMF tone is used on millions of telephones under the AT\&T registered name "TOUCH TONE". Generally, telecommunications designers purchase one of the many DTMF encoder chips and hang it beside a microprocessor. This application article contains an example of a DTMF generation scheme that produces nearly as pure and probably as accurate a tone as the external chip method.

Generating sine waves requires some type of digital-toanalog converter to interface to the microprocessor. For this application, a DAC-08 is used. This DAC-08 is tied to port 4 of the Super8. Since it is assumed that the reader has access to the previous article, a detailed description of the hardware will be left to that article. Why not use the DTMF generator chip, when it might be just as inexpensive as the DAC- 08? The answer is that the DTMF generator chip requires an external crystal or clock, and it might not be convenient to pick a processor frequency that is a direct multiple of the one required by the generator. The second and more important reason is that the DAC-08 can be used to generate other call progress tones such as ringback and busy, or any other complex waveform.

Since the previous article discussed the method for generating sine wave tones, this article will only discuss how to turn that into the DTMF tone. The DTMF tone is actually a combination of two tones, hence, the name DUAL TONE MULTI-FREQUENCY. The tones are arranged such that each row and each column has a corresponding single frequency tone assigned. An additional, normally unseen column, contains an eighth tone frequency. A simple diagram below shows the arrangement.

DTMF TONE ASSIGNMENT

|  | 1209 | 1336 | 1477 | 1633 |
| :---: | :---: | :---: | :---: | :---: |
| 697 | 1 | 2 | 3 | A |
| 770 | 4 | 5 | 6 | B |
| 852 | 7 | 8 | 9 | C |
| 941 | $*$ | 0 | $\#$ | D |

The method used to combine the two tones into one single complex waveform is simple: add the two individual tones together. Adding the tones together is
usually what happens when analog circuitry produces the DTMF tone. In fact, most of the DTMF encoder chips usually add the tones together either internally or externally to produce the single waveform:

Generating the two tones is no task for the Super8 microcomputer. Just set up two current table offset values and two different frequency increments. At each periodic interrupt the 16 bit frequency increment is added to the current table offset producing a new current table offset. The upper byte of each current table offset (one for the row frequency and one for the column) is used as a pointer into a 256 byte table. The sine values retrieved from the table are then added together and loaded into the DAC-08.

Since the DAC input of 00 H corresponds to an output of 0 volts and the input of OFFH corresponds to an output of 5 volts, adding two values that could possibly be OFFH presents a problem. Since two sines must add to no more 5 volts, the maximum for one single sine value must be one half of 5 volts, or 80 H . The sine table has been adjusted so that the 2.5 volt value is mid-range. The maximum or mimumum for the sine wave is plus or minus 1.25 volts.

The interrupt service routine is almost exactly the same as the interrupt routine for the sine wave, except that two sine waves are calculated. The final values are added together and stored for the first instruction of the next interrupt. In order to change tones, or disable the tone generation, additional software logic could enable or disable the interrupt, and modify the two values "CINCR", and "RINCR".

It is clear from the example, that ringback, busy, MF, and other signaling tones can be easily generated without additional hardware. Increased sampling rates could be used to generate tones of much higher frequencies and accuracies. The accuracy, using the above method and sampling frequencies, is much less than one percent, totally suitable for telecommunications needs.

```
;
;
```



```
;= TITLE: DTMF.S =
i= DATE: JUNE 17, 1986 =
;= PURPOSE: TO DEMONSTRATE USING SUPER8 =
;=}\mathrm{ TO GENERATE HIGH QUALITY DTMF =
;= WARDWARE: WAVES. ON PORT 4. =
;= HARDWARE: DAC-08 ON PORT 4 =
;= ASSEMBLER: SEE DIAGRAM 
#= PROGRAMMER: CHARLES M. LINK, II =
;=================================================================
;
; .PAGE 55 ;set maximum page size to 55 lines
;
;***************#*********************************************
;* *
## REGISTER EQUATE TABLE 
;
;column tone equates ; current increment in sine table
CINCR: .equ rro romencrent increment in sine table 
CINCRL:.equ rl ;low byte of current increment value
CFINCR: . equ rr2 ;increment in sine table for frequency
CFINCH: .equ r2 ;high byte of frequency increment value
CFINCL: equ r3 ilow byte of frequency increment value
POINT: .equ rr4 ;pointer into sine table
POINTH: .equ r4 ;high byte of sine table pointer
POINTL:.equ r5 ;low byte of sine table pointer
;row tone equates
RINCR: .equ rr6 ;current increment in sine table
RINCRH: .equ r6 ;high byte of current increment value
RINCRL: .equ r7 ;low byte of current increment value
RFINCR: .equ rr8 ;increment in sine table for frequency
RFINCH: .equ r8 ;high byte of frequency increment value
RFINCL: .equ r9 ilow byte of frequency increment value
CVAL: .equ r10 ;current value to output to DAC-08
RVAL: .equ r11 ;current row value
```



```
i*
;* GENERAL EQUATES **
```



```
;
XTAL: equ 12000000 ;crystal freq in hertz
SAMPLE: .equ 8000 ;sample frequency in hertz
CTVAL: .equ XTAL/4/SAMPLE ;counter load value
TABSTP: .equ 256, ;number of values in sine table
CFREQ: .equ 1209 ;desired column frequency
RFREQ: .equ 697 ; desired row frequency
CFREQI: .equ (TABSTP*256*CFREQ)/SAMPLE
RFREQI: .equ (TABSTP*256*RFREQ)/SAMPLE
;note dtmf frequencies are 697,770,852,941,1209,1336,1477,1633
;
```



```
;* *
i* INTERRUPT VECTOR TABLE *
```




```
;
INTRO: WORD INTRET ;this area should always be defined
INTR1: .WORD INTRET ;as it reserves the lower 32 bytes
INTR2: .WORD INTRET ;for the interrupt table. the name
INTR3: .WORD INTRET ; of the subroutine for each particular
INTR4: .WORD INTRET ;interrupt service would normally be
INTR5: .WORD INTRET ;named here.
\begin{tabular}{lll} 
INTR7: & .WORD & INTRET \\
INTR8: & .WORD & INTRET \\
INTR9: & . WORD & INTRET
\end{tabular}
INTR10: .WORD INTRET
```


;this example loads the tones for digit '1'
;user software would, of course have to manipulate these registers for ;proper tone control
;

|  | 1 dw | CFINCR, \#CFREQI | ; load column frequency increment |
| :---: | :---: | :---: | :---: |
|  | ldw | RFINCR, \#RFREQI | ;load row frequency increment |
|  | ldw | POINT,\#SINTAB | ;pointer points to sine table |
|  | ld | CVAL, \#080H | ;initial value to prevent glitch at start ;enable interrupts |
| WAIT: | nop |  |  |
|  | nop |  |  |
|  | nop |  |  |
|  | nop |  |  |
|  | jr | WAIT | ; loop back |

;Timer interrupt. Occurs SAMPLE times per second interrupt outputs value to $D A C-08$ and then determines value for next ;interrupt. This assures no bit jitter.


END

# A SIMPLE SERIAL TO PARALLEL CONVERTER USING THE ZILOG SUPER8 

by Charles M. Link, II

The Zilog Super8 has many on-board peripherals that provide multiple user applications. Earlier articles have demonstrated simple application "stubs" or short test programs. This article and the next article demonstrate a useful application for the Super8. Although it underutilizes the Super8's power, the simple serial to parallel converter in this application and the print buffer in the next application demonstrate the ease at which applications are developed with the Super8.

The Zilog Super8 has several features that enhance its use as a communication controller. The interrupt or DMA driven serial port are helpful, but the handshaking parallel prots finish the job. In the serial to parallel converter, the 256 byte internal register memory is used as a small circular queue.

Hardware for this application is fairly simple. Port 4 is buffered and hooked to the data lines, as shown, to interface to a centronics type printer connector. The strobe from P25 provides the strobe (pin 1) to the printer. The acknowledge line from the printer is inverted and tied to P24 of the Super8. The busy signal from the printer is buffered and tied to P23 of the Super8. The design was tested on an Okidata printer and is not guaranteed to work on all printers.

Software is fairly straightforward. The serial port is initialized just like it was in the application article on the interrupt driven serial port. Port 4 must be set-up as outputs with active push-pull drivers. Port 2 , bits 3 and 4, are set up as input with P24 set to enable interrupts. P25 is set as output and handshake 0 is set in HOC to provide a strobe of 16 clock periods in length.



| ZERO: | ld clr dec jr clr | SPH, \#OFFH  <br> @SPH ; <br> SPH  <br> nz, ZERO  <br> eSPH ; | ```;point to top of general purpose register ;zero it ;do it until register set is all cleared ;zero last register``` |
| :---: | :---: | :---: | :---: |
| ```; now everything except working registers is cleared ; ;cpu and memory now initialized, set up timer for real time clock ;``` |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  | ld | IPR, \#10111111B ; | ; interrupt priority |
|  | ld | IMR, \#01010000B | ; IRQ6 $>$ IRQ7 $>$ IRQ5 $>$ IRQ4 $>$ IRQ3 $>$ IRQ2 $>$ IRQ1 $>$ IRQ0 ;rx interrupts, acknowledge strobe |
| ```;'timer is ;``` |  |  |  |
|  | sbl ld |  | ;bank 1 |
|  |  |  | ```;time constant = (12,000,000/4/16/9600/2)-1= ;8.76 rounded to 9. ; note that a 12 Mhz does not make a very ;accurate baud rate source. error is large``` |
|  | ld | UBGH,\#^HB(00009) | ;high byte of time constant |
|  | 1 d | UBGL, \#^LB(00009) | ; low byte of time constant |
|  | 1d | UMB, \#00011110B $\begin{aligned} & \text {;p } \\ & \text {; } \\ & \text {; } \\ & \text {; } \\ & \\ & \text { i }\end{aligned}$ | ;p21=p21data, auto-echo is off, transmit and ; receive clock is baud rate generator output, ;baud rate generator input is system clock / 2, ;baud rate generator is enabled, loopback ;is disabled |
|  | sbo |  | ;select bank 0 |
|  | ld | UTC,\#10001000B ; | ;select p31 as transmit data out, 1 stop bit ;and transmit enable |
|  | 1d | UIE,\#00000001B ir | ;receive interrupts, no DMA |
|  | ld | URC,\#00000010B ; | ;enable receiver |
| ; UART is initialized, reset acknowl |  |  |  |
| ;UART is initialized, reset acknowledge bit and begin |  |  |  |
|  | bitr | ACKB, \# ACKBIT ir | ;reset acknowldege bit if set |
|  | ld | P2BIP,\#00000001B | ;reset interrupt input flip-flop ;enable interrupts |
| WAIT: | ldw | MPTR, \#MSG ; | ; point to message |
|  | call | SENDM ; | ; send the message |
|  | 1d | INPNT,\#0 is | ; set input pointer to register 0 |
|  | ld | OUTPNT,\#0 ; | ;set output pointer to register 0 |
| WAITI: | $\begin{aligned} & \text { call } \\ & \text { jr } \end{aligned}$ | SNDBUF <br> WAITI | ;send any characters in buffer ;loop back |
| ; ${ }^{\text {a }}$, |  |  |  |
| ; |  |  |  |
| ; |  |  |  |
| SENDM: | tm | P2,\#00001000B ; | ;printer busy |
|  |  |  | ;wait for printer unbusy |
|  | btjrt | SENDM, ACKB, \#ACKBIT | IT isee if the acknowledge has occurred |
|  | bits | ACKB, \#ACKBIT ; | ;set acknowledge bit before writing to output |
|  | ldci | ro, @MPTR ; | ; get the character |
|  | 1 d | P4,r0 ; | ;send to printer |
|  | nop |  | ;allow 18 clocks for strobe |
|  | nop |  |  |
|  | nop |  |  |
|  | jr | ne,SENDM ill | ;loop back for next |
|  | ret |  |  |
| ; . |  |  |  |
|  |  |  |  |
| SNDBUF: | cp | INPNT,OUTPNT ; | ; compare inpointer to outpointer |
|  | jr | ne,SC1 ; | ;send character if any to send |
|  | ret |  | ;otherwise return |
| SC1: | tm | P2,\#00001000B ; | ;printer busy? |
|  | jr | nz,SC1 ${ }_{\text {S }}$; i | ; if so, wait until it is not busy |
|  | btjr |  | ;from possible last byte |
|  | di |  |  |
|  | bits |  | ;set acknowledge bit before writing to output |
|  | ld | P4, @OUTPNT | ;send the character |
|  | tm | P2,\#00000001B |  |

```
jr z,HON iffhost is on
Id rO,OUTPNT iget the output pointer
xor r0,#10000000B ;add 128 to it
cp INPNT,r0 ;turn host back on when }128\mathrm{ bytes left in buf
jr ne,HON ;otherwise keep sending
and P2,#11111110B ;host back on
HON: nop inc OUTPNT ;bump pointer
    ei ;to make sure pointer, not changed
ret
;
;send character in ro
SENDC: tm UTC,#00000010B
jr z,SENDC ;if not, wait until it is
ld UIO,rO ;load the character into the transmitter
;receive character available interrupt
RXDATI: ld ro,UIO ;get input from console
and r0,#7fH ;remove upper parity bit
call SENDC ;echo to console
ld @INPNT,r0 ;save the character
inc INPNT ;bump input pointer
cp INPNT,OUTPNT ;has the input made a complete loop?
;receive character buffer full, stop sending device
;receive character buffer full, stop sending device
or P2,#00000001B ;raise DTR to stop host sending
INTRET:
RXIT: iret
;
ACKSTB: tm P2,#00010000B ;is line low or high now
    bitr ACKB,#ACKBIT ;reset acknowledge bit in register
;
ACKS1: tm P2,#00010000B ;test ack bit
    jr z,ACKS1 ;wait here till end of strobe
    ld P2BIP,#00000001B % % ;reset p24 interrupt pending register
    iret ;and return
;
MSG: .ASCII CR,LF,'Super8 serial/parallel test program.',CR,LF
    .ASCII 'Second line test data',CR,LF,'$'
. END
```





```
;
;timer is initialized, now lets enable interrupts and wait
    ldw CINCR,#1 ;start column at beginning of sine table
    ldw RINCR,#1 istart row at beginning of sine table
;
;this example loads the tones for digit '1'
;user software would, of course have to manipulate these registers for
iproper tone control
;
\begin{tabular}{ll} 
ldw & CFINCR, \#CFREQI \\
ldw & RFINCR, \#RFREQI \\
ldw & POINT, \#SINTAB \\
ld & CVAL, \#080H
\end{tabular}
;load column frequency increment
;load row frequency increment
;pointer points to sine table
iinitial value to prevent glitch at start
ei
WAIT: nop
nop
nop
nop
jr
jr
WAIT
;loop back
;Timer interrupt. Occurs SAMPLE times per second
;Timer interrupt. Occurs SAMPLE times per second
;interrupt. This assures no bit jitter.
;
TIMER0: ld p4,CVAL ;write new value to DAC-08
    rcf
    add
CINCRL, CFINCL
    adc
    ld
    ldc
        CINCRH, CFINCH
    ;clear carry flag
    ;find next position in sine table
    ;by adding frequency offset to last position
    ;set new pointer into sine table
    ;get value from sine table
    ;find next position in sine table
    ;by adding frequencty offset to last position
    ;set new pointer into sine table
    ;get second value from sine table
    ;form a complex waveform from two sine values
    ;reset end of count interrupt
    ; and return from interrupt
INTRET: iret
;
;***********************************************************
;* *
;* SINE WAVE LOOKUP *
;***********************************************************
;
;sine table for DTMF generation using DAC-08. Table based upon
;case of waveform consisting of two sine waves summed to provide a single
;complex waveform with minumum amplititude = 0 volts and maximum
;amplititude = 5 volts. DAC-08 input for 0 volts = 00H
;5 volts = OFFH. Both waves must total no more than OFFH, therefore
;maximum for one wave must be 1/2 5 volts or 080H.
;Table generated using following BASICA program,
;then typed into program.
;
```



| , |  |  |  |
| :---: | :---: | :---: | :---: |
| ; |  |  |  |
| SNDBUF: | cp | INPNT, OUTPNT | ; compare inpointer to outpointer |
|  | jr | ne, SC1 | ; send character if any to send |
|  | ret |  | ; otherwise return |
| SC1: | tm | P2,\#00001000B | ;printer busy? |
|  | jr | nz,SC1 | ;if so, wait until it is not busy |
|  | btjrt | SC1, ACKB, \#ACKBIT | ; see if acknowledge has occurred |
|  |  |  | ; from possible last byte |
|  | di |  |  |
|  | bits | ACKB, \#ACKBIT | ;set acknowledge bit before writing to output |
|  | ld | P4, @OUTPNT | ; send the character |
|  | btjrf | HON, ACKB, \#XBIT | ;host is still sending |
|  | 1 d | r0, OUTPNT | ; get the output pointer |
|  | xor | r0, \#10000000B | ;add 128 to it |
|  | cp | INPNT, ro | ; turn host back on when 128 bytes left in buf |
|  | jr | ne, HON | ;otherwise keep sending |
|  | 1d | ro, XON | ; send XON to host to start it sending again |
|  | call | SENDC |  |
|  | bitr | ACKB,\#XBIT | ;reset XOFF bit |
| HON: | nop |  |  |
|  |  | OUTPNT | ;bump pointer |
|  | ei |  | ; to make sure pointer not changed |
|  | ret |  |  |
|  |  |  |  |
| SENDC: | tm | UTC,\#00000010B | ; transmit buffer empty yet |
|  | jr | 2, SENDC | ;if not, wait until it is |
|  | ld | UIO, r0 | ;load the character into the transmitter |
|  | ret |  |  |
| ;receive character available interrupt |  |  |  |
| RXDATI: | 1d | ro, UIO | ; get input from console |
|  | and | ro, \#7f | ; remove upper parity bit |
|  | call | SENDC | ;echo to console |
|  | 1d | QINPNT, r0 | ; save the character |
|  | inc | INPNT | ; bump input pointer |
|  | 1d | rO, INPNT | ; get the input pointer |
|  | add | r0, \#5 | ;allow 5 characters after XOFF |
|  | cp | ro, OUTPNT | ; has the input made a complete loop? |
|  | jr | ne, RXIT |  |
| ; |  |  |  |
| ;receive character buffer full, stop sending device |  |  |  |
|  | 1d | rO, \#XOFF ; | ; send XOFF to host |
|  | call | SENDC ; | ;send it |
|  | bits | ACKB,\#XBIT ; | ; set the XOFF bit |
| INTRET: |  |  |  |
| RXIT: | iret |  |  |
| ; |  |  |  |
| ACKSTB: | tm | P2,\#00010000B |  |
|  | bitr | ACKB, \#ACKBIT ; | ; reset acknowledge bit in register |
| ACKS1: |  |  |  |
|  | $\begin{aligned} & \operatorname{tm} \\ & \mathrm{jr} \end{aligned}$ | P2, \#00010000B <br> z, ACKS 1 | ;test ack bit <br> ;wait here till end of strobe |
|  | 1 d | P2BIP,\#00000001B | ;reset p24 interrupt pending register |
|  | iret |  | ;and return |
| MSG: |  |  |  |
|  | - ASCII | CR,LF,'Super8 serial/parallel test program.', CR,LF 'Second line test data',CR,LF,'\$' |  |
|  | . ASCII |  |  |
|  | . END |  |  |

## Super8 ${ }^{\text {TM }}$ Microcomputer

Contents

Chapter 1. SuperB Overview
1.1 Introduction ..... 465
1.2 Features ..... 465
1.3 Basic Microcomputers ..... 465
1.4 Protopack Microcomputers ..... 465
1.5 ROMless Microcomputers ..... 465
Chapter 2. Architectural Overview ..... 2
2.1 Introduction ..... 466
2.2 Address Spaces ..... 466
2.3 Register File ..... 467
2.3.1 Register Pointer ..... 467
2.3.2 Instruction Pointer ..... 467
2.4 Instruction Set ..... 467
2.4.1 Addressing Modes ..... 467
2.4.2 Data Types ..... 467
2.5 I/O Operations ..... 468
2.5.1 Interrupts ..... 468
2.5.2 On-Chip Peripherals ..... 468
2.6 Oscillator ..... 468
Chapter 3. Address Spaces
3.1 Introduction ..... 469
3.2 CPU Register File ..... 469
3.3 System Registers and Mode and Control Registers ..... 472
3.4 Program and Data Memory ..... 472
3.5 CPU and User Stacks ..... 474
3.6 Instruction Pointer (IP) ..... 475
Chapter 4. Addressing modes
4.1 Introduction ..... 476
4.2 Register Addressing (R) ..... 476
4.3 Indirect Register Addressing (IR) ..... 478
4.4 Indexed Addressing (IA) ..... 478
4.5 Direct Addressing (DA) ..... 480
4.6 Indirect Addressing (IA) ..... 480
4.7 Relative Addressing (RA) ..... 480
4.8 Immediate Addressing (IM) ..... 481
Chapter 5. Instruction Set
5.1 Functional Summary ..... 482
5.2 Processor Flags ..... 482

## Contents (Continued)

5.3 Condition Codes ..... 485
5.4 Notation and Binary Encoding ..... 485
5.4.1 Notational Shorthand ..... 487
5.4.2 Flag Settings ..... 487
5.5 Instruction Descriptions and Formats ..... 489
Chapter 6. Interrupts
6.1 Introduction ..... 543
6.1 .1 Sources ..... 543
6.1.2 Vectors ..... 543
6.1.3 Levels ..... 544
6.1.4 Enables ..... 546
6.1.5 The Interrupt Routine ..... 546
6.2 Fast Interrupt Processing ..... 547
6.3 Clearing the Interrupt Source ..... 547
6.4 Interrupt Control Registers ..... 547
6.4.1 System Mode Register ..... 548
6.4.2 Interrupt Request Register ..... 548
6.4.3 Interrupt Mask Register ..... 549
6.4.4 Interrupt Priority Register ..... 549
6.4.5 Fast Interrupt Status Bit (FIS of Flags Register) ..... 549
6.5 Interrupts and the DMA Channel ..... 549
Chapter 7. Reset and Clock7
7.1 Reset ..... 550
7.2 Clock ..... 556
7.3 Test Mode ..... 556
Chapter 8. I/O Ports8
8.1 Introduction ..... 557
8.2 General Structure ..... 557
8.3 Port 0 ..... 557
8.4 Port 1 ..... 557
8.5 Ports 2 and 3 ..... 558
8.6 Port 4 ..... 559
8.7 Port Mode and Control Registers ..... 559
8.7.1 Port Mode Register ..... 559
8.7.2 Port 0 Mode Register ..... 560
8.7.3 Port $2 / 3$ Mode Registers ..... 560
8.7.4 Port $2 / 3$ Interrupt Pending Registers ..... 561
8.7.5 Port 4 Direction Register ..... 561
8.7.6 Port 4 Open-Drain Register ..... 561
8.8 Handshaking Channels ..... 561
8.8.1 Pin Descriptions ..... 563
8.8.2 Handshake Control Registers ..... 563
Chapter 9. Counter/Timers
9.1 Introduction ..... 565
9.1.1 Bi-Value Mode ..... 566
9.1.2 Capture ..... 566
9.1.3 External Gate and Trigger ..... 566
9.2 Counter/Timer Control and Mode Registers ..... 567
9.2.1 Counter/Timer Control Registers ..... 567
9.2.2 Counter/Timer Mode Registers ..... 568
9.2.3 Time Constant Register ..... 570
9.2.4 Capture Register ..... 570
Chapter 10. UART
10.1 Introduction ..... 571
10.2 Transmitter ..... 571
10.3 Receiver ..... 571
10.4 Wake-Up Feature ..... 572
10.5 Auto-Echo/Loopback ..... 574
10.6 Polled Operation ..... 575
10.7 Baud-Rate Generator ..... 575
10.8 UART Interface Pins ..... 576
10.9 UART Control/Mode and Status Registers ..... 576
10.9.1 UART Data Register (UIOT \& UIOR) ..... 576
10.9.2 Wake-Up Match Register (WUMCH) ..... 576
10.9.3 Wake-Up Mask Register (WUMSK) ..... 576
10.9.4 UART Receive Control Register (URC) ..... 576
10.9.5 UART Interrupt Enable Register (UIE) ..... 576
10.9.6 UART Mode A Register (UMA) ..... 578
10.9.7 UART Transmit Control Register (UTC) ..... 579
10.9.8 UART Mode B Register (UMB) ..... 580
10.9.9 UART Baud-Rate Generator Time Constant Register (UBG) ..... 581
Chapter 11. DMA Channel
11.1 Introduction ..... 582
11.2 DMA Control Registers ..... 582
11.3 DMA and the UART Register ..... 583
11.4 DMA and the UART Transmitter ..... 583
Contents (Continued)

11.5 DMA and Handshake Channel 0 ..... 583
11.5.1 DMA Write (Input Handshake 0) ..... 583
11.5.2 DMA Read (Output Handshake 0). ..... 584
11.5.2.1 Fully Interlocked Mode ..... 584
11.5.2.2 Strobed Mode ..... 584
Chapter 12. External Interface ..... 12
12.1 Introduction ..... 590
12.2 Pin Descriptions ..... 590
12.3 Configuring for External Memory ..... 591
12.4 External Stacks ..... 592
12.5 Data Memory ..... 592
12.6 Bus Operation ..... 592
12.6.1 Address Strobe (AS) ..... 593
12.6.2 Data Strobe (DS) ..... 593
12.6.3 External Memory Operations ..... 593
12.7 Extended Bus Timing ..... 593
12.7.1 Software Programmable Wait States ..... 593
12.7.2 Slow Memory Timing ..... 594
12.7.3 Hardware Wait States ..... 594
12.8 Instruction Timing ..... 594
Glossary ..... 597

## Chapter 1 <br> Super8 Overview

### 1.1 INIRODUCTION

The Super8 family consists of basic microcomputers, protopack emulators, and ROMless microcomputers. The various family members differ in the amount of on-chip ROM and the physical packaging.

All of the Super8 family members offer a fullduplex universal asynchronous receiver/transmitter (UART) with an on-chip baud-rate generator, two 16-bit programmable counter/timers, a direct memory access (DMA) controller, and an on-chip oscillator.

### 1.2 FEATURES

Super8 microprocessor features include:

- 325 byte-wide registers, including 272 generalpurpose registers and 53 mode and control registers
- Full-duplex UART with special features
- Up to 32 bit-programmable and 8 byteprogrammable $1 / 0$ lines, with 2 handshake channels
- Addressing of up to 128 K byes of memory
- An interrupt structure that supports:
- 27 interrupt sources
- 16 interrupt vectors (2 reserved for future versions)
- 8 interrupt levels
- Servicing in 6 CPU clock cycles
- Two Register Pointers that allow use of short and fast instructions to access register groups within 600 ns.
o An instruction set that includes multiply and divide instructions, Boolean and BCD operations
- Additional instructions that support threadedcode languages, such as Forth


### 1.3 BASIC AICROCOMPUTERS

These parts are the core of the Super8 family of products. They have various amounts of maskprogrammable on-chip ROM, are suitable for high volume applications, and require a single +5 Vdc power supply.

### 1.4 PROTOPACK MICROCOMPUIERS

These parts function as emulators for the basic microcomputer versions. They use the same package and pin-out as the basic microcomputer but also have a 28 -pin "piggy back" socket on the top into which a ROM or EPROM can be installed, to replace the on-chip ROM of the basic microcomputer.

This package permits the protopack to be used in prototype and final PC boards while still permitting user program development. When a final program is developed, it can be mask-programmed into the production microcomputer device, directly replacing the emulator. The protopack parts are also useful in situations where the cost of maskprogramming is prohibitive or where program flexibility is desired.

### 1.5 ROMLESS MICROCOIPUIERS

The ROMless microcomputers are similar to the basic microcomputer parts, but have no internal ROM. Port 1 is dedicated as an 8 -bit address/data bus and $\mathrm{PO}_{0}-\mathrm{PO}_{4}$ are dedicated address lines. Up to 64 K bytes of external memory can be addressed by configuring Port 0 as address bits. The address capability can be doubled to 128 K bytes by programining $\mathrm{P}_{5}$ of Port 3 as the Data Memory select signal DM. The two states of this signal can be used with the 16 -bit address bus to address two separate banks of external memory, each with up to 64 K bytes.

## Chapter 2

## Architectural Overview

### 2.1 INTROOUCTION

The Super8 is a versatile single-chip microcomputer that can be programmed for many different memory and $1 / 0$ configurations. This flexibility has been achieved by merging a multiplexed address/data bus with several I/O-oriented ports. This provides the user with large amounts of external memory while maintaining many $1 / 0$ lines. Figure 2-1 shows the Super8 block diagram.

### 2.2 ADDRESS SPACES

To provide for both $1 / 0$ and memory intensive applications, the Super8 supports three basic address spaces:

- Program memory (internal and external)
- Data memory (external)
- Register file (internal)

A maximum of 64 K bytes of program memory is directly addressable. When present, internal program memory normally consists of maskprogrammed ROM. The data memory space is 64 K bytes in size.

The ease of interfacing with external memory is enhanced with options for programmable wait states and half-speed memory timing, as well as an optional external wait input.


Figure 2-1. Functional Block Diagram

### 2.3 REGISTER FILE

The Super8 architecture centers around an internal register file composed of 325 registers. All registers, are eight bits wide. of the 272 general-purpose registers, 208 can be used as an accumulator', address pointer, index register, data register, or stack register. The 64 remaining general-purpose registers are limited to Indirect or Indexed addressing mode functions such as stacks, data buffers, and look-up tables. Fiftythree registers are dedicated to special control and status operations.

### 2.3.1 Register Pointer

The register file is logically divided into 32 working register groups of 8 registers each when using 4-bit register addressing. Two groups may be active at any one time and the two Register Pointers (RPO and RP1) contain the base addresses of these two working register groups. This allows fast context switching and shorter instruction formats.

### 2.3.2 Instruction Pointer

The Super8 hardware includes features that facilitate the implementation of threaded-code languages such as Forth. These include a special 16-bit register called the Instruction Pointer (IP) and three special CPU instructions called NEXT, ENTER, and EXIT. The IP can also be used to support the fast interrupt processing mode.

### 2.4 INSTRUCTION SET

The CPU has an instruction set designed for its large register file. This includes a full complement of 8-bit arithmetic and logical operations, including multiply and divide. Binary-Coded Decimal (BCD) operations are supported using a decimal adjustment of binary values. Incrementing and decrementing 16 -bit quantities for addresses and counters are also supported. Extensive bit manipulation, including Rotate and Shift instructions, round out the data manipulation capabilities of the Super8. No special $1 / 0$ instructions are necessary since $1 / 0$ is mapped into the register file.

### 2.4.1 Addressing Modes

The addressing modes of the Super8 Central Processing Unit (CPU) are:

- Register (R)
- Indirect Register (IR)
- Indirect Address (IA)
- Immediate (IM)
- Direct Address (DA)
- Indexed (X)
- Relative Address (RA)

Register, Indirect Register, and Immediate addressing modes are available for Load, Arithmetic, Logical, Shift, Rotate, and Stack instructions. Conditional jumps support both the Direct and Relative addressing modes, while Jump and Call instructions support the Direct, Indirect, and Indirect Register addressing modes. Only Load instructions support Indexed addressing.

### 2.4.2 Data Types

The Super8 CPU supports operations on bits, bytes, BCD digits, and 2-byte words.

Bits in the register file can be set, cleared, complemented, and tested. Bits within a byte are numbered from 0 to 7 ; bit 0 is the least significant (right-most) bit.

Bytes in the register file can be operated on by Arithmetic, Logical, Shift and Rotate, and Load instructions. Bytes in memory can be operated on only by load or stack instructions.

Manipulation of BCD digits, packed two to a byte, is accomplished by a Decimal Adjust instruction and a Swap instruction. Decimal Adjust is used after either a binary addition or subtraction on BCD digits.

Words in the register file can be loaded, incremented, and decremented with the 16-bit Load Word, Increment Word, and Decrement Word instructions.

### 2.5 I/O OPERAIIONS

The Super8 has $1 / 0$ lines grouped into five ports of eight lines each. Ports are configurable as input, output, or bidirectional. Under software control, the ports can provide timing, status signals, address outputs, and I/O ports with or without handshaking. Multiprocessor system configurations are also supported.

### 2.5.1 Interrupts

I/O operations can be interrupt-driven or polled. The Super8 supports 16 vectored interrupts on eight different levels from 27 interrupt sources. Each level can be masked and prioritized. Optional high-speed interrupt processing can be used on any one of the levels for minimum latency.

### 2.5.2 On-Chip Peripherals

To help cope with real-time problems such as count,ing/timing, the Super8 contains two counter/ timers with a large number of user selectable modes. It also contains an on-chip universal asynchronous receiver/transmitter (UARI) which has its own built-in baud-rate generator that can be used as a counter when not being used to generate baud rates.

A DMA channel is provided that allows high-speed data transfers between on-chip peripherals and the register file or external memory.

### 2.6 OSCILLATOR

In addition to these features, the Super8 offers an on-chip oscillator requiring only an external crystal for operation.

## Chapter 3 Address Spaces

### 3.1 INTRODUCTIOAN

The Super8 microprocessor supports the following address spaces:

- CPU register file
- Program memory
- Data memory


### 3.2 CPU REGISTER FILE

Registers within the Super8 CPU's internal register file are identified with an 8-bit address, yielding 256 possible register addresses. However, the upper 64 addresses are used more than once, as described below. A total of 325 registers is available, including 272 general-purpose registers and 53 special control and status registers. Two of these registers are Register Pointers.

A total of 325 registers is accessible with 192 registers $\left(00_{H}-\mathrm{BF}_{\mathrm{H}}\right)$ accessible in all addressing modes. These can be used as accumulators, working registers, data buffers, internal stack, and so forth. It is possible to set up a 256-byte data buffer and still have 16 registers remaining as accumulators and working registers.

Figures 3-1 and 3-2 show layouts of the register file address space. The upper 64 bytes of the address space $\left(\mathrm{CO}_{\mathrm{H}}-\mathrm{FF}_{\mathrm{H}}\right)$ contain. two sets of registers. The first set can be accessed only by the Register addresising mode; the second set can be accessed by the Indirect Register and Indexed addressing modes, stack operations, and DMA accesses. The registers in the second set are usable as data buffers or as an internal stack area.


Figure 3-1. Super8 Registers


Figure 3-2. Super8 Register File Address Spaces

The first set consists of three subsets of registers. The bottom sixteen registers $\left(\mathrm{CO}_{\mathrm{H}}-\mathrm{CF}_{\mathrm{H}}\right)$ are available for use as accumulators or working registers. The middle sixteen registers $\left(\mathrm{DO}_{\mathrm{H}^{-}}\right.$ $\mathrm{DF}_{\mathrm{H}}$ ) are used for system registers--Stack Pointer, Flag register, $1 / 0$ ports, and so forth. The upper 32 bytes ( $\mathrm{EO}_{\mathrm{H}}-\mathrm{FF}_{\mathrm{H}}$ ) consist of two banks of registers. Each bank is selected by a bit located in the Flag register called the Bank Address bit. These two banks, a total of 64 bytes, are used for Mode and Control registers. Only 38 of these 64 bytes are currently used. The remaining 26 bytes are reserved for future expansion.

Registers can be accessed as either 8- or 16-bit registers using Register, Indirect Register, or Indexed addressing modes. For register addresses $\mathrm{CO}_{\mathrm{H}}$ to $\mathrm{FF}_{\mathrm{H}}$, the addressing mode used determines the actual register being accessed. Registers accessed as 16 -bit registers are treated as even-odd register pairs, with the most signifi-
cant byte of data stored in the even-numbered register and the least significant byte stored in the next higher odd-numbered register (Figure 3-3).


Figure 3-3. 16-Bit Register Addressing
With few exceptions, all instructions that reference or modify a register may do so to any of the 325 8-bit registers or 17616 -bit register pairs, regardless of the particular register, as long as the proper addressing mode is used. The instructions operate on $1 / 0$ ports, system registers, mode and control registers, and general-purpose regis-i-rs without the need for special-purpose instructsons.

Usage and access are shown in Table 3-1.

Table 3-1. Super8 Register File


Figure 3-5. Working Register Addressing
Working registers are typically specified by short format instructions; when a working register destination is used in the instruction, only four bits of address are needed to specify the register; one bit selects the appropriate Register Pointer and three bits provide the least-significant bits of the register address. The five most-significant bits of the address come from the selected Register Pointer and together they form an 8-bit address. Applications using working registers require fewer bytes and have a reduced execution time.

The Register Pointer also speeds context switching when processing interrupts or changing tasks. A special Set Register Pointer (SRP) instruction is provided for setting the Register Pointer
ters accessible by this mode include the mode and control registers, system registers, and working register groups.
 register groups.


Figure 3-4. Working Register Groups
Note that 4-bit register addressing (Figure 3-5) is a Register addressing mode so that the regis-
contents.


Figure 3-6. 8-Bit Working Register Addressing
Not all instructions have 4-bit addressing modes, but the active working registers can still be accessed using 8-bit addressing without having to know the contents of the Register Pointers. Figure 3-6 shows how this works. The upper four bits of the 8 -bit address contain 1100 to specify working register addressing. Bit 3 selects Register Pointer 0 or 1 , which supplies the upper five bits of the final address while the lower three bits come from bits $0-2$ of the original 8-bit address.

Any address in the range $\mathrm{CO}_{\mathrm{H}}-\mathrm{CF}_{\mathrm{H}}$ (R192-R207) will invoke working register addressing. Therefore the registers physically located at these addresses can only be accessed when selected by a Register Pointer (see Figure 3-2).

After Reset, the register pointers will be set to $\mathrm{RPO}=\mathrm{CO}_{\mathrm{H}}$ and $\mathrm{RP1}=\mathrm{C8}_{\mathrm{H}}$.

### 3.3 SYSTEM REGISTERS AND MODE AND CONTROL REGISTERS

The system registers govern the operation of the CPU and can be accessed using any of the instructions that reference the register file using Register addressing mode. These registers can be accessed as working registers. Table 3-2 shows the system registers.

The Super8 uses a 16 -bit Program Counter (PC) to control the sequence of instructions in the currently executing program. The PC is not an addressable register.

Mode and control registers are used to transfer data, configure the mode of operation, and control the operation of the on-chip peripherals. These registers are accessed using Register addressing mode and are shown in Table 3-3. These registers can be accessed as working registers. The current "bank" is determined by bit $D_{0}$ in the Flag register (R213).

### 3.4 PROGRAM AND DATA MEMORY

Program memory is memory that can hold code or data. Instruction code can be fetched from program memory, data can be read from program memory and, if external program memory is implemented in RAM, data or code can be written to program memory. Memory addresses are 16 bits long, allowing a maximum of 64 K bytes of program

Table 3-2. System Registers

| Decimal <br> Address | Hexadecimal Address | Register Name | Identifier |
| :---: | :---: | :---: | :---: |
| 222 | DE | System Mode | SYM |
| 221 | DD | Interrupt Mask Register | IMR |
| 220 | DC | Interrupt Request Register | IRQ |
| 219 | DB | Instruction Pointer (Bits 7-0) | IPL |
| 218 | DA | Instruction Pointer (Bits 15-8) | IPH |
| 217 | D9 | Stack Pointer (Bits 7-0) | SPL |
| 216 | D8 | Stack Pointer (Bits 15-8) | SPH |
| 215 | D7 | Register Pointer 1 | RP1 |
| 214 | D6 | Register Pointer 0 | RPO |
| 213 | D5 | Program Control Flags | FLAGS |
| 212 | D4 | Port 4 | P4 |
| 211 | D3 | Port 3 | P3 |
| 210 | D2 | Port 2 | P2 |
| 209 | D1 | Port 1 | P1 |
| 208 | D0 | Port 0 | PO |

Table 3-3. Mode and Control Registers

| Decimal <br> Address | Hexadecimal <br> Address | Register Nase | Identifier |
| :--- | :---: | :---: | :---: |
| Bank 0 Registers |  |  |  |

Bank 0 Registers

| 255 | FF | Interrupt Priority | IPR |
| :--- | :--- | :--- | :--- |
| 254 | FE | External Memory Timing | EMT |
| 253 | FD | Port 2/3B Interrupt Pending | P2BIP |
| 252 | FC | Port 2/3A Interrupt Pending | P2AIP |
| 251 | FB | Port 2/3D Mode | P2DM |
| 250 | FA | Port 2/3C Mode | P2CM |
| 249 | F9 | Port 2/3B Mode | P2BM |
| 248 | FB | Port 2/3A Mode | P2AM |
| 247 | F7 | Port 4 Open-Drain | P40D |
| 246 | F6 | Port 4 Direction | P4D |
| 245 | F5 | Handshake 1 Control | H1C |
| 244 | F4 | Handshake 0 Control | HOC |
| 241 | F1 | Port Mode | PM |
| 240 | FO | Port 0 Mode | POM |
| 239 | EF | UART Data | UIO |
| 237 | ED | UART Interrupt Enable | UIE |
| 236 | EC | UART Receive Control | URC |
| 235 | EB | UART Transmit Control | UTC |
| 229 | E5 | Counter 1 Capture Low | C1CL |
| 228 | E4 | Counter 1 Capture High | C1CH |
| 227 | E3 | Counter 0 Capture Low | COCL |
| 226 | E2 | Counter 0 Capture High | COCH |
| 225 | E1 | Counter 1 Control | C1CT |
| 224 | EO | Counter 0 Control | COCT |

Bank 1 Registers

| 255 | FF | Wake-Up Mask | WUMSK |
| :--- | :--- | :--- | :--- |
| 254 | FE | Wake-Up Match | WUMCH |
| 251 | FB | UART Mode B | UMB |
| 250 | FA | UART Mode A | UMA |
| 249 | F9 | UART Baud-Rate Generator Low | UBGL |
| 248 | F8 | UART Baud-Rate Generator High | UBGH |
| 241 | F1 | DMA Count Low | DCL |
| 240 | FO | DMA Count High | DCH |
| 229 | E5 | Counter 1 Time Constant Low | C1TCL |
| 228 | E4 | Counter 1 Time Constant High | C1TCH |
| 227 | E3 | Counter 0 Time Constant Low | COTCL |
| 226 | E2 | Counter 0 Time Constant High | COTCH |
| 225 | E1 | Counter 1 Mode | C1M |
| 224 | EO | Counter 0 Mode | COM |

memory. The bottom of program memory is in the on-chip ROM; the remaining program memory can be implemented external to the Super8.

Data memory is memory that can hold only data to be read or written, not instruction code; instruction fetches never reference data memory. Data memory is always implemented external to the Super8.

External data memory can be incorporated with or separated from the external program memory address space. To implement separate program and data memory address spaces external to the Super8, a port output pin $\left(\mathrm{P}_{5}\right)$ must be defined as the Data Memory select (DM) output. This output remains high when fetching instructions or accessing data in the program memory address space and goes low when accessing data in the data memory address space. Thus, this signal can be used to segregate


Figure 3-7. Program and Data Memory Address Spaces
the program and data spaces external to the Super8. Separate forms of Load instructions are used to access the two memory address spaces: the LDC instruction and its derivatives access program memory, and the LDE instruction and its derivatives access data memory.

Program and data memory maps are illustrated in Figure 3-7.

To access memory beyond the on-chip ROM, Ports 0 and 1 must be configured as a memory interface. Port 1 can be configured as a multiplexed address/data bus ( $A D_{0}-A D 7$ ), thus providing address lines $A_{0}-A_{7}$ and data lines $D_{0}-D_{7}$. Port 0 can be configured on an individual bit basis for up to eight additional address lines ( $\mathrm{A}_{8}-\mathrm{A}_{15}$ ). Both parts are supported by the control lines Address Strobe (AS), Data Strobe (DS), and Read/Write ( $R / W$ ).

In the ROMless version, Port 1 is automatically configured as a multiplexed address/data bus. Port 0 bits $0-4$ will be configured as address bits $\mathrm{A}_{8}-\mathrm{A}_{12}$ at Reset, but any Port 0 bit may be defined as either $1 / 0$ or address as needed.

For more details on external memory interface, see section 12.3.

No matter which version of the Super8 is used, the first 32 bytes of program memory are reserved for the interrupt vectors. Thus the first address available for a user program is location 32. This address is automatically loaded into the Program Counter whenever a hardware Reset occurs.

### 3.5 CPU AND USER STACKS

The Super8 uses a stack for implementing subroutine calls and returns, interrupt process-
ing, and general dynamic storage (via the Push and Pop instructions). The Super8 provides hardware support for stack operations from either the register file or data memory. Stack location selection is under software control via the External Memory Timing register (R254, Bank 0).

Register pair RR216 forms the 16-bit Stack Pointer, used for CPU stack operations. The address is stored with the most significant byte in R216 and least significant in R217 (Figure 3-8).


Figure 3-8. Stack Pointer
The Stack Pointer is decremented before a Push operation and incremented after a Pop operation. The stack address always points to the last data stored on the top-of-stack.

The stack is used to hold the return address for CALL instructions and interrupts, as well as data. The contents of the Program Counter are saved on the stack during a CALL instruction and restored during a REI instruction. During interrupts, the contents of the Program Counter and Flag register are saved on the stack. The IRET instruction restores them (Figure 3-9).

When the Super8 is configured to use an internal stack (the register file), register R217 serves as the Stack Pointer and register R216 is a generalpurpose register. However, if an overflow or underflow condition occurs due to the incrementing

## HIGH ADDRESS



Figure 3-9. Stack Operations
Table 3-4. User Stack Operations Sumary

| Stack Type* | Operation | -_Stack Location |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Register <br> File | Program <br> Memory | Data <br> Memory |
| Ascending | PUSH to stack | PUSHUI | LDCPI | LDEPI |
|  | POP from stack | POPUD | LDCD | LDED |
| Descending | PUSH to stack | PUSHUD | LDCPD | LDEPD |
|  | POP from stack | POPUI | LDCI | LDEI |

* Ascending stack goes from low to high addresses within memory or register file. Descending stack goes from high to low addresses within memory or register file.
and decrementing of normal stack operations, the contents of register R216 are affected.

The Super8 also provides for user-defined stacks in both the register file and in program or data memory. These stacks can be made to increment or decrement on Push and Pop. Table $3-4$ summarizes the kinds of stacks and the instructions used.

### 3.6 INSIRUCTION POINTER (IP)

The Super8 provides hardware support for implementation of threaded-code languages such as Forth. An important part of that support is in the form of a special register called the Instruction Pointer (IP) (Figure 3-10). The Instruction Pointer is made up of register pair RR218, with R218 holding the most significant byte of a memory address and R219 the least significant byte.

A threaded-code language may be considered to have created a higher level imaginary machine within the actual hardware machine. For comparison purposes, the IP is to the imaginary machine as the Program Counter is to the actual hardware machine.


Figure 3-10. Instruction Pointer
The IP is used by three special instructions called NEXT, ENTER, and EXIT. The instruction NEXT passes control from the hardware machine to the imaginary machine, while ENTER and EXIT are the imaginary machine equivalents of subroutine CALLS and RETURNs in the hardware machine.

The IP can also be used in the fast interrupt processing mode for special interrupt handling (see section 6.2). It can be used either for interrupt processing or imaginary machine processing, but not for both at the same time.

## Chapter 4 <br> Addressing Modes

### 4.1 INTRODUCTION

Instructions are stored as lists of bytes in program memory that are fetched via instruction fetches using the Program Counter. Instructions will indicate both the action to be performed and the data to be operated on. The method used to determine the location of the data operand is called the addressing mode.

Operands specified in Super8 instructions are either condition codes, immediate data, or the designation of a register file, program memory, or data memory location.

For the Super8, there are seven explicit addressing modes (i.e., addressing modes designated by the programmer):

- Register (R)
- Indirect Register (IR)
- Indexed (X)
- Direct Address (DA)
- Indirect Address (IA)
- Relative Address (RA)
- Immediate (IM)

Not all modes are available with each instruction (refer to the individual instruction descriptions in section 5.5).

Accessing an individual register requires specifying an 8 -bit address in the range $0-255$ or a working register's 4-bit address. The most significant bit of the 4-bit working register address selects one of two Register Pointers: if this bit is 0 , then R214 (RPO) is selected; if it is 1 , then R215 (RP1) is selected. The address of the actual register being accessed is formed by the concatenation of the high order five bits of the value contained in the selected Register Pointer with the remaining three bit address supplied by the instruction.

A register pair can be used to specify a 16-bit value or memory address. The Load Constant instruction and its derivatives (LDC, LDCD, LDCI, LDCPD, LDCPI) load data from program memory; the Load External instruction and its derivatives (LDE, LDED, LDEI, LDEPD, LDEPI) load from program memory. See the instruction set in Chapter 5 for further details.

### 4.2 REGISTER ADDRESSING (R)

In the Register addressing mode, the operand value is the contents of the specified register or register pair (Figures 4-1 and 4-2).

Registers $\mathrm{CO}_{\mathrm{H}}-\mathrm{FF}_{\mathrm{H}}$ (set one) can only be accessed with the Register addressing mode.


Figure 4-1. Register Addressing


Figure 4-2. Working Register Addressing


Figure 4-3. Indirect Register Addressing to Register File


Figure 4-4. Indirect Working Register Addressing to Register File


Figure 4-5. Indirect Register Addressing to Program Memory

### 4.3 INDIRECT REGISTER ADDRESSING (IR)

In the Indirect Register addressing mode, the content of the specified register or register pair is the address of the operand (Figures 4-3, 4-4, 4-5, and 4-6). Depending on the instruction used, the actual address may point to a register, program memory, or data memory.

Any general-purpose byte register can be used to indirectly address another register; any generalpurpose register pair can be used to indirectly address a memory location.

General-purpose registers $\mathrm{CO}_{\mathrm{H}}-\mathrm{FF}_{\mathrm{H}}$ (set two) can be accessed only with the Indirect Register and Indexed addressing modes.

### 4.4 INDEXED ADDRESSING (X)

The Indexed addressing mode involves adding an offset to a base address during instruction execution to calculate the effective address of the operand. The Indexed addressing mode can be used to access registers or menory areas.

For register accesses, an 8-bit base address given in the instruction is added to an 8-bit offset given in a working register (Figure 4-7). General-purpose registers $\mathrm{CO}_{\mathrm{H}}-\mathrm{FF}_{\mathrm{H}}$ (set two) can be accessed only with the Indirect Register and Indexed addressing modes. The LD instruction is the only instruction that allows Indexed addressing of the registers.


Figure 4-6. Indirect Working Register Addressing to Program or Data Memory


Figure 4-7. Indexed Address̄ing to Register File

For memory accesses, the base address is held in the working register pair designated in the instruction and an 8-bit or 16-bit offset given in the instruction is added to that base address (Figures 4-8 and 4-9). In the short offset

Indexed addressing mode, the 8-bit displacement is treated as a signed integer in the range -128 to +127. Only the LDC and LDE instructions allow Indexed addressing of memory.


Figure 4-8. Indexed Addressing to Program or Data Memory with Short Offset


Figure 4-9. Indexed Addressing to Program or Data Memory with Long Offset

### 4.5 DIRECT ADDRESSING (DA)

In Direct addressing mode, as seen in Figures 4-10 and 4-11, the 16-bit memory address of the operand is given in the instruction. This mode is used by the Jump and Call instructions to specify the 16-bit destination that is loaded into the Program Counter to implement the Jump or Call. This mode is also supported by the LDE and LDC instructions to specify the source or destination memory address for a load between a register and a memory location. Memory loads with LDC and LDE can use the Direct or Indirect Register addressing modes.


Figure 4-10. Direct Addressing for Load Instructions


Figure 4-11. Direct Addressing for Call and Jump Instructions

### 4.6 INDIRECT ADDRESSING (IA)

In the Indirect addressing mode (Figure 4-12), the instruction specifies a pair of memory locations found in the lowest 256 bytes of program memory. The selected pair, in turn, contains the actual address of the next instruction to be executed.

Since the Indirect addressing mode assumes that the operand is located in the lowest 256 bytes of memory, only an 8-bit address is supplied in the instruction; the upper bytes of the destination address are assumed to be all Os.

Only the CALL instruction uses this addressing mode.


Figure 4-12. Indirect Addressing

### 4.7 RELAIIVE ADDRESSING (RA)

In the Relative addressing mode (Figure 4-13), a twos-complement signed displacement in the range -128 to +127 is specified in the instruction and added to the value contained in the Program Counter. The result is the address of the next instruction to be executed. Prior to the add, the Program Counter contains the address of the instruction following the current instruction.

The Relative addressing mode is supported by several program control type instructions: BTJRF, BTJRT, DJNZ, CPIJE, CPIJNE, and JR.


Figure 4-13. Relative Addressing

### 4.8 IHAEDIATE ADDRESSING (IM)

In the Immediate addressing mode (Figure 4-14), the operand value used in the instruction is the value supplied in the operand field itself. The operand may be a byte or word in length, depending on the instruction. The Immediate addressing mode is useful for loading constant values into registers.


Figure 4-14. Immediate Addressing

# Chapter 5 Instruction Set 

### 5.1 FUNCIIONAL SURMARY

Super8 instructions can be divided functionally into the following seven groups:

- Load
- Arithmetic
- Logical
- Program Control
- Bit Manipulation
- Rotate and Shift
- CPU Control

Table 5-1 shows the instructions belonging to each group and the number of operands required for each, where "src" is the source operand, "dst" is the destination operand, and "cc" is the condition code.

With few exceptions, all instructions that reference a register may do so to any of the 325 8-bit registers or 17616 -bit register pairs. Thus, the same instructions are used to operate on I/O ports, system registers, mode and control registers, and general-purpose registers.

The exceptions to the above are as follows:

- The Decrement and Jump on Non-Zero (DJNZ) instruction's register operand must be a general-purpose byte register.
- The following control registers are write-only registers: Port Mode, Port $2 / 3$ A Mode, Port $2 / 3$ B Mode, Port $2 / 3$ C Mode, Port $2 / 3$ D Mode, Handshake 0 Control, and Handshake 1 Control.
- The Flags register (R213) cannot be the destination for an instruction that alters the flags as part of its operation.


### 5.2 PROCESSOR FLAGS

Flag register R213 supplies the status of the Super8 CPU at any time. The flags and their bit positions are shown in Figure 5-1.


Figure 5-1. Flag Register
This register contains eight bits of status information that are set or cleared by CPU operations. Four of the bits ( $C, V, Z$, and S) are testable for use with conditional Jump instructions. Two of the flags ( $H$ and $D$ ) are not testable and are used only for BCD arithmetic. All flags are restored to the pre-interrupt value by a return from interrupt.

Bank Address Flag (BA). This bit selects which of the two groups of mode and control registers is active.

Carry Flag (c). This flag is set to 1 whenever the result of an arithmetic operation generates a carry-out of or borrow into the high order bit 7 . It is cleared to 0 whenever an operation does not generate a carry or borrow condition. This flag can be set, cleared, and complemented by the Set Carry Flag (SCF), Reset Carry Flag (RCF), and Complement Carry Flag (CCF) instructions.

Decimal-Adjust Flag (D). The Decimal-Adjust flag is used for BCD arithmetic. It is set to 1 following a subtraction operation and cleared to 0 following an addition operation. Since the algorithms for correcting BCD addition and subtraction are different, this flag is used to specify the type of instruction last executed so that the subsequent Decimal Adjust (DA) operation can function properly. It is not normally used as a test flag by the programmer.

Fast Interrupt Status Flag (FIS). This bit is set to 1 during a Fast Interrupt and cleared to 0 during the Interrupt Return (IRET).

| Mnemonic Operands | Instruction |
| :--- | :--- | :--- |

Load Instructions

| CLR | dst | Clear |
| :--- | :--- | :--- |
| LD | dst,src | Load |
| LDB | dst,src | Load Bit |
| LDE | dst,src | Load Data Memory |
| LDC | dst,src | Load Program memory |
| LDED | dst,src | Load Data Memory and Decrement |
| LDCD | dst,src | Load Program Memory and Decrement |
| LDEI | dst,src | Load Data Memory and Increment |
| LDCI | dst,src | Load Program Memory and Increment |
| LDEPD | dst,src | Load Data Memory with Pre-Decrement |
| LDCPD | dst,src | Load Program Memory with Pre-Decrement |
| LDEPI | dst,src | Load Data memory with Pre-Increment |
| LDCPI | dst,src | Load Program Memory with Pre-Increment |
| LDW | dst,src | Load Word |
| POP | dst | Pop |
| POPUD | dst,src | Pop User Stack (Decrementing) |
| POPUI | dst,src | Pop User Stack (Incrementing) |
| PUSH | src | Push |
| PUSHUD | dst,src | Push User Stack (Decrementing) |
| PUSHUI | dst,src | Push User Stack (Incrementing) |

Arithmetic Instructions

| ADC | dst,src | Add with Carry |
| :--- | :--- | :--- |
| ADD | dst,src | Add |
| CP | dst,src | Compare |
| DA | dst | Decimal Adjust |
| DEC | dst | Decrement |
| DECW | dst | Decrement Word |
| DIV | dst,src | Divide |
| INC | dst | Increment |
| INCW | dst | Increment Word |
| MULT | dst,src | Multiply |
| SBC | dst,src | Subtract with Carry |
| SUB | dst,src | Subtract |

Logical Instructions

| AND | dst,src | Logical AND |
| :--- | :--- | :--- |
| COM | dst | Complement |
| OR | dst,src | Logical OR |
| XOR | dst,src | Logical Exclusive OR |

## Program Control Instructions

| BTJRF | dst,src | Bit Test and Jump Relative on False |
| :--- | :--- | :--- |
| BTJRT | dst,src | Bit Test and Jump Relative on True |
| CALL | dst | Call Procedure |
| CPIJE | dst,sre | Compare, Increment and Jump on Equal |

Table 5-1. Instruction Group Summary (Continued)

| Mnemonic | Operands | Instruction |
| :--- | :--- | :--- |
| Program Control Instructions | (Continued) |  |
|  |  |  |
| CPIJNE | dst, sre | Compare, Increment and Jump on Non-Equal |
| DJNZ | r,dst | Decrement Register and Jump on Non-Zero |
| ENTER |  | Enter |
| EXIT |  | Exit |
| IRET |  | Interrupt Return |
| JP | cc,dst | Jump on Condition Code |
| JP | dst | Jump Unconditional |
| JR | dst | Jump Relative on Condition Code |
| JR |  | Jump Relative Unconditional |
| NEXT |  | Next |
| RET |  | Return |
| WFI |  |  |

## Bit Manipulation Instructions

| BAND | dst,src | Bit AND |
| :--- | :--- | :--- |
| BCP | dst,src | Bit Compare |
| BITC | dst | Bit Complement |
| BITR | dst | Bit Reset |
| BITS | dst | Bit Set |
| BOR | dst,src | Bit OR |
| BXOR | dst,src | Bit XOR |
| TCM | dst,src | Test Complement Under Mask |
| TM | dst,src | Test Under Mask |

Rotate and Shift Instructions

| RL | dst | Rotate Left |
| :--- | :--- | :--- |
| RLC | dst | Rotate Left through Carry |
| RR | dst | Rotate Right |
| RRC | dst | Rotate Right through Carry |
| SRA | dst | Shift Right Arithmetic |
| SWAP | dst | Swap Nibbles |

## CPU Control Instructions

| CCF | Complement Carry Flag |  |
| :--- | :--- | :--- |
| DI | Disable Interrupts |  |
| EI | Enable Interrupts |  |
| NOP | No Operation |  |
| RCF | Reset Carry Flag |  |
| SBO | Set Bank O |  |
| SB1 | Set Bank 1 |  |
| SCF |  | Set Carry Flag |
| SRP | src | Set Register Pointers |
| SRPO | sre | Set Register Pointer 0 |
| SRP1 | sre | Set Register Pointer 1 |

Half-Carry Flag (H). The Half-Carry flag is set to 1 whenever an addition generates a carry-out of bit 3 or subtraction generates a borrow into bit 3. The Half-Carry flag is used by the Decimal Adjust (DA) instruction to convert the binary result of a previous addition or subtraction into the correct decimal (BCD) result. It is not normally used as a test flag by the programmer.

Overflow Flag (V). This flag is set to 1 during arithmetic, rotate, or shift operations that result in a value greater than +127 or less than -128 (the maximum and minimum numbers that can be represented in twos-complement form); it is cleared to 0 whenever the result is a value within these ranges. This flag is also cleared to 0 following logical operations.

Sign Flag (S). When performing arithmetic operations on signed numbers, binary twos-complement notation is used to represent and process information. A positive number is identified by a 0 in the most significant bit position; when this occurs, the Sign flag is also cleared to 0 . A negative number is identified by a 1 in the most significant bit position and therefore the Sign flag would be set to 1.

Zero Flag (Z). During arithmetic and logical operations, the Zero flag is set to 1 if the result is zero and cleared to 0 if the result is non-zero. When testing bits in a register or when shifting or rotating, the Zero flag is set to 1 if the result is zero; if the result is not zero, the flag is cleared to 0 .

### 5.3 CONDITION CODES

Flags $C, Z, S$, and $V$ control the operation of the "conditional" Jump instructions. Sixteen frequently used combinations of flag settings are encoded in a 4-bit field called the condition code (cc), which forms a part of the conditional instructions (bits 4-7).

The condition codes and the flag settings they represent are listed in Table 5-2.

### 5.4 NDTATION AND BINARY ENCODING

The following sections describe the symbols used for operands and status flags, and the flag settings and their meanings.

Table 5-2. Condition Codes

| Binary | Mnemonic | Meaning | Flags Set |
| :---: | :---: | :---: | :---: |
| 0000 | F | Always False | - |
| 1000 |  | Always True | - |
| 0111* | C | Carry | $C=1$ |
| 1111* | NC | No Carry | $\mathrm{C}=0$ |
| 0110* | Z | Zero | $z=1$ |
| 1110* | NZ | Not Zero | $z=0$ |
| 1101 | PL | Plus | $5=0$ |
| 0101 | MI | Minus | $\mathrm{S}=1$ |
| 0100 | OV | Overflow | $v=1$ |
| 1100 | NOV | No Overflow | $v=0$ |
| 0110* | EQ | Equal | $z=1$ |
| 1110* | NE | Not Equal | $z=0$ |
| 1001 | GE | Greater than or equal | $(\mathrm{S} \mathrm{XOR} \mathrm{V})=0$ |
| 0001 | LT | Less than | $(S X O R V)=1$ |
| 1010 | GT | Greater than | $(Z O R(S X O R V))=0$ |
| 0010 | LE | Less than or equal | $(Z O R(S X O R V))=1$ |
| 1111** | UGE | Unsigned greater than or equal | $\mathrm{C}=0$ |
| 0111* | ULT | Unsigned less than - | $C=1$ |
| 1011 | UGT | Unsigned greater than | $(C=0$ AND $Z=0)=1$ |
| 0011 | ULE | Unsigned less than or equal | $(\mathrm{COR} \mathrm{Z})=1$ |

*Indicates condition codes that relate to two different mnemonics but test the same flags. For example, $Z$ and $E Q$ are both True if the Zero flag is set, but after an ADD instruction, $Z$ would probably be used, while after a $C P$ instruction, EQ would probably be used.

Table 5-3. Notation and Binary Encoding

| Notation | Meaning | Actual Operand/Range |
| :---: | :---: | :---: |
| cc | Condition code | See condition code list (Table 5-2) |
| r | Working register only | Rn: where $n=0-15$ |
| rb | Bit b of working register | Rn \#b: where $\mathrm{n}=0-15$ and $\mathrm{b}=0-7$ |
| ro | Bit 0 of working register | Rn : where $\mathrm{n}=0-15$ |
| rr | Working register pair | RRp: where $p=0,2,4, \ldots, 14$ |
| R | Register or working register | Reg: where reg represents a number in the range 0-255 |
|  |  | Rn: where $n=0-15$ |
| Rb | Bit b of register or working register | Reg $\# \mathrm{Fb}$ : where reg represents a number in the range $0-255$ and $b=0-7$ |
|  |  | Rn \#b: where $\mathrm{n}=0-15$ and $\mathrm{b}=0-7$ |
| RR | Register pair or working register pair | Reg: where reg reprsents an even number in the range 0-254 |
|  |  | RRp: where $p=0,2, \ldots, 14$ |
| IA | Indirect addressing mode | \# addrs: where addrs represents an even number in the range $0-254$ |
| Ir | Indirect working register only | @Rn: where $n=0-15$ |
| IR | Indirect register or working register | @reg: where reg represents a number in the range 0-255 |
|  |  | @Rn: where $\mathrm{n}=0-15$ |
| Irr | Indirect working register only | @RRp: where $p=0,2, \ldots, 14$ |
| IRR | Indirect register pair or working register pair | @reg: where reg represents an even number in the range 0-254 |
|  |  | @RRp: where $p=0,2, \ldots, 14$ |
| $x$ | Indexed addressing mode | reg ( $\mathrm{Rn}_{\mathrm{n}}$ ): where reg represents a number in the range $0-255$ and $n=0-15$ |
| XS | Indexed (Short Offset) addressing mode | addrs ( $R R$ ): where addrs represents a number in the range -128 to +127 and $p=0,2, \ldots, 14$ |
| XL | Indexed (Long Offset) addressing mode | addrs (RRP): where addrs'represents a number in the range $0-65,535$ and $p=0,2, \ldots, 14$ |
| DA | Direct addressing mode | addrs: where addrs represents a number in the range $0-65,535$ |
| RA | Relative addressing mode | addrs: where addrs represents a number in the range $+127,-128$ that is an offset relative to the address of the next instruction |
| IM | Immediate addressing mode | \#data: where data is a number between 0 and 255 |
| IML | Immediate (Long) addressing mode | \#data: where data is a number between 0 and 65,535 |

### 5.4.1 Notational Shorthand

Operands and status flags are represented by a notational shorthand in the detailed instruction descriptions of section 5.5.2. The notation for operands (condition codes and addressing modes) and the actual operands they represent are shown in Table 5-3.

Additional Symbols Used:

| Symbol | Meaning |
| :---: | :---: |
| dst | Destination operand |
| src | Source operand |
| (2) | Indirect Register address prefix |
| SP | Stack Pointer (R216 and R217) |
| PC | Program Counter |
| IP | Instruction Pointer (R218 and R219) |
| FLAGS | Flag register (R213) |
| RPO | Register Pointer 0 (R214) |
| RP1 | Register Pointer 1 (R215) |
| IMR | Interrupt Mask register (R221) |
| \# | Immediate operand or Register address prefix |
| \% | Hexadecimal number prefix |
| OPC | Opcode |

Assignment of a value is indicated by the symbol "く--"; for example,
indicates that the source data is added to the destination data and the result is stored in the destination location. The notation "addr ( $n$ )" is used to refer to bit " n " of a given location. For example,

```
dst (7)
```

refers to bit 7 of the destination operand.

### 5.4.2 Flag Settings

Notation for the flags is shown below.

```
Flag Meaning
C Carry flag
Z Zero flag
S Sign flag
V Overflow flag
D Decimal-Adjust flag
H Half-Carry flag
O Cleared to 0
Set to }
* Set or Cleared according to operation
- Unaffected
X Undefined
```

Figure 5-2 provides a quick reference guide to the commands.
dst <-- dst + src

SUPER8 OPCODE MAP
Lower Nibble (Hex)

|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | $\begin{gathered} \hline 6 \\ \text { DEC } \\ \mathrm{R}_{1} \\ \hline \end{gathered}$ | $\begin{gathered} \hline 6 \\ \mathrm{DEC} \\ \mathrm{IR}_{1} \\ \hline \end{gathered}$ | $\begin{gathered} \hline 6 \\ \text { ADD } \\ r_{1}, r_{2} \\ \hline \end{gathered}$ | $\begin{gathered} \hline 6 \\ \text { ADD } \\ \mathrm{r}_{1}, \mathrm{Ir}_{2} \\ \hline \end{gathered}$ | $\begin{gathered} 10 \\ \text { ADD } \\ \mathrm{R}_{2}, \mathrm{R}_{1} \end{gathered}$ | $\begin{gathered} 10 \\ \text { ADD } \\ \mathrm{R}_{2}, \mathrm{R}_{1} \end{gathered}$ | $\begin{gathered} 10 \\ \text { ADD } \\ \mathrm{R}_{1}, \mathrm{IM} \end{gathered}$ | $\begin{gathered} 10 \\ \text { BOR** } \\ r_{0} \cdot R_{b} \\ \hline \end{gathered}$ |  |  | 12/10 DJNZ $\mathrm{r}_{1}$,RA <br> - | 12/10 JR <br> cc,RA |  | $\begin{gathered} 12 / 10 \\ \text { JP } \\ \text { Cc,DA } \end{gathered}$ | INC <br> $r 1$ | $\begin{gathered} 14 \\ \text { NEXT } \end{gathered}$ |
|  | 1 | $\begin{gathered} { }_{6}^{6} \\ \text { RLC } \\ R_{1} \end{gathered}$ | $\begin{gathered} 6 \\ \text { RLC }^{\prime} \\ \mathrm{IR}_{1} \end{gathered}$ | $\begin{gathered} 6 \\ \text { ADC } \\ r_{1}, r_{2} \end{gathered}$ | $\begin{gathered} 6 \\ \text { ADC } \\ \mathrm{r}_{1}, \mathrm{Ir}_{2} \end{gathered}$ | $\begin{array}{r} 10 \\ \text { ADC } \\ \mathrm{R}_{2}, \mathrm{R}_{1} \\ \hline \end{array}$ |  | $\begin{gathered} 10 \\ A D C \\ \mathrm{R}_{1}, \mathrm{IM} \end{gathered}$ | $\begin{gathered} 10 \\ \text { BCP } \\ r_{1}, b, R_{2} \end{gathered}$ |  |  |  |  |  |  |  | $\begin{gathered} 20 \\ \text { ENTER } \end{gathered}$ |
|  | 2 | $\begin{gathered} 6 \\ \text { INC } \\ \mathrm{R}_{1} \end{gathered}$ | $\begin{gathered} 6 \\ \text { INC }^{\mathrm{IR}_{1}} \end{gathered}$ | $\begin{gathered} 6 \\ \text { SUB } \\ r_{1}, r_{2} \end{gathered}$ | $\begin{gathered} 6 \\ \text { sUB } \end{gathered}$ | $\begin{gathered} 10 \\ \text { SUB } \\ \mathrm{R}_{2}, \mathrm{R}_{1} \end{gathered}$ | $\begin{gathered} 10 \\ \text { sUB } \\ I R_{2}, R_{1} \\ \hline \end{gathered}$ | $\begin{gathered} 10 \\ \text { SUB } \\ R_{1}, I M \end{gathered}$ | BXOR* <br> $r_{0}-R_{b}$ |  |  |  |  |  |  |  | $\begin{gathered} 22 \\ \text { EXIT } \end{gathered}$ |
|  | 3 | $\begin{gathered} 10 \\ \text { JP } \\ \text { IRR }_{1} \end{gathered}$ | NOTE C | $\begin{gathered} 6 \\ \text { sBC } \\ r_{1}, r_{2} \end{gathered}$ | $\begin{gathered} 6 \\ \text { SBC } \\ r_{1}, r_{2} \end{gathered}$ | $\begin{gathered} 10 \\ \mathbf{S B C} \\ \mathrm{R}_{2}, \mathrm{R}_{1} \end{gathered}$ | $\begin{gathered} 10 \\ \mathbf{s B C} \\ \mathrm{IR}_{2}, \mathrm{R}_{1} \end{gathered}$ | $\begin{gathered} 10 \\ \text { SBC } \\ \mathrm{R}_{1}, \mathrm{IM} \end{gathered}$ | NOTE |  |  |  |  |  |  |  | $\begin{gathered} \hline 6 \\ \text { WFI } \end{gathered}$ |
|  | 4 | $\begin{gathered} 6 \\ \text { DA } \\ \mathrm{R}_{1} \end{gathered}$ | $\begin{gathered} 6 \\ \mathrm{DA}_{1} \\ \mathrm{I}_{1} \end{gathered}$ | $\begin{gathered} \hline 6 \\ \text { OR } \\ r_{1}, r_{2} \\ \hline \end{gathered}$ | $\begin{gathered} \hline 6 \\ \text { OR } \\ \mathrm{r}_{1}, \mathrm{l}_{2} \\ \hline \end{gathered}$ | $\begin{gathered} 10 \\ \text { OR } \\ \mathrm{R}_{2}, \mathrm{R}_{1} \end{gathered}$ | $\begin{gathered} 10 \\ \text { OR } \\ \mid R_{2}, R_{1} \\ \hline \end{gathered}$ | $\begin{gathered} 10 \\ \text { OR } \\ \mathrm{R}_{1}, \mathrm{IM} \end{gathered}$ | $\begin{gathered} 10 \\ \text { LDB* } \\ r_{0} \cdot R_{b} \end{gathered}$ |  |  |  |  |  |  |  | $\begin{gathered} 6 \\ \text { SBO } \end{gathered}$ |
|  | 5 | $\begin{gathered} \hline 10 \\ \text { POP } \\ \mathrm{R}_{1} \\ \hline \end{gathered}$ | $\begin{gathered} 10 \\ \text { POP } \\ \mathbf{I R}_{1} \\ \hline \end{gathered}$ | $\begin{gathered} 6 \\ \text { AND } \\ r_{1}, r_{2} \end{gathered}$ | $\begin{gathered} 6 \\ \text { AND } \\ \mathrm{r}_{1}, \mathrm{Ir}_{2} \end{gathered}$ | $\begin{gathered} 10 \\ \text { AND } \\ \mathrm{R}_{2}, \mathrm{R}_{1} \end{gathered}$ |  | $\begin{gathered} 10 \\ \text { AND } \\ \mathrm{R}_{1}, \mathrm{IM} \end{gathered}$ | $\begin{gathered} 8 \\ \text { BITC } \\ r_{1}, \mathrm{~b} \\ \hline \end{gathered}$ |  |  |  |  |  |  |  | $\begin{gathered} 6 \\ \text { SBI } \end{gathered}$ |
|  | 6 | $\begin{gathered} 6 \\ \text { COM } \\ \mathrm{R}_{1} \end{gathered}$ | $\begin{gathered} 6 \\ \text { COM } \\ \mathrm{IR}_{1} \end{gathered}$ | $\begin{gathered} 6 \\ \text { TCM } \\ \mathrm{r}_{1}, \mathrm{r}_{2} \end{gathered}$ | $\begin{gathered} 6 \\ \text { TCM } \\ r_{1}, r_{2} \end{gathered}$ | $\begin{gathered} 10 \\ \text { TCM } \\ \mathrm{R}_{2}, \mathrm{R}_{1} \end{gathered}$ | $\begin{gathered} 10 \\ \mathrm{TCM}_{\mathrm{R}}^{2}, \mathrm{R}_{1} \end{gathered}$ | $\begin{gathered} 10 \\ \text { TCM } \\ \mathrm{R}_{1}, \mathrm{IM} \end{gathered}$ |  |  |  |  |  |  |  |  |  |
|  | 7 | $\begin{gathered} 10 / 12 \\ \text { PUSH } \\ \mathrm{R}_{2} \end{gathered}$ | $\begin{gathered} 12 / 14 \\ \text { PUSH } \\ \mathrm{IR}_{2} \end{gathered}$ | $\begin{gathered} 6 \\ \mathrm{TM} \\ \mathrm{r}_{1}, \mathrm{r}_{2} \end{gathered}$ | $\begin{gathered} 6 \\ \mathrm{TM} \\ \mathrm{r}_{1}, \mathrm{lr}_{2} \end{gathered}$ | $\begin{gathered} 10 \\ \mathrm{TM} \\ \mathrm{R}_{2}, \mathrm{R}_{1} \end{gathered}$ | $\begin{gathered} 10 \\ \text { TM } \\ \mathrm{IR}_{2}, \mathrm{R}_{1} \end{gathered}$ | $\begin{gathered} 10 \\ \mathrm{TM} \\ \mathrm{R}_{1}, \mathrm{IM} \end{gathered}$ | NOTE B |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { 네 } \\ & \frac{0}{2} \end{aligned}$ | 8 | $\begin{gathered} 10 \\ \text { DECW }^{R_{1}} \end{gathered}$ | $\begin{gathered} 10 \\ \text { DECW } \\ \mathrm{IR}_{1} \end{gathered}$ | 10 PUSHUD $\mathrm{IR}_{1}, \mathrm{R}_{2}$ | 10 <br> PUSHUI <br> $\mid \mathrm{R}_{1}, \mathrm{R}_{2}$ | 24 <br> MULT <br> $R_{2}, R_{1}$ | 24 MULT $^{2}$ $\mathrm{IR}_{2}, \mathrm{RR}_{1}$ | 24 MULT IM, RR $_{1}$ | $\begin{gathered} 10 \\ \text { LD } \\ r_{1}, x_{1}, r_{2} \\ \hline \end{gathered}$ |  |  |  |  |  |  |  | $\stackrel{6}{\text { DI }}$ |
|  | 9 | $\begin{gathered} 6 \\ \text { RL } \\ \mathrm{R}_{1} \\ \hline \end{gathered}$ | $\begin{gathered} 6 \\ \mathbf{R L} \\ \mathbf{I R}_{1} \\ \hline \end{gathered}$ | $\begin{gathered} 10 \\ \text { POPUD } \\ \operatorname{IR}_{2}, \mathrm{R}_{1} \end{gathered}$ | $\mathrm{IR}_{2}, \mathrm{R}_{1}$ | $\begin{array}{\|c\|} \hline 28 / 12 \\ \text { DIV } \\ \mathrm{R}_{2}, \mathrm{RR}_{1} \\ \hline \end{array}$ | $\begin{gathered} 28 / 12 \\ \text { DIV } \\ \mathrm{IR}_{2}, \mathrm{RR}_{1} \end{gathered}$ | $28 / 12$ <br> DIV <br> IM,RR | $\begin{gathered} 10 \\ \text { LD } \\ \mathbf{r}_{2}, \times, r_{1} \end{gathered}$ |  |  |  |  |  |  |  | $\stackrel{6}{\text { EI }}$ |
|  | A | 10 <br> INCW $\mathrm{RR}_{1}$ | $\begin{gathered} 10 \\ \text { INCW } \\ \mathrm{IR}_{1} \end{gathered}$ | $\begin{gathered} 6 \\ \mathbf{C P} \\ \mathrm{r}_{1}, \mathrm{r}_{2} \end{gathered}$ | $\begin{gathered} 6 \\ \mathbf{C P} \\ r_{1}, r_{2} \end{gathered}$ | $\begin{gathered} 10 \\ \mathbf{C P} \\ \mathrm{R}_{2}, \mathrm{R}_{1} \end{gathered}$ | $\begin{gathered} 10 \\ \mathbf{C P} \\ \mathrm{IR}_{2}, \mathrm{R}_{1} \end{gathered}$ | $\begin{gathered} 10 \\ \mathbf{C P} \\ \mathrm{R}_{1}, \mathrm{IM} \end{gathered}$ | $\begin{gathered} \text { NOTE } \\ \text { D } \end{gathered}$ |  |  |  |  |  |  |  | $\begin{gathered} 14 \\ \text { RET } \end{gathered}$ |
|  | B | $\begin{gathered} 6 \\ \text { CLR } \\ R_{1} \\ \hline \end{gathered}$ | $\begin{gathered} \hline 6 \\ \text { CLR } \\ \mathrm{IR}_{1} \\ \hline \end{gathered}$ | $\begin{gathered} \hline 6 \\ \text { XOR } \\ r_{1}, r_{2} \\ \hline \end{gathered}$ | $\begin{gathered} 6 \\ \text { XOR } \\ r_{1}, \mathrm{Ir}_{2} \end{gathered}$ | $\begin{gathered} 10 \\ \text { XOR } \\ \mathrm{R}_{2}, \mathrm{R}_{1} \end{gathered}$ | $\begin{gathered} 10 \\ \text { XOR } \\ I R_{2}, R_{1} \end{gathered}$ | $\begin{gathered} 10 \\ \text { XOR } \\ R_{1}, I M \end{gathered}$ | NOTE E |  |  |  |  |  |  |  | $16 / 6$ IRET |
|  | C | $\begin{gathered} 6 \\ \text { RRC } \\ R_{1} \end{gathered}$ | 6 <br> RRC <br> $\mathrm{IR}_{1}$ | 16/18 <br> CPIJE <br> $\mathrm{Ir}, \mathrm{T}_{2}, \mathrm{RA}$ | $\begin{gathered} 12 \\ \text { LDC* } \\ r_{1}, \mathrm{lr}_{2} \end{gathered}$ | 10 LDW $\mathrm{RR}_{2}, R R_{1}$ | 10 LDW $\mathrm{IR}_{2}, \mathrm{RR}_{1}$ | 12 LDW $\mathrm{RR}_{1}, \mathrm{ML}$ | $\begin{gathered} 6 \\ \text { LD } \\ \mathrm{r}_{1}, \mathrm{r}_{2} \end{gathered}$ |  |  |  |  |  |  |  | $\begin{gathered} 6 \\ \text { RCF } \end{gathered}$ |
|  | D | $\begin{gathered} 6 \\ \text { SRA } \\ R_{1} \end{gathered}$ | $\stackrel{6}{\stackrel{6}{\text { SRA }}} \underset{\mathrm{IR}_{1}}{ }$ | 16/18 CPIJNE $\mid r_{1}, r_{2}, R A$ | $\begin{gathered} 12 \\ \text { LDC* } \\ \mathrm{r}_{2}, \mathrm{lr}_{1} \end{gathered}$ | $\underset{\mid \mathrm{IA}_{1}}{\stackrel{20}{\text { CALL }}}$ |  | $\begin{gathered} 10 \\ \mathbf{L D} \\ \mathbf{I R}_{1}, \mathrm{IM} \\ \hline \end{gathered}$ | $\begin{gathered} 6 \\ \mathbf{L D} \\ \mathrm{Ir}_{1}, \mathrm{r}_{2} \end{gathered}$ |  |  |  |  |  |  |  | $\begin{gathered} 6 \\ \text { SCF } \end{gathered}$ |
|  | E | $\begin{gathered} 6 \\ \text { RR } \\ R_{1} \end{gathered}$ | 6 <br> RR <br> $\mathrm{IR}_{1}$ | $\begin{array}{\|c\|} \hline 16 \\ \text { LDCD** } \\ r_{1}, \mid \mathrm{Ir}_{2} \\ \hline \end{array}$ | $\begin{gathered} 16 \\ \mathrm{LDCl}^{*} \\ \mathrm{r}_{1}, \mathrm{Irr}_{2} \end{gathered}$ | $\begin{gathered} 10 \\ L D \\ R_{2}, R_{1} \end{gathered}$ | $\begin{gathered} 10 \\ \mathrm{LD} \\ \mathrm{IR}_{2}, \mathrm{R}_{1} \end{gathered}$ | $\begin{array}{r} 10 \\ \mathrm{LD} \\ \mathrm{R}_{1}, \mathrm{IM} \\ \hline \end{array}$ |  |  |  |  |  |  |  |  | $\begin{gathered} 6 \\ \mathrm{CCF} \end{gathered}$ |
|  | F | 8 SWAP $\mathrm{R}_{1}$ |  |  |  | 18 CALL $\mathrm{IRR}_{1}$ | $\begin{gathered} 10 \\ \text { LD } \\ \mathrm{R}_{2}, \mathrm{IR}_{1} \end{gathered}$ | 18 CALL $\mathrm{DA}_{1}$ |  |  |  |  |  |  |  |  | $\stackrel{6}{\text { NOP }}$ |


| NOTE A | 16/18 BTJRF $r_{2}, b, R A$ | 16/18 BTJRT $r_{2}, b, R A$ | NOTE B | $\begin{gathered} 8 \\ \text { BITR } \\ r_{1}, b \end{gathered}$ | $8$ | NOTE C | $\begin{gathered} 6 \\ \text { SRP } \\ \text { IM } \end{gathered}$ | $6$ SRPO IM | $6$ SRP1 <br> IM |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |



Sequence:
Opcode, first, second, third operands
NOTE: The blank areas are not defined.

Figure 5-2. Super8 Opcode Map

ADC dst,src
Operation:

```
dst &- dst + src + c
```

The source operand, along with the setting of the Carry flag, is added to the destination operand and the sum is stored in the destination. The contents of the source are unaffected. Twos-complement addition is performed. In multiple precision arithmetic, this instruction permits the carry from the addition of low-order operands to be carried into the addition of high-order operands.

| Flags: | C: Set if there is a carry from the most significant bit of the result; cleared otherwise. |
| :--- | :--- |
| Z: Set if the result is 0; cleared otherwise. |  |
| V: Set if arithmetic overflow occurs, that is, if both operands are of the sam sinn and |  |
| S: Set if the result is negative; cleared otherwise. |  |
| D: Always cleared |  |
| H: Set if there is a carry from the most significant bit of the low-order four bits of the |  |
| result; cleared otherwise. |  |

Instruction
Format:


## Example:

If the register named $S U M$ contains $\% 16$, the Carry flag is set to 1 , working register 10 contains \%20 (32 decimal), and register 32 contains \%10, the statement

ADC SUM, ©R10
leaves the value \%27 in register SUM.

BAND dst,src,b
BAND dst,b,src


The specified bit of the source (or the destination) is logically ANDed with bit 0 of the destination (or source). The resultant bit is stored in the specified bit of the destination. No other bits of the destination are affected. The source is unaffected.

| Flags: | C: |
| :--- | :--- |
|  | Z: Unaffected |
|  | V: Und if the result is 0 ; cleared otherwise. |
|  | S: |
|  | 0 |
|  | H: Unaffected |
|  | D: Unaffected |

Instruction

## Format:

|  |  |  |  |  |  | Cycles | Opcode (Hex) | Addressing dst | Mode sre |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Opcode | dst | $b$ | 0 | src | , | 10 | $67^{*}$ | $r_{0}$ | $R_{b}$ |
| Opcode | src | b | 1 | dst |  | 10 | 67 | $R_{b}$ | $r_{0}$ |
|  |  |  |  |  |  | *This format is used in the example. |  |  |  |

## Example:

If the register named BYTE contains \%73 (01110011) and working register 3 contains \%01, the st at ement

BAND R3,BYTE, \#7
leaves the value \%00 in working register 3.

BCP dst, sre,b

| Operation: | dst $(0)-\operatorname{src}(b)$ |
| :--- | :--- |
|  | The specified bit of the source is compared to (subtracted |
|  | The Zero flag is set if the bits are the same; otherwis |
| both operands are unaffected by the comparison. |  |


| Instruction Format: | - |  |  |  |  | Cycles | Opcode (Hex) | Addressing dst | Mode sre |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |
|  | Opcode | dst |  | 0 | src | 10 | 17 | ro | $R_{b}$ |
| Example: | If working register 3 contains \%01 and register $64(\% 40)$ contains \%FF, the statement |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | BCP R3,64,\#0 |  |  |  |  |  |  |  |  |
|  | sets the Zero flag bit in Flag register R213. |  |  |  |  |  |  |  |  |

# BITC <br> Bit Complement 

BITC dst,b

Operation: $\quad \operatorname{dst}(b) \leftarrow-$ NOT dst $(b)$
This instruction complements the specified bit within the destination without affecting any other bits in the destination.


## Example:

If working register 3 contains \%FF, the statement
BITC R3, 非7
leaves the value $\% 7 F$ in that register.

BITR dst,b


BITS
Bit Set

BIIS dst,b
Operation: dst(b) $<-1$
This instruction sets the specified bit within the destination without affecting any other bits in the destination.

| Flags: | No flags affected |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Instruction <br> Format: |  |  | Cycles | Opcode <br> (Hex) | Addressing Mode <br> dst |  |
|  | Opcode | dst | b | 1 | 8 | 77 |

Example:
If working register 3 contains \%00, the statement
BITS R3, \#7
leaves the value \% 80 in that register.

| BOR dst,src,b <br> BOR dst,b,src |  |
| :---: | :---: |
| Operation: | ```dst(0) &- dst(0) OR src(b) or dst(b) &- dst(b) OR src(0)``` |
|  | The specified bit of the source (or the destination) is logically ORed with bit 0 of the destination (or the source). The resultant bit is stored in the specified bit of the destination. No other bits of the destination are affected. The source is unaffected. |
| Flags: | C: Unaffected <br> Z: Set if the result is 0 ; cleared otherwise. <br> V: Undefined <br> S: 0 <br> H: Unaffected <br> D: Unaffected |
| Instruction Format: | CyclesOpcode, <br> (Hex)Addressing Mode <br> dst |
|  | Opcodedst b 0 |
|  | Opcode$\operatorname{src}$ b 1$\quad$dst |
|  | *This format is used in the example. |
| Example: <br> If register 32 (\%20) contains \%OF and working register 3 contains \% 01 , the statement BOR 32, \#7, R3 |  |
|  | leaves the value \%8F in register 32. |



Example:
If working register 6 contains $\% 7 F$, the statement
BTJRF SKIP,R6,\#7
causes the Program Counter to jump to the memory location pointed to by SKIP. The memory location must be within the allowed range of $+127,-128$.

## BTART

Bit Test and Jump Relative on True

BXOR dst,src,b
BXOR dst,b,src


The specified bit of the source (or the destination) is logically EXCLUSIVE ORed with bit 0 of the destination (or source). The resultant bit is stored in the specified bit of the destination. No other bits of the destination are affected. The source is unaffected.

Flags: C: Unaffected
Z: Set if the result is 0 ; cleared otherwise.
V: Undefined
S: 0
H: Unaffected
D: Unaffected

Instruction
Format:

|  |  |  |  |  | Cycles | Opcode <br> (Hex) | Addres dst | g Mode src |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Opcode | dst | b | 0 | src | 10 | 27* | ro | $R_{b}$ |
| Opcode | src | b | 1 | dst | 10 | 27 | $\mathrm{R}_{\mathrm{b}}$ | ro |

Example:
If working register 6 contains \%FF and working register 7 contains \% $\%$, the statement BXOR R6,R7,\#4
leaves the value \%FE in working register 6.

## CALL dst



## Examples:

(1) If the contents of the Program Counter are $\% 1 \mathrm{~A} 47$ and the contents of the Stack Pointer (control registers 216-217) are \%3002, the statement

CALL \%3521
causes the Stack Pointer to be decremented to \%3000, \%1A4A (the address following the instruction) to be stored in external data memory locations \%3000 and \%3001 (\%4A in \%30001, $\% 1 \mathrm{~A}$ in \% 3000 ), and the Program Counter to be loaded with \% 3521 . The Program Counter now points to the address of the first statement in the procedure to be executed.
(2) If the contents of the Program Counter and Stack Pointer are the same as in Example 1, working register 6 contains $\% 35$, and working register 7 contains $\% 21$, the statement

CALL @RR6
produces the same result as Example 1 except that \% $\% 9$ is stored in external data memory location \%3000.
(3) If the contents of the Program Counter and Stack Pointer are the same as in Example 1, address \% 0040 contains $\% 35$, and address $\% 0041$ contains $\% 21$, the statement

CALL \#\% $\%$
produces the same result as Example 2.


## Example:

If the register named SUM contains \% $\% 4$ and the register named AUGEND contains \% 11 , the statement 1

ADD SUM, AUGEND
leaves the value \%55 in Register SUM.

| CCF |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Operation: | C $4-$ NOT C |  |  |  |
|  | The Carry flag is complemented; if $\mathrm{C}=1$, it is changed to $\mathrm{C}=0$, and vice-versa. |  |  |  |
| Flags: | C: Complemented |  |  |  |
|  | No other flags affected |  |  |  |
| Instruction Format: |  | Cycles | Opcode <br> (Hex) |  |
|  | Opcode | 6 | EF |  |
| Example: | If the Carry flag contains a 0 , the statement |  |  |  |
|  | CCF |  |  |  |
|  | changes the 0 to 1. |  |  |  |

CLR dst


## Example:

If working register 6 contains \%AF, the statement
CLR R6
leaves the value 0 in that register.

| Operation: | dst $\leftarrow-$ NOT dst |
| :--- | :--- |
|  | The contents of the destination location are complement <br> changed to 0, and vice-versa. |
| Flags: | C: Unaffected |
|  | Z: Set if the result is $0 ;$ cleared otherwise. |
|  | V: Always reset to 0 |
| S: Set if the result bit 7 is set; cleared otherwise. |  |
|  | H: Unaffected |
| D: Unaffected |  |

Instruction
Format:
Opcode
*This format is used in the example.

Example:
If working register 8 contains \%24 ( 00100100 ), the statement
COM R8
leaves the value $\% \mathrm{DB}(11011011)$ in that register.

## CP dst,sre



DA dst

| Operation: | dst $\leftarrow-$ DA <br> The destin subtraction table indic | operand is ration. For the operatio | sted to for ition (ADD, rformed: | o 4-bit BCD <br> or subtra | gits following on (SUB, SBC) | ddition or following |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction | Carry Before DA | $\begin{gathered} \text { Bits } 4-7 \\ \text { Value (Hex) } \end{gathered}$ | $\begin{aligned} & \text { H Flag } \\ & \text { Before DA } \end{aligned}$ | $\begin{aligned} & \text { Bits 0-3 } \\ & \text { Value (Hex) } \end{aligned}$ | Number Added To Byte | Carry <br> After DA |
|  | 0 | 0-9 | 0 | 0-9 | 00 | 0 |
|  | 0 | 0-8 | 0 | A-F | 06 | 0 |
|  | 0 | 0-9 | 1 | 0-3 | 06 | 0 |
| ADD | 0 | A-F | 0 | 0-9 | 60 | 1 |
| ADC | 0 | 9-F | 0 | A-F | 66 | 1 |
|  | 0 | A-F | 1 | $0-3$ | 66 | 1 |
|  | 1 | 0-2 | 0 | 0-9 | 60 | 1 |
|  | 1 | 0-2 | 0 | A-F | 66 | 1 |
|  | 1 | 0.3 | 1 | $0 \cdot 3$ | 66 | 1 |
|  | 0 | 0-9 | 0 | 0-9 | $00=-00$ | 0 |
| SUB | 0 | 0-8 | 1 | 6-F | $F A=-06$ | 0 |
| SBC | 1 | 7-F | 0 | 0-9 | $A 0=-60$ | 1 |
|  | 1 | 6-F | 1 | 6-F | $9 \mathrm{~A}=-66$ | 1 |

The operation is undefined if the destination operand was not the result of a valid addition or subtraction of BCD digits.

| Flags: | C: Set if there was a carry from the most significant bit; cleared otherwise (see table |
| :--- | :--- |
| Z: Sot if the result is 0 ; cleared otherwise. |  |
| V: Undefined |  |
| S: Set if the result bit 7 is set; cleared otherwise. |  |
| H: Unaffected |  |
| D: Unaffected |  |

## Example:

If working register RO contains $\% 15$ and working register R1 contains \% 27 , the statements

$$
\begin{aligned}
& \text { ADD R1, RO } \\
& \text { DAB R1 }
\end{aligned}
$$

leave \%42 in working register R1.
If addition is performed using the BCD values 15 and 27 , the result should be 42 . The sum is incorrect, however, when the binary representations are added in the destination location using standard binary arithmetic.

| 0001 | 0101 |
| ---: | :--- |
| $+\quad 0010$ | 0111 |
| 0011 | 1100 |$=\% 3 C$

The DA statement adjusts this result so that the correct $B C D$ representation is obtained.

| 0011 |
| ---: |
| $+\quad 0000 \quad 01100$ |
| $0100 \quad 0010=42$ |

## Compare Increment and Jump on Equal



## CPIJNE

## Compare Increment and Jump on Non Equal

| CPIJNE dst, sre,RA |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operation: | ```If dst - sre % zero, PC <-- PC + RA Ir <- Ir + 1``` |  |  |  |  |  |  |
|  | The source operand is compared to (subtracted from) the destination operand. If the result is not 0 , the relative address is added to the Program Counter and control passes to the statement whose address is now in the Program Counter; otherwise the instruction following the CPIJNE instruction is executed. In either case, the source pointer is incremented by one before the next instruction. |  |  |  |  |  |  |
| Flags: | No flags affected |  |  |  |  |  |  |
| InstructionFormat: |  |  |  |  |  |  |  |
|  | Opcode src | dst | RA | $16 / 18^{*}$ <br> * 18 if | D2 <br> ump take | r Ir <br> 16 if not |  |
| Example: <br> If working register 3 contains \%AA, working register 5 contains $\% 10$, and register $\% 10$ contains \%AA, the statement |  |  |  |  |  |  |  |

CPIJNE R3,@RS, \$
puts the value \%11 in working register 5 and then executes the next instruction following this instruction.

## Note:

The $\$$ refers to the address of the first byte of the instruction currently being executed.

## DEC

## Decrement

DEC dst

| Operation: | dst $<-d s t-1$ <br> The contents of the destination operand are decremented by one. |
| :---: | :---: |
| Flags: | C: Unaffected <br> Z: Set if the result is 0 ; cleared otherwise. <br> V: Set if arithmetic overflow occurred; cleared otherwise. <br> S: Set if result is negative; cleared otherwise. <br> H: Unaffected <br> D: Unaffected |
| Instruction Format: | Opcode Cycles Cocode <br> (Hex) Addressing Mode <br> dst |
| Example: | If working register 10 contains $\% 2 \mathrm{~A}$, the statement DEC R10 <br> leaves the value \%29 in that register. |



## Divide (Unsigned)

DIV dst,src

| Operation: | dst $\div$ src <br> dst (UPPER) $\leftarrow-$ REMAINDER <br> ast (LOWER) \&- QUOTIENT <br> The destination operand ( 16 bits) is divided by the source operand ( 8 bits). The quotient ( 8 bits) is stored in the lower half of the destination. The remainder ( 8 bits ) is stored in the upper half of the destination. When the quotient is $\geq 2^{8}$, the numbers stored in the upper and lower halves of the destination for quotient and remainder are incorrect. Both operands are treated as unsigned integers. |
| :---: | :---: |
| Flags: | C: Set if $V$ is set and quotient is between $2^{8}$ and $2^{9}-1$; cleared otherwise. <br> Z: Set if divisor or quotient $=0$; cleared otherwise. <br> V: Set if quotient is $\geq, 2^{8}$ or divisor $=0$; cleared otherwise. <br> S: Set if MSB of quotient = 1; cleared otherwise. <br> H: Unaffected <br> D: Unaffected |
| Instruction Format: | CyclesOpcode <br> (Hex) Addressing Mode <br> dst |
|  | $\begin{array}{llllll} \hline \text { Opcode } & \text { src } & 28 / 12^{*} & 94^{* *} & R R & R \\ 28 / 12^{*} & 95 & R R & \text { IR } \\ & 28 / 12^{*} & 96 & R R & \text { IM } \end{array}$ |
| 1 | * 12 if divide by zero is attempted This format is used in the example |
| Example: |  |
| $\cdots$ | If working register pair 6-7 (dividend) contains \%10 in register 6 and \%03 in register 7, and working register 4 (divisor) contains $\% 40$, the statement <br> DIV RR6,R4 |
|  | leaves the value $\% 40$ in working register 7 (quotient) and the value \%03 in working register 6 (remainder). |

DJNZ r,dst


## EI

Operation: $\quad$ SMR $(0) \leftarrow-1$
Bit 0 of control register 220 (the System Mode register) is set to 1. This allows any interrupts to be serviced when they occur (assuming they have highest priority) or, if their respective interrupt status latch was previously enabled by its interrupt, then its interrupt can also be serviced.


## ENTER

## Enter

## ENTER

| Operation: | SP $\leftarrow-S P-2$ |
| :---: | :---: |
|  | aSP <- IP |
|  | IP $\leftarrow-P C$ |
|  | PC $<-$ @IP |
|  | IP, $\leftarrow-I P+2$ |

This instruction is useful for the implementation of threaded-code languages. The contents of the Instruction Pointer are pushed onto the stack. The value in the Program Counter is then transferred to the Instruction Pointer. The program memory word pointed to by the Instruction Pointer is loaded into the Program Counter. The Instruction Pointer is then incremented by two.
Flags: No flags affected

Instruction Format:
Cycles

20 | Opcode |
| :---: |
| (Hex) |



EXIT

| Operation: | $I P<-a S P$ |
| :--- | :--- |
|  | $S P<-S P+2$ |
|  | $P C \leftarrow-a I P$ |
|  | $I P<-I P+2$ |

This instruction is useful for the implementation of threaded-code languages. The stack is POPed and the Instruction Pointer is loaded. The program memory word pointed to by the Instruction Pointer is loaded into the Program Counter. The Instruction Pointer is then incremented by two.

Flags: $\quad$ No flags affected

Instruction
Format:

$\frac{\text { Cycles }}{22} \frac{$|  Opcode  |
| :---: |
|  (Hex)  |}{$2 F$}

## Example:



Note:
The examples for ENTER, EXIT, and NEXT illustrate how these instructions could actually be used together in a program.

INC
Increment


INCW dst
Operation: $\quad$ dst $\leftarrow-$ dst +1
The contents of the destination (which must be an even address) and the byte following that location are treated as a single 16 -bit value which is incremented by one.



## Example:

In the figure below, the Instruction Pointer is initially loaded with \%100 in the main program before interrupts are enabled. When an interrupt occurs; the Program Counter and Instruction Pointer are swapped. This causes the Program Counter to jump to address $\% 100$ and the Instruction Pointer to keep the return address. The last instruction in the service routine normally is a Jump to IRET at address \%FF. This causes the Instruction Pointer to be loaded with \%100 "again" and the Program Counter to jump back to the main program. Now the next interrupt can occur and the Instruction Pointer is still correct at \%100.


Note:
For the Fast Interrupt example above, if the last instruction is not a Jump to IRET, then care must be taken with the order of the last two instructions. The instruction IRET cannot be immediately preceded by a clear of interrupt status (such as a reset of the Interrupt Pending register).

| JP | $\mathrm{cc}, \mathrm{dst}$ |
| :--- | :--- |
| JP | dst |


| Operation: | If cc is true, $\mathrm{PC} \leftarrow-$ dst <br> The conditional Jump transfers program control to the destination address if the condition specified by "cc" is true; otherwise, the instruction following the JP instruction is executed. See section 5.3 for a list of condition codes. <br> The unconditional Jump simply replaces the contents of the Program Counter with the contents of the specified register pair. Control then passes to the statement addressed by the Program Counter. |
| :---: | :---: |
| Flags: | No flags affected |
| Instruction Format: | CyclesOpcode <br> (Hex) Addressing Mode <br> dst |
| Conditional | cc Opcodedst $10 / 12^{*}$$\mathrm{cc} \mathrm{D}^{* *}$ <br> $\mathrm{cc}=0$ |
| Unconditional | 30 <br> ${ }^{*}{ }^{*} 12$ if jump taken, 10 if not <br> **This format is used in the example. |
| Example: | If the Carry flag is set to 1 , the statement JP C, \%1520 |
|  | replaces the contents of the Program Counter with \%1520 and transfers control to that location. Had the Carry flag not been set, control would have fallen through to the statement following the JP. |



## Note:

The $\$$ refers to the address of the first byte of the instruction currently being executed.

## LD dst,src

Operation: dst $<-$ src
The contents of the source are loaded into the destination. The contents of the source are unaffected.
Flags: $\quad$ No flags affected

Instruction

## Format:

| Cycles | Opcode <br> (Hex) | Addressing dst | $g \text { Mode }$ sre |
| :---: | :---: | :---: | :---: |
| 6 | rc | r | IM |
| 6 | r8 | r | R |
| 6 | $\begin{aligned} & r 9 \\ & r=0 \end{aligned} \text { to } F$ | R | r |
| 6 | C7 | r | Ir |
| 6 | D7 | Ir | r |
| 10 | E4 | R | R |
| 10 | E5 | R | IR |
| 10 | E6 | R | IM |
| 10 | 06 | IR | IM |
| 10 | F5 | IR | R |
| 10 | 87 | r | $x(r)$ |
| 10 | 97* | $x(r)$ | r |

*This format is used in the example.

## Example:

If working register 0 contains \% 08 ( 11 decimal) and working register 10 contains \% 83 , the statement

LD 240(RO),R10
loads the value $\% 83$ into register $251(240+11)$. The contents of working register 10 are unaffected by the load.

| LDB | dst,src,b |
| :--- | :--- |
| LDB dst,b,src |  |

Operation: $\quad$| $\operatorname{dst}(0)<-\operatorname{src}(b)$ |
| :--- |
|  |
|  |
| $d s t(b)<-\operatorname{src}(0)$ |

The specified bit of the source is loaded into bit 0 of the destination, or bit 0 of the source is loaded into the specified bit of the destination. No other bits of the destination are affected. The source is unaffected.
Flags: $\quad$ No flags affected
$\left.\begin{array}{llllllll}\hline \begin{array}{l}\text { Instruction } \\ \text { Format: }\end{array} & & & & \text { Cycles } & \begin{array}{c}\text { Opcode } \\ \text { (Hex) }\end{array} & \begin{array}{c}\text { Addressing Mode } \\ \text { dst }\end{array} \\ \text { src }\end{array}\right]$

## Example:

If working register 3 contains \% 00 and working register 5 contains \%FF, the statement LDB R3,R5, \#7
leaves the value \%01 in working register 3.

LDE/LDC dst,src

| Operation: | dst $<-$ src |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Flags: No | aff | cted |  |  |  |  |  |  |
| Instruction    <br> Format: Cycles Opeode <br> (Hex) Addressing Mode <br> dst <br> src    |  |  |  |  |  |  |  |  |
| Opcode | dst | src |  |  | 12 | C3 | r | Irr |
| Opcode | src | dst |  |  | 12 | D3** | Irr | r |
| Opcode | dst | src | xs |  | 18 | E7 | r | xs(rr) |
| Opcode | src | dst | xs |  | 18 | F7 | xs(rr) | г |
| Opcode | dst | src* | ${ }^{1}{ }_{L}$ | ${ }^{\times 1} \mathrm{H}$ | 20 | A7 | r | x1(rr) |
| Opcode | sre | dst* | ${ }^{\times 1}{ }_{L}$ | ${ }^{\times 1}{ }_{H}$ | 20 | B7 | $\times 1$ (rr) | r |
| Opcode | dst | 0000 | ${ }^{\text {A }}{ }_{L}$ | ${ }^{D A}{ }_{H}$ | 20 | A7 | r | DA ${ }^{\text {Program }}$ |
| Opcode | sre | 0000 | ${ }^{\text {DA }}$ L | ${ }^{\text {DA }} \mathrm{H}$ | 20 | B7 |  |  |
| Opcode | dst | 0001 | ${ }^{\text {DA }}$ | $\mathrm{DA}_{\mathrm{H}}$ | 20 | A7 | r | DA ${ }^{\text {Data }}$ |
| Opcode | src | 0001 | ${ }^{\text {D }}$ L | ${ }^{\text {D }}{ }_{\mathrm{H}}$ | 20 | $B 7$ |  |  |

*The src or (rr) cannot use register pair 0-1.
** This format is used in the example.

## Example:

If the working register pair 6-7 contains $\% 404 \mathrm{~A}$ and working register 2 contains $\% 22$, the statement

LDE @RR6,R2
will load the value \%22 into data memory location \%404A.

## Note:

LDE refers to data memory.
LDC refers to program memory.
The assembler makes Irr or rr even for program memory and odd for data memory. In the example above, the assembler produces this code: D3 27.

## LDED/LDCD



LDEI/LDCI dst,src

| Operation: | ```dst <-- src rr<rrr + 1``` <br> This instruction is used for user stacks or block transfers of data from program or data memory to the register file. The address of the memory location is specified by a working register pair. The contents of the source location are loaded into the destination location. The memory address is then incremented automatically. The contents of the source are unaffected. |
| :---: | :---: |
| Flags: | No flags affected |
| Instruction Format: | Opcode dst src Cycles Opcode <br> (Hex) Addressing Mode <br> dst src |
| Example: | If working register pair 6-7 contains \%30A2 and program memory locations \%30A2 and \%30A3 contain \%22BC, the statement <br> LDCI R2,@RR6 <br> loads the value \%22 into working register 2, and working register pair 6-7 is incremented to \%30A3. A second <br> LDCI R2,@RR6 <br> loads the value \% BC into register 2 , and working register pair $6-7$ is incremented to \%30A4. |
| Note: | LDEI refers to data memory. <br> LDCI refers to program memory. <br> The assembler makes Irr even for program memory and odd for data memory. In the example above, the assembler produces this code: E3 26. <br> This instruction is the equivalent of a POPUI with the stack in memory rather than the register file. |




LDW dst,src

| Operation: | dst $4-$ src <br> The contents of the source (a word) are loaded into the destinat ion. The contents of the <br> source are unaffected. |
| :--- | :--- |
| Flags: | No flags affected |
| Instruction |  |
| Format: |  |

Example:
If the source operand is the immediate value $\% 5 A A 5$, the statement
LDW RR6, \#\%5AAS
leaves the value \%5A in working register 6 and the value \%AS in working register 7.

## MULT

## Multiply (Unsigned)

MLLT dst,sre

| Operation: | dst $\leftarrow-$ dst $\times$ sre <br> The 8 -bit destination operand (even register of the register pair) is multiplied by the source operand ( 8 bits) and the product ( 16 bits) is stored in the register pair specified by the destination address. Both operands are treated as unsigned integers. |
| :---: | :---: |
| Flags: | C: Set if result is $>255$; cleared otherwise. <br> Z: Set if the result is 0 ; cleared otherwise. <br> V: Cleared <br> S: Set if MSB of the result is a 1; cleared otherwise. <br> H: Unaffected <br> D: Unaffected |
| Instruction Format: | Cycles Opcode <br> (Hex) Addressing Mode <br> dst |
|  |  |
| Example: | If working register 6 contains $\% 40$ ( 64 decimal) and working register 4 contains $\% 42$ ( 66 decimal), the statement |
|  | ```MULT RR6, R4 leaves the value %10 in working register 6 and %80 in working register 7 (%1080 is 4224 decimal).``` |



Note:
The examples for ENTER, EXIT, and NEXT illustrate how they could actually be used together in a program.

Operation:
No action is performed by this instruction. It is typically used for timing delays.

| Flags: | No flags affected |  |  |
| :--- | :--- | :--- | :--- |
| Instruction <br> Format: | Cycles | Opcode <br> (Hex) |  |
|  |  | Opcode |  |

## OR

Logical OR

## OR dst,src

Operation: dst $\leftarrow-$ dst OR src

The source operand is logically ORed with the destination operand and the result is stored in the destination. The contents of the source are unaffected. The OR operation results in a 1 bit being stored whenever either of the corresponding bits in the two operands is 1 ; otherwise a 0 bit is stored.

| Flags: | C: Unaffected |
| :--- | :--- |
| Z: Set if the result is 0 ; cleared otherwise. |  |
|  | V: Always cleared to 0 |
| S: Set if the result bit 7 is set; cleared otherwise. |  |
|  | H: Unaffected |
|  | D: Unaffected |

Instruction
Format:


| Cycles | Opcode <br> (Hex) | Addressing Mode <br> dst | src |
| :---: | :---: | :---: | :---: | :---: |

*This format is used in the example.

## Example:

If the source operand is the immediate value \%7B (01111011) and the register named TARGET contains \%C3 (11000011), the statement

OR TARGET, \#\%7B
leaves the value \%FB (11111011) in register TARGET.

POPUD dst,src

| Operation: | dst $4-\mathrm{src}$ <br> IR $4-\mathrm{IR}-1$ |
| :--- | :--- |
|  | This instruction is used for user-defined stacks in the register file. The contents of the <br> register file location addressed by the user Stack Pointer are loaded into the destination. <br> The user Stack Pointer is then decremented. |
| Flags: | No flags affected |
| Instruction |  |
| Format: | Opcode |

[^14]| POPUI dst, |  |
| :---: | :---: |
| Operation: | $\begin{aligned} & \text { dst } \leftarrow-\text { src } \\ & I R<-I R+1 \end{aligned}$ |
|  | This instruction is used for user-defined stacks in the register file. The contents of the register file location addressed by the user Stack Pointer are loaded into the destination. The user Stack Pointer is then incremented. |
| Flags: | No flags affected |
| Instruction Format: | CyclesOpcode <br> (Hex) Addressing Mode <br> dst <br> src  |
|  | Opcode $\quad$ src dst |
| Example: |  |
|  | If the user Stack Pointer (register \% 42 , for example) contains \% 80 and register \% 80 contains $\% 5 \mathrm{~A}$, the statement |
|  | POPUI R2, ${ }_{0}^{\%} 42$ |
|  | loads the value \%5A into working register 2. After the POP operation, the user Stack Pointer contains \%81. |

## PUSH

Push


PUSHUD dst,sre

| Operation: | IR $4-$ IR - 1 <br> dst $\leftarrow-$ src |
| :--- | :--- |
| This instruction is used for user-defined stacks in the register file. <br> Pointer is decremented, then the contents of the source are loaded into the register file <br> location addressed by the decremented user Stack Pointer. |  |
| Flags: | No flags affected |
| Instruction |  |
| Format: | Opcode |

Example:
If the user Stack Pointer ( $\% 42$, for example) contains \% $\% 1$, the statement PUSHUD @\%42,R2
stores the contents of working register 2, in location \%80. After the PUSH operation, the user Stack Pointer contains \%80.

Push User Stack (Incrementing)
Push User Stack (Incrementing)

PUSHUI dst,sre
Operation: $\quad$ IR $\leftarrow-I R+1$

This instruction is used for user-defined stacks in the register file. The user Stack Pointer is incremented, then the contents of the source are loaded into the register file location addressed by the incremented user Stack Pointer.
Flags: $\quad$ No flags affected

| Instruction Format: |  |  |  | Cycles | $\begin{aligned} & \text { Opcode } \\ & \text { (Hex) } \end{aligned}$ | $\begin{aligned} & \text { Addressing } \\ & \text { dst } \end{aligned}$ | Mode <br> sre |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Opcode | dst | src | 10 | 83 | IR | R |
| Example: | If the user Stack Pointer (\%42, for example) contains \%81, the statement |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  | PUSHU |  |  |  |  |  |  |
|  | ores the er Stack | of | iste | $\% 82 .$ | ter ther | SH operatio | on, |


| RCF |  |  |  |
| :---: | :---: | :---: | :---: |
| Operation: | $\mathrm{c}<-0$ |  |  |
| The Carry flag is cleared to 0 , regardless of its previous value. |  |  |  |
| Flags: - C : | eared to |  |  |
|  | No other flags affected |  |  |
| Instruction Format: |  |  |  |
|  |  | Cycles | Opcode (Hex) |
|  | Opcode | 6 | CF |
|  |  |  |  |

## RET

Return

RET

| Operation: | $\begin{aligned} & P C<- \text { @SP } \\ & S P<-S P+2 \end{aligned}$ <br> This instruction is normally used to return to the previously executing procedure at the end of a procedure entered by a CALL instruction. The contents of the location addressed by the Stack Pointer are popped into the Program Counter. The next statement executed is that addressed by the new contents of the Program Counter. |
| :---: | :---: |
| Flags: | No flags affected |
| Instruction Format: | Cycles $\begin{array}{r}\text { Opcode } \\ \text { (Hex) }\end{array}$ |
|  | Opcode 14.14 AF |
| - | 1 |
| Example: |  |
|  | If the Program Counter contains \%35B4, the Stack Pointer contains \%2000, external data memory location $\% 2000$ contains $\% 18$, and location $\% 2001$ contains $\% \mathrm{~B} 5$, then the statement RET |
|  | leaves the value \%2002 in the Stack Pointer and \%1885, the address of the next instruction, in the Program Counter. |

## RL dst

| Operation: | ```C <- dst (7) dst (0) &-dst (7) dst (n+1) <- dst (n) n=0-6``` <br> The contents of the destination operand are rotated left one bit position. The initial value of bit 7 is moved to the bit 0 position and also replaces the Carry flag. |
| :---: | :---: |
| Flags: | C: Set if the bit rotated from the most significant bit position was 1 , i.e., bit 7 was 1 . <br> Z: Set if the result is 0 ; cleared otherwise. <br> V: Set if arithmetic overflow occurred; cleared otherwise. <br> S: Set if the result bit 7 is set; cleared otherwise. <br> H: Unaffected <br> D: Unaffected |
| Instruction Format: | Opcode Cycles Opcode <br> (Hex) Addressing Mode <br> dst |
| Example: | If the contents of the register named SHIFTER are $\% 88$ (10001000), the statement <br> RL SHIFTER <br> leaves the value \%11 (00010001) in that register and the Carry and Overflow flags are set to 1. |

RLC dst
Operation: $\quad \begin{aligned} & \text { dst }(0) \leftarrow-\mathrm{C} \\ & \mathrm{C}<- \text { dst }(7)\end{aligned}$
dst $(n+1)<-$ dst $(n) n=0-6$
The contents of the destination operand with the Carry flag are rotated left one bit position. The initial value of bit 7 replaces the Carry flag; the initial value of the Carry flag replaces bit 0 .



```
Operation: }\quadC<<<-dst(0
    dst (7) &- dst (0)
    dst (n) &- dst (n+1) n = 0-6
```

The contents of the destination operand are rotated right one bit position. The initial value of bit 0 is moved to bit 7 and also replaces the Carry flag.



RRC dst
Operation:
dst (7) $\leftarrow-\mathrm{C}$
$\mathrm{C} \leftarrow-$ dst (0)
dst ( $n$ ) $\leftarrow-$ dst $(n+1) n=0-6$
The contents of the destination operand and the Carry flag are rotated right one bit position. The initial value of bit 0 replaces the Carry flag; the initial value of the Carry flag replaces bit 7.




SBC dst,src

Operation: | dst $4-d s t-s r c-C$ |
| :--- |
| The source operand, along with the setting of the Carry flag, is subtracted from the |
| destination operand and the result is stored in the destination. The contents of the source |
| are unaffected. Subtraction is performed by adding the twos complement of the source |
| operand to the destination operand. In multiple precision arithmetic, this instruction |
| permits the carry ("borrow") from the subtraction of low-order operands to be subtracted |
| from the subtraction of high-order operands. |.



| Instruction Format: |  |  |  |  | ' | $\begin{gathered} \text { Cycles } \\ \hline 6 \\ 6 \end{gathered}$ | Opcode <br> (Hex) <br> 32 <br> $33^{*}$ | Addressing Mode dst src |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Opcode | dst | src |  |  |  |  | r | $\begin{aligned} & \mathbf{r} \\ & \mathrm{I} \mathbf{r} \end{aligned}$ |
|  | Opcode |  |  | dst |  | 10 10 | 34 35 | $\begin{aligned} & \mathrm{R} \\ & \mathrm{R} \end{aligned}$ | $\begin{aligned} & \mathrm{R} \\ & \mathrm{IR} \end{aligned}$ |
|  | Opcode |  |  | sre |  | 10 | 36 | R | IM |
|  |  |  |  |  |  | *This format is used in the example. |  |  |  |

## Example:

If the register named MINUEND contains $\% 16$, the Carry flag is set to 1 , working register 10 contains \%20 ( 32 decimal), and register 32 contains \% 05 , the statement

SBC MINUEND, @R10
leaves the value \%10 in register MINUEND.

SCF

| Operation: |  | C $<-1$ <br> The Carry flag is set | value |  |
| :---: | :---: | :---: | :---: | :---: |
| Flags: | C: | Set to 1 |  |  |
|  |  | No other flags affected |  |  |
| Instruction Format: |  |  | Cycles | $\begin{aligned} & \text { Opcode } \\ & \text { (Hex) } \end{aligned}$ |
| 1 |  | Opcode | 6 | DF |

SRA dst
Operation:
dst (7) $4-$ dst (7)
$\mathrm{C}<-\mathrm{dst}$ (0)
dst $(n)<-$ dst $(n+1) n=0-6$
An arithmetic shift right one bit position is performed on the destination operand. Bit 0 replaces the Carry flag. Bit 7 (the sign bit) is unchanged, and its value is also shifted into bit position 6.



## SRP/SRP0/SRP1

Set Register Pointer

SRP/SRPO/SRP1 SLC



## Example:

If the register named MINUEND contains $\% 29$, the statement SUB MINUEND, \#\%11
leaves the value $\% 18$ in the register.

## SWAP

Swap Nibbles
SMAP dst
Operation: $\quad$ dst $(0-3) \leftrightarrow$ dst $(4-7)$
The contents of the lower four bits and upper four bits of the destination operand are swapped.


| Flags: | C: Undefined |
| :--- | :--- |
| Z: Set if the result is $0 ;$ cleared otherwise. |  |
| V: Undefined |  |
| S: Set if the result bit 7 is set; cleared otherwise. |  |
| H: Unaffected |  |
| D: Unaffected |  |

Instruction
Format:

|  |  | Cycles | Opcode <br> (Hex) | Addressing Mode dst. |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |
| Opcode | dst | $\begin{aligned} & 8 \\ & 8 \end{aligned}$ | $\begin{aligned} & \text { FO* } \\ & \text { F1 } \end{aligned}$ |  |
|  |  | *This | is us | in the example. |

Example:
If the register named $B C D$ Operands contains \%B3 (10110011), then the statement SWAP BDC_Operands
leaves the value $\% 3 B(00111011)$ in the register.

TCM dst,src
Operation: (NOT dst) AND src
This instruction tests selected bits in the destination operand for a logical "1" value. The bits to be tested are specified by setting a 1 bit in the corresponding position of the source operand (mask). The TCM statement complements the destination operand, which is then ANDed with the source mask. The Zero (Z) flag can then be checked to determine the result. The destination and source operands are unaffected.


IM dst, src


Instruction

## Format:

|  |  |  |  | Cycles | $\begin{aligned} & \text { Opcode } \\ & \text { (Hex) } \\ & \hline \end{aligned}$ | Addressing dst | Mode <br> 3re |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Opcode | dst | src |  | $\begin{aligned} & 6 \\ & 6 \end{aligned}$ | $\begin{aligned} & 72^{*} \\ & 73 \end{aligned}$ | $\begin{aligned} & \mathbf{r} \\ & \mathbf{r} \end{aligned}$ | $\begin{aligned} & \mathbf{r} \\ & \mathrm{I}_{\mathrm{r}} \end{aligned}$ |
| Opcode | src |  | dst | 10 10 | $\begin{aligned} & 74 \\ & 75 \end{aligned}$ | $\begin{aligned} & R \\ & R \end{aligned}$ | R IR |
| Opcode | dst |  | src | 10 | 76 | $R$ | IM |

*This format is used in the example.

## Example:

If the register named TESTER contains \%F6 (11110110) and the register named MASK contains $\% 06$ ( 00000110 ), that is, bits 1 and 2 are being tested for a 0 value, then the statement

TM TESTER, MASK
results in the value $\% 06$ ( 00000110 ). A subsequent test for nonzero
JP NZ, label
causes a transfer of program control. At the end of this sequence, IESTER still, contains $\%$ \% 6.

WFI
Operation:
The CPU is effectively halted until an interrupt occurs, except that DMA transfers still take place in the halt state. Either a fast interrupt or normal interrupt can take the CPU out of the halt state.

Flags: No flags affected

| Instruction |  |
| :--- | :--- |
| Format: | Opcode |
|  | CyclesOpcode <br> (Hex) |
|  | $n=1,2,3, \ldots$ |

Example:
XOR dst,src


## Chapter 6 Interrupts

### 6.1 INIRODUCTION

The interrupt structure of the Super8 consists of 27 different interrupt sources, 16 vectors, and 8 levels (Figure 6-1). Two of the vectors are reserved for future members of the Super8 family.

Interrupt priority is assigned by level, which is controlled by the Interrupt Priority register (IPR). Each level is masked (or enabled) according to the bits in the Interrupt Mask register (IMR), and the entire interrupt structure can be disabled by clearing bit 0 in the System Mode register (R222). The three major components of the interrupt structure are sources, vectors, and levels.

A source is anything that generates an interrupt. This can be internal or external to the Super8. Internal sources are hardwired to a particular vector and level, while external sources can be assigned to various external events. External interrupts are falling edge triggered.

### 6.1.2 Vectors

The vector number is used to generate the address of a particular interrupt servicing routine; therefore all interrupts using the same vector must use the same interrupt handling routine.


Figure 6-1. Interrupt Structure

When more than one vector shares an interrupt level, the priorities of the vectors on that level are fixed. Figure 6-1 lists the vectors within a level in the order of decreasing priority (i.e., the top vector in each level has the highest priority). For example, for IRQ6, vector 16 always has priority over vectors 18, 20 , and 22.

### 6.1.3 Levels

While the sources and vectors are hardwired within each level, the priorities of the levels can be changed by using the Interrupt Priority register (R255, Bank 0) (Figure 6-2).

Although it does not cover all possible combinations, the Interrupt Priority register does provide the capability of assigning 192 different combinations of priority among the interrupt levels. For example, an IPR with the contents 01101011 would have the following priority order (Figure 6-3):

If more than one interrupt source is active, the source from the highest priority level is serviced first. If both sources are from the same level, the source with the lowest vector number has priority. For example, if the UART Receive Data bit and UART Parity Error bit are both active, the UART Parity Error is serviced first because it is vector 16 and the UART Receive Data bit is vector 20.


Figure 6-2. Interrupt Priority Register


EXAMPLE: An IPR with the contents 01101011 would have

Figure 6-3. Interrupt Priority Tree

When an interrupt occurs, the software is automatically vectored to one of 16 possible service routines. If more than one active source shares that vector, the software must poll the individual sources connected with that vector to find the interrupting source or sources. Each interrupt source has its own Interrupt Enable bit located in the mode and control registers of the $I / 0$ section
associated with the source. The software has complete control over which sources are allowed to cause interrupts. If only one source associated with a particular vector is enabled, then when an interrupt occurs that uses that vector, no polling is required and the software is automatically vectored to the appropriate service routine.

Table 6-1. Super8 Vector Address Table

| (Decimal | Vectors <br> Mezary Address) | Levels | Interrupt Sources |
| :---: | :---: | :---: | :---: |
|  | 30,31 | IRQ7 | $\mathrm{P}_{4}$ External Interrupt or HS1 / $\mathrm{P3}_{5}$ External Interrupt |
|  | 28,29 | IRQ4 | P24 External Interrupt or HSO / $\mathrm{P}_{5}$ External Interrupt |
|  | 26,27 | IRQ1 | UART Transmit Data / P31 External Interrupt |
|  | 24,25 | IRQ1 | UART Zero Count / P2 1 External Interrupt |
|  | 22,23 | IRQ6 | $\mathrm{P}^{\text {O }}$ External Interrupt |
|  | 20,21 | IRQ6 | UART Receive Data / $\mathrm{P}_{3}$ External Interrupt |
|  | 18,19 | IRQ6 | UART Break / Control Character / Wake-Up |
|  | 16,17 | IRQ6 | UART Overrun / Framing / Parity |
| - | 14,15 | IRQS | ```Counter 1 Zero Count / P36 External Interrupt / P37 External Interrupt``` |
| - | 12,13 | IRQ2 | Counter 0 Zero Count / P2 ${ }_{6}$ External Interrupt / $\mathrm{P}_{2} 7$ External Interrupt |
|  | 10,11 | IRQO | $\mathrm{P}_{3} 3$ External Interrupt |
|  | 8,9 | IRQO | P23 External Interrupt |
|  | 6,7 | IRQ3 | $\mathrm{P}_{2}$ External Interrupt |
|  | 4,5 | IRQ3 | $\mathrm{P}_{2}$ External Interrupt |
|  | 2,3 | IRQ3 | Reserved |
|  | 0,1 | IRQ3 | Reserved |

### 6.1.4 Enabies

Interrupts can be enabled or disabled as follows:

- Interrupt enable/disable. The entire interrupt structure can be enabled or disabled by setting bit 0 in the System Mode register (R222).
- Level enable. Each level can be enabled or disabled by setting the appropriate bit in the Interrupt Mask register (R221).
- Level priority. The priority of each level can be controlled by the values in the Interrupt Priority register (R255, Bank 0).
- Source enable/dissble. Each interrupt source can be enabled or disabled in the source's Mode and Control register.


### 6.1.5 The Interrupt Routine

Interrupts are sampled at the end of each instruction. Before an interrupt request can be granted a) interrupts must be enabled, b) the level must be enabled and must be the highest priority interrupting level, and c) the interrupt request must be enabled at the interrupting source and must have the highest priority within the level.

If all this occurs, an interrupt request is granted.

The Super8 then enters an interrupt machine cycle that completes the following sequence:

- Resets the Interrupt Enable bit to disable all subsequent interrupts
- Saves the Program Counter and status flags on the stack
- Branches to the address contained within the vector location for the interrupt
- Passes control to the interrupt servicing routine

Interrupts can be re-enabled by the interrupt handling routine (EI instruction), which allows interrupt nesting. First, however, the contents of the Interrupt Mask register should be saved and a new mask loaded which disables the present level being serviced and all lower levels.

When the interrupt handling routine is finished, it should issue an Interrupt Return (IRET) instruction. This instruction restores the Program Counter and status flags from the stack and sets the Global Interrupt Enable bit. If nesting was used, the interrupt handling routine should first execute a Disable Interrupt (DI) instruction and restore the saved mask before executing the IRET instruction. Figure 6-4 illustrates the interrupt cycle process that occurs when an interrupt request occurs.


Figure 6-4. Interrupt Cycle Process

### 6.2 FAST INTERRUPT PROCESSING

The Super8 provides a feature called fast interrupt processing, which completes the interrupt servicing in 6 clock periods instead of the usual 22.

Any one of the eight interrupt levels can be programmed to use this feature by loading the fast interrupt select field of the System Mode register (R222) with the level number and setting the Fast Interrupt Enable bit.

Two hardware registers support fast interrupts. The Instruction Pointer (IP) holds the starting address of the service routine and saves the Program Counter (PC) value when a fast interrupt occurs. A dedicated register, Flag', saves the contents of the Flag register when a fast interrupt occurs.

To use this feature, software must first set the Instruction Pointer to the starting location of the interrupt service routine during initialization and before interrupts are enabled for the first time. Then the level number is loaded into the Fast Interrupt Select field and the Fast Interrupt Enable bit in the System Mode register is turned on.

When an interrupt occurs in the level selected for fast interrupt processing, the following occurs:

- The contents of the Instruction Pointer and the Program Counter are swapped.
- The contents of the Flag register are copied into Flag'.
- The Fast Interrupt Status bit in the Flag register is set.
- The interrupt is serviced.
- When IRET is issued after the interrupt service routine is completed, the Instruction Pointer and the Program Counter are swapped again.
- The contents of Flag' are copied back into the Flag register.
- The Fast Interrupt Status bit in the Flag register is cleared.

After the Interrupt Return (IRET) of a fast interrupt, the Instruction Pointer (IP) will point to the next byte following the IRET. Before using the fast interrupt again, the IP should be reinitialized to point to the beginning of the
interrupt routine. While fast interrupt processing is enabled, normal interrupt processing still functions for the unselected levels.

The Super8 supports both polled and interruptdriven systems or a combination of both. To accommodate a polled structure or a partially polled structure, any or all of the interrupt levels can be masked and the individual bits of the IRQ register polled.

### 6.3 CLEARING THE INIERRUPT SOURCE

Internally, the interrupt requests are represented as levels. This level-activated system requires that the software that services an interrupt must perform some action that removes the interrupting source before re-enabling that interrupt.

For external interrupt inputs on the Port 2 and 3 pins, edge-triggered "interrupt pending" flipflops are used to convert an edge-triggered input to a level-activated interrupt. Thus, the service routine must reset the interrupt pending flip-flop to clear the interrupt request by writing to the Port $2 / 3$ Interrupt Pending register.

For receive character available interrupts from the UART receiver, emptying the Receive Data register (UIOR) will automatically clear the interrupt source. For receiver interrupts due to a receive error, detection of a control character, or detection of the wake-up condition, resetting the appropriate status bit in the Receive Control register (URC) will clear the interrupt source. For interrupts from the UART transmitter, filling the Transmit Data register (UIOT) will automatically clear the interrupt source.

For end-of-count interrupts from the counter/ timers, resetting the Reset/End of Count Status bit $\left(D_{1}\right)$ in the Counter Control register will clear the interrupt source.

For interrupts from the on-chip DMA channel, loading a non-zero value into the DMA Count register will clear the interrupt source.

### 6.4 INTERRUPT CONTROL REGISTERS

The interrupt hardware is controlled by fields in the System Mode register (R222), the Interrupt Request register IRQ (R220), the Interrupt Mask register IMR (R221), the Interrupt Priority register IPR (R255, Bank 0), and the Fast Interrupt Status bit (FIS) of the Flags register (R213).

### 6.4.1 System Mode Register

The System Mode register (R222) controls the mode of operation of the interrupt hardware. The format of the System Mode register is shown in Figure 6-5.

The fields in this register pertaining to the interrupt hardware are:

Global Interrupt Enable ( $D_{0}$ ). When this bit is set to 1, interrupts are enabled. When this bit is cleared to 0 , all interrupts are disabled regardless of the state of individual interrupt enable or mask bits. This bit is automatically cleared during an interrupt machine cycle and can also be cleared by the DI instruction. It can be set by using an El or IREI instruction. A hardware reset clears this bit.

Fast Interrupt Enable $\left(D_{1}\right)$. When this bit is a 1, the fast interrupt processing feature is enabled for the selected interrupt level. When this bit is a 0 , fast interrupt processing is disabled. When fast interrupt processing is used, the Interrupt. Mask Register bit for the selected level must also be set.

Fast Interrupt Select $\left(D_{2}-D_{4}\right)$. The value of this 3-bit field selects the interrupt level for fast interrupt processing. All other levels still. operate in the normal interrupt mode.
(Bit 7 relates to external memory and not to interrupts. For more details on bit 7, see section 12.3.)


Figure 6-5. System Mode Register

### 6.4.2 Interrupt Request Register

The Interrupt Request (IRQ) register (R220) indicates which interrupt levels have pending interrupts. It takes a snapshot once for each instruction near the end of execution. Each bit in the register corresponds to one interrupt level. Software can use the IRQ for polling those levels that are not using hardware interrupts and have been masked off by the IMR. Even when polling, the software is responsible for removing the interrupting source when servicing that source.

Writing to the IRQ has no effect. The interrupt request must be renewed at the source, such as the UART or a port.

External interrupts are disabled by a reset and must be enabled via execution of an EI instruction before bits in the Port $2 / 3$ Interrupt Pending registers can be set and external hardware interrupts can occur.

The format of the Interrupt Request register is shown in Figure 6-6.


Figure 6-6. Interrupt Request Register

### 6.4.3 Interrupt Mask Register

The Interrupt Mask (IMR) register (R221) is used to mask individual interrupt levels, thus preventing interrupts at that level. A 1 enables interrupts at that level, a 0 disables them. Interrupts should be globally disabled before writing to this register.

The format of the Interrupt Mask register is shown in Figure 6-7.


Figure 6-7. Interrupt Mask Register

### 6.4.4 Interrupt Priority Register

The Interrupt Priority (IPR) register (R255, Bank 0 ) defines the priority order of the interrupt. levels. The coding of this register is defined in Figure 6-2. Interrupts should be globally disabled before writing to this register.
6.4.5 Fast Interrupt Status Bit (FIS of Flags Register)

This is a status bit; when it is set to 1 , it indicates that a fast interrupt has occurred. This bit determines what type of action is taken during an IRET. If it is a 1, then an IRET causes a swap between the Program Counter and the Instruction Pointer, and the Flags' register to be written into the Flag register. If it is a 0 , then IRET causes a normal interrupt return. A hardware reset clears this bit to 0 .

The format of the Flags register is shown in Figure 5-1, Chapter 5.

### 6.5 INTERRUPTS AND THE DMA CHANNEL

When the DMA channel is enabled to work with a handshake-driven I/O port or the UART, the interrupt request from the specific device is replaced by an interrupt request from the DMA channel when the specified number of transfers has been completed (see Figure 6-8).


Figure 6-8. Interrupts and the DMA

## Chapter 7 <br> Reset and Clock

### 7.1 RESEI

A system reset, activated by a low level on the RESET input, overrides all other operating conditions and puts the Super8 into a known state. The RESET input is internally synchronized with the internal clock of the Super8 to form the internal reset line. For a power-up reset operation when using the on-chip oscillator, the RESET input must be held low for at least 50 milliseconds after the power supply is within tolerance to allow the onchip clock oscillator to stabilize. If an external clock oscillator is used or power has been applied long enough for the on-chip oscillator to stabilize, then the RESET input must be held low for at least 18 clock periods to cause a system reset.

While RESET is active low, the DS output is forced low while $\overline{A S}$ pulses low once every four clock cycles and $R / W$ remains high. Z-BUS-compatible peripherals use the $\overline{A S}$ and $\overline{\mathrm{BS}}$ coincident low state as a peripheral reset function.

## Resets also result in the following:

- Interrupts are disabled (the Global Interrupt Enable bit is cleared and the Interrupt Request register is disabled)
- Ports 2, 3, and 4 are placed in input mode
- In parts with on-chip ROM, Ports 0 and 1 are placed in input mode; in ROMless parts, Port 1 is configured as an address/data bus to external memory while Port 0 bits $0-4$ are configured as address bits $8-12$ and bits $5-7$ are in input mode
- The on-chip peripherals are all disabled
- The Program Counter is loaded with $002 \mathrm{O}_{\mathrm{H}}$

Table 7-1 shows the reset values of the control and peripheral registers. Specific reset values are shown by 1 s or 0 s , while an x indicates bits whose states are not defined and + indicates not used.

| Register Name Fhnamenic, Decinal, Hax | $D_{7} D_{6} D_{5} D_{4} \quad D_{3} D_{2} D_{1} D_{0}$ |  |  |  |  |  |  |  | Corments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| General Registers |  |  |  |  |  |  |  |  |  |
| Program Control Flags FLAGS, R213, D5 | x | x | x | x | $x$ | x | 0 | 0 | Bank 0, no fast interrupts |
| Register Pointer 0 RPO, R214, D6 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | Working register CO |
| $\begin{aligned} & \text { Register Pointer } 1 \\ & \text { RP1, R215, D7 } \end{aligned}$ | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | Working register C8 |
| Stack Pointer SP, R216-7, D8-D9 | x |  | x | x | $x$ | x | $x$ | x |  |
| Instruction Pointer IP, R218-9, DA,DB | x |  | $x$ | x | $x$ | x | $x$ | x |  |
| Interrupt Request IRQ, R220, DC | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Interrupts disabled |
| Interrupt Mask IMR, R221, DD | x |  | $x$ | $\times$ | $\times$ | $\times$ | x | $x$ |  |
| System Mode <br> SYM, R222, DE | 0 | $\dagger$ | $\dagger$ | x | $x$ | x | 0 | 0 | Disable interrupts disable 3-state |
| External Memory Timing EMT, R254, FE <br> (Bank 0) | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 3 wait states for Program and Data, Slow memory |
| Interrupt Priority IPR, R255, FF <br> (Bank O) | x | $x$ | $x$ | $\times$ | x | x | x | x |  |

## Port Registers

Port 0 $x \times x \times x \times x$
PO, R208, DO
Port $1 \quad x \times x \times x \times x \times$

P1, R209, D1

$$
\begin{array}{lll}
\text { Key } \quad \begin{array}{ll}
1 & =\text { Reset value of } 1
\end{array} & x=\text { bits whose states are not defined } \\
& 0=\text { Reset value of } 0 & t=\text { not used }
\end{array}
$$

# Table 7-1. Control and Peripheral Register Reset Values (Continued) 



Table 7-1. Control and Peripheral Register Reset Values (Continued)

| Register |  |  |  |  |  |  |  |  | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| UART and Diad Registers |  |  |  |  |  |  |  |  |  |
| UART Transmit Control UTC, R235, EB | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | Disable transmitter, transmit buffer empty |
| UART Receive Control URC, R236, EC | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Disable receiver <br> No character received |
| UART Interrupt Enable UIE, R237, ED | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Disable interrupts |
| UART Data UIO, R239, EF | x | x | $\times$ | x | x | x | x | x |  |
| UART Baud-Rate Generator UBG, R248-9, F8,F9 <br> (Bank 1) | x | x | x | x | x | x | x | $\times$ |  |
| UART Mode A UMA, R250, FA (Bank 1) | X | $\times$ | $x$ | x | x | $x$ | x | x |  |
| UART Mode B <br> UMB, R251, FB <br> (Bank 1) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Disable baud-rate generator |
| Wake-Up Match WUMCH, R254, FE (Bank 1) | X | x | x | x | x | x | x | x |  |
| Wake-Up Mask WUMSK, R255, FF (Bank 1) | $\times$ | $\times$ | x | $x$ | x | X | x | x |  |
| DMA Count <br> DC, R240-1, FO,F1 <br> (Bank 1) | $x$ | $x$ | x | x | $x$ | $x$ | x | x |  |

## Counter Registers

| Counter 0 Control | $\times \times 0 \quad 0 \quad 0 \quad 0 \quad 0 \quad 0$ | Disable counter 0, <br> interrupts, software <br> capture |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| R224, EO |  |  |

```
Key: 1 = Reset value of 1 x = bits whose states are not defined
    0= Reset value of 0, t= not used
```

Table 7-1. Control and Peripheral Register Reset Values (Continued)

| Register $\quad D_{7} D_{6} D_{5} D_{4} D_{3} D_{2} D_{1} D_{0}$Counter Registers (Cont inued) |  |  |  |  |  |  |  |  | Comments <br> Disable counter 1 , interrupts, software capture |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |
| Counter 1 Control C1CT, R225, E1 <br> (Bank 0) |  | $\times$ | 0 | 0 | 0 | 0 | 0 | 0 |  |
| Counter 0 Capture COC, R226-7, E2,E3 (Bank 0) |  | x |  | x | $x$ | x | x | x |  |
| Counter 1 Capture C1C, R228-9, E4,E5 (Bank 0) |  | x |  | x | x | x | x | x |  |
| Counter 0 Mode COM, R224, EO (Bank 1) |  | 0 | 0 | 0 | $x$ | x | x | x | Port 2 I/0 |
| Counter 1 Mode C1M, R225, E1 (Bank 1) | 0 | 0 | 0 | 0 | $x$ | x | x | x | Port 3 1/0 |
| Counter 0 Time Constan COTC, R226-7, E2,E3 (Bank 1) |  | $x$ |  | x | x | x | x | x |  |
| Counter 1 Time Constan C1TC, R228-9, E4,E5 (Bank 1) |  | $x$ |  | x | $\times$ | x | x | $x$ |  |

```
Key: 1 = Reset value of 1 x = bits whose states are not defined
    0 = Reset value of 0 t= not used
```

Eight clock cycles after RESET has returned high, the Super8 starts program execution. The initial instruction fetch is from location $0020_{H}$. The first program segment executed is typically a
routine to initialize the control registers to the required system configuration. Figures 7-1 and 7-2 show the reset timing.


Figure 7-1. Reset Timing for ROMIess Devices


Figure 7-2. Reset Timing for ROM and Protopack Devices

### 7.2 CLOCK

The Super8 derives its timing from on-board clock circuitry connected to pins XTAL1 and XTAL2. The clock circuitry consists of an oscillator, a divide-by-two shaping circuit, and a clock buffer. Figure 7-3 illustrates the clock circuitry.

The oscillator's inputs are XTAL1 and XTAL2, which can be driven by a crystal, a ceramic resonator, or an external clock source. The divide-by-two circuit can also be driven directly from a TIL level on the XTAL1 pin.


Figure 7-3. Super8 Clock Circuit
Crystals and ceramic resonators would be connected across XTAL1 and XTAL2 and should have the following characteristics to ensure proper oscillator operation:

| Cut: | AT (crystal only) |
| :--- | :--- |
| Mode: | Parallel, fundamental |
| Output Frequency: | $1 \mathrm{MHz}-12 \mathrm{MHz}$ |
| Resistance: | 100 ohms maximum |
| Capacitance: | 30 pf maximum |

When an external frequency source is used, only the XTAL1 input needs to be driven. Any TTLcompatible driver can be used for this function. The XTAL2 input can be left floating.

### 7.3 IESI MODE

Test mode is a special mode of operation designed to facilitate testing of Super8 devices that contain on-buard ROM. Test mode consists of a special 128-byte "shadow" ROM that is mapped into the first 128 locations of program memory and accessible only when test mode is invoked.

Test mode is entered by driving the RESET input to a voltage level of $V_{C C}+2.5 \mathrm{~V}$ upon terminating a normal reset cycle. The voltage waveform needed to enter test mode is shown in Figure 7-4 and must be adhered to for proper operation.

After entering test mode, instructions are fetched from the internal test ROM and are used to configure Ports 0 and 1 as an external memory interface and then jump to external memory location $4030_{\mathrm{H}}$. Once in external memory, diagnostic routines used to verify the functionality of the Super8 are invoked by the test system via the address/data bus. During this process, Port 1 is used only in its address/data mode; therefore, additional routines are provided in the test ROM which the test system uses to verify the $1 / 0$ and handshake modes of Port 1.

To support testing the interrupt structure, the first 32 locations of test ROM contain interrupt vectors. Interrupt vectors point to locations $4000_{\mathrm{H}}$ for IRQO, $4003_{\mathrm{H}}$ for IRQ1, $4006_{\mathrm{H}}$ for IRQ2, and so on in external memory. This allows the external program to have a 2 - or 3-byte jump instruction for each interrupt service routine.

The Super8 stays in test mode until' a normal reset occurs.


Note the maximum ramp for application of +7.5 V dc to $\overline{\text { RESET }}$ pin. After a minimum of 6 XTAL CLK cycles, the RESET voltage can be relaxed to $V_{\text {RM }}$.

Figure 7-4. Voltage Waveform for Test Mode

## Chapter 8 I/O Ports

### 8.1 INTRODUCTION

The Super8 has 40 lines dedicated to input and output. These are grouped into five ports of eight lines each. All the lines can be configured as inputs or outputs; some can be configured as address/data lines. All ports have ITL-compatible input and output characteristics and can drive two standard ITL loads.

### 8.2 GENERAL SIRUCTURE

In general, each bit of the five ports has an associated input register, output register, and buffer and control logic. When the CPU writes to a port, it causes data to be stored in the output register. Those bits of that port configured as outputs enable the output buffer, and the output register contents are present on the external pin. If those bits configured as outputs are read by the CPU, the data present on the external pin is returned. Under normal output loading, this is the equivalent of reading the output register. However, if a bit of the port is configured as an open-drain output, the data returned may not be the value contained in the output register; rather it is the value forced on the input pins by the external system.

When a bit of any port is defined as an input, reading that bit causes data present on the external pin to be returned. Ports that are under handshake control ace an exception: Reading a handshake-driven input bit returns the data last latched into the input register by the input strobe.

Bits configuced as inputs can be written to by the CPU, but in this case, the data is stored in the output register and cannot be read back because the output buffer is disabled. However, if the input bits are reconfigured as output bits, the data stored in the output register is then reflected on the output pins. This mechanism allows the user to initialize outputs prior to driving their loads.

### 8.3 PORT 0

Port 0 (R208) can be configured as $1 / 0$ or as an address output port for addressing external memory on a bit basis. Those bits selected as $1 / 0$ can be configured as all inputs or all outputs. When configured as outputs, the option exists to select open-drain outputs. The open-drain option does not apply to those bits configured as address lines.

Accesses to Port 0 are made by reading and writing to register R208 $\left(\mathrm{DO}_{\mathrm{H}}\right.$ in set one). When a Port 0 bit is configured as an address output, it. cannot be accessed as a register (writes have no effect, reads return the state of the external pin). When used as an $1 / 0$ port, Port 0 may be placed under handshake control by using the facilities of Handshake Channel 1 (see section 8.8).

The following control registers ace associated with configuring Port 0 :

- Port Mode register (R241, Bank 0). Controls direction of $1 / 0$ lines and selection of opendrain or push-pull outputs.
- Port 0 Mode register ( R 240 , Bank 0 ). Configures each bit as $1 / 0$ or address bit.
- Handshake 1 Control register ( R 245 , Bank 0). Controls enabling and configuration of handshake signals.


### 8.4 PORI 1

Port 1 (R209) can be configured as an address/data port for interfacing external memory or as a byte I/O port. The configuration is set using the Port Mode register (R241, Bank D). (For a description of Port 1 as part of the external memory interface, see section 12.3.) When configured as a byte output port, there is an option to select open-drain outputs on the entire port. In the ROMless parts, Port 1 is always an address/data bus and cannot be programmably configured.

When configured as an input or output port, accesses are made to Port 1 via reads or writes to register $\mathrm{R} 209\left(D 1_{\mathrm{H}}\right.$ in set one). When Port 1 is configured as a multiplexed address/data port, it cannot be accessed as a register; writes have no effect and reads return an $\mathrm{FF}_{\mathrm{H}}$. When used as an I/O port, Port 1 can be placed under handshake control by using the facilities of Handshake Channel 0 (see section 8.8).

The following control registers are associated with configuring Port 1:

- Port Mode register (R241, Bank 0). Controls Port 1 configuration (input port, output port, or address/data bus) and selection of opendrain or push-pull outputs.
- Handshake 0 Control register (R244, Bank 0). Controls the enabling and configuration of the handshake signals.


### 8.5 PORTS 2 AND 3

Ports 2 and 3 (R210 and R211) are used to provide the external control inputs and outputs for the UART, the handshake channels, and the counter/ timers. The relationship between port pins and their control function is shown in Table 8-1. When Port 2 and 3 bits are not used for control inputs and outputs, they are available for use as general-purpose I/O lines and/or external interrupt inputs. Each bit is individually configured as to its function.

When Ports 2 and 3 are used as general-purpose $1 / 0$ lines, the direction of each bit can be configured individually. Each bit selected as an output can also be configured individually as an open-drain or push-pull output. All inputs of Ports 2 and 3 are Schmidt-triggered.

The following control registers are associated with configuring Ports 2 and 3:

- Port 2/3 A Made register (R248, Bank 0). Controls the configuration of bits 0 and 1 (input, input with interrupt enabled, push-pull input, open-drain output).
- Port $2 / 3$ B Mode register ( R 249 , Bank 0). Controls configuration of bits 2 and 3 .
- Port 2/3 C Mode register (R250, Bank D). Controls configuration of bits 4 and 5.
- Port 2/3 D Mode register (R251, Bank 0). Controls configuration of bits 6 and 7 .

The various control functions are enabled in the control register for the associated device (Handshake Control register, Counter Mode register, etc.). When using Port 2 and 3 pins as control signals, the Port $2 / 3$ Mode registers must still be programmed to specify which bits are inputs and which bits are outputs.

Each bit of Ports 2 and 3 can be used as an external interrupt input. Each bit used as an external interrupt input must be configured as an input, but may still be used as an external control input or as a general-purpose input line. Each external interrupt bit has an edge-triggered "interruptperiding" flip-flop that captures the external interrupt requests. Software can read and reset the edge-triggered flip-flops without affecting the normal $1 / 0$ operation of the bit. Each external interrupt has its own interrupt enable control that determines if that bit is allowed to cause an interrupt. The edge-triggered flip-flops still capture edges when the interrupt enable control is disabled. Port 2 is accessed as general register R210, Port 3 as general register R211.

Table 8-1. Ports 2 and 3 Control Functions

| -- Port 2 - |  | - Port 3 - |  |
| :---: | :---: | :---: | :---: |
| Bit | Function | Bit | Function |
| 0 | UART Receive Clock | 0 | UART Receive Data |
| 1 | UART Transmit Clock | 1 | UART Transmit Data |
| 2 | Reserved | 2 | Reserved |
| 3 | Reserved | 3 | Reserved |
| 4 | Handshake 0 Input | 4 | Handshake 1 Input/WAIT |
| 5 | Handshake 0 Output | 5 | Handshake 1 Output/DM |
| 6 | Counter 0 Input | 6 | Counter 1 Input |
| 7 | Counter 0 I/O | 7 | Counter 1 I/0 |

Two registers are directly associated with the interrupt flip-flops:

- Port 2/3 A Interrupt Pending register (R252, Bank 0). Controls interrupt flip-flops for bits $0,1,2$ and 3 of Ports 2 and 3 .
- Port $2 / 3$ B Interrupt Pending register (R253, Bank 0). Controls interrupt flip-flops for bits 4, 5, 6, and 7 of Ports 2 and 3.

These registers can be used to poll the external interrupts and to reset the interrupt pending bits (the flip-flops). Reading these registers returns the state of the interrupt pending flip-flop. When writing to these registers, writing a 1 to a bit position clears that flip-flop and writing a 0 to a bit position has no effect.

The Interrupt Mask register (R221) and Port $2 / 3$ Mode registers determine which interrupts are enabled.

### 8.6 PIRT 4

Port 4 (R212) is always an $1 / 0$ port whose direction can be configured on a bit-by-bit basis. Each bit configured as an output can be configured individually as an open-drain or push-pull output.

Port $4 \mathrm{I} / \mathrm{O}$ lines are accessed via reads and writes to register $\mathrm{R} 212\left(\mathrm{D} 4_{\mathrm{H}}\right.$ in set one).

Port 4 can be placed under handshake control by using the facilities of Handshake Channel 0 (see section 8.8).

The following control registers are associated with configuring Port 4:

- Port 4 Direction register (R246, Bank 0). Controls direction of each bit of Port 4.
- Port 4 Open-Drain register (R247, Bank 0). Selects open-drain or push-pull for each Port 4 output.
- Handshake 0 Control register (R244, Bank D). Controls the enabling and configuration of the handshake signals.


### 8.7 PORT MCODE AND CONTROL REGISTERS

The ports are configured and controlled by the following set of registers:

- Port Mode
- Port 0 Made
- Port $2 / 3$ A Mode
- Port $2 / 3$ B Mode
- Port $2 / 3$ C Mode
- Port $2 / 3$ D Mode
- Port $2 / 3$ A Interrupt Pending
- Port $2 / 3$ B Interrupt Pending
- Port 4 Direction
- Port 4 Open-Drain


### 8.7.1 Port Mode Register

The Port Mode register provides some additional mode control for Ports 0 and 1. The fields in this register are (Figure 8-1):


Figure 8-1. Port Mode Register
Port 0 Direction ( $D_{0}$ ). If this bit is a 1, all bits of Port 0 configured as $1 / 0$ will be inputs. If this bit is a 0 , then the $1 / 0$ lines will be outputs. A hardware reset forces this bit to a 1.

Open-Drain Port $0\left(D_{1}\right)$. If this bit is a 1 , all bits of Port 0 configured as outputs will be open-drain outputs; if 0 , they will be push-pull outputs. This bit has no effect on those bits not configured as outputs. A hardware reset forces this bit to a 0 .

Open-Drain Port $1\left(\mathrm{D}_{2}\right)$. If Port 1 is configured as an output port and this bit is a 1 , then all of the port 'will be open-drain outputs. If this bit is a 0 , they will be push-pull outputs. This bit has no effect if Port, 1 is not configured as an output port or $A / D_{0-7}$. A hardware reset forces this bit to a 0 .

Enable ( $\mathrm{D}_{3}$ ). If this bit is a 1, Port $3_{5}$ is configured as Data Memory output line (DM). A hardware reset forces this bit to a 0 .

Port 1 Mode $\left(\mathrm{D}_{4}-\mathrm{D}_{5}\right)$. This field selects the configuration of Port 1 as an output port, input port, or address/data port as part of the external memory interface. The coding for this field is as follows:

| Field | Function |
| :---: | :--- |
| 00 | Output port |
| 01 | Input port |
| $1 X$ | Address/data |

A hardware reset forces this field to the 01 (input port) state. The ROMless part has this field forced to $1 x$.

### 8.7.2 Port 0 Mode Register

The Port 0 Mode reqister programs each bit of Port 0 as an address output (part of an external memory interface) or as an $1 / 0$ bit (Figure 8-2). When a bit of this reqister is a 1 , the corresponding bit of Port 0 is defined as an address output. When a 0 , the corresponding bit of Port 0 is defined as an $1 / 0$ bit. For ROMless parts, a hardware reset forces this reqister to all is for pins $\mathrm{PO}_{0}-\mathrm{PO}_{4}$ and 0 s for pins $\mathrm{PO}_{5}-\mathrm{PO}_{7}$; for parts with on-chip ROM, a hardware reset forces all pins to 0 .


Figure 8-2. Port 0 Mode Register

### 8.7.3 Port $2 / 3$ Mode Registers

The Port 2/3 A Mode, Port 2/3 B Mode, Port $2 / 3 \mathrm{C}$ Mode, and Port $2 / 3$ D Mode registers control the modes of Ports 2 and 3 (Figures 8-3, 8-4, 8-5, and 8-6). A separate 2-bit field for each of the bits
of Ports 2 and 3 configures the bit as input or output. The field also controls whether the bit is enabled as an external interrupt source and selects the output as open-drain or push-pull. The field is coded as follows:

## Field Function

00 Input

01 Input and interrupt enabled
10 Output, push-pull drivers
11 Output, open-drain
A hardware reset forces all bits of the four registers to the 0 state.


> INPUT, INERRUPT ENABLED
> INPUT, NTET OUTPUT, PUSH-PULL OUTPUT, OPEN-DRAIN

Figure 8-3. Port 2/3 A Mode Register


> | 0 | INPUT |
| :--- | :--- |
| 1 | INPUT, INTERRUPT ENABLED |
| 0 | OUTPUT, PUSH-PULL |
| 1 | OUTPUT, OPEN-DRAIN |

Figure 8-4. Port 2/3 B Mode Register


Figure 8-5. Port 2/3 C Mode Register


Figure 8-6. Port 2/3 D Mode Register

### 8.7.4 Port $2 / 3$ Interrupt Pending Registers

The Port $2 / 3$ A Interrupt Pending and Port $2 / 3 \mathrm{~B}$ Interrupt Pending registers represent the software interface to the edge-triggered flip-flops associated with external interrupt inputs. Each bit of these registers corresponds to an interrupt generated by an external source. When one of these registers is read, the value of each bit represents the state of the corresponding interrupt. When one of these registers is written to, a 1 in a bit position causes the corresponding edge-triggered flip-flop to be reset to 0 ; a 0 causes no action.

The software interfaces with these registers to poll the interrupts and also to reset pending interrupts as they are processed. The relationship between these registers and the corresponding externally generated interrupts is shown in Figures 8-7 and 8-8. A hardware reset forces all interrupt edge-triggered flip-flops to the 0 state.


Figure 8-7. Port 2/3 A Interrupt Pending Register


Figure 8-8. Port 2/3 B Interrupt Pending Register

### 8.7.5 Port 4 Direction Register

The Port 4 Direction register defines the $1 / 0$ direction of Port 4 on a bit basis (Figure 8-9). If a bit in this register is a 1 , the corresponding bit of Port 4 is configured as an input line. If the bit is a 0 , the corresponding bit of Port 4 is configured as an output line. A hardware reset forces this register to the all 1 s state.

R246 BANK 0 (F6) P4D
PORT 4 DIRECTION


Figure 8-9. Port 4 Direction Register

### 8.7.6 Port 4 Open-Drain Register

The Port 4 Open-Drain register defines the output driver type for Port 4 (Figure 8-10). If a bit of Port 4 has been configured as an output and the corresponding bit in the Port 4 Open-Drain register is a 1, then the Port 4 bit will have an open-drain output driver; if it is a 0 , then the Port 4 bit will have a push-pull output driver. If the bit of Port 4 has been configured as an input, then the corresponding bit in the Port 4 Open-Drain register has no effect. A hardware reset forces this register to the all Os state.


Figure 8-10. Port 4 Open-Drain Register

### 8.8 HANDSHAKING CHANNELS

The Super8 has two handshaking channels. Channel " 0 " is associated with Ports 1 or 4; Channel "1" is associated with Port 0 . They are identical in function except Channel 0 also has DMA capability.

There are two basic modes of operation. The first is the "fully interlocked" or two-wire mode. . In this mode, there is an incoming control wire and an outgoing control wire. Each transition on a control wire must be answered by a transition on the other control wire before the first can make another transition. Thus both the sender and receiver control the data transmission rate. Figures 8-11 and 8-12 illustrate the operation of the "fully interlocked handshake."


State 1. Ready output is high indicating that the Super8 is ready to accept data.
State 2. The I/O device puts data on the port and then activates the DAV input. This causes the data to be latched into the port input register and generates an interrupt or DMA request.
State 3. The Super8 forces the Ready (RDY) output low, signaling to the I/O device that the data has been latched
State 4. The I/O device returns the $\overline{\mathrm{DAV}}$ line high in response to RDY going low.
State 5. The Super8 DMA or interrupt software must respond to the service request and read the contents of the port in order for the handshake sequence to be completed. The RDY line goes high if, and only if, the port has been read and DAV is high. This returns the interface to its initial state.

Figure 8-11. Super8 Input Handshake—Fully Interlocked Mode


State 1. RDY input is high indicating that the I/O device is ready to accept data.
State 2. The Super8 writes to the port register to initiate a data transter. Writing the port outputs new data and forces DAV low if, and only if, RDY is high and set-up time is done.
State 3. The I/O device forces RDY low after latching the data. RDY low causes an interrupt or DMA request to be generated. The Super8 can write new data in response to RDY going low.
State 4. The $\overline{D A V}$ output from the Super8 is driven high in response to RDY going low.
State 5. After $\overline{\mathrm{DAV}}$ goes high, the I/O device is free to raise RDY high thus returning the interface to its initial state.

Figure 8-12. Super8 Output Handshake—Fully Interlocked Mode

The second mode is the "strobed" or single-wire Each channel has a 4-bit counter, called the mode. In this mode there is a single control wire and it is generated by the sender. Figures 8-13 and 8-14 illustrate the operation of "strobed" handshaking.

Deskew Counter, that is used to count processor clocks. In the "strobed" mode, this counter is used to generate the set-up time and strobe width for the output handshake. In the "fully inter-


Figure 8-13. Super8 Input Handshake-Strobed Mode


Figure 8-14. Super8 Output Handshake—Strobed Mode
locked" mode, the counter generates the set-up time. This set-up time is the delay between outputting valid data at the port and activating the Data Available handshake signal. The Deskew Counter can be loaded with a value from 1 to 16 that represents the minimum number of CPU clock cycles in the data set-up and strobe times.

The direction of data transfer during handshake is determined by the selected direction of bit 0 of the parallel port associated with the handshake channel. This also controls the DMA direction when used.

### 8.8.1 Pin Descriptions

The handshake channels each use two pins of Ports 2 and 3 (bits 4 and 5) for interfacing with the external world:

|  | 0 |  |
| :---: | :---: | :---: |
| Handshake | Channel 0 Input | $\mathrm{P}_{2}$ |
| Handshake | Channel 0 Output | P 25 |
| Handshake | Channel 1 Input | $\mathrm{P}_{4}$ |
| Handshake | Channel 1 Output | $\mathrm{P}_{5} 5$ |

needed by the handshake furiction. Note that the open-drain options of Ports 2 and 3 can be applied to the handshake outputs. Note also that Port 2 and 3 pins used by the handshake channels as inputs can still be used as external interrupt pins to drive the handshake service routines.

Handshake Input. This input provides the DAV signal for input handshaking or the RDY signal for output handshaking.

Handshake Output. This output provides the RDY signal for input handshaking or the DAV signal for output handshaking.

### 8.8.2 Handshale Control Registers

Each handshake channel is controlled by an 8-bit control register (Figures 8-15 and 8-16). Handshake 0 Control register ( 244 ) and Handshake 1 Control register (R245) include the controls for enabling handshakes, selecting the associated port (Channel 0 only), selecting the handshake type, enabling DMA capability (Channel 0 only), and initializing the Deskew Counter. The fields in these registers are:

The individual Port 2 and 3 pins should be configured for the appropriate $I / 0$ direction as


Figure 8-15. Handshake 0 Control Register

R245 BANK 0 (F5) H1C
HANDSHAKE 1 CONTROL (WRITE ONLY)


Figure 8-16. Handshake 1 Control Register

Handshake Enable $\left(D_{0}\right)$. When this bit is set to 1, the handshake function is enabled.

Port Select (Channel 0 only) $\left(D_{1}\right)$. This bit selects which port is controlled by Handshake Channel 0. When it is set to 1 , Port 1 is selected and when it is cleared to 0 , Port 4 is selected.

DMA Enable (Channel 0 only) $\left(D_{2}\right)$. When this bit is set to 1, the DMA function is enabled for Handshake Channel 0 . When it is cleared to 0 , the DMA function is not used by the handshake channel and may be used by the UART.

Mode ( $D_{3}$ ). When this bit is set to 1, the "fully interlocked" mode is enabled. When it is cleared to 0 , the "strobed" mode is enabled.

Deskem Counter $\left(D_{\mathbf{4}}-\mathrm{D}_{\mathbf{7}}\right)$. This 4-bit field is used to select a count value from 1 to 16 ( $0000-1111$ ). This value is the number of processor clocks used to generate the set-up and strobe when using the "strobed" mode, or the set-up when using the "fully-interlocked" mode.

## Chapter 9 <br> Counter/Timers

### 9.1 INTRODUCTION

The Super8 has two identical 16-bit counter/timers that can be programmed independently. They can be cascaded to produce a counter 32 bits in length and can operate from internal inputs (as timers) or external inputs (counters). When used as timers, the internal input is the internal CPU clock divided by two, which is the XTAL divided by four. Figure 9-1 shows the counter/timer block diagram.

The counter/timers can count up or down. The direction can be controlled on the fly by either software or an external event.

The counter/timers have the option of single cycle or continuous counting capability. In the single cycle mode, the counters count to zero (up or down) from the preset time-constant value and then stop. In the continuous mode, counting is continuous and each time the counter reaches zero, it is reloaded with the preset time-constant value from the Time Constant register (or the Capture register in bi-value mode).


Figure 9-1. Counter/Timer Block Diagram

### 9.1.1 Bi-Value Mode

Another option allows either a single or dual (bi-value) preset time constant value. In bi-value mode, both the Time Constant register and Capture register are used to supply load values to the counter/ timer. The two registers alternate in loading the counter/timer each time the counter/timer makes a transition between a count of O and a count of $\mathrm{FFFF}_{\mathrm{H}}$ when counting down, or between a count of $\mathrm{FFFF}_{\mathrm{H}}$ and 0 when counting up (assuming continuous mode operation), or when a trigger causes the counter/timer to be reloaded. This can be used to produce an output pulse train with a variable duty cycle. The bi-value feature is not available when the capture feature is enabled and vice versa. Upon enabling a counter/timer in bi-value mode from a previously disabled condition, the initial load of the counter/timer is from the Time Constant register.

### 9.1.2 Capture

Another feature, called "capture on external event," takes a snapshot of the counter when a specific event occurs. The external event can be simulated by software. When "captured," the current value in the counter is loaded into a special register that can subsequently be read via software. The capture feature is needed to look at counters on the fly, especially cascaded counters.

The external event can be either the rising edge of the counter/timer $1 / 0$ line ( $\mathrm{P}_{7}$ for $\mathrm{C} / \mathrm{TO}, \mathrm{P}_{7}$ for $C / T 1$ ) or both edges. On the rising edge, the current count value is loaded into the Capture register. If capture on both edges is enabled, the current count value is loaded into the Time Constant register on the falling edge, overwriting the initial load value for that counter.

The capture feature is not available when the bi-value counting feature is being used and vice versa.

If interrupts are enabled, the interrupt request is generated on the transition from a count of 0 to a count of FFFF $_{H}$ or from a count of $\mathrm{FFFF}_{H}$ to a count of 0 , and/or on an external event. If configured for an external output, the output pin toggles at this same count change.

### 9.1.3 External Gate and Trigger

The counter/timers have an external gate capability. When this feature is selected, an external input line (GATE) is monitored. The counting or timing operation is performed only when this line is low. The gate facility is illustrated in Figure 9-2.


Figure 9-2. Gate Facility


Figure 9-3. Trigger Operation


Figure 9-4. Gate/Trigger Function

An external input can be used as a trigger input to a counter/timer. When this feature is selected, an external line is monitored. A software trigger is also present in a control register. The trigger input to the Counter/Timer is an OR of the software and hardware triggers. Prior to a low-to-high transition on the trigger, the Counter is disabled. After the low-to-high transition on the trigger, counting is enabled. Retriggerable or non-retriggerable mode can be selected.

Clearing the Counter Enable bit in the Control register also resets the triggered condition; a new trigger must be received after the Counter Enable bit is set again before counting will resume. The trigger operation is illustrated in Figure 9-3.

One input line (GATE/TRIGGER) can be used for both the gating and the triggering functions. An initial low-to-high transition on this line acts as a trigger and subsequent low signals on this line function as gate signals (Figure 9-4).

### 9.2 COUNTER/TIFER CONIROL ARD MIDE FEGISTERS

Each counter/timer has an 8-bit Mode register, an 8 -bit Control register, a 16 -bit Time Constant. register, and a 16-bit Capture register.

The Mode and Control registers determine the counter/timer operations. The Mode register selects the configuration of the counter/timers and is generally loaded only at initialization time, while the Control register handles those features that are likely to be dynamically changed.

The Time Constant register contains the initialization value for the counter/timer and also holds the counter value saved on the falling edge of $\mathrm{P}_{7} / \mathrm{P} 3_{7}$ when capture on both edges is enabled.

The Capture register holds the counter value saved when using the "capture on external event" function. When capture on both edges is enabled, it holds the value saved on the rising edge of $\mathrm{P}_{7} / \mathrm{P} 3_{7}$. It also holds a second initialization value when using the bi-value counting feature.

### 9.2.1 Counter/Ticer Control Registers

The fields in these registers, as shown in Figures 9-5 and 9-6, are:


Figure 9-5. Counter 0 Control Register


Figure 9-6. Counter 1 Control Register

Enable Counter ( $\mathrm{D}_{0}$ ). When this bit is set to 1, the counter/timer is enabled; operation begins on the rising edge of the first processor clock period following the setting of this bit from a previously cleared value. Writing a 1 in this field when the previous value was 1 has no effect on the operation of the counter/timer. When this bit is cleared to 0 , the counter/timer performs no operation during the next (and subsequent) processor clock periods. A hardware reset forces this bit to 0 .

Reset/End of Count Status ( $\mathrm{D}_{1}$ ). This bit is set to 1 each time the counter reaches 0 . Writing a 1 to this bit resets it, while writing a 0 has no effect.

Zero Count Interrupt Enable ( $\mathbf{D}_{2}$ ). When this bit is set to 1, the counter/timer generates an interrupt request when it counts to 0 . A hardware reset forces this bit to 0 .

Software Capture ( $\mathrm{D}_{3}$ ). When this bit is set to 1, the current counter value is loaded into the capture register. This bit is automatically cleared following the capture.
Softmare Trigger ( $\mathrm{D}_{\mathbf{4}}$ ). This bit is effectively "ORed" with the external rising-edge trigger input and can be used by the software to force a trigger signal. This bit produces a trigger signal regardless of the setting of the Input Pin Assignment field of the Mode register. This bit is automatically cleared following the trigger.

Load Counter ( $\mathrm{D}_{5}$ ). The contents of the Time Constant register are transferred to the Counter prescaler one clock period after this bit is set.

This operation alone does not start the Counter. This bit is automatically cleared following the load.

Count Up/Down ( $D_{6}$ ). This bit determines the count direction if internal up/down control is specified in the Mode register. A 1 indicates up, a 0 down.

Continupus/Single Cycle ( $\mathrm{D}_{7}$ ). When this bit is set to 1 and the count reaches 0 , the countdown sequence is automatically restarted by loading the time-constant value into the counter. When this bit is cleared to 0 , no reloading occurs.

### 9.2.2 Counter/Timer Mode Registers

The fields in these registers, as shown in Figure 9-7 and 9-8, are:

Capture Mode ( $\mathrm{D}_{\mathbf{1}}, \mathrm{D}_{\mathbf{0}}$ ). This 2-bit field selects the capture or bi-value count mode. A value of 01 enables capture on the rising edge of the $I / 0$ pin, a value of 11 enables capture on both edges of the I/ 0 pin, a value of 10 enables the bi-value count mode and disables capture, and a value of 00 disables both capture and bi-value load.

Programmed/External Up/Down Control ( $\mathrm{D}_{2}$ ). A 1 enables programmed up/down control and a 0 enables external up/down control. If external up/down is enabled, a 0 on $\mathrm{P}_{7} / \mathrm{P3}_{7}$ indicates down and a 1 indicates up.

Enable Retrigger ( $\mathrm{D}_{3}$ ). When this bit is set to 1, the time-constant value is automatically loaded into the Counter/Timer register when a trigger


Figure 9-7. Counter 0 Mode Register


Figure 9-8. Counter 1 Mode Register
input is received while the counter/timer is counting (Counter/Timer not equal to 0 ). When this bit is cleared to 0 , no reloading occurs.

Input Pin Assignments $\left(\mathrm{D}_{\mathbf{4}}-\mathrm{D}_{7}\right)$. This 4-bit field specifies the functionality of the port lines associated with the counter/timer. It also determines whether the counter/timer will monitor an external input (counting operation) or use the scaled internal processor clock (timing operation). The four bits in the field select the following options: enable output (EO), external signal or internal clock ( $C / T$ ), enable gate facility (G), and enable triggering facility ( I ). The
selected options determine the functions associated with each external line of the counter/ timer as illustrated in Table 9-1. A hardware reset forces these four pins to 0 .

If 1111 is coded in this field in the Counter 0 Mode register, then the two counter/timers are linked together as a 32-bit counter with Counter 0 as the low-order 16 bits and Counter 1 as the high-order 16 bits. Counter 1 selects the mode and control options for the 32 -bit counter and external accesses are made through the lines associated with Counter $1\left(\mathrm{P}_{6}\right.$ and $\left.\mathrm{P} 3_{7}\right)$.

Table 9-1. IPA Field Encoding in Counter Mode Registers

| IPA Field |  |  |  | -- Pin Functionality -- |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { EO } \\ & D_{7} \end{aligned}$ | $\begin{aligned} & C / T \\ & D_{6} \end{aligned}$ | $\begin{aligned} & \mathbf{G} \\ & \mathbf{D}_{5} \end{aligned}$ | $\begin{aligned} & \mathrm{T} \\ & \mathrm{D}_{4} \end{aligned}$ | $\begin{aligned} & \text { Counter/Timer 1/0 } \\ & \left(\mathrm{P}_{7} \text { or } \mathrm{P}_{7}\right)^{\text {IT }} \end{aligned}$ | $\begin{aligned} & \text { Counter/Timer Input } \\ & \left(\mathrm{P2}_{6} \text { or } P 3_{6}\right)^{7 \pi} \end{aligned}$ | Notes |
| 0 | 0 | 0 | 0 | 1/0 | I/0 | Timer |
| 0 | 0 | 0 | 1 | 1/0 | Trigger | Timer |
| 0 | 0 | 1 | 0 | Gate | I/0 | Timer |
| 0 | 0 | 1 | 1 | Gate | Trigger | Timer |
| 0 | 1 | 0 | 0 | I/0 | Input | Counter |
| 0 | 1 | 0 | 1 | Trigger | Input | Counter |
| 0 | 1 | 1 | 0 | Gate | Input | Counter |
| 0 | 1 | 1 | 1 | Gate/trigger | Input | Counter |
| 1 | 0 | 0 | 0 | Output | I/O | Timer |
| 1 | 0 | 0 | 1 | Output | Trigger | Timer |
| 1 | 0 | 1 | 0 | Output | Gate | Timer |
| 1 | 0 | 1 | 1 | Output | Gate/trigger | Timer |
| 1 | 1 | 0 | 0 | Output | Input | Counter |
| 1 | 1 | 0 | 1 | Undefined | Undefined | Reserved |
| 1 | 1 | 1 | 0 | Undefined | Undefined | Reserved |
| 1 | 1 | 1 | 1 | Undefined | Undefined | Reserved for Counter 1, Cascade for Counter 0 |

[^15]The counter/timer I/0 line ( $\mathrm{P}_{2} 7$ for $\mathrm{C} / \mathrm{TO}, \mathrm{P}_{7}$ for $\mathrm{C} / \mathrm{T} 1$ ) is also used as the external capture input, if the capture feature is enabled, and the up/down control input ( $0=$ down, $1=u p$ ) if external up/down control is enabled.

### 9.2.3 Time Constant Register

This 16 -bit register pair holds the value that is automatically loaded into the counter/timer 1) when the counter/timer is enabled, 2) in continuous mode, when the count reaches zero, or 3) in re-trigger mode, when the trigger is asserted. If capture on both edges is enabled, then this register captures the contents of the counter on the falling edge of the $1 / 0$ pin.

The format of the Time Constant register is illustrated in Figure 9-9.


R229 BANK 1 (E5) C1TCL COUNTER 1 TIME CONSTANT


Figure 9-9. Time Constant Register Format

### 9.2.4 Capture Register

This 16-bit register pair is used to hold the counter value saved when using the "capture on external event" function. This register will capture at the rising edge of the $1 / 0$ pin or when software capture is asserted. When the bi-value mode of operation is enabled, this register is used as a second Time Constant register and the counter is alternately loaded from each.

The format of the Capture Register is shown in Figure 9-10.


R228 BANK 0 (E4) C1CH
COUNTER 1 CAPTURE


R229 BANK 0 (E5) C1CL COUNTER 1 CAPTURE


Figure 9-10. Capture Register Format

## Chapter 10 UART

### 10.1 INTRODUCTION

The universal asynchronous receiver/transmitter (UART) is a full-duplex asynchronous channel. Transmission and reception can be accomplished independently with 5 to 8 data bits per character, plus optional even or odd parity, and an optional wake-up bit.

Data can be read into or out of the UART via R239. This single address is able to serve a full-duplex channel because it contains two complete 8-bit registers-one for the transmitter and the other for the receiver.

### 10.2 TRANSHITTER

When the UART's register address is specified as the destination (dst) of an operation, the data is output on the UART. The UART automatically adds the start bit, the programmed parity bit (odd, even, or no parity), and the programmed number of stop bits to the data character to be transmitted. The transmitter can also add a Wake-Up bit (optional) between the parity bit (or the last bit in the character if parity is disabled) and the first stop bit, as shown in Figure 10-1. When the character is five, six, or seven bits long, the unused bits in the Transmit Data register (UIO) are automatically ignored by the UART.

Serial data is shifted from the transmitter at a rate equal to $1,1 / 16 \mathrm{th}, 1 / 32 \mathrm{nd}$, or $1 / 64$ th of the clock rate supplied to the transmitter clock input (as determined by the clock-rate field in the UMA register). Serial data is shifted out on the falling edge of the transmitter clock.

The Transmit Data output ( $\mathrm{P} 3_{1}$ ) line is held marking (high) when the transmitter has no data to send. If the Send Break (SENBRK) bit of the UART Transmit Control (UTC) register is set to 1, the Data Output line will be held spacing (low) until it is cleared.

### 10.3 RECEIVER

An asynchronous receive operation begins when the Receive Enable bit (RENB) in the UART Receive Control register (URC) is set. A low (spacing) condition on the Receive Data line ( $\mathrm{P} 3_{0}$ ) indicates a start bit. If this low persists for at least one-half of a bit time, the start bit is assumed to be valid and the data input is then sampled at the middle of each bit time until the entire character is assembled and placed in the Receive Data (UIOR) register. This method of detecting a start bit improves error rejection when noise spikes exist on an otherwise marking line.

If X1 clock mode is selected, bit synchronization must be accomplished externally, and the received' data is sampled on the rising edge of the clock input.

A received character can be read from the 8 -bit Receive Data register (UIOR). The receiver inserts is into the unused bits when a character length of other than eight bits is used. If parity is enabled, the parity bit is not stripped from the assembled character for character lengths less than eight bits; i.e., for lengths less than eight bits, the receiver assembles a character for the required number of data bits, plus a parity bit, wake-up bit, and 1 s for any unused bits, and places it in the UART Data register (UIO).

*NOTES:

1. Parity, wake-up, and second stop bit are optional
2. Data can be anywhere from 5 to 8 bits
Figure 10-1. Asynchronous Transmission Data Format

Since the receiver is buffered by one 8-bit register in addition to the Receive Data register, the CPU has enough time to service an interrupt and to accept the data character assembled by the UART. The receiver also has a buffer that stores error flags for each data character in the receive buffer. These error flags are loaded at the same time as the data character.

After a character is received, it is checked for the following conditions:

- If the received character is an ASCII control character, it sets the Control Character Detect (CCD) bit in the UART Receive Control (URC) register. (An ASCII control character is any character that has bits 5 and 6 cleared to 0. ) It can also cause an interrupt if the Control Character Interrupt Enable (CCIE) bit in the UART Interrupt Enable (UIE) register is set to 1. Once this bit is set, it remains set until cleared by software.
- The wake-up settings are checked and any indicated action is completed. In wake-up mode, the CPU can be selectively interrupted on a match condition that includes all of the eight bits in the received character and a Wake-Up bit. The Wake-Up bit match and character match can be enabled simultaneously or individually. Each bit in this character match can also be masked individually. (For more discussion of this feature, see section 10.4.) Once this bit is set, it remains set until cleared by software.
- If parity is enabled, the Parity Error bit (PERR) in the UART Receive Control (URC) register is set to 1 whenever the parity bit of the character does not match the programmed parity. Once this bit is set, it remains set until cleared by software.
- The Framing Error bit (FERR) in the URC register is set to 1 if the character is assembled without any stop bits (i.e., a low level is detected for a stop bit) and it is set with the character on which it occurs. It stays latched until cleared by software.
- If the CPU fails to read a data character when more than one character has been received, the Receive Overrun Error bit (OVERR) in the URC is set to 1. When this occurs, the new character assembled replaces the previous character in the Receive Data register. With this arrangement, only the overwriting character is flagged with the Receive Overrun Error. Like the Parity Error bit, this bit can be cleared only by software command from the CPU.


### 10.4 WAKE-UP FEATURE

The Super8 offers a powerful scheme to configure the UART receiver to interrupt only on certain special match conditions. Figure 10-2 shows the logic diagram for the scheme.


Figure 10-2. Logic Diagram for Wake-Up Feature

The pattern match logic can be used with or without the Wake-Up bit. The Wake-Up Match register and Wake-Up Mask register determine the character or characters that will generate a pattern match when detected at the receiver. If the Wake-Up bit is enabled, the pattern match occurs if the Wake-Up bit in the received character matches a pre-determined value, and the received character matches the value(s) specified in the Wake-Up Match and Wake-Up Mask registers. If the Wake-Up bit is disabled, the pattern match depends only on the character's value.

The Receive Data (UIOR) register is the receive buffer that is loaded if a new character is received and the previous character has been read by the CPU. The Wake-Up Match (WUMCH) register contains the match value. The Wake-Up Mask (WUMSK) register is used to mask out any selected bit
positions in the WUMCH register. The Wake-Up Enable (WUENB) bit in the UART Transmit Control (UTC) register is enabled only if a match for the Wake-Up bit is also desired. If this is disabled, the scheme can still be used to look for a character match. The Receive Wake-Up Value (RWUVAL) bit in UART Mode A (UMA) register is the expected value of the Wake-Up bit; the Received Wake-Up bit (RWUIN) is the Wake-Up bit value received by the receiver.

The following cases show how the Wake-Up Detect (WUD) bit in the UART Receive Control (URC) register can be set by a match condition. However, the CPU is interrupted only if the Wake-Up Interrupt Enable (WUIE) bit in the UART Interrupt Enable (UIE) register is set to 1 .

## Case 1: $\operatorname{tLIENB}=1$ (Hake-Up bit is enabled)

a) If Wake-Up bit match and WUMCH match (all 8 bits) is desired:

```
Set WUMSK = 1111 1111 (%FF)
            WUMCH =___ (desired match value)
```

If WUMCH (bits 7-0) = UIO (bits 7-0) and
RWUVAL = RWUIN
Then Wake-Up Detect (WUD) flag is set.
b) If Wake-Up bit match and WUMCH match (selected bit, i.e., bits $5,4,1,0)$ is desired:

```
Set WUMSK = 0011 0011 (%33)
            WUMCH = XX_ XX__(desired match bits 5, 4, 1, 0)
```

            If WUMCH (bits 5, 4, 1, 0) = UIO (bits 5, 4, 1, 0) and
            RWUVAL \(=\) RWUIN
            Then Wake-Up Detect (WUD) flag is set.
    c) If only a Wake-Up bit match is desired:

```
Set WUMSK = 0000 0000 (%00)
    WUMCH = XXXX XXXX (don't care)
If RWUVAL = RWUIN
```

Then Wake-Up Detect (WUD) flag is set.

## Case 2: HUENB $=0$ (Halse-Up bit is ignored)

a) If a match is desired for WUMCH (all 8 bits):

```
Set WUMSK = 1111`1111 (%FF)
    WUMCH =
```

$\qquad$

``` (desired match value)
``` If WUMCH (bits 7-0) = UIO (bits 7-0) Then Wake-Up Detect (WUD) flag is set.
b) If a match is desired on WUMCH (selected bits only, i.e., bits 4, 3, 2):
```

Set WUMSK = 0001 1100 (%1C)
WUMCH = XXX_ __XX (desired match bits 4, 3, 2)

```
If WUMCH (bits 4, 3, 2) = UIO (bits 4, 3, 2)

Then Wake-Up Detect (WUD) flag is set.
c) If a match is always desired:

Set WUMSK \(=0000\) 0000 (\%00)
WUMCH \(=\) XXXX XXXX (don't care)

If this character is received, the Wake-Up Detect (WUD) flag is always set. However, this will be ignored if the Wake-Up Interrupt Enable (WUIE) bit in the UART Interrupt Enable (UIE) register is disabled.

\subsection*{10.5 AUTO-ECHD/LODPBACK}

As shown in Figure \(10-3\), the UART can be configured to automatically transmit any data coming in at the Receive Data input pin ( \(\mathrm{P} 3_{0}\) ) RXD. This autoecho mode of operation is enabled by setting the Auto-Echo (AE) bit in the UART Mode B (UMB) register to 1. In addition, the Transmit Data Select (TXDTSEL) bit in the UART Transmit Control (UTC)
register must be set to 1 for this mode to work correctly.

Similarly, the UART can be set in the local loopback mode by setting the Loopback Enable (LBENB) bit in the UMB register to 1 . In loopback mode, the output of the transmitter is automatically routed to the receiver.


Figure 10-3. Auto-Echo/Loopback

In auto-echo mode, the transmitter can still be enabled; however, the transmitter data goes nowhere unless loopback is also enabled.

\subsection*{10.6 POLLED OPERATIUN}

In a polled environment, the Receive Character Available (RCA) bit in the URC register must be monitored so the CPU can decide when to read a character. This bit is automatically cleared when the UIOR is read.

To prevent overwriting data in polled operations, the transmit buffer status must be checked before writing to the transmit buffer (UIDT). The Transmit Buffer Empty (TBE) bit in the UTC is set to 1 after completing the sending of a character.

\subsection*{10.7 BALD-RATE GENERATOR}

The UART has its own on-chip programmable baudrate generator implemented as a 16-bit downcounter. The transmitter can receive its clocking signal from an external source ( \(\mathrm{P} 2_{1}\) ) or the baudrate generator ( \(B R G\) ); the receiver clock can come from an external source ( \(P 2_{0}\) ) or the on-chip baud-rate generator.

If \(\mathrm{P} 2_{1}\) is not used as a Transmit Clock input, it can be used to output the transmit clock, the CPU clock, the output of the baud-rate generator, or as an I/O line.

The baud-rate generator consists of two 8-bit Time Constant registers, a 16-bit downcounter, and a flip-flop on the counter's output that produces a square wave.

On startup, the flip-flop is set to a high state, 'the value in the Time Constant registers is loaded into the Counter, and the Counter starts counting down. The output of the baud-rate generator toggles on reaching zero, the value in the Time Constant registers is again loaded into the Counter, and the process is repeated. The time constant can be changed at any time, but the new value does not take effect until the next load of the Counter.

As shown in Figure \(10-4\), the output of the baudrate generator can be used as the receive clock, the transmit clock, or both. The transmitter and receiver can handle data at a rate of \(1,1 / 16\) th, \(1 / 32\) nd, or \(1 / 64\) th of the clock rate supplied to the receive and transmit clock inputs.

If \(\mathrm{P}_{1}\) (Port 2, Bit 1) is not used as transmit clock input, it may be used as an output. A multiplexer (MUX) provided at \(\mathrm{P}_{1} 1\) can be used to output various clocks or \(\mathrm{P}_{1}\) data; bits 6 and 7 of the UMB register determine the function of \(P 2\) when it is used as an output.


Figure 10-4. Baud-Rate Generator

\subsection*{10.8 UART INTERFACE PINS}

The UART uses up to four Port 2 and 3 pins for interfacing with the external world. These are:
\begin{tabular}{ll}
\(\mathrm{P} 2_{0}\) & Receive Clock \\
\(\mathrm{P} 3_{0}\) & Receive Data \\
\(\mathrm{P}_{1}\) & Transmit Clock \\
\(\mathrm{P} 3_{1}\) & Transmit Data
\end{tabular}

\subsection*{10.9 UART CONTROL/MDDE AND STATUS REGISTERS}

The following sections and figures describe the UART Control/Mode and Status registers.

\subsection*{10.9.1 UART Data Register (UIOT \& UIOR)}

Writing to this register automatically writes the data in the Transmit Data register (UIOT); a read from this register gets the data from the UART Receive Data register (UIOR). The format of this register is shown in Figure 10-5.


Figure 10-5. UART Data Register

\subsection*{10.9.2 Wake-Up Match Register (WUMCH)}

Any character up to eight bits can be written into this register. The receiver detects a match between the received character and this character. The format of this register is shown in Figure 10-6.


Figure 10-6. Wake-Up Match Register

\subsection*{10.9.3 Hake-Up Mask Register (WLASK)}

Any bit in the WUMCH register can be masked by writing a 0 into the corresponding bit in this register. The format of this register is shown in Figure 10-7.


Figure 10-7. Wake-Up Mask Register

\subsection*{10.9.4 UART Receive Control Register (URC)}

The fields in this register (Figure 10-8) are:
RCA. Receive Character Available ( \(\mathrm{D}_{\mathbf{0}}\) ). This is a status bit that is set to a 1 when data is available in the receive buffer (UIOR). When the CPU reads the receive buffer, it automatically clears
this bit to 0. A write to this bit position has no effect. A hardware reset forces this bit to 0 .

RENB. Receive Enable ( \(\mathrm{D}_{1}\) ). When this bit is set to 1 , the receive operation begins. This bit should be set only after all other receive parameters are established and the receiver is completely initialized. This bit is cleared to a 0 by a hardware reset, which disables the receiver.


Figure 10-8. UART Receive Control Register

PERR. Parity Error ( \(\mathrm{D}_{2}\) ). This is a status bit. When parity is enabled, this bit is set to 1 and buffered with the character whose parity does not match the programmed parity (even/odd). This bit is latched so that once an error occurs, it remains set until it is cleared to 0 by writing a 1 to this bit position. A hardware reset forces this bit to 0 .

OVERR. Overrun Error \(\left(\mathrm{D}_{3}\right)\). This status bit indicates that the receive buffer has not been read and another character has been received. Only the character that has been written over is flagged with this error; once set, this bit remains set until cleared to 0 by writing a 1 to this bit position. A hardware reset forces this bit to 0 .

FERR. Framing Error \(\left(\mathrm{D}_{4}\right)\). This is a status bit. If a framing error occurs (no stop bit where expected), this bit is set for the receive character in which the framing error occurred. This bit remains set until cleared to 0 by writing a 1 to this bit position. A hardware reset forces this bit to 0 .

BRKD. Break Detect ( \(\mathrm{D}_{5}\) ). This is a status bit that is set at the beginning and the end of a break sequence in the receive data stream. It stays set to 1 until cleared to 0 by writing a 1
to this bit position. A hardware reset forces this bit to 0 . See note in section 10.9 .5 for .more information.

CCD. Control Character Detect ( \(\mathrm{D}_{6}\) ). This status bit is set any time an ASCII control character is received in the receive data stream. It stays set until cleared to 0 by writing a 1 to this bit position. (An ASCII control character is any character that has bits 5 and 6 set to 0.) A hardware reset forces this bit to 0 .

HUD. Wake-Up Detect \(\left(D_{7}\right)\). This status bit is set any time a valid wake-up condition is detected at the receiver. It stays set until cleared to 0 by writing a 1 to this bit position. The wake-up condition can be satisfied in many possible ways by the Wake-Up bit, Wake-Up Match register, and Wake-Up Mask register. See the Wake-Up Feature section (section 10.4) for a more detailed explanation. A hardware reset forces this bit to 0 .

\subsection*{10.9.5 LART Interrupt Enable Register (UIE)}

This register contains the individual status and data interrupt enables (Figure 10-9). The fields in this register are:


Figure 10-9. UART Interrupt Enable Register

RCAIE. Receive Character Available Interrupt Enable ( \(\mathrm{D}_{0}\) ). If this bit is set to 1, then a Receive Character Available status in the URC register will cause an interrupt request. In a DMA receive operation, if this bit is set to 1 , then an interrupt request will be issued only if an End-of-Process (EOP) of the DMA counter is also set. If it is not set, a Receive Character Available status causes no interrupt. A hardware reset forces this bit to 0 .

RDMAENB. Receive DMA Enable ( \(\mathrm{D}_{1}\) ). When this bit is set to 1, the DMA function is enabled for the UART receiver. Whenever a Receive Character Available signal in the URC register is true, a DMA request will be made. When the DMA channel gains control of the bus, it will transfer the
received data to the register file or the external memory. A hardware reset forces this bit to 0 .

IIE. Iransmit Interrupt Enable ( \(\mathrm{D}_{2}\) ). If this bit is set to 1, then a Transmit Buffer Empty signal in the UTC register will cause an interrupt request. In a DMA transmit operation, if this bit is set to 1 , then an interrupt request will be issued only if an End-of-Process (EOP) of the DMA counter is also set. If it is not set, a Transmit Buffer Empty signal causes no interrupt. A hardware reset forces this bit to 0 .

ZCIE. Zero Count Interrupt Enable ( \(\mathrm{D}_{3}\) ). If this bit is set to 1, a baud-rate generator Zero Count. status in the UTC register will cause an interrupt request. A hardware reset forces this bit to 0 .

REIE. Receive Error Interrupt Enable ( \(D_{4}\) ). If this bit is set to 1 , any receive error condition will cause an interrupt request. Possible receive error conditions include parity error, overrun error, and framing error. A hardware reset forces this bit to 0 .

BRKIE. Break Interrupt Enable ( \(\mathrm{D}_{5}\) ). If this bit is set to 1, a transition in either direction on the break signal will cause an interrupt request. A hardware reset forces this bit to 0 .

Note: A break siqnal is a sequence of Os. When all the required bits, parity bit, wake-up bit, and stop bits are 0 , the receiver immediately recoqnizes a break condition (not a framing error) and causes Break Detect (BRKD) to be set and an interrupt request. At the end of the break signal, a zero character is loaded into the Receive Data reqister (UIOR) and Break Detect (BRKD) is set again, along with another interrupt request.

CCIE. Control Character Interrupt Enable ( \(\mathrm{D}_{6}\) ). If this bit is set to 1, then an ASCII Control Character Detect signal in the URC register will cause an interrupt. A hardware reset forces this bit to 0 .

WUIE. Wake-Up Interrupt Enable ( \(\mathbf{D}_{7}\) ). If this bit is set to 1 , then any of the wake-up conditions that set the Wake-Up Detect bit (WUD) in the URC register will cause an interrupt request. A hardware reset forces this bit to 0 .

\subsection*{10.9.6 UART Mode A Register (UMA)}

This register controls the configurations of the receiver/transmitter that are not likely to change on a dynamic basis. The fields in this register (Figure 10-10) are:


Figure 10-10. UART Mode A Register

TMUVAL. Transmit Wake-Up Value ( \(\mathrm{D}_{0}\) ). If the wake-up mode is enabled, then the value in this bit position is transmitted along with the character at the appropriate time by the transmitter.

RMUNAL. Receive Wake-Up Value ( \(\mathrm{D}_{1}\) ). If the wakeup mode is enabled, then the receiver expects a wake-up bit after the parity bit in the incoming data stream and the value is compared with this bit value. For further explanation of how this is used, see the Wake-Up Feature section (Section 10.4).

ENNPAR. Even Parity \(\left(D_{2}\right)\). This bit determines the type of parity used by both the receiver and the
transmitter. If this bit is set to 0 , odd parity is used; if this bit is set to 1, then even parity is used. If the Parity Enable (PARENB) bit in this register is not enabled, then this bit has no effect.

PARENB. Parity Enable \(\left(D_{3}\right)\). When this bit is set to 1, an additional bit position beyond those specified in the bits/character control is added to the transmitted data and is expected in the received data. The received parity bit is transferred to the CPU as a part of the data unless eight bits per character are used. If this bit is set to 0 , the parity feature is disabled.

BPC1, BPCO. Bits Per Charecter ( \(\mathrm{D}_{5}, \mathrm{D}_{4}\) ). This field determines the number of bits per character for both the transmit and the receive sections. The character bits are right-justified with the least significant bit transmitted or received first. The field is coded as shown in Table 10-1.

Table 10-1. Character Size Field Encoding
\begin{tabular}{lll}
\hline\(D_{5}\) & \(D_{4}\) & Charecter \\
Size in Bits \\
\hline 0 & 0 & 5 \\
0 & 1 & 6 \\
1 & 0 & 7 \\
1 & 1 & 8
\end{tabular}

CR1, CRO. Clock Rate \(\left(D_{7}, D_{6}\right)\). This field specifies the multiplier between the clock and the data rates. Table \(10-2\) shows how this field is coded.

Table 10-2. Clock Rate Field Encoding
\begin{tabular}{lccl}
\hline D \(_{7}\) & \(D_{6}\) & Kode & Dascripticn \\
\hline 0 & 0 & \(1 \times\) & Clock rate \(=1 \times\) data rate \\
0 & 1 & \(16 \times\) & Clock rate \(=16 \times\) data rate \\
1 & 0 & \(32 \times\) & Clock rate \(=32 \times\) data rate \\
1 & 1 & \(64 \times\) & Clock rate \(=64 \times\) data rate
\end{tabular}


Figure 10-11. UART Transmit Control Register

\subsection*{10.9.7 UART Trensait Control Register (UTC)}

This register contains the status and command bits needed to control the transmit section of the UART. The fields in this register (Figure 10-11) are:

TDARENB. Tranenit DiMA Eneble ( \(D_{0}\) ). When this bit is set to 1 , it enables the DMA function for the UART transmit section. If this bit is set and the Transmit Buffer Empty signal becomes true, then a DMA request is made. When the DMA channel gains control of the bus, it transfers bytes from the external memory or the register file to the UART transmit section. A hardware reset forces this bit to 0 .

IBE. Trensait Buffer Empty ( \(\mathrm{D}_{\boldsymbol{1}}\) ). This status bit is set to 1 whenever the transmit buffer is empty. It is cleared to 0 when a data byte is written in the transmit buffer. A hardware reset forces this bit to 1.

ZC. Zero Count ( \(\mathrm{D}_{2}\) ). This status bit is set to 1 and latched when the Counter in the baud-rate generator reaches the count of 0 . This bit can be cleared to 0 by writing a 1 to this bit position. A hardware reset forces this bit to 0 .

TENB. Trensmit Enable ( \(D_{3}\) ). Data is not transmitted until this bit is set to 1. When cleared to 0 , the Transmit Data pin continuously outputs 1 s unless Auto-Echo mode is selected. This bit should be cleared only after the desired transmission of data in the buffer is completed. A hardware reset forces this bit to 0 .

GIENB. Uake-Up Enable \(\left(\mathrm{D}_{4}\right)\). If this bit is set to 1 , wake-up mode is enabled for both the transmitter and the receiver. The transmitter adds a bit beyond those specified by the bits/character and the parity. This added bit has the value specified in the Transmit Wake-Up Value (TWUVAL) in the UMA register. The receiver expects a Wake-Up bit value in the incoming data stream after the parity bit and compares this value with that specified in the Received Wake-Up Value (rWUVAL) bit in the UMA register. The resulting action depends on the configuration of the Wake-Up feature. A more complete description is given in the Wake-Up Feature section (section 10.4). A hardware reset forces this bit to 0 .

STPBTS. Stop Bits \(\left(\mathrm{D}_{5}\right)\). This bit determines the number of stop bits added to each character transmitted from the UART transmit section. If this bit is a 0 , then one stop bit is added. If this bit
is a 1, then two stop bits are added. The receiver always checks for at least one stop bit. A hardware reset forces this bit to 0 .

SENBRK. Send Break ( \(\mathbf{D}_{6}\) ). When set to 1 , this bit forces the transmit section to continuously output Os, beginning with the following transmit clock, regardless of any data being transmitted at the time. This bit functions whether or not the transmitter is enabled. When this bit is cleared to 0 , the transmit section continues to send the contents of the Transmit Data register. A hardware reset forces this bit to 0 .

TXDTSEL. Irensmit Data Select ( \(\mathrm{D}_{7}\) ). This bit has an effect only if port pin \(\mathrm{P}_{1}\) is confiqured as an
output. If this bit is set to 1 , the serial data coming out of the transmit section is reflected on the \(\mathrm{P} 3_{1}\) pin. If this bit is set to 0 , then \(\mathrm{P} 3_{1}\) acts as a normal port and \(P 3_{1}\) data is reflected on the \(\mathrm{P} 3_{1}\) pin. A hardware reset forces this bit to 0.

\subsection*{10.9.8 UART Mode B Register (UNB)}

This register (Figure 10-12) contains the necessary status and command bits for the baud-rate generator, transmit clock select, auto-echo and loopback enable. The fields are as follows:


Figure 10-12. UART Mode B Register

LBENB. Loopback Enable ( \(\mathrm{D}_{\mathbf{0}}\) ). Setting this bit to 1 selects the local loopback mode of operation. In this mode, the data output from the transmit section is also routed back to the receive section. For meaningful results, the frequency of the transmit and receive clocks must be the same. A hardware reset forces this bit to 0 .

BRGINB. Baud-Rate Generator Enable \(\left(D_{1}\right)\). This bit controls the operation of the baud-rate generator. The Counter in the baud-rate generator is enabled for counting when this bit is set to 1 and disabled for counting when this bit is set to 0 . A hardware reset forces this bit to 0 .

BRGSRC. Baud-Rate Generator Source ( \(\mathrm{D}_{2}\) ). This bit selects the source of the clock for the baud-rate generator. If this bit is set to 0 , the baud-rate generator clock comes from the receive clock pin \(\left(P 2_{0}\right)\). If this bit is set to 1 , the clock for the baud-rate generator is the CPU clock divided by two (XTAL clock divided by four). A hardware reset forces this bit to 0 .

TCIS. Transmit Clock Input Select ( \(\mathrm{D}_{3}\) ). This bit selects the source for the transmit section clock input. If TCIS is cleared to 0 , the source is the transmit clock pin \(\left(\mathrm{P} 2_{1}\right)\). If it is set to 1 , then the source is the baud-rate generator output. A hardware reset forces this bit to 0 .

RCIS. Receive Clock Input Select \(\left(\mathrm{D}_{4}\right)\). This bit selects the source for the receive section clock input. If this bit is cleared to 0 , the source is the receive clock pin ( \(\mathrm{P} 2_{0}\) ). If it is set to 1 , then the source is the baud-rate generator output. A hardware reset forces this bit to 0 .

AE. Auto-Echo ( \(\mathrm{D}_{5}\) ). Auto-echo mode of operation is enabled by setting this bit to 1. In this mode, the data coming in on the receive data pin is reflected out on the transmit data pin. The receive section still listens to the receive data input; however, the data from the transmit section goes nowhere. See section 10.6 for a more detailed description of this function. A hardware reset forces this bit to 0 .

COS1, COSO. Clock Dutput Select ( \(\mathrm{D}_{7}-\mathrm{D}_{6}\) ). This field determines the source that drives the transmit clock pin if \(\mathrm{P}_{1}\) is configured as an
output. A hardware reset forces this field to 00 . Table \(10-3\) shows the coding of this field.

Table 10-3. Transmit Clock Source Field Encoding
\begin{tabular}{lll}
\hline\(D_{7}\) & \(D_{6}\) & Output Source \\
\hline 0 & 0 & P2 \(1_{1}\) Data \\
0 & 1 & System clock (XTAL frequency divided by 2) \\
1 & 0 & Baud-rate generator output \\
1 & 1 & Transmit data rate
\end{tabular}
10.9.9 UART Baud-Rate Generator Time Constant value does not take effect: until the next time Register (UBG)

This register contains the high and low bytes (Figure 10-13) for the 16-bit time constant used to generate the desired baud rate. The time constant can be changed at any time, but the new constant is loaded into the downcounter.

The formula for determining the appropriate time constant for a given baud rate is shown below, with the desired rate in bits per second and the baud-rate clock period in seconds.
time constant \(=\) _ 1
( \(2 \times\) baud rate \(\times n \times\) BRG input clock period)
where \(n=1,16,32\),or \(64 \times\) the clock rate selected in UMA register R250


Figure 10-13. UART Baud-Rate Generator Time Constant Register

\section*{Chapter 11 \\ DMA Channel}

\subsection*{11.1 INTRODUCTION}

The Super8 has an on-chip Direct Memory Access (DMA) channel to provide high bandwidth data transmission capabilities that can be used by the UART receive or transmit section or by Handshake Channel 0.

The DMA channel can transfer data between the peripheral device and contiguous locations in either the register file or external data memory.
\begin{tabular}{|c|c|c|}
\hline UART Receiver & ------> & Register file or data memory \\
\hline UART Transmitter & & Register file or data memory \\
\hline Handshake Channel 0 & <- & Register file or data memory \\
\hline Handshake Channel 0 & ---> & Register file or data memory \\
\hline
\end{tabular}

Prior to enabling the DMA channel, the starting register address for the block to be transferred must be present in register \(\mathrm{C} 1_{\mathrm{H}}\) or the starting memory address must be present in register \(\mathrm{CO}_{\mathrm{H}}\) (high' byte) and \(\mathrm{C1}_{\mathrm{H}}\) (low byte). Registers \(\mathrm{CO}_{\mathrm{H}}\) and \(\mathrm{C}_{\mathrm{H}}\) themselves can only be accessed as part of the working register group. The address is auto-incremented after each DMA-controlled transfer.

The DMA Count registers (R240 and R241, Bank 1) hold the 16 -bit count that determines the number of transactions the DMA channel is to perform. The count loaded should be \(n-1\) to perform \(n\) byte transfers. An interrupt can be generated when the count is exhausted.

DMA transfers to or from the register file take six CPU clock cycles; DMA transfers to or from memory take ten CPU clock cycles, excluding wait states.

\subsection*{11.2 DMA CONTROL REGISTERS}

The control bits that link the DMA channel to the UART or an \(1 / 0\) port are the Transmit DMA Enable (TDMAENB) bit in the UART Transmit Control (UTC) register for the transmitter, the Receive DMA Enable (RDMAENB) bit in the UART Interrupt Enable (UIE) register for the receiver, and the DMA Enable bit ( \(\mathrm{D}_{2}\) ) in the Handshake 0 Control register for the \(1 / 0\) ports. Only one of these three enable bits should be set at a given time. If Handshake Channel 0 is linked to the DMA channel, the data transfer direction is determined by the direction of the handshake.

A bit in the External Memory Timing register, called DMA INT/EXT, controls whether DMA transfers access the register file or external data memory. When this bit is cleared to 0 , transfers are to/ from the register file. When this bit is set to 1, transfers are to/from external data memory. See Figure 11-1.

R254 (BANKO) EMT
EXTERNAL MEMORY TIMING REGISTER


Figure 11-1. DMA Control Registers

\subsection*{11.3 DMA AND THE UART RECEIVER}

The Receive DMA Enable bit (RDMAENB) in the UIE register (R237) of the UART is first set to 1 to link the DMA to the UART receiver.

Data received at the UART receiver is handled by the DMA as soon as the Receive Character Available (RCA) status bit of the URC register (R236) of the UART is set to 1. The DMA reads data from the UIO register of the UART and then clears the RCA bit to prepare the UART receiver to receive new data. The data is then stored at the location whose address is contained in the DMA address register (RR192). The DMA count at RR240, Bank 1, is decreased by 1 and the DMA address register is increased by 1. When the DMA count is negative, an interrupt request (IRQ6, vector address 20, 21) is generated at the UART Receive section if the Receive Character Available Interrupt Enable bit of the UIE register of the UART (R237) is set to 1.

The UART continues to receive new data and the DMA responds to the RCA bit as described above until an interrupt is generated due to a negative DMA count.

\subsection*{11.4 DAA AND IHE UART TRANSSHITIER}

First, the Transmit DMA Enable (TDMAENB) bit of the UTC register (R235) of the UART is enabled to link the DMA to the UART transmitter.

Upon transmit, the Transmit Buffer Empty status bit (IBE) in the UTC register (R235) of the UART is set to 1. The DMA then transfers the data at the location whose address is contained in the DMA address register (RR192) to the UIO register (R239) of the UART.

The TBE bit is then cleared to 0 . The DMA count at RR240, Bank 1, is decreased by 1 and the DMA address register is increased by 1. When the DMA count is negative, the DMA issues an End-ofProcess (EOP) signal to the UART. The UART grants an interrupt request (IRQ1, vector address 26, 27) to the Super8 if the Transmit Interrupt Enable (TIE) bit of the UIE register (R237) of the UART is set to 1.

The UART transmitter continues its operation with the new data in the UIO register and the DMA responds to the TBE bit as described above until an interrupt is generated due to a negative DMA count.

\subsection*{11.5 D. 3 A AND HANDSHAKE CHANNEL 0}

The DMA can be configured with Handshake Channel 0 to transfer data from register file or data memory to \(1 / 0\) devices or vice versa through Port 1 or Port 4. Handshake Channel 0 can be in either fully interlocked mode or strobed mode as controlled by the Handshake 0 Control register (R244). The direction of DMA transfer is determined by the handshake direction, which is the direction of the chusén port.

\subsection*{11.5.1 DAA URIIE (INPUT HANDSHAKE CHANAEL 0)}

The \(1 / 0\) device transfers data to register file or data memory through Handshake Channel 0 and the DMA channel.

The Handshake Channe 10 Enable and DMA Enable bits of the Handshake 0 Control (HOC) register (R244) should be first set to 1 . When the \(1 / 0\) device puts data on the port specified in the HOC register and activates \(\overline{\text { DAV }}\) to go from high to low as in Figures 8-11 and 8-13, the DMA transfers data on the port to the specified address in the DMA address register (RR192). The DMA count at RR240, Bank 1, is decreased by 1 and the DMA address register is increased by 1 . When the DMA count is negative, the DMA issues an End-of-Process (EOP) signal to Handshake Channel 0. Handshake Channel 0 grants an interrupt request (IRQ4) to the Super8. The handshake output at pin 25 is the same as described in Figures \(8-11\) and \(8-13\) and the DMA is waiting for the \(1 / 0\) device to put data on the port and activate the \(\overline{\mathrm{DAV}}\) signal again.

\subsection*{11.5.2 DMA READ (OUTPUT HANDSHAKE CHANNEL 0)}

Data is transferred from register file or data memory to the I/O device through the DMA channel and Handshake Channel 0.

The Handshake Channel 0 Enable and DMA Enable bits of the Handshake 0 Control (HOC) register (R244) should be first set to 1 . The handshake direction should be set by choosing the direction of the port specified in the HOC register.

The DMA sequence should always begin by writing the first byte of data to the port to start the DMA. This is an important process, otherwise the DMA is not activated when Handshake Channel 0 is not yet activated. The DMA starting address in the DMA address register (RR192) should now be set at the second byte of the data block. The \(1 / 0\) device should then read that first byte of data and store it away as in Figures 8-12 and 8-14. The DMA is then activated.

\subsection*{11.5.2.1 FULLY INTERLOCKED MODE}

At State 3 of Figure 8-12, the DMA reads the data at the address specified in the DMA address register (RR192) and transfers it to the port. The DMA count at RR240, Bank 1, is decreased by 1 and the DMA address register is increased by 1. When the DMA count is negative, the DMA issues an End-ofProcess (EOP) signal to Handshake Channel 0. Handshake Channe 10 then grants an interrupt request (IRQ4) to the Super8.

The DMA and handshake process continues as in Figure 8-12 until an interrupt is caused by a negative DMA count.

\subsection*{11.5.2.2 SIROBED MODE}

After the first writing of the first byte of data to the port as in Figure 8-14, the DMA is activated at the end of strobe time. The DMA reads the data at the address specified in the DMA address register (RR192) and transfers it to the port. The DMA count at RR240, Bank 1 , is decreased by 1 and the DMA address register is increased by 1 . When the DMA count is negative, the DMA issues an End-of-Process (EOP) signal to Handshake Channel 0 . Handshake Channel 0 then grants an interrupt request (IRQ4) to the Super8.

The handshake operation continues as in Figure 8-14 and the DMA transfers new data to the port only at the end of strobe time. The DMA stops when an interrupt is activated by a negative DMA count.

\subsection*{12.4 EXIERNAL STACKS}

The Super8 architecture supports stack operations in either the register file or in data memory. A stack's location is determined by setting bit 1 in the External Memory 「iming register, R254, Bank 0 (Figure 12-5).

R254 BANKO (FE) EMT


Figure 12-5. External Memory Timing
The instruction used to change the stack selection bit should not be immediately followed by an instruction that uses the stack, since this will cause indeterminate program flow. Interrupts should be disabled when changing the stack selection bit.

\subsection*{12.5 DATA MEXKORY}

The two external memory spaces, data and program, can be addressed as a single memory space or as two separate spaces. If the memory spaces are separated, program memory and data memory are logically selected by the Data Memory select output (DM). DM is made available on Port 3, line 5 \(\left(P 3_{5}\right)\) by setting bit D3 in the Port Mode register to 1 (Figure 12-6).


Figure 12-6. Data Memory

\subsection*{12.6 BUS OPERAIION}

Typical data transfers between the Super8 and external memory are illustrated in Figures 12-7 and 12-8. Machine cycles can vary from six to twelve external clock periods depending on the operation being performed. The notations used to describe the basic timing periods of the Super8
are machine cycles (Mn), timing states ( I n ), and clock periods. All timing references are made with respect to the output signals \(\overline{A S}\) and \(\overline{\mathrm{DS}}\). The clock is shown for clarity only and does not have specific timing relationships with other signals; the clock signal shown is the external clock, which has twice the frequency of the internal CPU clock.


Figure 12-7. External Instruction Fetch or Memory Read Cycle


Figure 12-8. External Memory Write Cycle

\subsection*{12.6.1 Address Strobe (MS)}

All transactions start with Address Strobe ( \(\overline{A S}\) ) being driven low and then raised high by the Super8. The rising edge of \(\overline{A S}\) indicates that Read/Write (R/W), Data Memory (DM), and the addresses output from Ports 0 and 1 are valid. The addresses output via Port 1 typically need to be latched during \(\overline{A S}\), whereas Port 0 address outputs, if used, remain stable throughout the machine cycle.

\subsection*{12.6.2 Data Strobe (DS)}

The Super8 uses Data Strobe (DS) to time the actual data transfer. For write operations \((R / W)=\) low), a low on \(\overline{\mathrm{DS}}\) indicates that valid data is on the Port \(1 A D_{0}-A D_{7}\) lines. For read operations ( \(R / W=\) high ), the address/data bus is placed in a high-impedance state before driving \(\overline{\mathrm{DS}}\) low so that the addressed device can put its data on the bus. The Super8 samples this data prior to raising \(\overline{\mathrm{DS}}\) high.

\subsection*{12.6.3 External Memory Operations}

Whenever the Super8 is configured for external memory operations, the addresses of all internal
program memory references appear on the external bus. This should have no effect on the external system since the bus control line DS remains in its inactive high state. DS becomes active only during external memory references.

\subsection*{12.7 EXIENDED BUS TIMING}

The Super8 can accommodate slow memory access and cycle times by three different methods that give the user much flexibility in the types of memory available.

\subsection*{12.7.1 Software Programable Wait States}

The Super8 can stretch the Data Strobe (DS) timing automatically by adding one, two, or three internal clock periods. This is under program control and applies only to external memory cycles. Internal memory cycles still operate at the maximum rate. The software has independent control over stretched Data Strobe for external memory (i.e., the software can set up one timing for program memory and a different timing for data memory). Thus, program and data memory may be made up of different kinds of hardware chips, each requiring its own timing.

\subsection*{12.7.2 Slow Maroory Tiaing}

Another feature of the Super8 that is useful in interfacing with slow memories is the Slow Memory Timing option. When this option is enabled, the normal external memory timing is slowed by a factor of two (bus clock \(=\) CPU clock divided by two). All memory times for set-up, duration, hold, and access times are essentially doubled. This feature can also be used with the programmed automatic wait states described above. Programmed wait states can still be used to stretch the Data Strobe time by one, two, or three internal clock times (not two, four, or six) when Slow Memory Timing is enabled.

\subsection*{12.7.3 Hardঞare Hait States}

Still another Super8 feature is an optional external WAIT input using port pin \(\mathrm{P}_{4}\). The WAIT input function can be used with either or both of the above two features. Thus the Data Strobe width will have a minimum value determined by the number of programmed wait states selected and/or by Slow Memory Timing. The WAIT input provides the means to stretch it even further. The WATT input is sampled each internal clock time and, if held low, can stretch the Data Strobe by adding one internal clock period to the Data Strobe time for an indefinite period of time.

All of the extended bus timing features are programmed by writing the appropriate bits in the External Memory Timing register (Figure 12-9).

R254 BANKO (FE) EMT
EXTERNAL MEMORY TIMING REGISTER


Figure 12-9. External Memory Timing Register

\section*{12.8 instruction tiaing}

The high throughput of the Super 8 is due, in part, to the use of instruction pipelining, where the instruction fetch and execution cycles are overlapped. During the execution of the current instruction, the opcode of the next instruction is fetched, as illustrated in Figure 12-10.


Figure 12-10. Instruction Pipelining

Figures 12-11 through 12-14 show typical instruction cycle timing for instructions fetched from external memory. All instruction fetch cycles have the same machine timing regardless of whether the memory is internal or external except when external memory timing is extended. In order to calculate the execution time of a program, the
internal clock periods shown in the cycles column of the instruction formats in the Instruction Set (Chapter 5) should be added. Pipeline cycles are transparent to the user and should be ignored. Each cycle represents two cycles of the crystal or input clock.


Figure 12-11. Typical Instruction Cycle Timing (One Byte Instruction)


Figure 12-12. Typical Instruction Cycle Timing (Two Byte Instruction)


Figure 12-13. Typical Instruction Cycle Timing (Three Byte Instruction)


Figure 12-14. Typical Instruction Cycle Timing (Four Byte Instruction)

\section*{Chapter 12 External Interface}

\subsection*{12.1 INTRODUCTION}

The 48-pin Super8 has 40 programmable \(1 / 0\) pins, some of which are configurable as an external memory interface. A description of the pins and their functions follows (see Figure 12-1).

\subsection*{12.2 PIN DESCRIPTIONS}

नड. Address Strobe (output, active low, 3-state). AS is pulsed low once at the beginning of each machine cycle. For external memory accesses, the rising edge of \(\overline{A S}\) indicates that addresses, \(R / W\), and \(\overline{\mathrm{DM}}\) signals are valid. Under program control, \(\overline{\mathrm{AS}}\) can be placed in a high impedance state along with Ports 0 and \(1, \overline{D S}, R / W\), and \(\overline{D M}\) if used.

D5. Data Strobe (output, active low, 3-state). \(\overline{\text { DS }}\) provides timing for data movement to or from Port 1 for each external memory transfer. During a
write cycle, data out is valid at the leading edge of DS; during a read cycle, data in is valid prior to the trailing edge of \(\overline{\mathrm{DS}}\). \(\overline{\mathrm{DS}}\) can be placed in a high-impedance state along with Ports 0 and 1, \(\overline{\mathrm{AS}}, \mathrm{R} / \mathrm{W}\), and \(\overline{\mathrm{DM}}\) if used.

R/W. Read/Write (output, 3-state). R/W determines the direction of data transfer for external memory transactions. \(R / W\) is low during write operations and high during all other operations. \(R / W\) can be placed in a high-impedance state along with Ports 0 and \(1, \overline{A S}, \overline{D S}\), and \(\overline{D M}\) if used.
\(\mathrm{PO}_{7}-\mathrm{PO}_{7}, \mathrm{P1}_{0}-\mathrm{P1}_{7}, \mathrm{P}_{0}-\mathrm{P}_{7}, \mathrm{P3}_{0}-\mathrm{P3}_{7}, \mathrm{P4}_{0}-\mathrm{P}_{7}\). \(\quad \mathrm{I} / \mathrm{0}\) Port Lines (inputs/outputs, ITL-compatible). These \(1 / 0\) lines provide five 8-bit \(1 / 0\) ports that can be configured under program control for \(1 / 0\) or external memory interfacing. Ports 0 and 1 can be placed in a high-impedance state under program control, along with \(\overline{A S}, \overline{D S}, R / W\), and \(\overline{D M}\) if used.


Figure 12-1. Pin Functions and Assignments

RESEY. Reset (input, active lou). RESET is used to initialize the Super8. When RESET is deactivated, program execution begins from program address \(0020_{H}\). RESET is also used to enable the Super8 test mode.

XTAL1, XTAL2. Crystal (oscillator input/output). XTAL1 and XTAL2 are used to connect a parallel resonant crystal or external clock source to the on-board clock oscillator and buffer.

\subsection*{12.3 CONF IGURING FOR EXTERNAL MEKORY}

Before external memory can be referenced in a ROM-based part, Ports 0 and 1 must be properly configured. The minimum bus configuration uses Port 1 as a multiplexed address/data bus ( \(A D_{0}-A D_{7}\) ) with access to 256 bytes of external memory. In this configuration, the eight lower order address bits ( \(A_{0}-A_{7}\) ) are multiplexed with the eight data bits ( \(D_{0}-D_{7}\) ).

Additional address lines can be output on the Port 0 pins, where bit 0 of that port corresponds to \(A_{8}\), bit 1 to \(A_{g}\), and so on. The pins of Port 0 can be defined as memory address lines or \(1 / 0\) lines on a bit-by-bit basis, via programming of the Port 0 Mode register ( 2240 , Bank 0). This ensures the efficient use of the \(1 / 0\) pins, allowing the Super8 to address various sizes of external memory using no more pins than necessary. Port 0 pins not configured for address lines can be used as \(1 / 0\) lines.

Configuring Port 1 for external memory is accomplished by writing the appropriate bits in the Port Mode register, R241 in Bank 0 (Figure 12-2).


Figure 12-2. Configuring Port 1 for External Memory


Figure 12-3. Configuring Port 0 for External Memory

Configuring Port 0 for external memory is accomplished in a similar manner, using Port 0 Mode Register, R240 in Bank 0 (Figure 12-3).

Once Port 1 is configured as an address/data port, it is no longer usable as a general-purpose \(1 / 0\) port. Attempting to read Port 1 returns "FF \(_{\mathrm{H}}\) "; writing has no effect. Similarly, if Port 0 is configured for address lines \(A_{8}-A_{15}\), it is no longer usable as a general-purpose \(1 / 0\) port; however, if not all of the bits are defined as address lines, the remaining bits are still accessible as an I/O port. Reading Port 0 will return the port data in those positions defined as I/O. The positions defined as address will return the value on the external pins which, under normal loading, will be the address.

After setting the modes of Ports 0 and 1 for external memory, the next three bytes must be fetched from internal memory.

An external memory interface may be 3-stated under program control by setting bit 7 of the System Mode register, R222 (Figure 12-4).

R222 (DE) SYM
SYSTEM MODE REGISTER
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline \(\mathrm{D}_{7}\) & \(\mathrm{D}_{6}\) & \(\mathrm{D}_{5}\) & \(\mathrm{D}_{4}\) & \(\mathrm{D}_{3}\) & \(\mathrm{D}_{2}\) & \(\mathrm{D}_{1}\) & \(\mathrm{D}_{0}\) \\
\hline
\end{tabular}
3.STATE EXTERNAL MEMORY INTERFACE

Figure 12-4. 3-State External Memory Interface

When this bit is set to 1 , the external memory interface, including \(\overline{A S}, \overline{D S}, R / \bar{W}\) and \(\overline{D M}\), is 3 -stated. A hardware reset forces this bit to a 0 . The external memory interface can but should not be tri-stated in the romless parts.

In Super8 parts with on-chip ROM, a hardware reset configures Ports 0 and 1 as input ports and instruction execution begins at location \(0020_{\mathrm{H}}\), which is within the on-chip ROM.

In the ROMless parts, a hardware reset configures Port 0 pins \(\mathrm{PO}_{0}-\mathrm{PO}_{4}\) as address out and pins \(\mathrm{PO}_{5}-\mathrm{PO}_{7}\) as inputs; Port 1 is configured as an address/data port, allowing access to 8 Kbytes of memory. If external memory greater than 8 Kbytes is desired, additional address lines must be configured in Port 0 . Since Port 0 lines are initially configured as inputs, they will float and their logic state will be unknown until an initialization routine is executed that configures Port 0. This initialization routine must reside within the first 8 Kbytes of executable code and must be physically mapped into memory by externally forcing the Port 0 address lines to a known state.

\subsection*{12.4 EXIERNAL STACKS}

The Super8 architecture supports stack operations in either the register file or in data memory. A stack's location is determined by setting bit 1 in the External Memory 「iming register, R254, Bank 0 (Figure 12-5).


Figure 12-5. External Memory Timing
The instruction used to change the stack selection bit should not be immediately followed by an instruction that uses the stack, since this will cause indeterminate program flow. Interrupts should be disabled when changing the stack selection bit.

\subsection*{12.5 DATA MEMORY}

The two external memory spaces, data and program, can be addressed as a single memory space or as two separate spaces. If the memory spaces are separated, program memory and data memory are logically selected by the Data Memory select output (DM): DM is made available on Port 3, line 5 \(\left(P 3_{5}\right)\) by setting bit D3 in the Port Mode register to 1 (Figure 12-6).


Figure 12-6. Data Memory

\subsection*{12.6 BUS OPERAIION}

Typical data transfers between the Super8 and external memory are illustrated in Figures 12-7 and 12-8. Machine cycles can vary from six to twelve external clock periods depending on the operation being performed. The notations used to describe the basic timing periods of the Super8
are machine cycles (Mn), timing states (In), and clock periods. All timing references are made with respect to the output signals AS and iDS. The clock is shown for clarity only and does not have specific timing relationships with other signals; the clock signial shown is the external clock, which has twice the frequency of the internal CPU clock.


Figure 12-7. External Instruction Fetch or Memory Read Cycle


Figure 12-8. External Memory Write Cycle

\subsection*{12.6.1 Adidress Strake (75)}

All transactions start with Address Strobe (AS) being driven low and then raised high by the Super8. The rising edge of \(\overline{A S}\) indicates that Read/Write (R/W), Data Memory (DM), and the addresses output from Ports 0 and 1 are valid. The addresses output via Port 1 typically need to be latched during \(\overline{A S}\), whereas Port 0 address outputs, if used, remain stable throughout the machine cycle.

\subsection*{12.6.2 Data Strobe (D5)}

The Super8 uses Data Strobe (DS) to time the actual data transfer. For write operations ( \(R / W=\) low), a low on \(\overline{\mathrm{BE}}\) indicates that valid data is on the Port \(1 A D_{0}-A D_{7}\) lines. For read operations ( \(R / W=\) high), the address/data bus is placed in a high-impedance state before driving סS low so that the addressed device can put its data on the bus. The Superd samples this data prior to raising DS high.

\subsection*{12.6.3 External Memory Operations}

Whenever the Super8 is configured for external memory operations, the addresses of all internal
program memory references appear on the external bus. This should have no effect on the external system since the bus control line DE remains in its inactive high state. ठS becomes active only during external memory references.

\subsection*{12.7 EXTERMED BUS TIAING}

The Super8 can accommodate slow memory access and cycle times by three different methods that give the user much flexibility in the types of memory available.

\subsection*{12.7.1 Software Progreaable Mait States}

The Super8 can stretch the Data Strobe (DS) timing automatically by adding one, two, or three internal clock periods. This is under program control and applies only to external memory cycles. Internal memory cycles still operate at the maximum rate. The software has independent control over stretched Data Strobe for external memory (i.e., the software can set up one timing for program memory and a different timing for data memory). Thus, program and data memory may be inade up of different kinds of hardware chips, each requiring its own timing.

\subsection*{12.7.2 Slow Menory Timing}

Another feature of the Super8 that is useful in interfacing with slow memories is the Slow Memory Timing option. When this option is enabled, the normal external memory timing is slowed by a factor of two (bus clock \(=\) CPU clock divided by two). All memory times for set-up, duration, hold, and access times are essentially doubled. This feature can also be used with the programmed automatic wait states described above. Programmed wait states can still be used to stretch the Data Strobe time by one, two, or three internal clock times (not two, four, or six) when Slow Memory Timing is enabled.

\subsection*{12.7.3 Hardware Mait States}

Still another Super8 feature is an optional external WAIT input using port pin \(\mathrm{P}_{3}\). The WAIT input function can be used with either or both of the above two features. Thus the Data Strobe width will have a minimum value determined by the number of programmed wait states selected and/or by Slow Memory Timing. The WAIT input provides the means to stretch it even further. The WAIT input is sampled each internal clock time and, if held low, can stretch the Data Strobe by adding one internal clock period to the Data Strobe time for an indefinite period of time.

All of the extended bus timing features are programmed by writing the appropriate bit's in the External Memory Timing register (Figure 12-9).

R254 BANKO (FE) EMT
EXTERNAL MEMORY TIMING REGISTER


Figure 12-9. External Memory Timing Register

\section*{12.8 instruction tiaing}

The high throughput of the Super8 is due, in part, to the use of instruction pipelining, where the instruction fetch and execution cycles are overlapped. During the execution of the current instruction, the opcode of the next instruction is fetched, as illustrated in Figure 12-10.


Figure 12-10. Instruction Pipelining

Figures 12-11 through 12-14 show typical instruction cycle timing for instructions fetched from external memory. All instruction fetch cycles have the same machine timing regardless of whether the memory is internal or external except when external memory timing is extended. In order to calculate the execution time of a program, the
internal clock periods shown in the cycles column of the instruction formats in the Instruction Set (Chapter 5) should be added. Pipeline cycles are transparent to the user and should be ignored. Each cycle represents two cycles of the crystal or input clock.


Figure 12-11. Typical Instruction Cycle Timing (One Byte Instruction)


Figure 12-12. Typical Instruction Cycle Timing (Two Byte Instruction)


Figure 12-13. Typical Instruction Cycle Timing (Three Byte Instruction)


Figure 12-14. Typical Instruction Cycle Timing (Four Byte Instruction)

\section*{Glossary}
addressing mode: The way in which the location of an operand is specified. There are seven addressing modes: Register, Indirect Register, Indexed, Direct Address, Indirect Address, Relative Address, and Immediate.
auto-echo mode: In this UART mode, the data coming in on the Receive Data pin is reflected out on the Transmit Data pin. The receive section still listens to the receive data input; however, the data from the transmit section goes nowhere.
base address: The address used, along with an index and/or displacement value, to calculate the effective address of an operand. The base address is located in a general-purpose register, the Program Counter, or the instruction.
baud-rate generator: The UART has its own on-chip programmable baud-rate generator that consists of two 8-bit Time Constant registers that hold the time constant value, a 16-bit Timer/Counter that counts down, and a flip-flop at the output producing a square wave.
bi-value cade: A Super8 counter/timer operating mode wherein the Time Constant and Capture registers alternate in loading the counter.
byte: A data item containing 8 contiguous bits. A byte is the basic data unit for addressing memory and peripherals.
capture: A "capture on external event" feature of the Super8 that takes a snapshot of the counter when a certain event occurs.
data aemory: A memory address space that can hold only data to be read or written, not instruction code; data memory is always external to the Super8.

Deskem Counter: A 4-bit counter in each handshaking channel that is used to count processor clocks between the time that valid data is available at the port and the handshake signal indicates that data is available.

Direct Address (DA) addressing made: In this mode, the effective address is contained in the instruction.

Direct Kecory Access (DMA): An on-chip channel that provides high-speed transfers of data directly between menory and peripheral devices.
exception: A condition or event that alters the usual flow of instruction processing. The Super8 CPU supports two types' of exception: reset and interrupts.
exterded bus tiaing: The Super8 has the capability of stretching the Data Strobe timing by 1, 2, or 3 internal clock periods during external memory accesses. The software can set up one timing for program memory and a different timing for data memory.
fast interrupt processing: Fast interrupt processing completes the interrupt servicing in 6 clock periods instead of the usual 22.

Fleg register: This register is used to supply the status of the Super8 CPU at any time.

Flag': A dedicated register that saves the contents of the Flag register when a fast interrupt occurs.
general-purpose registers: The 325 registers that can be used as accumulators, address pointers, index registers, data registers, or stack registers.
hardshaking channels: The Super8 has two identical handshaking channels which operate in two modes--"fully interlocked" or two-wire mode, and "strobed" or single-wire mode.

Immediate (IM) addressing mode: In this mode, the operand is contained in the instruction.

Indexed ( \(X\) ) addressing code: In this mode, the contents of an index register are added to the contents of a specified working register or working register pair, which holds the index value desired.

Indirect Address (IA) addressing mode: In this mode, the instruction specifies a pair of memory locations and this selected pair, in turn, contains the actual address of the instruction to be executed.

Indirect Register (IR) addressing mode: In this mode, the contents of the specified register or register pair is the address of the operand.

Instruction Pointer: A 16-bit register that acts as Program Counter for a threaded-code language, such as Forth, or can be used in the fast interrupt processing, mode for special interrupt handling.
interrupt: An asynchronous exception generated by a peripheral device that needs attention. The interrupt structure of the Super8 contains 27 different interrupt sources, 16 vectors, and 8 levels.
interrupt level: Interrupt levels provide the top level of priority assignment and can be changed by programming the Interrupt Priority register.

Interrupt Priority register (IPR): This register assigns 192 different combinations of priority when more than one interrupt level is pending.
interrupt source: An interrupt source is anything that generates an interrupt, internal or external to the Super8.
interrupt vector: The vector number is used to generate the address of a particular interrupt servicing routine.
local loopback wode: In this mode, the data output from the transmit section of the UART is also routed back to the receive section.
pipelining: Instruction pipelining is a computer design technique in which the instruction fetch and execution cycles are overlapped. Thus, during the execution of the current instruction, the opcode of the next instruction is fetched, resulting in high throughput.

Program Counter (PC): The 16-bit Program Counter controls the sequence of instructions in the currently executing program and is not an addressable register.
progra memory: A memory address space that can hold code or data; program memory can be internal or external to the Super8.
read access: The type of memory access used by the CPU for fetching data operands and instructions.

Register ( \(R\) ) addressing mode: In this mode, the operand value is the contents of the specified register or register pair.
register file: One of the three types of address spaces supported by the Super8 CPU. Register file address space is an internal register file composed of 3258 -bit wide registers that are logically divided into 32 working register groups of eight registers each.

Register Pointer (RP): The two register pointers are system registers that contain the base address of the two active working register groups of the register file.

Relative Address (RA) addressing rode: In this mode, the displacement in the instruction is added to the contents of the Program Counter to obtain the effective address.
reset: A CPU operating state or exception that results when a reset request is signaled on the RESET line. A reset initializes the Program Status registers.

Slow Memory timing: An optional feature of the Super8 in which normal external memory timing is slowed by a factor of two.

Stack Pointer (SP): A 16-bit register pair indicating the top (lowest address) of the processor stack and used by the Call instruction and interrupts to hold the return address.
system registers: System registers govern the operation of the CPU and may be accessed using any of the instructions that reference the register file using the Direct addressing mode.

\section*{Universal Asynchronous Receiver/Transmitter} (UART): A full duplex asynchronous channel that transmits and receives independently with 5 to 8 bits per character, options for even or odd parity, and an optional wake-up feature.
wake-up feature: A feature of the UART wherein pattern match logic detects, a pre-specified data pattern at the receiver; the pattern can include both the received character and a special wake-up bit.
write access: The type of memory access used by the CPU for storing data operands.


June 1987

\title{
Z8 \({ }^{\text {® }}\) Z8611 MCU \\ Military Electrical Specification
}

Z8603 Prototyping Device with 2K EPROM Interface

\section*{Features}
- Complete microcomputer, 2 K (8601) or 4 K (8611) bytes of ROM, 128 bytes of RAM, 32 I/O lines, and up to 62 K ( 8601 ) or 60 K ( 8611 ) bytes addressable external space each for program and data memory.
a 144-byte register file, including 124 generalpurpose registers, four I/O port registers, and 16 status and control registers.
■ Average instruction execution time of \(1.5 \mu \mathrm{~s}\), maximum of \(1 \mu \mathrm{~s}\).
- Vectored, priority interrupts for I/O, counter/timers, and UART.
(a Full-duplex UART and two programmable 8 -bit counter/timers, each with a 6 -bit programmable prescaler.
\(\square\) Register Pointer so that short, fast instructions can access any of nine working register groups in \(1 \mu \mathrm{~s}\).
- On-chip oscillator which accepts crystal or external clock drive.
- Single +5 V power supply-all pins TTL compatible.
- 12.5 MHz .

\section*{General Description}

The Z 8 microcomputer introduces a new level of sophistication to single-chip architecture. Compared to earlier single-chip microcomputers, the Z8 offers faster execution; more efficient use of memory; more sophisticated interrupt, input/output and bit-manipulation capabilities; and easier system expansion.

Under program control, the Z 8 can be tailored to the needs of its user. It can be configured as a


Figuro 1. Pin Functions
stand-alone microcomputer with 4 K bytes of internal ROM, a traditional microprocessor that manages up to 124 K bytes of external memory, or a parallel-processing element in a system with other processors and peripheral controllers linked by the Z-BUS® bus. In all configurations, a large number of pins remain available for I/O.


Figuro 2a. 40-pin Dual-In-Lino Paclago (DIP), Pin Assignments

Pin
Description
\(\overline{\mathbf{A S}}\). Address Strobe (output, active Low). Address Strobe is pulsed once at the beginning of each machine cycle. Addresses output via Port 1 for all external program or data memory transfers are valid at the trailing edge of \(\overline{\mathrm{AS}}\). Under program control, \(\overline{\mathrm{AS}}\) can be placed in the high-impedance state along with Ports 0 and 1, Data Strobe and Read/Write. \(\overline{\mathrm{DS}}\). Data Strobe (output, active Low). Data Strobe is activated once for each external memory transfer.
\(\mathrm{PO}_{0}-\mathrm{PO}_{7}, \mathrm{Pl}_{0}-\mathrm{Pl}_{7}, \mathrm{P}_{0}-\mathrm{P}_{7}, \mathrm{P}_{0}-\mathrm{P3}_{7}\). I/O Port Lines (input/outputs, TTL-compatible). These 32 lines are divided into four 8 -bit I/O ports that can be configured under program control for I/O or external memory interface.
 tializes the Z8. When RESET is deactivated,
program execution begins from internal program location \(000 \mathrm{C}_{\mathrm{H}}\).
ROMless. (input, active LOW). This pin is only available on the 44 pin versions of the Z86ll. When connected to GND disables the internal ROM and forces the part to function as a Z8681 ROMless Z8. When left unconnected or pulled high to \(\mathrm{V}_{\mathrm{CC}}\) the part will function normally as a Z8611.
R/产. Read/Write (output). R/W is Low when the \(\mathrm{Z8}\) is writing to external program or data memory.
XTALL, XTAL2. Crystal 1, Crystal 2 (time-base input and output). These pins connect a parallel resonant 12.5 MHz crystal or an external singlephase 12.5 MHz clock to the on-chip clock oscillator and buffer.

Z8 architecture is characterized by a flexible I/O scheme, an efficient register and address space structure and a number of ancillary features that are helpful in many applications.

Microcomputer applications demand powerful I/O capabilities. The Z8 fulfills this with 32 pins dedicated to input and output. These lines are grouped into four ports of eight lines each and are configurable under software control to provide timing, status signals, serial or parallel I/O with or without handshake, and an address/ data bus for interfacing external memory.

Because the multiplexed address/data bus is merged with the I/O-oriented ports, the \(\mathrm{Z8}\) can assume many different memory and I/O configurations. These configurations range from a self-contained microcomputer to a microprocessor that can address 124 K (Z8601) or 120 K (Z8611) bytes of external memory.

Three basic address spaces are available to support this wide range of configurations: program memory (internal and external), data memory (external) and the register file (internal). The 144-byte random-access register file is composed of 124 general-purpose registers, four I/O port registers, and 16 control and status registers.
To unburden the program from coping with real-time problems such as serial dáta communication and counting/timing, an asynchronous receiver/transmitter (UART) and two counter/timers with a large number of userselectable modes are offered on-chip. Hardware support for the UART is minimized because one of the on-chip timers supplies the bit rate.


Figuro 3. Functional Bloch Diagram

Address Spaces

Program Memory. The 16 -bit program counter addresses 64 K bytes of program memory space. Program memory can be located in two areas: one internal and the other external (Figure 4). The first 4096 (Z8611) bytes consist of on-chip mask-programmed ROM. At addresses 4096 (Z8611) and greater, the \(Z 8\) executes external program memory fetches.
The first 12 bytes of program memory are reserved for the interrupt vectors. These locations contain six 16 -bit vectors that correspond to the six available interrupts.
Data Memory. The \(\mathrm{Z8}\) can address 60K (Z8611) bytes of external data memory beginning at location 4096 (Z8611) (Figure 5). External data memory may be included with or separated
from the external program memory space. \(\overline{\mathrm{DM}}\), an optional I/O function that can be programmed to appear on pin \(\mathrm{P3}_{4}\), is used to distinguish between data and program memory space.
Register File. The 144 -byte register file includes four I/O port registers (R0-R3), 124 general-purpose registers (R4-R127) and 16 control and status registers (R240-R255). These registers are assigned the address locations shown in Figure 6.
Z8 instructions can access registers directly or indirectly with an 8 -bit address field. The \(Z 8\) also allows short 4-bit register addressing using the Register Pointer (one of the control registers). In the 4 -bit mode, the register file is


Figure 4. Program Momory Map


Figure 5. Data Memory Map


Figure 6. Tho Register Filo


Figure 7. The Register Pointer
divided into nine working-register groups, each occupying 16 continguous locations (Figure 6). The Register Pointer addresses the starting location of the active working-register group (Figure 7).
Stacks. Either the internal register file or the external data memory can be used for the stack.
Serial Input/ Output

Port 3 lines \(\mathrm{P}_{0}\) and \(\mathrm{P}_{7}\) can be programmed as serial I/O lines for full-duplex serial asynchronous receiver/transmitter operation. The bit rate is controlled by Counter/Timer 0, at 12 MHz .

The \(\mathrm{Z8}\) automatically adds a start bit and two stop bits to transmitted data (Figure 8). Odd parity is also available as an option. Eight data bits are always transmitted, regardless of parity

A 16-bit Stack Pointer (R254 and R255) is used for the external stack, which can reside anywhere in data memory between locations 2048 ( 8601 ) or 4096 (8611) and 65535. An 8-bit Stack Pointer (R255) is used for the internal stack that resides within the 124 general-purpose registers (R4-R127).
selection. If parity is enabled, the eighth bit is the odd parity bit. An interrupt request \(\left(\mathrm{IRQ}_{4}\right)\) is generated on all transmitted characters.

Received data must have a start bit, eight data bits and at least one stop bit. If parity is on, bit 7 of the received data is replaced by a parity error flag. Received characters generate the \(\mathrm{IRQ}_{3}\) interrupt request.


Figure 8. Sorial Data Formats

\section*{Counter/ Timers}

The Z contains two 8 -bit programmable counter/timers ( \(\mathrm{T}_{0}\) and \(\mathrm{T}_{1}\) ), each driven by its own 6-bit programmable prescaler. The \(\mathrm{T}_{1}\) prescaler can be driven by internal or external clock sources; however, the \(T_{0}\) prescaler is driven by the internal clock only.

The 6 -bit prescalers can divide the input frequency of the clock source by any number from 1 to 64. Each prescaler drives its counter, which decrements the value ( 1 to 256 ) that has been loaded into the counter. When the counter reaches the end of count, a timer interrupt request-IRQ \({ }_{4}\left(\mathrm{t}_{0}\right)\) or \(\mathrm{IRQ}_{5}\left(\mathrm{~T}_{1}\right)\)-is generated.

The counters can be started, stopped, restarted to continue, or restarted from the initial value. The counters can also be programmed to stop upon reaching zero (single-
pass mode) or to automatically reload the initial value and continue counting (modulo-n continuous mode). The counters, but not the prescalers, can be read any time without disturbing their value or count mode.

The clock source for \(\mathrm{T}_{1}\) is user-definable and can be the internal microprocessor clock divided by four, or an external signal input via Port 3. The Timer Mode register configures the external timer input as an external clock, a trigger input that can be retriggerable or nonretriggerable, or as a gate input for the internal clock. The counter/timers can be programmably cascaded by connecting the \(\mathrm{T}_{0}\) output to the input of \(\mathrm{T}_{1}\). Port 3 line \(\mathrm{P}_{6}\) also serves as a timer output ( \(T_{\text {OUT }}\) ) through which \(T_{0}, T_{1}\) or the internal clock can be output.

I/O Ports

The Z 8 has 32 lines dedicated to input and output. These lines are grouped into four ports of eight lines each and are configurable as input, output or address/data. Under software control, the ports can be programmed to provide address
outputs, timing, status signals, serial I/O, and parallel I/O with or without handshake. All ports have active pull-ups and pull-downs compatible with TTL loads.

Port 1 can be programmed as a byte I/O port or as an address/data port for interfacing external memory. When used as an I/O port, Port 1 may be placed under handshake control. In this configuration, Port 3 lines \(\mathrm{P}_{3}\) and \(\mathrm{P}_{4}\) are used as the handshake controls RDY 1 and \(\overline{\mathrm{DAV}}_{1}\) (Ready and Data Available).

Memory locations greater than 2048 (Z8601) or 4096 (Z8611) are referenced through Port 1. To interface external memory, Port 1 must be programmed for the multiplexed Address/Data mode. If more than 256 external locations are required, Port 0 must output the additional lines.

Port 1 can be placed in the high-impedance state along with Port 0, \(\overline{\mathrm{AS}}, \overline{\mathrm{DS}}\) and \(\mathrm{R} / \overline{\mathrm{W}}\),
allowing the Z 8 to share common rescurces in multiprocessor and DMA applications. Data transfers can be controlled by assigning \(\mathrm{P}_{3}\) as a Bus Acknowledge input and \(\mathrm{P}_{4}\) as a Bus Request output.


Figure 9a. Port 1

Port 0 can be programmed as a nibble I/O port, or as an address port for interfacing external memory. When used as an I/O port, Port 0 may be placed under handshake control. In this configuration, Port 3 lines \(\mathrm{P}_{2}\) and \(\mathrm{P}_{5}\) are used as the handshake controls \(\frac{2}{\mathrm{DAV}}{ }_{0}\) and \(R D Y_{0}\). Handshake signal assignment is dictated by the I/O direction of the upper nibble \(\mathrm{PO}_{4}-\mathrm{PO}_{7}\).

For external memory references, Port 0 can provide address bits \(\mathrm{A}_{8}-\mathrm{A}_{11}\) (lower nibble) or \(\mathrm{A}_{8}-\mathrm{A}_{15}\) (lower and upper nibble) depending on the required address space. If the address range requires 12 bits or less, the upper nibble of Port 0 can be programmed independently as I/O while
the lower nibble is used for addressing. When Port 0 nibbles are defined as address bits, they can be set to the highimpedance state along with Port l and the control signals \(\overline{\mathrm{AS}}, \overline{\mathrm{DS}}\) and \(\mathrm{R} / \overline{\mathrm{W}}\).


Figure 9b. Port 0

Port 2 bits can be programmed independently as input or output. The port is always available for I/O operations. In addition, Port 2 can be configured to provide open-drain outputs.

Like Ports 0 and 1, Port 2 may also be placed under handshake control. In this configuration, Port 3 lines \(\mathrm{P}_{1}\) and \(\mathrm{P}_{6}\) are used as the handshake controls lines \(\overline{\mathrm{DAV}}_{2}\) and \(\mathrm{RDY}_{2}\). The handshake signal assignment for Port 3 lines \(P 3_{1}\) and \(P 3_{6}\) is dictated by the direction (input or output) assigned to bit 7 of Port 2.


Figure 9c. Port 2

Port 3 lines can be configured as I/O or control lines. In either case, the direction of the eight lines is fixed as four input \(\left(\mathrm{P3}_{0}-\mathrm{P3}_{3}\right)\) and four output ( \(\mathrm{P}_{3}-\mathrm{P}_{7}\) ). For serial I/O, lines \(\mathrm{P} 3_{0}\) and \(P 3_{7}\) are programmed as serial in and serial out respectively.

Port 3 can also provide the following control functions: handshake for Ports 0,1 and 2 ( \(\overline{\mathrm{DAV}}\) and RDY); four external interrupt request signals ( \(\mathrm{IRQ}_{0}-\mathrm{IRQ}_{3}\) ); timer input and output signals ( \(\mathrm{T}_{\text {IN }}\) and \(\mathrm{T}_{\text {OUT }}\) ) and Data Memory Select (DM).


Figure 9d. Port 3
\begin{tabular}{|c|c|c|}
\hline Interrupts & \begin{tabular}{l}
The Z8 allows six different interrupts from eight sources: the four Port 3 lines \(\mathrm{P}_{0}-\mathrm{P3}_{3}\), Serial In, Serial Out, and the two counter/timers These interrupts are both maskable and prioritized. The Interrupt Mask register globally or individually enables or disables the six interrupt requests. When more than one interrupt is pending, priorities are resolved by a programmable priority encoder that is controlled by the Interrupt Priority register. \\
All \(\mathrm{Z8}\) interrupts are vectored. When an interrupt request is granted, an interrupt machine
\end{tabular} & \begin{tabular}{l}
cycle is entered. This disables all subsequent interrupts, saves the Program Counter and status flags, and branches to the program memory vector location reserved for that interrupt. This memory location and the next byte contain the 16-bit address of the interrupt service routine for that particular interrupt request. \\
Polled interrupt systems are also supported. To accommodate a polled structure, any or all of the interrupt inputs can be masked and the Interrupt Request register polled to determine which of the interrupt requests needs service.
\end{tabular} \\
\hline Clock & \begin{tabular}{l}
The on-chip oscillator has a high-gain, parallel-resonant amplifier for connection to a crystal or to any suitable external clock source (XTAL1 \(=\) Input, XTAL2 \(=\) Output). \\
The crystal source is connected across XTAL1 and XTAL2, using the recommended capacitors
\end{tabular} & \begin{tabular}{l}
( \(\mathrm{C}_{1} \leq 15 \mathrm{pF}\) ) from each pin to ground. The specifications for the crystal are as follows: \\
- AT cut, parallel resonant \\
■ Fundamental type, 12.5 MHz maximum \\
- Series resistance, \(\mathrm{R}_{\mathrm{s}} \leq 100 \Omega\)
\end{tabular} \\
\hline
\end{tabular}

Instruction Set Notation

Addressing Modes. The following notation is used to describe the addressing modes and instruction operations as shown in the instruction summary.

IRR Indirect register pair or indirect working-register pair address
Irr Indirect working-register pair only
X Indexed address
DA Direct address
RA Relative address
IM Immediate
R Register or working-register address
r. Working-register address only

IR Indirect-register or indirect working-register address
Ir Indirect working-register address only
RR Register pair or working register pair address
Symbols. The following symbols are used in describing the instruction set.
dst Destination location or contents
src Source location or contents
cc Condition code (see list)
@ Indirect address prefix
SP Stack pointer (control registers 254-255)
PC Program counter
FLAGS Flag register (control register 252)
RP Register pointer (control register 253)
IMR Interrupt mask register (control register 251)

Assignment of a value is indicated by the symbol "-". For example,
\[
\text { dst }- \text { dst }+\mathrm{src}
\]
indicates that the source data is added to the destination data and the result is stored in the destination location. The notation "addr \((n)\) " is used to refer to bit " \(n\) " of a given location. For example, dst (7)
refers to bit 7 of the destination operand.
Flags. Control Register R252 contains the following six flags:

C Carry flag
Z Zero flag
S Sign flag
V Overflow flag
D Decimal-adjust flag
H Half-carry flag
Affected flags are indicated by:
0 Cleared to zero
1 Set to one
* Set or cleared according to operation
- Unaffected
x Undefined
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[t]{21}{*}{Condition Codes} & Valuo & Mnomonic & Moaning & Flags Sot \\
\hline & 1000 & & Always true & - \\
\hline & 0111 & C & Carry & \(C=1\) \\
\hline & 1111 & NC & No carry & \(\mathrm{C}=0\) \\
\hline & 0110 & 2 & Zero & \(\mathrm{Z}=1\) \\
\hline & 1110 & NZ & Not zero & \(\mathrm{Z}=0\) \\
\hline & 1101 & PL & Plus & \(\mathrm{S}=0\) \\
\hline & 0101 & MI & Minus & \(\mathrm{S}=1\) \\
\hline & 0100 & OV & Overflow & \(\mathrm{V}=1\) \\
\hline & 1100 & NOV & No overflow & \(\mathrm{V}=0\) \\
\hline & 0110 & EQ & Equal & \(\mathrm{Z}=1\) \\
\hline & 1110 & NE & Not equal & \(\mathrm{Z}=0\) \\
\hline & 1001 & GE & Greater than or equal & \((\mathrm{S} \mathrm{XOR} \mathrm{V})=0\) \\
\hline & 0001 & LT & Less than & \((\mathrm{S} \mathrm{XOR} \mathrm{V})=1\) \\
\hline & 1010 & GT & Greater than & \([\mathrm{ZOR}(\mathrm{S} \mathrm{XOR} \mathrm{V})]=0\) \\
\hline & 0010 & LE & Less than or equal & \([Z O R(S X O R V)]=1\) \\
\hline & 1111 & UGE & Unsigned greater than or equal & \(\mathrm{C}=0\) \\
\hline & 0111 & ULT & Unsigned less than & \(\mathrm{C}=1\) \\
\hline & 1011 & UGT & Unsigned greater than & \((C=0\) AND \(Z=0)=1\) \\
\hline & 0011 & ULE & Unsigned less than or equal & \((\mathrm{CORZ})=1\) \\
\hline & 0000 & & Never true & -.. \\
\hline
\end{tabular}

Instruction
Formats
\begin{tabular}{|c|c|c|}
\hline \multicolumn{2}{|c|}{OPC} & CCF, DI, El, IRET, NOP, \\
\hline dst & OPC & INC \({ }^{\text {r }}\) \\
\hline
\end{tabular}

One-Byte Instructions


Figure 12. Instruction Formats

Instruction Summary
\begin{tabular}{|c|c|c|c|}
\hline \multirow[t]{2}{*}{Instruction and Oporation} & Addr Mode & \multirow[t]{2}{*}{Opcode Byto (Hox)} & \multirow[t]{2}{*}{\[
\frac{\text { Flagn Affoctod }}{\text { CZSVD H }}
\]} \\
\hline & det erc & & \\
\hline \begin{tabular}{l}
ADC dst,src \\
dst - dst + src + C
\end{tabular} & (Note 1) & \(1 \square\) & * * * 0 \\
\hline \[
\begin{aligned}
& \text { ADD dst,src } \\
& \text { dst }-\mathrm{dst}+\mathrm{src}
\end{aligned}
\] & (Note 1) & \(0 \square\) & * * 0 * \\
\hline AND dst,src dst - dst AND src & (Note 1) & \(5 \square\) & -** 0 -- \\
\hline \begin{tabular}{l}
CALL dst SP-SP-2 \\
@ \(S P\) - PC; PC - ds
\end{tabular} & \[
\begin{aligned}
& \text { DA } \\
& \text { IRR }
\end{aligned}
\] & \[
\begin{aligned}
& \text { D6 } \\
& \text { D4 }
\end{aligned}
\] & - - - - \\
\hline \[
\begin{aligned}
& \text { CCF } \\
& \mathrm{C}-\mathrm{NOT} \mathrm{C}
\end{aligned}
\] & & EF & * - - - \\
\hline \[
\begin{aligned}
& \text { CLR dst } \\
& \mathrm{dst}-0
\end{aligned}
\] & \[
\begin{gathered}
\mathrm{R} \\
\mathrm{IR}
\end{gathered}
\] & \[
\begin{aligned}
& \mathrm{BO} \\
& \mathrm{BI}
\end{aligned}
\] & ------ \\
\hline COM dst dst - NOT dst & \[
\begin{gathered}
\hline \mathrm{R} \\
\mathrm{IR}
\end{gathered}
\] & \[
\begin{aligned}
& 60 \\
& 61
\end{aligned}
\] & -**0-- \\
\hline \[
\begin{aligned}
& \text { CP dst,src } \\
& \text { dst - src }
\end{aligned}
\] & (Note 1) & A口 & * * * * - \\
\hline \[
\begin{aligned}
& \mathrm{DA} \mathrm{dst} \\
& \mathrm{dst}-\mathrm{DA} \mathrm{dst}
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{R} \\
& \mathrm{IR}
\end{aligned}
\] & \[
\begin{aligned}
& 40 \\
& 41
\end{aligned}
\] & * X - \\
\hline \[
\begin{aligned}
& \text { DEC dst } \\
& \text { dst }-d s t-1
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{R} \\
& \mathrm{IR}
\end{aligned}
\] & \[
\begin{aligned}
& \infty \\
& 01 \\
& 01
\end{aligned}
\] & - * * * - - \\
\hline DECW dst dst - dst - 1 & \[
\underset{\mathrm{IR}}{\mathrm{RR}}
\] & \[
\begin{aligned}
& 80 \\
& 81
\end{aligned}
\] & - *** \\
\hline \[
\begin{aligned}
& \mathrm{DI} \\
& \operatorname{IMR}(7)-0
\end{aligned}
\] & & 8 F & --- \\
\hline \[
\begin{aligned}
& \text { DJNZ } \mathrm{r}, \mathrm{dst} \\
& \mathrm{r}-\mathrm{r}-1 \\
& \text { if } \mathrm{r} \neq 0 \\
& \mathrm{PC}-\mathrm{PC}+\mathrm{dst} \\
& \text { Range: }+127,-128
\end{aligned}
\] & RA & \[
\stackrel{r A}{r=0-F}
\] & - - \\
\hline \[
\begin{aligned}
& \text { EI } \\
& \operatorname{IMR}(7)-1
\end{aligned}
\] & & \(9 F\) & ----- \\
\hline \[
\begin{aligned}
& \text { INC dst } \\
& \text { dst }-\mathrm{dst}+1
\end{aligned}
\] & \[
\begin{gathered}
\mathrm{r} \\
\mathrm{R} \\
\mathrm{IR} \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{rE} \\
\mathrm{r}=0-\mathrm{F} \\
20 \\
21
\end{gathered}
\] & - * * \\
\hline \begin{tabular}{l}
INCW dst \\
dst - dst +1
\end{tabular} & \[
\begin{aligned}
& \mathrm{RR} \\
& \mathrm{IR}
\end{aligned}
\] & \[
\begin{aligned}
& A 0 \\
& A 1
\end{aligned}
\] & - * \\
\hline \[
\begin{aligned}
& \text { IRET } \\
& \text { FLAGS - @ SP; SP } \\
& \text { PC - @ SP; SP -SP } \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& -\mathrm{SP}+\mathrm{l} \\
& \mathrm{P}+2 ; \mathrm{IMR}(7)
\end{aligned}
\] & \[
\begin{array}{r}
B F \\
-1
\end{array}
\] & * * \\
\hline IP cc,dst if cc is true PC - dst & \[
\begin{aligned}
& \text { DA } \\
& \text { IRR }
\end{aligned}
\] & \[
\begin{gathered}
c D \\
c=0-F \\
30
\end{gathered}
\] & - \\
\hline /R cc,dst if cc is true, PC - PC + dst Range: + 127, -128 & RA & \[
\begin{gathered}
c B \\
c=0-F
\end{gathered}
\] & ------ \\
\hline \[
\begin{aligned}
& \text { LD dst, src } \\
& \text { dst - src }
\end{aligned}
\] & \[
\begin{array}{cc}
\mathrm{r} & \mathrm{Im} \\
\mathrm{r} & \mathrm{R} \\
\mathrm{R} & \mathrm{r} \\
& \mathrm{r} \\
\mathrm{r} & \mathrm{X} \\
\mathrm{X} & \mathrm{r} \\
\mathrm{r} & \mathrm{Ir} \\
\mathrm{Ir} & \mathrm{r} \\
\mathrm{R} & \mathrm{R} \\
\mathrm{R} & \mathrm{IR} \\
\mathrm{R} & \mathrm{Im} \\
\mathrm{IR} & \mathrm{Im} \\
\mathrm{IR} & \mathrm{R}
\end{array}
\] & \[
\begin{gathered}
\mathrm{rC} \\
\mathrm{r} 8 \\
\mathrm{r} 9 \\
\mathrm{r}=0-\mathrm{F} \\
\mathrm{C7} \\
\mathrm{D} 7 \\
\mathrm{E} 3 \\
\mathrm{~F} 3 \\
\mathrm{E4} \\
\mathrm{ES} \\
\mathrm{E} 6 \\
\mathrm{E7} \\
\mathrm{~F} 5 \\
\hline
\end{gathered}
\] & - - - - \\
\hline \[
\begin{aligned}
& \text { LDC dst,src } \\
& \text { dst }-\mathrm{src}
\end{aligned}
\] & \[
\begin{array}{cc}
\hline \mathrm{r} & \mathrm{Irr} \\
\mathrm{Irr} & \mathrm{r}
\end{array}
\] & \[
\begin{aligned}
& \mathrm{C} 2 \\
& \mathrm{D} 2
\end{aligned}
\] & ------ \\
\hline \[
\begin{aligned}
& \text { LDCI dst, src } \\
& \text { dst }-\mathrm{src} \\
& \mathrm{r}-\mathrm{r}+1 ; \mathrm{rr}-\mathrm{rr}+1
\end{aligned}
\] & \[
\begin{array}{ll} 
& \mathrm{Ir} \\
\mathrm{Irr} & \mathrm{Irr} \\
1 & \mathrm{Ir}
\end{array}
\] & \[
\begin{aligned}
& \text { C3 } \\
& \text { D3 }
\end{aligned}
\] & ------ \\
\hline
\end{tabular}


\section*{Noto 1}

These instructions have an identical set of addressing modes, which are encoded for brevity. The first opcode nibble is found in the instruction set table above. The second nibble is expressed symbolically by a \(\square\) in this table, and its value is found in the following table to the right of the applicable addressing mode pair.
For example, to determine the opcode of a ADC instruction use the addressing modes \(r\) (destination) and Ir (source). The result is 13 .
\begin{tabular}{|c|c|c|}
\hline \multicolumn{2}{|l|}{Addr Modo} & \multirow[t]{2}{*}{Lowor Opcodo Nibble} \\
\hline dxt & src & \\
\hline r & r & 2 \\
\hline \(r\) & Ir & 3 \\
\hline R & R & (4) \\
\hline R & IR & 5 \\
\hline R & IM & 6 \\
\hline IR & IM & 7 \\
\hline
\end{tabular}

R240 SIO
Sorial I/O Registor
( \(\mathrm{FO}_{\mathrm{H}}\); Read/Write)

- SERIAL DATA \(\left(D_{0}=\right.\) LSB \()\)

R241 TMR Timer Mode Register
( \(\mathrm{Fl}_{\mathrm{H}}\); Read/Write)


R242 T1
Counter Timer 1 Registor
(F2 H ; Read/Write)
 T. INITIAL VALUE (WHEN WRITTEN)
(RANGE \(1-256\) DECIMAL O1-00 HEX) T, CURRENT VALUE (WHEN READ)

R243 PREl
Prescalor 1 Register
( \(\mathrm{F}_{\mathrm{H}}\); Write Only)

\section*{}


R244 T0

\section*{Countor/Timor 0 Registor}
( \(\mathrm{F}_{4}\); Read/Write)

To INITIAL VALUE (WHEN WRITTEN) (RANGE: 1.256 DECIMAL O1-00 HEX
To CURRENT VALUE (WHEN READ)

\section*{R245 PREO}

Prescalor 0 Register
( \(\mathrm{F5}_{\mathrm{H}}\); Write Only)



R246 P2M
Port 2 Modo Registor
( \(\mathrm{F6}_{\mathrm{H}}\); Write Only)
\begin{tabular}{ll}
\(D_{7}\left|D_{6}\right| D_{5} \mid D_{4}\) & \(D_{3}\) \\
\hline
\end{tabular}\(D_{2}\left|D_{1}\right| D_{0}\)
P2 \(2_{0}-P 2_{7}\) IIO DEFINITION O DEFINES BIT AS OUTPUT
1 DEFINES BIT AS INPUT

R247 P3M
Port 3 Modo Register
( \(\mathrm{F}_{\mathrm{H}}\); Write Only)



R248 P01M
Port 0 and 1 Modo Registor
\({ }^{( } \mathrm{F}_{\mathrm{H}}\); Write Only)


R249 IPR
Interrupt Priority Register
( \(\mathrm{F9}_{\mathrm{H}}\); Write Only)


R250 IRQ
Interrupt Request Register
( \(\mathrm{FA}_{\mathrm{H}}\); Read/Write)


\section*{R251 IMR}

Interrupt Mask Register
( \(\mathrm{FB}_{\mathrm{H}}\); Read/Write)
\begin{tabular}{ll}
\(D_{1}\left[D_{6}\right.\) & \(D_{3}\) \\
\hline
\end{tabular}


R252 FLAGS
Flag Register
( \(\mathrm{FC}_{\mathrm{H}}\); Read/Write)



R253 RP
Registor Pointor
( \(\mathrm{FD}_{\mathrm{H}}\); Read/Write)


R254 SPH
Stack Pointer
( \(\mathrm{FE}_{\mathrm{H}}\); Read/Write)



R255 SPL
Stack Pointor
( \(\mathrm{FF}_{\mathrm{H}}\); Read/Write)
\(D_{1} D_{6}\left|D_{3}\right| D_{4}\left|D_{3}\right| D_{2}\left|D_{1}\right| D_{0}\)

Map


\footnotetext{
*2-byte instruction; fetch cycle appears as a 3-byte instruction
}
\begin{tabular}{|c|c|c|}
\hline Absolute Maximum & \begin{tabular}{l}
Voltages on all pins \\
with respect to GND . . . . . . . . . . -0.3 V to +7.0 V
\end{tabular} & Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. \\
\hline \multirow[t]{2}{*}{Ratings} & \begin{tabular}{l}
Operating Ambient \\
Temperature \\
See Ordering Informatio
\end{tabular} & condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute \\
\hline & Storage Temperature . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) & maximum rating conditions for extended periods may at device reliability. \\
\hline
\end{tabular}

\section*{Standard \\ Test}

\section*{Conditions}

The DC characteristics listed below apply for the following standard test conditions, unless: otherwise noted. All voltages are referenced to GND. Positive current flows into the reference pin.
Standard conditions are:
\(\square+4.75 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq+5.25 \mathrm{~V}\)
\(\square\) GND \(=0 \mathrm{~V}\)
\(\square 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}\)


Figure 14. Test Load 1
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[t]{13}{*}{DC Characteristics} & Symb & O Parametor & Min & Max & Unit & Condition \\
\hline & \(\mathrm{V}_{\mathrm{CH}}\) & Clock Input High Voltage & 3.8 & \(\mathrm{V}_{\mathrm{CC}}\) & V & Driven by External Clock Generator \\
\hline & \(\mathrm{v}_{\text {cL }}\) & Clock Input Low Voltage & -0.3 & 0.8 & v & Driven by External Clock Generator \\
\hline & \(\mathrm{V}_{\text {IH }}\) & Input High Voltage & 2.0 & \(\mathrm{v}_{\mathrm{CC}}\) & v & \\
\hline & \(\mathrm{V}_{\text {IL }}\) & Input Low Voltage & -0.3 & 0.8 & V & \\
\hline & \(\mathrm{V}_{\text {RH }}\) & Reset Input High Voltage & 3.8 & \(\mathrm{V}_{\mathrm{CC}}\) & V & \\
\hline & \(\mathrm{V}_{\text {RL }}\) & Reset Input Low Voltage & -0.3 & 0.8 & V & \\
\hline & \(\mathrm{V}_{\mathrm{OH}}\) & Output High Voltage & 2.4 & . & V & \(\mathrm{IOH}=-250 \mu \mathrm{~A}\) \\
\hline & \(\mathrm{v}_{\text {OL }}\) & Output Low Voltage & & 0.4 & v & \(\mathrm{ILL}=+2.0 \mathrm{~mA}\) \\
\hline & IIL & Input Leakage & -10 & 10 & \(\mu \mathrm{A}\) & \(0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq+5.25 \mathrm{~V}\) \\
\hline & IoL & Output Leakage & -10 & 10 & \(\mu \mathrm{A}\) & \(0 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq+5.25 \mathrm{~V}\) \\
\hline & IIR & Reset Input Current & & -50 & \(\mu \mathrm{A}\) & \(\mathrm{V}_{\mathrm{CC}}=+5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{RL}}=0 \mathrm{~V}\) \\
\hline & \(\mathrm{I}_{\mathrm{CC}}\) & \(\mathrm{V}_{\text {CC }}\) Supply Current & & 150 & mA & \\
\hline
\end{tabular}

\section*{AC Characteristics}

\section*{External I/O or Memory Read and Write Timing}


Figuro 15. External I/O or Momory Road/Writo
\begin{tabular}{|c|c|c|c|c|c|}
\hline No. & SYmbol & Parameter & Min & Max & Notos* \({ }^{\circ}\) \\
\hline 1 & TdA(AS) & Address Valid to \(\overline{\mathrm{AS}} \uparrow\) Delay & 35 & & 2,3 \\
\hline 2 & TdAS(A) & \(\overline{\text { AS }} \uparrow\) to Address Float Delay & 45 & & 2,3 \\
\hline 3 & TdAS(DR) & \(\overline{\mathrm{AS}} \uparrow\) to Read Data Required Valid & & 220 & 1,2,3 \\
\hline 4 & TwAS & \(\overline{\text { AS }}\) Low Width & 55 & & 1,2,3 \\
\hline 5 & TdAz(DS) & Address Float to \(\overline{\text { DS } ~} \downarrow\) & 0 & & \\
\hline \multicolumn{2}{|l|}{6-TwDSR} & \(\overline{\text { DS }}\) (Read) Low Width & 185 & & 1,2,3 \\
\hline 7 & TwDSW & \(\overline{\text { DS }}\) (Write) Low Width & 110 & & 1,2,3 \\
\hline 8 & TdDSR(DR) & \(\overline{\mathrm{DS}} \downarrow\) to Read Data Required Valid & & 130 & 1,2,3 \\
\hline 9 & ThDR(DS) & Read Data to \(\overline{\mathrm{DS}} \uparrow\) Hold Time & 0 & & \\
\hline 10 & TdDS(A) & \(\overline{\mathrm{DS}} \uparrow\) to Address Active Delay & 45 & & 2,3 \\
\hline 11 & TdDS(AS) & \(\overline{\mathrm{DS}} \uparrow\) to \(\overline{\mathrm{AS}} \downarrow\) Delay & 55 & & 2.3 \\
\hline \multicolumn{2}{|l|}{12-TdR/W(AS)} & \(\mathrm{R} / \overline{\mathrm{W}}\) Valid to \(\overline{\mathrm{AS}} \uparrow\) Delay & 30 & & 2,3 \\
\hline 13 & TdDS(R/w) & \(\overline{\mathrm{DS}} \uparrow\) to R/W Not Valid & 35 & & 2,3 \\
\hline 14 & TdDW(DSW) & Write Data Valid to \(\overline{\mathrm{DS}}\) (Write) \(\downarrow\) Delay & 35 & & 2,3 \\
\hline 15 & TdDS(DW) & \(\overline{\mathrm{DS}} \uparrow\) to Write Data Not Valid Delay & 45 & & 2,3 \\
\hline 16 & TdA(DR) & Address Valid to Read Data Required Valid & & 255 & 1,2,3 \\
\hline 17 & TdAS(DS) & \(\overline{\text { AS }} \uparrow\) to \(\overline{\mathrm{DS}} \downarrow\) Delay & 55 & & 2,3 \\
\hline
\end{tabular}

\section*{NOTES:}
1. When using extended memory timing add 2 TpC .
2. Timing numbers given are for minimum TpC .
3. See clock cycle time dependent characteristics table.
\(\dagger\) Test Load 1.
"All timing references use 2.0 V for a logic " 1 " and 0.8 V for a logic " 0 ".
* All units in nanoseconds (ns).

AC Characteristics
Additional Timing Table


Figure 16. Additional Timing


Figure 17. Memory Port Timing
\begin{tabular}{lllccc}
\hline No. & Symbol & Parameter & Min & Max & Notes* \\
\hline 1 & TdA(DI) & Address Valid to Data Input Delay & & 320 & 1,2 \\
2 & ThDI(A) & Data In Hold time
\end{tabular}


Figuro 18a. Input Handshalo


Figure 18b. Output Handshalko


\footnotetext{
*Add 2 TpC when using extended memory timing.
}

\section*{MIL-STD-883 MILITARY PROCESSED PRODUCT}
- Mil-Std-883 establishes uniform methods and procedures for testing microelectronic devices to insure the electrical, mechanical, and environmental integrity and reliability that is required for military applications.
- Mil-Std-883 Class B is the industry standard product assurance level for military ground and aircraft application.
- The total reliability of a system depends upon tests that are designed to stress specific quality and reliability concerns that affect microelectronic products.
( The following tables detail the \(100 \%\) screening and electrical tests, sample electrical tests, and Qualification/ Quality Conformance testing required.

Zilog Military Product Flow


Table I

\section*{MIL-STD-883 Class B Screening Requirements Method 5004}
\begin{tabular}{|c|c|c|c|}
\hline Test & Mil-Std-883 Method & Test Condition & Requirement \\
\hline Internal Visual & 2010 & Condition B & 100\% \\
\hline Stabilization Bake & 1008 & Condition C & 100\% \\
\hline Temperature Cycle & 1010 & Condition C & 100\% \\
\hline Constant Acceleration (Centrifuge) & 2001 & Condition E or D(Note 1), Y \({ }_{1}\) Axis Only & 100\% \\
\hline Initial Electrical Tests & & Zilog Military Electrical Specification Static/DC \(T_{C}=+25^{\circ} \mathrm{C}\) & 100\% \\
\hline Burn-In & 1015 & Condition D(Note 2), 160 hours,
\[
T_{A}=+125^{\circ} \mathrm{C}
\] & 100\% \\
\hline Interim Electrical Tests & & Zilog Military Electrical Specification Static/DC \(T_{C}=+25^{\circ} \mathrm{C}\) & 100\% \\
\hline PDA Calculation & & PDA \(=5 \%\) & 100\% \\
\hline Final Electrical Tests & & Zilog Military Electrical Specification Static/DC \(T_{\mathrm{C}}=+125^{\circ} \mathrm{C},-55^{\circ} \mathrm{C}\) Functional, Switching/AC \(T_{C}=+25^{\circ} \mathrm{C}\) & 100\% \\
\hline Fine Leak Gross Leak & \[
\begin{aligned}
& 1014 \\
& 1014
\end{aligned}
\] & Condition \(\mathrm{A}_{2}\) Condition C & \[
\begin{aligned}
& \hline 100 \% \\
& 100 \%
\end{aligned}
\] \\
\hline \begin{tabular}{cc} 
Quality Conformance Inspection (QCI) \\
Group A & Each Inspection Lot \\
Group B & Every Week \\
Group C & Periodically (Note 3) \\
Group D & Periodically (Note 3)
\end{tabular} & \[
\begin{aligned}
& 5005 \\
& 5005 \\
& 5005 \\
& 5005
\end{aligned}
\] & \begin{tabular}{l}
(See Table II) \\
(See Table III) \\
(See Table IV) \\
(See Table V)
\end{tabular} & \begin{tabular}{l}
Sample \\
Sample \\
Sample \\
Sample
\end{tabular} \\
\hline External Visual & 2009 & & 100\% \\
\hline QA-Ship & & & 100\% \\
\hline
\end{tabular}

\section*{NOTES:}
1. Applies to larger packages which have an inner seal or cavity perimeter of two inches or more in total length or have a package mass of \(\geqslant 5\) grams.
2. In process of fully implementing of Condition D Burn-In Circuits. Contact factory for copy of specific burn-in circuit available.
3. Performed periodically as required by Mil-Std-883, paragraph 1.2.1 \(b(17)\).

Table II Group A
Sample Electrical Tests
MIL-STD-883 Method 5005
\begin{tabular}{|c|c|c|c|}
\hline Subgroup & Tests & Temperature ( \(\mathrm{T}_{\mathrm{c}}\) ) & \begin{tabular}{l}
LTPD \\
Max Accept \(=2\)
\end{tabular} \\
\hline Subgroup 1 & Static/DC & \(+25^{\circ} \mathrm{C}\) & 2 \\
\hline Subgroup 2 & Static/DC & \(+125^{\circ} \mathrm{C}\) & 3 \\
\hline Subgroup 3 & Static/DC & \(-55^{\circ} \mathrm{C}\) & 5 \\
\hline Subgroup 7 & Functional & \(+25^{\circ} \mathrm{C}\) & 2 \\
\hline Subgroup 8 & Functional & \(-55^{\circ} \mathrm{C}\) and \(+125^{\circ} \mathrm{C}\) & 5 \\
\hline Subgroup 9 & Switching/AC & \(+25^{\circ} \mathrm{C}\) & 2 \\
\hline Subgroup 10 & Switching/AC & \(+125^{\circ} \mathrm{C}\) & 3 \\
\hline Subgroup 11 & Switching/AC & \(-55^{\circ} \mathrm{C}\) & 5 \\
\hline \begin{tabular}{l}
NOTES: \\
- The specific pa parameters ha \\
- A single sampl \\
- Group A testing
\end{tabular} & included for tests in d in a particular sub or all subgroup tes or within subgroups & hall be as specified in the app in a subgroup. no Group A t ed size exceeds the lot size, d in any sequence unless oth & electrical specificatio red for that subgroup on shall be allowed. ed. \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{4}{|c|}{\begin{tabular}{l}
Table III Group \(\mathbb{B}\) \\
Sample Test Performed Every Week to Test Construction and Insure Integrity of Assembly Process. MIL-STD-883 Method 5005
\end{tabular}} \\
\hline Subgroup & Mil-Std-883 Method & Test Condition & Quantity or LTPD/Max Accep\& \\
\hline \begin{tabular}{l}
Subgroup 1 \\
Physical Dimensions
\end{tabular} & 2016 & & 2/0 \\
\hline \begin{tabular}{l}
Subgroup 2 \\
Resistance to Solvents
\end{tabular} & 2015 & & 4/0 \\
\hline Subgroup 3 Solderability & 2003 & Solder Temperature
\[
+245^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}
\] & \(15^{(\text {Note 1) }}\) \\
\hline Subgroup 4 Internal Visual and Mechanical & 2014 & & 1/0 \\
\hline Subgroup 5 Bond Strength & 2011 & C & \(15^{(\text {Note } 2)}\) \\
\hline Subgroup 6(Note 3) Internal Water Vapor Content & 1018 & 1000 ppm. maximum at \(+100^{\circ} \mathrm{C}\) & \(3 / 0\) or \(5 / 1\) \\
\hline \begin{tabular}{l}
Subgroup 7(Note 4) Seal \\
7a) Fine Leak \\
7b) Gross Leak
\end{tabular} & \[
1014
\] & \begin{tabular}{l}
7a) \(A_{2}\) \\
7b) C
\end{tabular} & 5 \\
\hline Subgroup 8 (Note 5) Electrostatic Discharge Sensitivity & 3015 & \begin{tabular}{l}
Zilog Military Electrical \\
Specification \\
Static/DC \(T_{C}=+25^{\circ} \mathrm{C}\) \\
\(\mathrm{A}=20-2000 \mathrm{~V}\) \\
\(B=>2000 \mathrm{~V}\) \\
Zilog Military Electrical \\
Specification \\
Static/DC \(T_{C}=+25^{\circ} \mathrm{C}\)
\end{tabular} & 15/0 \\
\hline \begin{tabular}{l}
NOTES: \\
1. Nümber of leads inspected selected fro \\
2. Number of bond pulls selected from a \\
3. Test applicable only if the package con \\
4. Test not required if either \(100 \%\) or samp \\
5. Test required for initial qualification and
\end{tabular} & num of 3 devices. of 4 devices. ssicant. st is performed be edesign. & final electrical tests and external vis & during Class B screening \\
\hline
\end{tabular}

Table IV Group C

\section*{Sample Test Performed Periodically to Verify Integrity of the Die.}

MIL-STD-883 Method 5005
\begin{tabular}{|c|c|c|c|}
\hline Subgroup & Mil-Std-883 Method & Test Condition & Quantity or LTPD/Max Accept \\
\hline \multicolumn{4}{|l|}{Subgroup 1} \\
\hline Steady State Operating Life & 1005 & Condition \(D^{(\text {Note 1) }}, 1000\) hours at
\[
+125^{\circ} \mathrm{C}
\] & 5 \\
\hline End Point Electrical Tests & & Zilog Military Electrical Specification
\[
\mathrm{T}_{\mathrm{C}}=+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C},-55^{\circ} \mathrm{C} .
\] & \\
\hline \multicolumn{4}{|l|}{Subgroup 2} \\
\hline Temperature Cycle & 1010 & Condition C & \\
\hline Constant Acceleration (Centrifuge) & 2001 & Condition E or \(D^{(\text {Note 2), }} \mathrm{Y}_{1}\) Axis Only & \\
\hline Seal & 1014 & & 15 \\
\hline 2a) Fine Leak & & 2a) Condition \(\mathrm{A}_{2}\) & \\
\hline 2b) Gross Leak & & 2b) Condition C & \\
\hline Visual Examination & 1010 or 1011 & & \\
\hline End Point Electrical Tests & & Zilog Military Electrical Specification
\[
T_{\mathrm{C}}=+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C},-55^{\circ} \mathrm{C}
\] & \\
\hline \multicolumn{4}{|l|}{NOTE:} \\
\hline \begin{tabular}{l}
1. In process of fully implementing Condition \\
2. Applies to larger packages which have an mass of \(\geqslant 5\) grams.
\end{tabular} & urn-In Circuits. Con seal or cavity per & factory for copy of specific burn-in circuit availab of two inches or more in total length or have a & package \\
\hline
\end{tabular}

Table V Group D
Sample Test Performed Periodically to Insure Integrity of the Package. MIL-STD-883 Method 5005
\begin{tabular}{llll}
\hline & \begin{tabular}{c} 
Mil-Std-883 \\
Method
\end{tabular} & Test Condition & \begin{tabular}{c} 
Quantity or \\
Subgroup
\end{tabular} \\
LTPD/Max Accept
\end{tabular}

\section*{Product Specification}

\title{
Z \(8^{\circledR}\) 28681 Military羄ORIess Microcomputer
}

\section*{FEATURES}

■ Complete microcomputer, 24 I/O lines, and up to 64 K bytes of addressable external space each for program and data memory.
- 143-byte register file, including 124 general-purpose registers, three I/O port registers, and 16 status and control registers.
■ Vectored, priority interrupts for I/O, counter/timers, and UART.
- On-chip oscillator that accepts crystal or external clock drive.
© Full-duplex UART and two programmable 8-bit counter/timers, each with a 6 -bit programmable prescaler.
© Register Pointer so that short, fast instructions can access any one of the nine working-register groups.
■ Single +5 V power supply-all I/O pins TTL-compatible.
- Available in 8 MHz .

\section*{GENERAL DESCRIPTION}

The Z8681 is the ROMless version of the \(\mathbf{Z 8}\) single-chip microcomputer. The Z8681 offers all the outstanding features of the \(Z 8\) family architecture except an on-chip program ROM. Use of external memory rather than a preprogrammed ROM enables this Z8 microcomputer to be used in low volume applications or where code flexibility is required.
The Z8681 can provide up to 16 output address lines, thus permitting an address space of up to 64 K bytes of data or program memory. Eight address outputs \(\left(A D D_{0}-A D_{7}\right)\) are provided by a multiplexed, 8 -bit, Address/Data bus. The remaining 8 'bits can be provided by the software configuration of Port 0 to output address bits \(\mathrm{A}_{8}-\mathrm{A}_{15}\).

Available address space can be doubled (up to 128 K bytes) by programming bit 4 of Port \(3\left(\mathrm{P}_{4}\right)\) to act as a data memory select output (DM). The two states of DM together with the 16 address outputs can define separate data and memory address spaces of up to 64Kbytes each.

There are 143 bytes of RAM located on-chip and organized as a register file of 124 general-purpose registers, 16 control and status registers, and three I/O port registers. This register file can be divided into nine groups of 16 working registers each. Configuring the register file in this manner allows the use of short format instructions; in addition, any of the individual registers can be accessed directly.

\section*{ABSOLUTE MAXIMUM RATINGS}

Guaranteed by characterization/design

Voltages on all pins except \(\overline{\text { RESET }}\)
with respect to GND . . . . . . . . . . . . . . . -0.3 V to +7.0 V
Operating Case Temperature . . . . . . . . \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
Storage Temperature Range . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Absolute Maximum Power Dissipation . . . . . . . . . . . . 1.7 W

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

\section*{STANDARD TEST CONDITIONS}

The DC characteristics listed below apply for the following standard test conditions, unless otherwise noted. All voltages are referenced to GND (OV). Positive current flows into the referenced pin.

Military Operating Temperature Range ( \(\mathrm{T}_{\mathrm{C}}\) )
\[
-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}
\]

Standard Military Test Condition
\[
+4.5 \leqslant V_{C C} \leqslant+5.5 V
\]


Test Load

\section*{DC CHARACTERISTICS}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Symbol & Parameter & Min & Max & Unit & Condition \\
\hline \(\mathrm{V}_{\mathrm{CH}}\) & Clock Input High Voltage & \(3.8{ }^{\text {a }}\) & \(V_{C C}{ }^{\text {b }}\) & V & Driven by External Clock Generator \\
\hline \(V_{C L}\) & Clock Input Low Voltage & \(-0.3{ }^{\text {b }}\) & - \(0.8{ }^{\text {a }}\) & V & Driven by External Clock Generator \\
\hline \(\mathrm{V}_{\text {IH }}\) & Input High Voltage & \(2.0{ }^{\text {a }}\) & \(V_{C C}{ }^{\text {b }}\) & V & \\
\hline \(V_{\text {IL }}\) & Input Low Voltage & \(-0.3{ }^{\text {b }}\) & 0.8 a & V & \\
\hline \(V_{\text {RH }}\) & Reset Input High Voltage & \(3.8{ }^{\text {a }}\) & \(\mathrm{V}_{C C}{ }^{\text {b }}\) & V & \\
\hline VRL & Reset Input Low Voltage & \(-0.3{ }^{\text {b }}\) & \(0.8{ }^{\text {a }}\) & V & \\
\hline \(\mathrm{V}_{\mathrm{OH}}\) & Output High Voltage & \(2.4{ }^{\text {a }}\) & & V & \(\mathrm{I}^{\mathrm{OH}}=-250 \mu \mathrm{~A}\) \\
\hline VOL & Output Low Voltage & & \(0.4{ }^{\text {a }}\) & \(\checkmark\) & \(\mathrm{IOL}=+2.0 \mathrm{~mA}\) \\
\hline IIL & Input Leakage & \(-10^{\text {a }}\) & 10a & \(\mu \mathrm{A}\) & \(\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}, 5.5 \mathrm{~V}\) \\
\hline IOL & Output Leakage & \(-10^{\text {a }}\) & \(10^{\text {a }}\) & \(\mu \mathrm{A}\) & \(\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}, 5.5 \mathrm{~V}\) \\
\hline \(1 \mathrm{IR}^{\text {l }}\) & Reset Input Current & & \(-50 \mathrm{a}\) & \(\mu \mathrm{A}\) & \(V_{C C}=M A X, V_{R L}=0 V\) \\
\hline ICC & \(V_{\text {CC }}\) Supply Current & & \(230{ }^{\text {a }}\) & mA & All outputs and I/O pins floating \\
\hline
\end{tabular}

\section*{CAPACITANCE}
\begin{tabular}{llcc}
\hline Symbol & Parameter & Max & Unit \\
\hline C \(_{\text {MAX }}\) & Maximum Capacitance & 15 c & pf \\
\hline
\end{tabular}

\footnotetext{
\(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}\).
}

\section*{Parameter Test Status:}

\footnotetext{
a Tested
b Guaranteed
c. Guaranteed by Characterization/Design
}


Figure 1. External I/O or Memory Read/Write Timing

\section*{AC CHARACTERISTICS}

External I/O or Memory Read and Write Timing



\section*{AC CHARACTERISTICS}

Additional Timing Table
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Number} & \multirow[b]{2}{*}{Symbol} & \multirow[b]{2}{*}{Parameter} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& Z 8681 \\
& 8 \mathrm{MHz}
\end{aligned}
\]} & \multirow[b]{2}{*}{Notes*} \\
\hline & & & Min & Max & \\
\hline 1 & TpC & Input Clock Period & 125a & 1000a & -1 \\
\hline 2 & TrC, TfC & Clock Input Rise and Fall Times & & 25b & 1 \\
\hline 3 & TwC & Input Clock Width & 37b & & 1 \\
\hline 4 & TwTinL & Timer Input Low Width & 100 b & & 2 \\
\hline 5 & TwTinH & Timer Input High Width & 3 TpCb & & 2 \\
\hline 6 & TpTin & Timer Input Period & 8 TpCb & & 2 \\
\hline 7 & TrTin, TfTin & Timer Input Rise and Fall Times & & 100b & 2 \\
\hline 8A & TwIL & Interrupt Request Input Low Time & 100b & & 2,3,4 \\
\hline 8B & TwIL & Interrupt Request Input Low Time & 3 TpCb & & 2,3,5 \\
\hline 9 & TwIH & Interrupt Request Input High Time & 3 TpCb & & 2,3 \\
\hline
\end{tabular}

\section*{NOTES:}
1. Clock timing references use 3.8 V for a logic " 1 " and 0.8 V for a logic " 0 ".
4. Interrupt request via Port \(3\left(\mathrm{P3}_{1}-\mathrm{P}_{3}\right)\)
5. Interrupt request via Port \(3\left(\mathrm{P}_{0}\right)\)
* Units in nanoseconds (ns).
2. Timing references use 2.0 V for a logic " 1 " and 0.8 V for a logic " 0 ".
3. Interrupt request via Port 3.

Parameter Test Status:
a Tested
b Guaranteed
c Guaranteed by Characterization/Design


Figure 3a. Input Handshake Timing


Figure 3b. Output Handshake Timing

\section*{AC CHARACTERISTICS}

Handshake Timing
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Number} & \multirow[b]{2}{*}{Symbol} & \multicolumn{4}{|c|}{Z8681} \\
\hline & & Parameter & Min & Max & Notes \(\dagger^{*}\) \\
\hline 1 & TsDl(DAV) & Data In Setup Time & \(0^{\text {a }}\) & & \\
\hline 2 & ThDI(DAV) & Data In Hold Time & 230a & & \\
\hline 3 & TwDAV & Data Available Width & 175a & & \\
\hline 4 & TdDAVIf(RDY) & \(\overline{\text { DAV }} \downarrow\) Input to RDY \(\downarrow\) Delay & & 175a & 1 \\
\hline 5 & TdDAVOf(RDY) & \(\overline{\text { DAV }} \downarrow\) Output to RDY \(\downarrow\) Delay & 0a & & 2 \\
\hline 6 & TdDAVIr(RDY) &  & & \(175^{\text {a }}\) & 1 \\
\hline 7 & TdDAVOr(RDY) & \(\overline{\text { DAV } \uparrow \text { Output to RDY } \uparrow \text { Delay }{ }^{\text {a }} \text { ( }}\) & \(0^{0}\) & & 2. \\
\hline 8 & TdDO(DAV) & Data Out to \(\overline{\mathrm{DAV}} \downarrow\) Delay & 50a & & \\
\hline 9 & TdRDY(DAV) & Rdy \(\downarrow\) Input to \(\overline{\mathrm{DAV}} \uparrow\) Delay & ob & \(200{ }^{\text {a }}\) & \\
\hline
\end{tabular}

\section*{NOTES:}
1. Input handshake
2. Output handshake
\(\dagger\) All timing references use 2.0 V for a logic " 1 " and 0.8 V for a logic " 0 ".
* Units in nanoseconds (ns).

Parameter Test Status:
a Tested
b Guaranteed
c Guaranteed by Characterization/Design

CLOCK CYCLE TIME-DEPENDENT CHARACTERISTICS
\begin{tabular}{|c|c|c|}
\hline Number & Symbol & \begin{tabular}{l}
\[
\begin{aligned}
& \text { Z8681 } \\
& 8 \mathrm{MHz}
\end{aligned}
\] \\
Equation
\end{tabular} \\
\hline 1 & TdA(AS) & TpC-75 \\
\hline 2 & TdAS(A) & TpC-55 \\
\hline 3 & TdAS(DR) & 4TpC-140* \\
\hline 4 & TwAS & TpC-45 \\
\hline 6 & TwDSR & 3TpC-125* \\
\hline 7 & TwDSW & 2TpC-90* \\
\hline 8 & TdDSR(DR) & 3TpC-175* \\
\hline 10 & Td(DS)A & TpC-55 \\
\hline - 11 & TdDS(AS) & TpC-55 \\
\hline 12 & TdR/W(AS) & TpC-75 \\
\hline 13 & TdDS(R/W) & TpC-65 \\
\hline 14 & TdDW(DSW) & TpC-75 \\
\hline 15 & TdDS(DW) & TpC-55 \\
\hline 16 & TdA(DR) & 5TpC-215* \\
\hline 17 & TdAS(DS) & TpC-45 \\
\hline
\end{tabular}
* Add 2 TpC when using extended memory timing

\section*{PIN DESCRIPTION}
\(\overline{\mathbf{A S}}\). Address Strobe (output, active Low). Address Strobe is pulsed once at the beginning of each machine cycle. Addresses output via Port 1 for all external program or data memory transfers are valid at the trailing edge of \(\overline{\mathrm{AS}}\).
\(\overline{\mathbf{D S}}\). Data Strobe (output, active Low). Data Strobe is activated once for each external memory transfer.
\(\mathbf{P O}_{\mathbf{0}}-\mathbf{P O}_{\mathbf{7}}, \mathrm{P2}_{\mathbf{0}}-\mathbf{P} \mathbf{2}_{\mathbf{7}}, \mathrm{P3}_{\mathbf{0}}-\mathbf{P} \mathbf{P}_{\mathbf{7}}\). I/O Port Lines (input/outputs, TTL-compatible). These 24 lines are divided into three 8 -bit I/O ports that can be configured under program control for I/O or external memory interface.
\(\mathbf{P 1}{ }_{\mathbf{0}}-\mathbf{P 1} \mathbf{7}_{7}\). Address/Data Port (bidirectional). Multiplexed address \(\left(\mathrm{A}_{0}-\mathrm{A}_{7}\right)\) and data ( \(\mathrm{D}_{0}-\mathrm{D}_{7}\) ) lines used to interface with program and data memory.

RESET. Reset (input, active Low). \(\overline{\text { RESET }}\) initializes the Z8681. After RESET the Z8681 is in the extended memory mode. When RESET is deactivated, program execution begins from program location \(000 \mathrm{C}_{\mathrm{H}}\).
\(\mathbf{R} / \bar{W}\). Read/Write (output). R/W is Low when the Z8681 is writing to external program or data memory.

XTAL1, XTAL2. Crystal 1, Crystal 2 (time-base input and output). These pins connect a parallel-resonant crystal to the on-chip clock oscillator and buffer.

\section*{PACKAGE PINOUTS}


Figure 4. Pin Functions


Figure 5. 40-pin Dual-In-Line Package (DIP), Pin Assignments

\section*{MILL-STD-883 MILITARY PROCESSED PRODUCT}
- Mil-Std-883 establishes uniform methods and procedures for testing microelectronic devices to insure the electrical, mechanical, and environmental integrity and reliability that is required for military applications.
[ Mil-Std-883 Class \(B\) is the industry standard product assurance level for military ground and aircraft application.
- The total reliability of a system depends upon tests that are designed to stress specific quality and reliability concerns that affect microelectronic products.
© The following tables detail the \(100 \%\) screening and electrical tests, sample electrical tests, and Qualification/ Quality Conformance testing required.

そinog Millitary Product Flov

\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{4}{|c|}{\begin{tabular}{l}
Table I \\
MIL-STD-883 Class B Screening Requirements Method 5004
\end{tabular}} \\
\hline Test & Mil-Std-88 Method & Test Condition & Requirement \\
\hline Internal Visual & 2010 & Condition B & 100\% \\
\hline Stabilization Bake & 1008 & Condition C & 100\% \\
\hline Temperature Cycle & 1010 & Condition C & 100\% \\
\hline Constant Acceleration (Centrifuge) & 2001 & Condition E or D \({ }^{(\text {Note } 1), ~ Y ~}{ }_{1}\) Axis Only & 100\% \\
\hline Initial Electrical Tests & & Zilog Military Electrical Specification Static/DC \(T_{C}=+25^{\circ} \mathrm{C}\) & 100\% \\
\hline Burn-In & 1015 & Condition D(Note 2), 160 hours,
\[
T_{A}=+125^{\circ} \mathrm{C}
\] & 100\% \\
\hline Interim Electrical Tests & & Zilog Military Electrical Specification Static/DC \(T_{C}=+25^{\circ} \mathrm{C}\) & 100\% \\
\hline PDA Calculation & & PDA \(=5 \%\) & 100\% \\
\hline Final Electrical Tests & & Zilog Military Electrical Specification Static/DC \(\mathrm{T}_{\mathrm{C}}=+125^{\circ} \mathrm{C},-55^{\circ} \mathrm{C}\) Functional, Switching/AC \(T_{C}=+\) & 100\% \\
\hline Fine Leak Gross Leak & \[
\begin{aligned}
& 1014 \\
& 1014
\end{aligned}
\] & Condition B Condition C & \[
\begin{aligned}
& 100 \% \\
& 100 \%
\end{aligned}
\] \\
\hline \begin{tabular}{cl} 
Quality Conformance Inspection (QCI) \\
Group A & Each Inspection Lot \\
Group B & Every Week \\
Group C & Periodically (Note 3) \\
Group D & Periodically (Note 3)
\end{tabular} & \[
\begin{aligned}
& 5005 \\
& 5005 \\
& 5005 \\
& 5005
\end{aligned}
\] & (See Table II) (See Table III) (See Table IV) (See Table V) & \begin{tabular}{l}
Sample \\
Sample \\
Sample \\
Sample
\end{tabular} \\
\hline External Visual & 2009 & & 100\% \\
\hline QA-Ship & & & 100\% \\
\hline \begin{tabular}{l}
NOTES: \\
1. Applies to larger packages which have an in mass of \(\geqslant 5\) grams. \\
2. In process of fully implementing of Conditio \\
3. Performed periodically as required by Mil-S
\end{tabular} & \begin{tabular}{l}
seal or cavity p \\
Burn-In Circuits 83, paragraph
\end{tabular} & \begin{tabular}{l}
neter of two inches or more in total length or ha \\
ntact factory for copy of specific burn-in circui 1 b(17):
\end{tabular} & \\
\hline
\end{tabular}

\section*{Table II Group A}

Sample Electrical Tests
MIL-STD-883 Method 5005
\begin{tabular}{llll}
\hline Subgroup & Tests & Temperature (TC) & Max Accept = 2
\end{tabular}

\section*{NOTES:}
- The specific parameters to be included for tests in each subgroup shall be as specified in the applicable detail electrical specification. Where no parameters have been identified in a particular subgroup or test within a subgroup, no Group A testing is required for that subgroup or test.
- A single sample may be used for all subgroup testing. Where required size exceeds the lot size, \(100 \%\) inspection shall be allowed.
- Group A testing by subgroup or within subgroups may be performed in any sequence unless otherwise specified.

Table III Group B
Sample Test Performed Every Week to Test Construction and Insure Integrity of Assembly Process.

MIL-STD-883 Method 5005
\begin{tabular}{|c|c|c|c|}
\hline Subgroup & Mil-Std-883 Method & Test Condition & Quantity or LTPD/Max Accept \\
\hline Subgroup 1 Physical Dimensions & 2016 & & \(2 / 0\) \\
\hline \begin{tabular}{l}
Subgroup 2 \\
Resistance to Solvents
\end{tabular} & 2015 & & 4/0 \\
\hline \begin{tabular}{l}
Subgroup 3 \\
Solderability
\end{tabular} & 2003 & Solder Temperature
\[
+245^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}
\] & 15(Note 1) \\
\hline Subgroup 4 Internal Visual and Mechanical & 2014 & & 1/0 \\
\hline Subgroup 5 Bond Strength & 2011 & C & 15 (Note 2) \\
\hline Subgroup 6(Note 3) Internal Water Vapor Content & 1018 & 1000 ppm. maximum at \(+100^{\circ} \mathrm{C}\) & \(3 / 0\) or 5/1 \\
\hline \begin{tabular}{l}
Subgroup \(7^{(\text {Note } 4)}\) Seal \\
7a) Fine Leak \\
7b) Gross Leak
\end{tabular} & 1014 & \begin{tabular}{l}
7a) B \\
7b) C
\end{tabular} & 5 \\
\hline Subgroup 8 (Note 5) Electrostatic Discharge Sensitivity & 3015 & \begin{tabular}{l}
Zilog Military Electrical \\
Specification
\[
\begin{aligned}
& \text { Static/DC TC } T_{C}=+25^{\circ} \mathrm{C} \\
& A=20-2000 \mathrm{~V} \\
& B=>2000 \mathrm{~V}
\end{aligned}
\] \\
Zilog Military Electrical \\
Specification \\
Static/DC \(T_{C}=+25^{\circ} \mathrm{C}\)
\end{tabular} & 15/0 \\
\hline
\end{tabular}

\section*{NOTES:}
1. Number of leads inspected selected from a minimum of 3 devices.
2. Number of bond pulls selected from a minimum of 4 devices.
3. Test applicable only if the package contains a dessicant.
4. Test not required if either \(100 \%\) or sample seal test is performed between final electrical tests and external visual during Class B screening.
5. Test required for initial qualification and product redesign.
\begin{tabular}{|c|c|c|c|}
\hline Subgroup & Mil-Std-883 Method & Test Condition & Quantity or LTPD/Max Accept \\
\hline \multicolumn{4}{|l|}{Subgroup 1} \\
\hline Steady State Operating Life & 1005 & Condition \(D^{\text {(Note 1) }}, 1000\) hours at
\[
+125^{\circ} \mathrm{C}
\] & 5 \\
\hline End Point Electrical Tests & & Zilog Military Electrical Specification
\[
\mathrm{T}_{\mathrm{C}}=+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C},-55^{\circ} \mathrm{C}
\] & \\
\hline \multicolumn{4}{|l|}{Subgroup 2} \\
\hline Temperature Cycle & 1010 & Condition C & \\
\hline Constant Acceleration (Centrifuge) & 2001 & Condition E or D(Note 2), Y \({ }_{1}\) Axis Only & \\
\hline Seal & 1014 & & 15 \\
\hline 2a) Fine Leak & & 2a) Condition B & \\
\hline 2b) Gross Leak & & 2b) Condition C & \\
\hline Visual Examination & 1010 or 1011 & & \\
\hline End Point Electrical Tests & & Zilog Military Electrical Specification
\[
\mathrm{T}_{\mathrm{C}}=+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C},-55^{\circ} \mathrm{C}
\] & \\
\hline \multicolumn{4}{|l|}{\begin{tabular}{l}
NOTE: \\
1. In process of fully implementing Condition \(D\) Burn-In Circuits. Contact factory for copy of specific burn-in circuit available. \\
2. Applies to larger packages which have an inner seal or cavity perimeter of two inches or more in total length or have a package mass of \(\geqslant 5\) grams.
\end{tabular}} \\
\hline
\end{tabular}

Table V Group D

\section*{Sample Test Performed Periodically to Insure Integrity of the Package. MIL-STD-883 Method 5005}
\begin{tabular}{llll}
\hline & \begin{tabular}{c} 
Mil-Std-883 \\
Method
\end{tabular} & Test Condition & \begin{tabular}{c} 
Quantity or \\
Subgroup
\end{tabular} \\
\hline LTPD/Max Accept
\end{tabular}


18-Pin Ceramic Package


18-Pin Plastic Package
NOTE: Package dimensions are given in inches. To convert to millimeters, multiply by 25.4


20-Pin Cordip Package


NOTE: Package dimensions are given in inches. To convert to millimeters, multiply by 25.4.


40-pin Plastic DIP


40-pin Cerdip Package


40-pin Low Profile Protopack


44-pin PCC


40-pin Protopack


48-Pin Dual-in-Line Package (DIP),
Plastic


48-Pin Low Profile
Protopack (T)

NOTE: Package dimensions are given in inches. To convert to millimeters, multiply by 25.4.


Codes

PACKAGE
Preferred
D = Cerdip
\(\mathrm{P}=\) Plastic
V = Plastic Chip Carrier
Longer Lead Time
\(\mathrm{C}=\) Ceramic
F = Plastic Quad Flat Pack
G = Ceramic PGA (Pin Grid Array)
\(\mathrm{L}=\) Ceramic LCC
\(Q=\) Ceramic Quad-in-Line
R = Protopack
T = Low Profile Protopack
TEMPERATURE
Preferred
\(\mathrm{S}=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\)
Longer Lead Time
\(\mathrm{E}=-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
\(M=-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)

Example:
Z0869112PSC is a 12 MHz 8691 (ROMless Z8) in a plastc DIP, \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\), Standard Flow.
\begin{tabular}{l}
0869112 \\
\hline
\end{tabular}

\section*{ZILOG DONESTIC SAALES OFFICES AND TECHNICAL CENTERS}

\section*{CALIFORNIA}
Agoura

818-707-2160
Campbell 408-370-8120
Tustin ..... 714-838-7800
COLORADO
Boulder 303-494-2905
FLORIDA
Largo 813-585-2533
GEORGIA
Norcross 404-923-8500
ILLINOIS
Schaumburg 312-885-8080
NEW HAMPSHIRE
Nashua 603-888-8590
MINNESOTA
Edina ..... 612-831-7611
NEW JERSEY
Hasbrouck Hts. ..... 201-288-3737
OHIO
Seven Hills ..... 216-447-1480
PENNSYLVANIA
Ambler ..... 215-653-0230
TEXAS
Richardson ..... 214-231-9090

1988 by Zilog, Inc. All rights reserved. no part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording, or otherwise, without the prior written permission of Zilog.

The information contained herein is subject to change without notice. Zilog assumes no responsibility for the use of any circuitry embodied in a Zilog product. No other circuit patent licenses are implied.

All specifications (parameters) are subject to change without notice. The applicable Zilog test documentation wil I specify which parameters are tested.

Zilog, Inc. 210 Hacienda Ave., Campbell, CA 95008-6609 Telephone (408) 370-8000 TWX 910-338-7621

\section*{INTERNATIONAL SALES OFFICES}
CANADA
Toronto ..... 416-673-0634
GERMANY
Munich ..... 49-89-672-045
JAPAN
Tokyo ..... 81-3-5870528
HONG KONG
Kowloon ..... 852-3-7238979
R.O.C.
Taiwan ..... 886-2-7312420
UNITED KINGDOM
Maidenhead ..... 44-628-39200```


[^0]:    *2-byte instruction; fetch cycle appears as a 3-byte instruction

[^1]:    *Add 2 TpC when using extended memory timing.

[^2]:    * Add 2 TpC when using extended memory timing

[^3]:    ${ }^{*} 8.0 \mathrm{~V} \mathrm{~V}_{\text {IN }}$ max.

[^4]:    *This feature differs in the Z8681 and Z8682.

[^5]:    *This feature differs in the Z8681 and Z8682.

[^6]:    ＊This feature differs in the Z8681 and Z8682．

[^7]:    *The Reset line (pin 6) is used to place the Z8682 in external memory mode. This is accomplished as shown in Figure 13.

[^8]:    2-byte instruction: fetch cycle appears as a 3-byte instruction

[^9]:    Z86C12 Pin Functions

[^10]:    0 ERRORS
    ASSEMBLY COMPLETE

[^11]:    C: Set if there is a carry from the most significant bit; cleared otherwise (see table above)
    Z: Set if the result is 0 ; cleared otherwise
    $V$ : Undefined
    S: Set if the result bit 7 is set; cleared otherwise
    H: Unaffected
    D: Unaffected

[^12]:    *2-byte instruction; fetch cycle appears as a 3-byte instruction

[^13]:    NOTES:

    1. WAIT states add 167 ns to these times.
    2. Auto-wait states add 167 ns to this time.
    $\ddagger$ All times are in ns and are for 12 MHz input frequency.

    * Timings are preliminary and subject to change.

[^14]:    Example:
    If the user Stack Pointer (register \% 42 , for example) contains \% 80 and register $\% 80$ contains 5A, the statement

    POPUD R2, $\% 42$
    loads the value \%5A into working register 2. After the POP operation, the user Stack Pointer contains $\% 7 \mathrm{~F}$.

[^15]:    * Counter/timer $0-\mathrm{P}_{7} 7$ and $\mathrm{P}_{6} 6$

    Counter/timer $1-\mathrm{P}_{7}$ and $\mathrm{P}_{6} 6$

