

Copyright 1983 by Zilog, Inc. All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording, or otherwise, without the prior written permission of Zilog.

The information contained herein is subject to change without notice. Zilog assumes no responsibility for the use of any circuitry other than circuitry embodied in a Zilog product. No other circuit patent licenses are implied.

Introduction

Zilog's name has become synonymous with logic innovation and advanced microprocessor architecture since the introduction of the Z80® CPU in 1975. The Zilog Family of microprocessors and microcomputers has grown to include the products listed in the table below. Each product exhibits special features that make it stand above similar products in the semiconductor marketplace. These special features have proven to be of substantial aid in the solution of microprocessor design problems.

This reference book contains a collection of application information and Zilog microprocessor products. It includes technical articles, application notes, concept papers, and benchmarks. This book is the second of an expected series of such volumes. We at Zilog believe that designing innovative microprocessor integrated circuit products is only half the key that unlocks the future of microprocessor-based end products; the other half is the creative application of those products. Advanced microprocessor products and their creative applications lead to end product designs with more features, more simply implemented, and at a lower system cost. It is hoped that this reference book will stimulate new product design ideas as well as fresh approaches to the design of traditional microprocessor-based products.

The material in this book is believed to be accurate and up-to-date. If you do find errors, or would like to offer suggestions for future application notes, we would appreciate hearing from you. Correction inputs should be directed to Components Division Technical Publications, and

application suggestions should be directed to Components Division Application Engineering.

<hr/>	
Z80 FAMILY	8-Bit Single-Chip Microcomputer, 2K/4K Bytes ROM and 144 Bytes RAM
<hr/>	
Z8601/Z8603/Z86L01 MCU	Microcomputer Unit
Z8611/2/3 MCU	Microcomputer Unit
Z8671 MCU	Microcomputer Unit with BASIC Debug
Z8681/2	ROMless
Z8090/4 & Z8590/4 Z-UPC	Universal Peripheral Controller
<hr/>	
Z80 FAMILY	8-Bit General-Purpose Microprocessor
<hr/>	
Z8400 CPU	Central Processing Unit
Z8410 DMA	Direct Memory Access
Z8420 PIO	Parallel I/O Controller
Z8430 CTC	Counter/Timer Circuit
Z8440/1/2 SIO	Serial I/O Controller
Z8470 DART	Dual Asynchronous Receiver/Transmitter
<hr/>	
Z80L FAMILY	Low-Power 8-Bit General-Purpose Microprocessor
<hr/>	
Z8300 CPU	Central Processing Unit
Z8320 PIO	Parallel Input/Output
Z8330 CTC	Counter/Timer Circuit
Z8340 SIO	Serial Input/Output

Z8000 FAMILY	16-Bit General-Purpose Microprocessor	Z8500 FAMILY	Universal Peripherals (Continued)
Z8001/2 CPU	Central Processing Unit	Z8536 CIO	Counter/Timer and Parallel I/O Unit
Z8003/4 Z-VMPU	Virtual Memory Processing Unit	Z8581 CGC	Clock Generator and Controller
Z8010 Z-MMU	Memory Management Unit		
Z8015 Z-PMMU	Paged Memory Management Unit	Z800 FAMILY	8/16-Bit General-Purpose Microprocessors
Z8016 Z-DIC	Direct Memory Access Transfer Controller	Z8108 MPU	Microprocessing Unit
Z8030 Z-SCC	Serial Communications Controller	Z8208 MPU	Microprocessing Unit
Z8031 Z-ASCC	Asynchronous Serial Communications Controller	Z8116 MPU	Microprocessing Unit
Z8036 Z-CIO	Counter/Timer and Parallel I/O Unit	Z8216 MPU	Microprocessing Unit
Z8038 Z-FIO	FIFO I/O Interface Unit		
Z8060 Z-FIFO	Z-FIFO Buffer Unit and FIO Expander		
Z8065 Z-BEP	Burst Error Processor		32-Bit General-Purpose Microprocessor and 80-Bit Arithmetic Processor
Z8068 Z-DCP	Data Ciphering Processor	Z80,000 FAMILY	
Z8500 FAMILY	Universal Peripherals	Z8070 APU	Arithmetic Processing Unit
Z8530 SCC	Serial Communications Controller	Z80,000 CPU	Central Processing Unit
Z8531 ASCC	Asynchronous Serial Communications Controller		

Table of Contents

Z8 Family	1
Z8 Subroutine Library	1-3
Z8 MCU Test Mode	1-53
Build a Z8-Based Control Computer with BASIC	1-57
Z8671 Seven-Chip Computer	1-77
A Single-Board Terminal Using the Z8590 Universal Peripheral Controller	1-85
Z80 Family	2
Z80 CPU vs. 6502 CPU Benchmark Report	2-3
Integrating 8-Bit DMA to 16-Bit System Tutorial	2-23
Interfacing Z80 CPUs to the Z8500 Peripheral Family	2-29
Z800 Family	3
Z80 Memory Expansion for the Z800	3-3
On-Chip Memory Management Comes to 8-Bit Microprocessors.	3-15
8- and 16-Bit Processor Family Keeps Pace with Fast RAMs.	3-25
Z8000 Family	4
Cost-Effective Memory Selection for Z8000 CPUs	4-3
Benchmark Report: Z8000 vs. 68000 vs. 8086	4-9
Operating System Support - The Z8000 Way	4-21
A Performance Comparison of Three Contemporary 16-Bit Microprocessors	4-27
16-Bit Microprocessors Get a Boost from Demand-Paged MMU	4-39
Segmentation Advances Microcomputer Memory Addressing	4-45
Initializing the Z8001 CPU for Segmented Operation with the Z8010 MMU	4-53
Nonsegmented Z8001 CPU Programming	4-59
Calling Conventions for the Z8000 Microprocessor	4-67
Fast Block Moves with the Z8000 CPU	4-75
Character String Translation: Z8000 vs. 68000 vs. 8086	4-79
Z8002 CPU Small Single-Board Computer	4-79
Interfacing the Z8500 Peripherals to 68000.	4-93
Interfacing the Z-BUS Peripherals to the 8086/8088.	4-105
Z8016/Z8000 DTC DMA Transfer Controller	4-113
Initializing the CIO	4-139
Using SCC with Z8000 in SDLC Protocol	4-153
SCC in Binary Synchronous Communication	4-165
Z8530/Z8030 SCC Initialization: A Worksheet and Example	4-175
The Z-FIO in a Data Acquisition Application	4-183

Z8™ Single Chip Microcomputer Family 1

Z8™
Z8™
Z8™
Z8™
Zilog

Z8® Subroutine Library

Zilog

Application Note

April 1982

INTRODUCTION

This application note describes a preprogrammed Z8601 MCU that contains a bootstrap to external program memory and a collection of general-purpose subroutines. Routines in this application note can be implemented with a Z8 Protopack and a 2716 EPROM programmed with the bootstrap and subroutine library.

In a system, the user's software resides in external memory beginning at hexadecimal address 0800. This software can use any of the

subroutines in the library wherever appropriate for a given application. This application example makes certain assumptions about the environment; the reader should exercise caution when copying these programs for other cases.

Following RESET, software within the subroutine library is executed to initialize the control registers (Table 1). The control register selections can be subsequently modified by the user's program (for example, to use only 12 bits of Ports 0 and 1 for addressing external memory). Following control register initialization, an EI

Table 1. Control Register Initialization

<u>Control Register</u>		Initial Value	Meaning
Name	Address		
TMR	F1H	00H	T0 and T1 disabled
P2M	F6H	FFH	P2 ₀ -P2 ₇ : inputs
P3M	F7H	10H	P2 pull-ups open drain; P3 ₀ -P3 ₃ : inputs; P3 ₅ -P3 ₇ : outputs; P3 ₄ : DM
PO1M	F8H	D7H	P1 ₀ -P1 ₇ : AD ₀ -AD ₇ ; P0 ₀ -P0 ₇ : A ₈ -A ₁₅ ; normal memory timing; internal stack
IRQ	FAH	00H	no interrupt requests
IMR	FBH	00H	no interrupts enabled
RP	FDH	00H	working register file 00H-0FH
SPL	FFH	65H	1st byte of stack is register 64H

1. Although the user is free to modify the conditions selected in the Port 3 Mode register (P3M, F7H), P3M is a write-only register. This subroutine library maintains an image of P3M in its register P3M__save (7FH). If software outside of the subroutine package is to modify P3M, it should reference and modify P3M__save prior to modification of P3M. For example, to select P32/P35 for handshake, the following instruction sequence could be used:

```
OR   P3M__save, #04H
LD   P3M, P3M__save
```

2. For many of the subroutines in this library, the location of the operands (source/destination) is flexible between register memory, external memory (code/data), and the serial channel (if enabled). The description of each parameter in the specification blocks tells what the location options are.

- The location designation "in reg/ext memory" implies that the subroutine allows the operand to exist in register or in external data memory. The address of such an operand is contained in the designated register pair. If the high byte of that pair is 0, the operand is in register memory at the address held in the low byte of the register pair. Otherwise, the operand is in external data memory (accessed via LDE).
- The location designation "in reg/ext/ser memory" implies the same considerations as above with one enhancement: if both bytes of the register pair are 0, the operand exists in the serial channel. In this case, the register pair is not modified (updated). For example, rather than storing a destination ASCII string in memory, it might be desirable to output the string to the serial line.

3. The BCD format supported by the following arithmetic and conversion routines allows representation of signed variable-precision BCD numbers. A BCD number of 2n digits is represented in n+1 consecutive bytes, where the byte at the lowest memory address (byte 0) represents the sign and post-decimal digit count, and the bytes in the n higher memory locations (bytes 1 through n) represent the magnitude of the BCD number. The address of byte 0 and the value n are passed to the subroutines in specified working registers.

Digits are packed two per byte with the most-significant digit in the high-order nibble of byte 1 and the least-significant digit in the low-order nibble of byte n. Byte 0 is organized as two fields:

Bit 7 represents sign:
 1 = negative;
 0 = positive.

Bits 0-6 represent post-decimal digit count.

For example:

```
byte 0 = 05H = positive, with five post-
           decimal digits
         = 80H = negative, with no post-
           decimal digits
         = 90H = negative, with 16 post-
           decimal digits
```

4. The format of the decimal ASCII character string expected as input to the conversion routines "dascbcd" and "dascwrdr" is defined as:

(+ 1 -) (<digit>) [(<digit>)]

in which

() Parentheses mean that the enclosed times or can be omitted.

[] Brackets denote that the enclosed element is optional.

Table 3 illustrates how various input strings are interpreted by the conversion routines.

5. The format of the decimal ASCII character string output from the conversion routine "bcdasc" operating on an input BCD string of 2n digits is

```
1 sign of character ( + 1 - )
2n-x pre-decimal digits
1 decimal point if x does not equal 0
x post-decimal digits
```

6. The format of the decimal ASCII character string output from the conversion routine "wrddasc" is

```
1 sign character (determined by bit 15 of
input word)
6 pre-decimal digits
no decimal point
no post-decimal digits
```

Table 2. Subroutine Entry Points

Address	Name	Description
Binary Arithmetic Routines		
001B	divide	16/8 unsigned binary division
001E	div_16	16/16 unsigned binary division
0021	multiply	8x8 unsigned binary multiplication
0024	mult_16	16x16 unsigned binary multiplication
BCD Arithmetic Routines		
0027	bcdadd	BCD addition
002A	bcdsub	BCD subtraction
Conversion Routines		
002D	bcdasc	BCD to decimal ASCII
0030	dascbcd	Decimal ASCII to BCD
0033	bcdwrđ	BCD to binary word
0036	wrdbcd	Binary word to BCD
0039	bythasc	Binary byte to hexadecimal ASCII
003C	wrdhasc	Binary word to hexadecimal ASCII
003F	hascwrđ	Hexadecimal ASCII to binary word
0042	wrdasc	Binary word to decimal ASCII
0045	dascwrđ	Decimal ASCII to binary word
Bit Manipulation Routines		
0048	clb	Collect bits in a byte
004B	tmj	Table jump under mask
Serial Routines		
004E	ser_init	Initialize serial I/O
0051	ser_input	IRQ ₃ (receive) service
0054	ser_rlin	Read line
0057	ser_rabs	Read absolute
005A	ser_break	Transmit BREAK
005D	ser_flush	Flush (clear) input buffer
0060	ser_wlin	Write line
0063	ser_wabs	Write absolute
0066	ser_wbyt	Write byte
0069	ser_disable	Disable serial I/O
Timer/Counter Routines		
006C	tod_i	Initialize for time-of-day clock
006F	tod	Time-of-day IRQ service
0072	delay	Initialize for delay interval
0075	pulse_i	Initialize for pulse output
0078	pulse	Pulse IRQ service

7. Procedure name: ser_input

The conclusion of the algorithm for BREAK detection requires the Serial Receive Shift register to be cleared of the character currently being collected (if any). This requires a software wait loop of a one-character duration. The following explains the algorithm used (code lines 464 through 472, Part II):

$$1 \text{ character time} = \frac{(128 \times \text{PREO} \times \text{TO})}{\text{XTAL}} \frac{\text{sec}}{\text{bit}} \times 10 \frac{\text{bit}}{\text{char}}$$

$$= \frac{1280 \times \text{PREO} \times \text{TO}}{\text{XTAL}} \frac{\text{sec}}{\text{char}}$$

A software loop equal to one character time is needed:

$$1 \text{ character time} = \frac{2}{\text{XTAL}} \frac{\text{sec}}{\text{cycle}} \times n \frac{\text{cycle}}{\text{loop}}$$

$$= \frac{2n}{\text{XTAL}} \frac{\text{sec}}{\text{loop}}$$

Solve for n:

$$\frac{(1280 \times \text{PREO} \times \text{TO})}{\text{XTAL}} = \frac{2n}{\text{XTAL}}$$

$$n = 640 \times \text{PREO} \times \text{TO}$$

The register pair SERRtime, SER1time was initialized during ser_init to equal the product of the prescaler and the counter selected for the baud rate clock. That is,

$$\text{SERRtime, SER1time} = \text{PREO} \times \text{TO}$$

The instruction sequence

inlop: ld rSERtmp1, #53 (6 cycles)

lpl: djnz rSERtmp1, lpl (12/10 cycles taken/not taken)

executes in

$$6 + (52 \times 12) + 10 \text{ cycles} = 640 \text{ cycles}$$

8. BREAK detection on the serial input line requires that the receive interrupt service routine be entered within a half-a-bit time, since the routine reads the input line to detect a true (=1) or false (=0) stop bit. Since the interrupt request is generated halfway through reception of the stop bit, half-a-bit time remains in which to read the stop bit level. Interrupt priorities and interrupt nesting should be established appropriately to ensure this requirement.

$$1/2 \text{ bit time} = \frac{(128 \times \text{PREO} \times \text{TO})}{\text{XTAL} \times 2} \text{ sec}$$

Table 3. Decimal ASCII Character String Interpretation

Input String	Result			Terminator
	Sign	Pre-Decimal Digits	Post-Decimal Digits	
+1234.567,	+	1234	567	,
+---+.789+	-		789	+
1234..	+	1234		.
4976-	+		4976	-

NOTE: The terminator can be any ASCII character that is not a valid ASCII string character.

ROMLESS Z8 SUBROUTINE LIBRARY PART I

```

Z8ASM      3.02
LOC      OBJ CODE      STMT SOURCE STATEMENT

1
2
3 PART_I  MODULE
4
5
6 !'ROMLESS Z8'  SUBROUTINE LIBRARY PART I
7
8 Initialize:  a) Port 0 & Port 1 set up to address
9              64K external memory;
10             b) internal stack below allocated
11              RAM for subroutines;
12             c) normal memory timing;
13             d) IMR, IRQ, TMR, RP cleared;
14             e) Port 2 inputs open-drain pull-ups;
15             f) Data Memory select enabled;
16             g) EI executed to 'unfreeze' IRQ;
17             h) Jump to %0812.
18
19
20 Note:  The user is free to modify the initial
21         conditions selected for a, b, and c above,
22         via direct modification of the Port 0 & 1
23         Mode register (P01M, %F8).
24
25         The user is free to modify the conditions
26         selected in the Port 3 Mode register (P3M, %F7).
27         However, please note that P3M is a write-only
28         register. This subroutine library maintains
29         an image of P3M in its register P3M_save (%7F).
30         If software outside of the subroutine package
31         is to modify P3M, it should reference and modify
32         P3M_save, prior to modification of P3M. For
33         example, to select P32/P35 for handshake, use
34         an instruction sequence such as:
35
36             OR      P3M_save, #%04
37             LD      P3M, P3M_save
38
39         This is important if the serial and/or timer/
40         counter subroutines are to be used, since these
41         routines may modify P3M.
42 !

```

44 !Access to GLOBAL subroutines in this library should
45 be made via a CALL to the corresponding entry in the
46 jump table which begins at address %000F. The jump
47 table should be referenced rather than a CALL to the
48 actual entry point of the subroutine to avoid future
49 conflict in the event such entry points change in
50 potential future revisions.
51

52 Each GLOBAL subroutine in this listing is headed by a
53 comment block specifying its PURPOSE and calling
54 sequence (INPUT and OUTPUT parameters). For many of
55 the subroutines in this library, the location of the
56 operands (sources/destinations) is quite flexible
57 between register memory, external memory (code/data),
58 and the serial channel (if enabled). The description
59 of each parameter specifies what the location choices
60 are:
61

62 - The location designation 'in reg/ext memory'
63 implies that the subroutine allows that the operand
64 exist in either register or external data memory
65 The address of such an operand is contained
66 in the designated register pair. If the high byte of
67 that pair is zero, the operand is in register memory
68 at the address given by the low byte of the register
69 pair. Otherwise, the operand is in external data
70 memory (accessed via LDE).
71

72 - The location designation
73 'in reg/ext/ser memory' implies the same
74 considerations as above with one enhancement: if both
75 bytes of the reg. pair are zero, the operand exists
76 in the serial channel. In this case, the register
77 pair is not modified (updated). For example, rather
78 than storing a destination ASCII string in memory, it
79 might be desirable to output such to the serial line.
80 !

```

82 CONSTANT
83 !Register Usage!
84
85 RAM_START      :=      %7F
86
87 P3M_save      :=      RAM_START
88 TEMP_3        :=      P3M_save-1
89 TEMP_2        :=      TEMP_3-1
90 TEMP_1        :=      TEMP_2-1
91 TEMP_4        :=      TEMP_1-1
92
93 !The following registers are modified/referenced
94 by the Serial Routines ONLY. They are
95 available as general registers to the user
96 who does not intend to make use of the
97 Serial Routines!
98
99 SER_char       :=      TEMP_4-1
100 SER_tmp2       :=      SER_char-1
101 SER_tmp1       :=      SER_tmp2-1
102 SER_put        :=      SER_tmp1-1
103 SER_len        :=      SER_put-1
104 SER_buf        :=      SER_len-2
105 SER_imr        :=      SER_buf-1
106 SER_cfg        :=      SER_imr-1
107 !Serial Configuration Data
108 bit 7 : =1 => odd parity on
109 bit 6 : =1 => even parity on
110 (bit 6,7 = 11 => undefined)
111 bit 5 : undefined
112 bit 4 : undefined
113 bit 3 : =1 => input editing on
114 bit 2 : =1 => auto line feed enabled
115 bit 1 : =1 => BREAK detection enabled
116 bit 0 : =1 => input echo on
117 !
118 op            :=      %80
119 ep            :=      %40
120 ie            :=      %08
121 al            :=      %04
122 be            :=      %02
123 ec            :=      %01
124 SER_get       :=      SER_cfg-1
125 SER_flg       :=      SER_get-1
126 !Serial Status Flags
127 bit 7 : =1 => serial I/O disabled
128 bit 6 : undefined
129 bit 5 : undefined
130 bit 4 : =1 => parity error
131 bit 3 : =1 => BREAK detected
132 bit 2 : =1 => input buffer overflow
133 bit 1 : =1 => input buffer not empty
134 bit 0 : =1 => input buffer full
135 !
136 sd            :=      %80
137 pe            :=      %10
138 bd            :=      %08
139 bo            :=      %04
140 bne           :=      %02
141 bf            :=      %01
142
143 RAM_TMR       :=      RAM_START-%10
144
145 SERltime     :=      SER_flg-1

```

```

146 SERRtime      :=      SERltime-1
147
148 !The following registers are modified/referenced
149 by the Timer/Counter Routines ONLY. They are
150 available as general registers to the user
151 who does not intend to make use of the
152 Timer/Counter Routines!
153
154 TOD_tic        :=      RAM_TMR-2
155 TOD_imr        :=      TOD_tic-1
156 TOD_hr         :=      TOD_imr-1
157 TOD_min        :=      TOD_hr-1
158 TOD_sec        :=      TOD_min-1
159 TOD_tt         :=      TOD_sec-1
160 PLS_1          :=      TOD_tt-1
161 PLS_tmr        :=      PLS_1-1
162 PLS_2          :=      PLS_tmr-1
163
164 RAM_END        :=      PLS_2
165 STACK          :=      RAM_END
166
167 !Equivalent working register equates
168 for above register layout!
169
170 !register file %70 - %7F!
171 RAM_STARTr     :=      %70      !for SRP!
172
173 rP3Msave       :=      R15
174 rTEMP_3        :=      R14
175 rTEMP_2        :=      R13
176 rTEMP_1        :=      R12
177 rrTEMP_1      :=      RR12
178 rTEMP_1h       :=      R12
179 rTEMP_1l       :=      R13
180 rTEMP_4        :=      R11
181 rSERcHar       :=      R10
182 rSERtmp2       :=      R9
183 rSERtmp1       :=      R8
184 rrSERtmp       :=      RR8
185 rSERtmp1l      :=      R9
186 rSERtmp1h      :=      R8
187 rSERput        :=      R7
188 rSERlen        :=      R6
189 rrSERbuf       :=      RR4
190 rSERbufh       :=      R4
191 rSERbuf1l      :=      R5
192 rSERimr        :=      R3
193 rSERcfig       :=      R2
194 rSERget        :=      R1
195 rSERflg        :=      R0
196
197
198 !register file %60 - %6F!
199 RAM_TMRr       :=      %60      !for SRP!
200 rTODtic        :=      R13
201 rTODimr        :=      R12
202 rTODhr         :=      R11
203 rTODmin        :=      R10
204 rTODsec        :=      R9
205 rTODtt         :=      R8
206 rPLS_1         :=      R7
207 rPLStmr        :=      R6
208 rPLS_2         :=      R5

```

```

210 EXTERNAL
211 ser_init          PROCEDURE
212 ser_input        PROCEDURE
213 ser_rlin         PROCEDURE
214 ser_rabs         PROCEDURE
215 ser_break        PROCEDURE
216 ser_flush        PROCEDURE
217 ser_wlin         PROCEDURE
218 ser_wabs         PROCEDURE
219 ser_wbyt         PROCEDURE
220 ser_disable      PROCEDURE
221 ser_get           PROCEDURE
222 ser_output       PROCEDURE
223 tod_i            PROCEDURE
224 tod              PROCEDURE
225 delay            PROCEDURE
226 pulse_i          PROCEDURE
227 pulse            PROCEDURE
228
229
230                $SECTION PROGRAM
231 GLOBAL
232
233
234 !Interrupt vectors!
235 IRQ_0  ARRAY  [1 word]  :=  [%0800]
P 0000 0800
236 IRQ_1  ARRAY  [1 word]  :=  [%0803]
P 0002 0803
237 IRQ_2  ARRAY  [1 word]  :=  [%0806]
P 0004 0806
238 IRQ_3  ARRAY  [1 word]  :=  [%0809]
P 0006 0809
239 IRQ_4  ARRAY  [1 word]  :=  [%080C]
P 0008 080C
240 IRQ_5  ARRAY  [1 word]  :=  [%080F]
P 000A 080F
241
242

```

```

244 GLOBAL
245
P 000C      246 !Jump Table!
247 ENTER   PROCEDURE
248 ENTRY
P 000C 8D 007B' 249 JP      INIT
P 000F      250 END     ENTER
251
252
P 000F 28 43 29 253 copyright ARRAY [* BYTE] := '(C)1980ZILOG'
P 0012 31 39 38
P 0015 30 5A 49
P 0018 4C 4F 47

254
P 001B      255 !Subroutine Entry Points!
256 JUMP    PROCEDURE
257 ENTRY
258
259 !Binary Arithmetic Routines!
260
P 001B 8D 0099' 261 JP      divide      !16/8 unsigned binary
262                          division!
P 001E 8D 00B7' 263 JP      div_16      !16/16 unsigned binary
264                          division!
P 0021 8D 00E2' 265 JP      multiply    !8x8 unsigned binary
266                          multiplication!
P 0024 8D 00F6' 267 JP      mult_16    !16x16 unsigned binary
268                          multiplication!
269
270 !BCD Arithmetic Routines!
271
P 0027 8D 011A' 272 JP      bcdadd      !BCD addition!
273
P 002A 8D 0117' 274 JP      bcddsub    !BCD subtraction!
275
276 !Conversion Routines!
277
P 002D 8D 0205' 278 JP      bcddasc     !BCD to decimal ASCII!
279
P 0030 8D 0363' 280 JP      dascbcd     !Decimal ASCII to BCD!
281
P 0033 8D 0284' 282 JP      bcdwrd      !BCD to binary word!
283
P 0036 8D 02CD' 284 JP      wrdbcd      !binary word to BCD!
285
P 0039 8D 025C' 286 JP      bythasc     !Bin. byte to Hex ASCII!
287
P 003C 8D 0257' 288 JP      wrdhasc     !Bin. word to hex ASCII!
289
P 003F 8D 0319' 290 JP      hascwrdd    !Hex ASCII to bin word!
291
P 0042 8D 03BE' 292 JP      wrddasc     !Bin. word to dec ASCII!
293
P 0045 8D 034D' 294 JP      dascwrdd    !dec ASCII to bin word!
295
296 !Bit Manipulation Routines!
297
P 0048 8D 04A1' 298 JP      clb         !collect bits in a byte!
299
P 004B 8D 04B9' 300 JP      tjm         !Table Jump Under Mask!
301
302 !Serial Routines!
303
P 004E 8D 0000* 304 JP      ser_init    !initialize serial I/O!

```

```

P 0051 8D 0000* 305 JP ser_input !IRQ3 (receive) service!
306
307
P 0054 8D 0000* 308 JP ser_rlin !read line!
309
P 0057 8D 0000* 310 JP ser_rabs !read absolute!
311
P 005A 8D 0000* 312 JP ser_break !transmit BREAK!
313
P 005D 8D 0000* 314 JP ser_flush !flush (clear)
315 input buffer!
P 0060 8D 0000* 316 JP ser_wlin !write line!
317
P 0063 8D 0000* 318 JP ser_wabs !write absolute!
319
P 0066 8D 0000* 320 JP ser_wbyt !write byte!
321
P 0069 8D 0000* 322 JP ser_disable !disable serial I/O!
323
324 !Timer/Counter Routines!
325
P 006C 8D 0000* 326 JP tod_i !init for time of day!
327
P 006F 8D 0000* 328 JP tod !tod IRQ service!
329
P 0072 8D 0000* 330 JP delay !init for delay interval
331
P 0075 8D 0000* 332 JP pulse_i !init for pulse output!
333
P 0078 8D 0000* 334 JP pulse !pulse IRQ service!
335
P 007B 336 END JUMP

P 007B 338 !Initialization!
339 INIT PROCEDURE
340 ENTRY
341
P 007B E6 F8 D7 342 LD P01M,%%(2)11010111
343 !internal stack;
344 ADO-A15;
345 normal memory
346 timing !
P 007E E6 7F 10 347 LD P3M_save,%%(2)00010000
348 !P3M is write-only,
349 so keep a copy in
350 RAM for later
351 reference !
P 0081 E4 7F F7 352 LD P3M,P3M_save !set up Port 3 !
P 0084 E6 FF 65 353 LD SPL,#STACK !stack pointer !
P 0087 B0 F1 354 CLR TMR !reset timers!
P 0089 E6 F6 FF 355 LD P2M,%%FF !all inputs!
P 008C B0 FA 356 CLR IRQ !reset int. requests!
P 008E B0 FB 357 CLR IMR !disable interrupts !
P 0090 B0 FD 358 CLR RP !register pointer!
P 0092 E6 70 80 359 LD SER_flg,%%80 !serial disabled!
P 0095 9F 360 EI !globally enable
361 interrupts !
P 0096 8D 0812 362 JP %0812
363
P 0099 364 END INIT

```

Binary Arithmetic Routines

```

397 CONSTANT
398 div_LEN      := R10
399 DIVISOR     := R11
400 dividend_HI := R12
401 dividend_LO := R13
402 GLOBAL
P 0099 403 divide PROCEDURE
404 !*****
405 Purpose = To perform a 16-bit by 8-bit unsigned
406           binary division.
407
408 Input = R11 = 8-bit divisor
409         RR12 = 16-bit dividend
410
411 Output = R13 = 8-bit quotient
412          R12 = 8-bit remainder
413          Carry flag = 1 if overflow
414                   = 0 if no overflow
415          R11 unmodified
416 *****!
417 ENTRY
P 0099 A9 7C 418 ld TEMP_1,div_LEN !save caller's R10!
P 009B AC 08 419 ld div_LEN,#8 !LOOP COUNTER!
420
421 !CHECK IF RESULT WILL FIT IN 8 BITS!
P 009D A2 BC 422 cp DIVISOR,dividend_HI
P 009F BB 02 423 jr UGT,LOOP !CARRY = 0 (FOR RLC)!
424 !overflow!
P 00A1 DF 425 SCF !CARRY = 1!
P 00A2 AF 426 ret
427
P 00A3 10 ED 428 LOOP: RLC dividend_LO !DIVIDEND * 2!
P 00A5 10 EC 429 RLC dividend_HI
P 00A7 7B 04 430 jr c,subt
P 00A9 A2 BC 431 cp DIVISOR,dividend_HI
P 00AB BB 03 432 jr UGT,next !CARRY = 0!
P 00AD 22 CB 433 subt: SUB dividend_HI,DIVISOR
P 00AF DF 434 SCF !TO BE SHIFTED INTO RESULT!
P 00B0 AA F1 435 next: djnz div_LEN,LOOP !no flags affected!
436
437 !ALL DONE!
P 00B2 10 ED 438 RLC dividend_LO
439
P 00B4 A8 7C 440 ld div_LEN,TEMP_1 !CARRY = 0: no overflow!
P 00B6 AF 441 ret !restore caller's R10!
P 00B7 442 END divide

```

```

444 CONSTANT
445 d16_LEN := R7
446 dvsr_hi := R8
447 dvsr_lo := R9
448 rem_hi := R10
449 rem_lo := R11
450 quot_hi := R12
451 quot_lo := R13
452 GLOBAL
453 div_16 PROCEDURE
454 !*****
455 Purpose = To perform a 16-bit by 16-bit unsigned
456           binary division.
457
458 Input =   RR8 = 16-bit divisor
459           RR12 = 16-bit dividend
460
461 Output =  RR12 = 16-bit quotient
462           RR10 = 16-bit remainder
463           RR8 unmodified
464 *****!
465 ENTRY
466     ld     TEMP_1,d16_LEN !save caller's R10!
P 00B7 79 7C 467     ld     d16_LEN,#16 !LOOP COUNTER!
P 00B9 7C 10 468     rcf     !carry = 0!
P 00BB CF 469     clr     rem_hi
P 00BC B0 EA 470     clr     rem_lo
P 00BE B0 EB 471 dlp_16: rlc  quot_lo
P 00C0 10 ED 472     rlc  quot_hi
P 00C2 10 EC 473     rlc  rem_lo
P 00C4 10 EB 474     rlc  rem_hi
P 00C6 10 EA 475     jr     c,subt_16
P 00C8 7B 0A 476     cp     dvsr_hi,rem_hi
P 00CA A2 8A 477     jr     ugt,skp_16
P 00CC BB 0B 478     jr     ult,subt_16
P 00D0 A2 9B 479     cp     dvsr_lo,rem_lo
P 00D2 BB 05 480     jr     ugt,skp_16
P 00D4 22 B9 481 subt_16: sub  rem_lo,dvsr_lo
P 00D6 32 A8 482     sbc  rem_hi,dvsr_hi
P 00D8 DF 483     scf
P 00D9 7A E5 484 skp_16: djnz d16_LEN,dlp_16 !no flags affected!
P 00DB 10 ED 485     rlc  quot_lo
P 00DD 10 EC 486     rlc  quot_hi
P 00DF 78 7C 487     ld     d16_LEN,TEMP_1
P 00E1 AF 488     ret
P 00E2 489 END div_16

491 CONSTANT
492 MULTIPLIER := R11
493 PRODUCT_LO := R13
494 PRODUCT_HI := R12
495 mul_LEN := R10
496 GLOBAL
P 00E2 497 multiply PROCEDURE
498 !*****
499 Purpose = To perform an 8-bit by 8-bit unsigned
500           binary multiplication.
501
502 Input =   R11 = multiplier
503           R13 = multiplicand
504
505 Output =  RR12 = product
506           R11 unmodified
507 *****!
508 ENTRY
509     ld     TEMP_1,mul_LEN !save caller's R10!
P 00E4 AC 09 510     ld     mul_LEN,#9 !8 BITS!
P 00E6 B0 EC 511     clr     PRODUCT_HI !INIT HIGH RESULT BYTE!
P 00E8 CF 512     RCF !CARRY = 0!
P 00E9 C0 EC 513 LOOP1: RRC  PRODUCT_HI
P 00EB C0 ED 514     RRC  PRODUCT_LO
P 00ED FB 02 515     jr     nc,next
P 00EF 02 CB 516     ADD  PRODUCT_HI,MULTIPLIER
P 00F1 AA F6 517 NEXT: djnz mul_LEN,LOOP1
P 00F3 A8 7C 518     ld     mul_LEN,TEMP_1 !restore caller's R10!
P 00F5 AF 519     ret
P 00F6 520 END multiply

```

```

522 CONSTANT
523 m16_LEN      :=      R7
524 plier_hi    :=      R8
525 plier_lo    :=      R9
526 prod_hi     :=      R10
527 prod_lo     :=      R11
528 mult_hi     :=      R12
529 mult_lo     :=      R13
530 GLOBAL
531 mult_16 PROCEDURE
532 !*****
533 Purpose =      To perform an 16-bit by 16-bit unsigned
534                binary multiplication.
535
536 Input =        RR8 = multiplier
537                RR12 = multiplicand
538
539 Output =        RQ10 = product (R10, R11, R12, R13)
540                RR8 unmodified
541                Zero FLAG = 0 if result > 16 bits
542                        = 1 if result fits in 16
543                        (unsigned) bits (RR12 = result)
544                !*****
545 ENTRY
P 00F6 79 7C    546      ld      TEMP_1,m16_LEN !save caller's R7!
P 00F8 7C 11    547      ld      m16_LEN,#17 !16 BITS!
P 00FA B0 EA    548      clr     prod_hi
P 00FC B0 EB    549      clr     prod_lo !init product!
P 00FE CF       550      ref     !CARRY = 0!
P 00FF C0 EA    551 loop16: rrc   prod_hi
P 0101 C0 EB    552           rrc   prod_lo !bit 0 to carry!
P 0103 C0 EC    553           rrc   mult_hi !multiplicand / 2!
P 0105 C0 ED    554           rrc   mult_lo
P 0107 FB 04    555           jr    nc,next16
P 0109 02 B9    556           add   prod_lo,plier_lo
P 010B 12 A8    557           adc   prod_hi,plier_hi
P 010D 7A F0    558 next16: djnz  m16_LEN,loop16 !next bit!
P 010F 78 7C    559           ld      m16_LEN,TEMP_1 !restore caller's R7!
P 0111 A9 7C    560           ld      TEMP_1,prod_hi !test product...!
P 0113 44 EB 7C 561           or     TEMP_1,prod_lo !...bits 31 - 16!
P 0116 AF       562           ret
P 0117          563 END      mult_16

```

BCD Arithmetic Routines

```

593 !The BCD format supported by the following arithmetic
594 and conversion routines allows representation
595 of signed magnitude variable precision BCD
596 numbers. A BCD number of 2n digits is
597 represented in n+1 consecutive bytes where
598 the byte at the lowest memory address
599 ('byte 0') represents the sign and post-
600 decimal digit count, and the bytes in the
601 next n higher memory locations ('byte 1'
602 through 'byte n') represent the magnitude
603 of the BCD number. The address of 'byte 0'
604 and the value n are passed to the subroutines
605 in specified working registers. Digits are
606 packed two per byte with the most
607 significant digit in the high order nibble
608 of 'byte 1' and the least significant digit
609 in the low order nibble of 'byte n'. 'Byte 0'
610 is organized as two fields:
611     bit 7 represents sign:
612         = 1 => negative
613         = 0 => positive
614     bit 6-0 represent post-decimal digit
615         count
616 For example:
617 'byte 0' = %05 => positive, with 5 post-decimal digits
618         = %80 => negative, with no post-decimal digits
619         = %90 => negative, with 16 post-decimal digits
620 !

```

```

622 CONSTANT
623 bcd_LEN := R12
624 bcd_SRC := R14
625 bcd_DST := R15

```

```
626 GLOBAL
```

P 0117

```
627 bcdsub PROCEDURE
```

```
628 !*****
```

```
629 Purpose =      To subtract two packed BCD strings of
630                equal length.
631                dst <-- dst - src
632

```

```
633 Input =        R15 = address of destination BCD
634                string (in register memory).
635                R14 = address of source BCD
636                string (in register memory).
637                R12 = BCD digit count / 2
638

```

```
639 Output =       Destination BCD string contains the
640                difference.
641                Source BCD string may be modified.
642                R12, R14, R15 unmodified if no error
643                R13 modified.
644                Carry FLAG = 1 if underflow or format
645                error.
646                !*****

```

P 0117 B7 EE 80

```
647 ENTRY
648     xor     @bcd_SRC, #%80    !complement sign of
649                subtrahend!

```

P 011A

```
650 !fall into bcdadd!
651 END     bcdsub

```

```

653 GLOBAL
654 bedadd PROCEDURE
655 !*****
656 Purpose = To add two packed BCD strings of
657 equal length.
658 dst <-- dst + src
659
660 Input = R15 = address of destination BCD
661 string (in register memory).
662 R14 = address of source BCD
663 string (in register memory).
664 R12 = BCD digit count / 2
665
666 Output = Destination BCD string contains the sum.
667 Source BCD string may be modified.
668 R12, R14, R15 unmodified if no error
669 R13 modified.
670 Carry FLAG = 1 if overflow or format
671 error.
672 !*****
673 ENTRY
674 !delete all leading pre-decimal zeroes!
P 011A E6 7E 02 675 ld TEMP_3,#2
P 011D D8 EE 676 ld R13,bcd_SRC
P 011F C9 7B 677 ba_3: ld TEMP_4,bcd_LEN
P 0121 04 7B 7B 678 add TEMP_4,TEMP_4 !total digit count!
P 0124 E5 ED 7D 679 ld TEMP_2,@R13 !get sign/post dec #!
P 0127 56 7D 7F 680 and TEMP_2,##7F !isolate post dec #!
P 012A 24 7D 7B 681 sub TEMP_4,TEMP_2 !pre-dec digit cnt!
P 012D 7D 0203' 682 jp ult,ba_err !format error!
P 0130 6B 1A 683 jr z,ba_1 !no pre-dec. digits!
P 0132 70 EC 684 ba_2: push R12 !save!
P 0134 C7 CD 01 685 ld R12,1(R13) !leading byte!
P 0137 76 EC F0 686 tm R12,##F0 !test leading digit!
P 013A 50 EC 687 pop R12 !restore!
P 013C EB 0E 688 jr nz,ba_1 !no more leading 0's!
P 013E B0 7C 689 clr TEMP_T
P 0140 D6 0463' 690 call rdl !rotate left!
P 0143 21 ED 691 inc @R13 !update post dec #!
P 0145 4D 0203' 692 jp ov,ba_err !oops!
P 0148 00 7B 693 dec TEMP_4 !dec pre-dec #!
P 014A EB E6 694 jr nz,ba_2 !loop!
P 014C D8 EF 695 ba_1: ld R13,bcd_DST
P 014E 00 7E 696 dec TEMP_3 !SRC and DST done?!
P 0150 EB CD 697 jr nz,ba_3 !do DST!
698 !leading zero deletion complete!
699 !insure DST is > or = SRC; exchange if necessary!
P 0152 E3 DF 700 ld R13,@bcd_DST
P 0154 56 ED 7F 701 and R13,##7F !isolate post dec #!
P 0157 E5 EE 7D 702 ld TEMP_2,@bcd_SRC
P 015A 56 7D 7F 703 and TEMP_2,##7F !isolate post dec #!
P 015D A4 7D ED 704 cp R13,TEMP_2
P 0160 70 ED 705 push R13 !save!
P 0162 7B 39 706 jr ult,ba_4 !DST > SRC!
P 0164 BB 18 707 jr ugt,ba_5 !DST < SRC!
708 !decimal points in same position.
709 must compare magnitude!
P 0166 D8 EC 710 ld R13,bcd_LEN
P 0168 E9 7C 711 ld TEMP_1,bcd_SRC
P 016A F9 7B 712 ld TEMP_4,bcd_DST
P 016C 20 7C 713 ba_6: inc TEMP_1
P 016E 20 7B 714 inc TEMP_4
P 0170 E5 7C 7E 715 ld TEMP_3,@TEMP_1 !get SRC byte!
P 0173 A5 7B 7E 716 cp TEMP_3,@TEMP_4 !compare DST byte!

```

```

P 0176 BB 06      717      jr      ugt,ba_5      !SRC > DST!
P 0178 7B 23      718      jr      ult,ba_4      !SRC < DST!
P 017A DA FO      719      djnz   R13,ba_6      !loop!
P 017C 8B 1F      720      jr      ba_4          !DST > or = SRC!
721 !swap source and destination operands!
P 017E D8 EC      722 ba_5:  ld      R13,bcd_LEN
P 0180 DE          723      inc     R13          !include flag/size byte!
P 0181 02 ED      724      add     bcd_SRC,R13
P 0183 02 FD      725      add     bcd_DST,R13
P 0185 00 EE      726 ba_7:  dec     bcd_SRC
P 0187 00 EF      727      dec     bcd_DST
P 0189 E5 EE      7C      728      ld      TEMP_1,@bcd_SRC
P 018C E5 EF      7B      729      ld      TEMP_4,@bcd_DST
P 018F F5 7B      EE      730      ld      @bcd_SRC,TEMP_4
P 0192 F5 7C      EF      731      ld      @bcd_DST,TEMP_1 !one byte swapped!
P 0195 DA EE      732      djnz   R13,ba_7
P 0197 D8 7D      733      ld      R13,TEMP_2
P 0199 50 7D      734      pop    TEMP_2
P 019B 70 ED      735      push   R13_
736 !exchange complete!
P 019D 50 ED      737 ba_4:  pop    R13          !restore!
738 !RT3 = DST post decimal digit count
739 TEMP_2 = SRC post decimal digit count
740 R13 =< TEMP_2      !
P 019F 24 ED      7D      741      sub    TEMP_2,R13
P 01A2 C0 7D      742      rrc   TEMP_2          !alignment offset!
P 01A4 FB 09      743      jr     nc,ba_8        !digits word aligned!
744 !rotate out least significant SRC post decimal digit!
P 01A6 D8 EE      745      ld      R13,bcd_SRC
P 01A8 01 ED      746      dec     @R13          !dec post dec digit #!
P 01AA B0 7C      747      clr   TEMP_1
P 01AC D6 0485'   748      call  rdr
749 !determine if addition or subtraction!
P 01AF E5 EE      7B      750 ba_8:  ld      TEMP_4,@bcd_SRC !sign of SRC!
P 01B2 B5 EF      7B      751      xor    TEMP_4,@bcd_DST !sign of DST!
752 !get starting addresses!
P 01B5 D8 EC      753      ld      R13,bcd_LEN
P 01B7 24 7D      ED      754      sub    R13,TEMP_2
P 01BA 6B 45      755      jr     z,ba_14        !done already!
P 01BC 02 ED      756      add     bcd_SRC,R13
P 01BE 02 FC      757      add     bcd_DST,bcd_LEN
758 !ready!!!
P 01C0 CF          759      rcf   !carry = 0!
P 01C1 E5 EF      7C      760 ba_11: ld     TEMP_1,@bcd_DST
P 01C4 76 7B      80      761      tm     TEMP_4,#%80    !add or sub?!
P 01C7 6B 05      762      jr     z,ba_9         !add!
P 01C9 35 EE      7C      763      sbc   TEMP_1,@bcd_SRC
P 01CC 8B 03      764      jr     ba_10
P 01CE 15 EE      7C      765 ba_9:  adc     TEMP_1,@bcd_SRC
P 01D1 40 7C      766 ba_10: da     TEMP_1
P 01D3 F5 7C      EF      767      ld     @bcd_DST,TEMP_1
P 01D6 00 EF      768      dec   bcd_DST
P 01D8 00 EE      769      dec   bcd_SRC
P 01DA DA E5      770      djnz  R13,ba_11
771 !propagate carry thru TEMP_2 bytes of DST!
P 01DC D8 7D      772      ld     R13,TEMP_2
P 01DE DA          773      inc   R13          !may be zero!
P 01DF DA 02      774      djnz  R13,ba_12
P 01E1 8B 09      775      jr     ba_13
P 01E3 17 EF      00      776 ba_12: adc   @bcd_DST,#0
P 01E6 41 EF      777      da    @bcd_DST
P 01E8 00 EF      778      dec   bcd_DST
P 01EA DA F7      779      djnz  R13,ba_12

```

```

780 !carry propagate complete!
P 01EC FB 13 781 ba_13: jr nc,ba_14 !done!
782 !Rotate out least significant post decimal DST
783 digit to make room for carry at high end!
P 01EE E5 EF 7C 784 ld TEMP_1,@bcd_DST
P 01F1 56 7C 7F 785 and TEMP_1,##7F
P 01F4 6D 0203' 786 jp z,ba_err !no post dec digits!
P 01F7 E6 7C 10 787 ld TEMP_1,##10
P 01FA D8 EF 788 ld R13,@bcd_DST
P 01FC D6 0485' 789 call rdr
P 01FF 01 EF 790 dec @bcd_DST !dec digit cnt!
P 0201 CF 791 ba_14: rcf
P 0202 AF 792 ret
793
P 0203 DF 794 ba_err: scf
P 0204 AF 795 ret
P 0205 796 END bcdadd

```

Conversion Routines

```

821 CONSTANT
822 bca_LEN      :=      R12
823 bca_SRC      :=      R13
824 GLOBAL
P 0205 bcdasc PROCEDURE
825 !*****
826 Purpose =      To convert a variable length BCD
827                string to decimal ASCII.
828
829
830 Input =        RR14 = address of destination ASCII
831                string (in reg/ext/ser memory).
832                R13 = address of source BCD
833                string (in register memory).
834                R12 = BCD digit count / 2
835
836 Output =       ASCII string in designated
837                destination buffer.
838                Carry FLAG = 1 if input format error
839                            or serial disabled,
840                            = 0 if no error.
841                R12, R13, R14, R15 modified.
842                Input BCD string unmodified.
843 !*****
844 ENTRY
P 0205 E6 7C 2D 845 ld      TEMP_1,#'-'      !minus sign!
P 0208 77 ED 80 846 tm      @bca_SRC,#%80      !src negative?!
P 020B EB 03 847 jr      nz,bcd d1        !yes!
P 020D E6 7C 2B 848 ld      TEMP_1,#'+'      !positive sign!
P 0210 E5 ED 7E 849 bcd_d1: ld    TEMP_3,@bca_SRC
P 0213 56 7E 7F 850          and    TEMP_3,#%7F      !isolate post dec cnt!
P 0216 02 CC 851          add    bca_LEN,bca_LEN !total digit count!
P 0218 70 EC 852          push  bca_LEN
P 021A 24 7E EC 853          sub    bca_LEN,TEMP_3 !pre-dec digit cnt!
P 021D 50 7E 854          pop    TEMP_3 !total digit count!
P 021F 7B 35 855          jr      ult,bcd d2 !format error!
P 0221 D6 03F4' 856          call  put_dest !sign to dest.!
P 0224 7B 30 857          jr      c,bcd d2 !serial error!
P 0226 A6 EC 00 858          cp     bca_LEN,#0 !any pre-dec digits?!
P 0229 6B 22 859          jr      z,bcd d6 !no. start with '!'
P 022B 76 7E 01 860 bcd_d4: tm    TEMP_3,#1 !need next byte?!
P 022E EB 04 861          jr      nz,bcd d3 !not yet.!
P 0230 DE 862          inc    bca_SRC !update pointer!
P 0231 E5 ED 7D 863          ld     TEMP_2,@bca_SRC !get next byte!
P 0234 F0 7D 864 bcd_d3: swap  TEMP_2
P 0236 E4 7D 7C 865          ld     TEMP_1,TEMP_2
P 0239 56 7C 0F 866          and    TEMP_1,#%0F      !isolate digit!
P 023C A6 7C 09 867          cp     TEMP_1,#9 !verify bcd!
P 023F BB 14 868          jr      ugt,bcd d5 !no good!
P 0241 06 7C 30 869          add    TEMP_1,#%30 !convert to ASCII!
P 0244 D6 03F4' 870          call  put_dest !to destination!
P 0247 00 7E 871          dec    TEMP_3 !digit count!
P 0249 6B 0B 872          jr      z,bcd d2 !all done!
P 024B CA DE 873          djnz  bca_LEN,bcd d4 !next digit!
P 024D E6 7C 2E 874 bcd_d6: ld    TEMP_1,#'.' !time for dec. pt.!
P 0250 D6 03F4' 875          call  put_dest !to destination!
P 0253 8B D6 876          jr      bcd_d4 !continue!
P 0255 DF 877          bcd d5: scf !set error return!
P 0256 AF 878          bcd_d2: ret
P 0257 879          END    bcdasc

881 GLOBAL
P 0257 wrdhasc PROCEDURE
882 !*****
883 Purpose =      To convert a binary word to Hex ASCII.
884
885
886 Input =        RR12 = source binary word.
887                RR14 = address of destination ASCII
888                string (in reg/ext/ser memory).
889
890 Note =         All other details same as for bythasc.
891 !*****
892 ENTRY
P 0257 D6 025C' 893          call  bythasc !convert R12!
P 025A C8 ED 894          ld     R12,R13
895          !fall into bythasc!
P 025C 896          END    wrdhasc

```

```

898 CONSTANT
899 bna_SRC := R12
900 GLOBAL
P 025C 901 bythasc PROCEDURE
902 !*****
903 Purpose = To convert a binary byte to Hex ASCII.
904
905 Input = RR14 = address of destination ASCII
906 string (in reg/ext/ser memory).
907 R12 = Source binary byte.
908
909 Output = ASCII string in designated
910 destination buffer.
911 Carry = 1 if error (serial only).
912 R14, R15 modified.
913 *****!
914 ENTRY
P 025C B0 7E 915 clr MODE !flag => binary to ASCII!
P 025E E6 7D 02 916 bca_go: ld TEMP_2,#2
P 0261 F0 EC 917 bca_go1: SWAP bna_SRC !look at next nibble!
P 0263 C9 7C 918 ld TEMP_1,bna_SRC
P 0265 56 7C 0F 919 and TEMP_1,##0F !isolate low nibble!
P 0268 06 7C 30 920 ADD TEMP_1,##30 !convert to ASCII!
P 026B A6 7C 3A 921 cp TEMP_1,##3A !>9?!
P 026E 7B 09 922 jr ult,skip !no!
P 0270 DF 923 SCF !in case error!
P 0271 76 7E 01 924 TM MODE,#1 !input is BCD?!
P 0274 EB 0D 925 JR NZ,bca_ex !yes. error.!
P 0276 06 7C 07 926 ADD TEMP_1,##07 !input hex. adjust!
P 0279 D6 03F4' 927 skip: call put_dest !put byte in dest!
P 027C 7B 05 928 jr c,bca_ex !error!
P 027E 00 7D 929 dec TEMP_2
P 0280 EB DF 930 jr nz,bca_go1 !loop till done!
P 0282 CF 931 RCF !carry = 0: no error!
P 0283 AF 932 bca_ex: ret !done!
P 0284 933 END bythasc

```

```

935 CONSTANT
936 bcd_adr      :=      R14
937 bcd_cnt      :=      R15
938 GLOBAL
939 bcdwrd PROCEDURE
940 !*****
941 Purpose =      To convert a variable length BCD
942                string to a signed binary word. Only
943                pre-decimal digits are converted.
944
945 Input =        R14 = address of source BCD
946                string (in register memory).
947                R15 = BCD digit count / 2
948
949 Output =       RR12 = binary word
950                Carry FLAG = 1 if input format error
951                or dest overflow,
952                = 0 if no error.
953                R14,R15 modified.
954 *****!
955 ENTRY
P 0284 B0 EC 956      clr      R12          !init destination!
P 0286 B0 ED 957      clr      R13
P 0288 E5 EE 7B 958      ld      TEMP_4,@bcd_adr !get sign/post length!
P 028B 56 7B 7F 959      and     TEMP_4,##7F      !isolate post length!
P 028E 02 FF 960      add     bcd_cnt,bcd_cnt !# bcd digits!
P 0290 24 7B EF 961      sub     bcd_cnt,TEMP_4 !# pre-dec digits!
P 0293 7B 37 962      jr      ult_bcd_w2 !format error!
P 0295 E5 EE 7B 963      ld      TEMP_4,@bcd_adr !remember sign!
P 0298 E6 7E 02 964 bcd_w3: ld     TEMP_3,#2      !digits per byte!
P 029B EE 965      inc     bcd_adr      !src address!
P 029C E5 EE 7D 966      ld      TEMP_2,@bcd_adr !get next src byte!
P 029F A6 EF 00 967 bcd_w1: cp     bcd_cnt,#0      !digit count = 0?!
P 02A2 6B 12 968      jr      z,bcd_w4      !conversion complete!
P 02A4 F0 7D 969      swap    TEMP_2          !next digit!
P 02A6 E4 7D 7C 970      ld      TEMP_1,TEMP_2
P 02A9 D6 042C' 971      call   bcd_bin          !accumulate in binary!
P 02AC 7B 1E 972      jr      c,bcd_w2      !overflow or format err!
P 02AE 00 EF 973      dec     bcd_cnt      !update digit count!
P 02B0 00 7E 974      dec     TEMP_3        !next byte?!
P 02B2 EB EB 975      jr      nz,bcd_w1     !no. same.!
P 02B4 8B E2 976      jr      bcd_w3      !next byte!
P 02B6 DF 977 bcd_w4: scf     !in case!
P 02B7 76 EC 80 978      tm      R12,##80      !result > 15 bits?!
P 02BA EB 10 979      jr      nz,bcd_w2      !overflow!
P 02BC 76 7B 80 980 bcd_w5: tm     TEMP_4,##80      !source negative?!
P 02BF 6B 0A 981      jr      z,bcd_w6      !no. done.!
P 02C1 60 EC 982      com     R12
P 02C3 60 ED 983      com     R13
P 02C5 06 ED 01 984      add     R13,#1
P 02C8 16 EC 00 985      adc     R12,#0          !RR12 two's complement!
P 02CB CF 986 bcd_w6: rfc     !carry = 0!
P 02CC AF 987 bcd_w2: ret
P 02CD 988 END      bcdwrd

```

```

990 GLOBAL
991 wrdbcd PROCEDURE
992 !*****
993 Purpose = To convert a signed binary word
994           to a variable length BCD string.
995
996 Input = R14 = address of destination BCD
997          string (in register memory)
998         RR12 = source binary word
999         R15 = BCD digit count / 2
1000
1001 Output = BCD string in destination buffer
1002          Carry FLAG = 1 if dest overflow
1003                   = 0 if no error.
1004                   R12,R13,R14,R15 modified.
1005 *****
1006 ENTRY
P 02CD B1 EE 1007 clr @bcd adr !init sign/post dec cnt!
P 02CF 76 EC 80 1008 tm R12,7#80 !is input word negative?
P 02D2 6B OD 1009 jr z, wrd_b0
P 02D4 47 EE 80 1010 or @bcd_adr, #80 !set result negative!
P 02D7 60 ED 1011 com R13
P 02D9 60 EC 1012 com R12
P 02DB 06 ED 01 1013 add R13, #1
P 02DE 16 EC 00 1014 adc R12, #0 !RR12 two's complement!
P 02E1 10 ED 1015 wrd_b0: rlc R13
P 02E3 10 EC 1016 rlc R12 !bit 15 not magnitude!
P 02E5 EE 1017 inc bcd_adr !update dest pointer!
P 02E6 E9 7C 1018 ld TEMP_1, bcd_adr
P 02E8 F9 7D 1019 ld TEMP_2, bcd_cnt !dest byte count!
P 02EA 04 EF 7C 1020 add TEMP_1, bcd_cnt
P 02ED 00 7C 1021 wrd_b1: dec TEMP_1
P 02EF B1 EE 1022 wrd_b1: clr @bcd_adr !initialize dest!
P 02F1 EE 1023 inc bcd_adr
P 02F2 FA FB 1024 djnz bcd_cnt, wrd_b1
P 02F4 E6 7E 0F 1025 wrd_b3: ld TEMP_3, #15 !source bit count!
P 02F7 70 7E 1026 wrd_b3: push TEMP_3
P 02F9 10 ED 1027 rlc R13
P 02FB 10 EC 1028 rlc R12 !bit 15 to carry!
P 02FD E8 7C 1029 ld bcd_adr, TEMP_1 !start at end!
P 02FF F8 7D 1030 ld bcd_cnt, TEMP_2 !dest byte count!
1031 !((dest bcd string) <- (dest bcd string * 2) + carry!
P 0301 E5 EE 7E 1032 wrd_b2: ld TEMP_3, @bcd_adr
P 0304 15 EE 7E 1033 adc TEMP_3, @bcd_adr !* 2 + carry!
P 0307 40 7E 1034 da TEMP_3
P 0309 F5 7E EE 1035 ld @bcd_adr, TEMP_3
P 030C 00 EE 1036 dec bcd_adr !next two digits!
P 030E FA F1 1037 djnz bcd_cnt, wrd_b2 !loop for all digits!
P 0310 50 7E 1038 pop TEMP_3 !restore src bit cnt!
P 0312 7B 04 1039 jr c, wrd_ex !dest. overflow!
P 0314 00 7E 1040 dec TEMP_3
P 0316 EB DF 1041 jr nz, wrd_b3 !next bit!
P 0318 AF 1042 wrd_ex: ret
P 0319 1043 END wrdbcd

```

```

1045 GLOBAL
1046 hascwrđ PROCEDURE
1047 !*****
1048 Purpose =      To convert a variable length Hex
1049                ASCII string to binary.
1050
1051 Input =        RR14 = address of source ASCII
1052                string (in reg/ext/ser memory).
1053
1054 Output =       RR12 = binary word (any overflow
1055                high order digits are truncated
1056                without error).
1057                Carry FLAG = 1 if input error
1058                                (serial only)
1059                                (SER_flg indicates cause)
1060                                =0 if no error
1061                R14, R15 modified
1062
1063 Note =         The ASCII input string processing is
1064                terminated with the occurrence of a
1065                non-hex ASCII character.
1066 *****!
1067 ENTRY
P 0319 B0 7E      1068          clr      TEMP_3
P 031B B0 EC      1069          clr      R12
P 031D B0 ED      1070          clr      R13
P 031F D6 03DA'   1071 has_c1: call   get_src      !get input!
P 0322 7B 28      1072          jr      c,has_ex1    !error!
P 0324 D6 040D'   1073          call   ver_asc     !verify hex ASCII!
P 0327 7B 22      1074          jr      c,has_ex      !end conversion!
P 0329 A6 7C 39   1075          cp      TEMP_1,##%39
P 032C 3B 03      1076          jr      ule,has_c2
P 032E 26 7C 37   1077          sub     TEMP_1,##%37
1078          !Shift left one nibble!
1079          !Insert new nibble in least significant nibble!
P 0331 F0 ED      1080 has_c2: swap   R13
P 0333 D9 7D      1081          ld      TEMP_2,R13
P 0335 56 ED F0   1082          and     R13,##%F0
P 0338 56 7C OF   1083          and     TEMP_1,##%0F
P 033B 44 7C ED   1084          or      R13,TEMP_1
P 033E F0 EC      1085          swap   R12
P 0340 56 EC F0   1086          and     R12,##%F0
P 0343 56 7D OF   1087          and     TEMP_2,##%0F
P 0346 44 7D EC   1088          or      R12,TEMP_2
P 0349 8B D4      1089          jr      has_c1
P 034B CF         1090 has_ex: rcf      !loop!
P 034C AF         1091 has_ex1:ret     !no error!
P 034D           1092 END      hascwrđ

```

```

1094 GLOBAL
1095 dascwrđ PROCEDURE
1096 !*****!
1097 Purpose =      To convert a variable length decimal
1098                ASCII string to signed binary.
1099
1100 Input =        RR14 = address of source ASCII
1101                string (in reg/ext/ser memory).
1102
1103 Output =       RR12 = binary word
1104                R8,R9,R10,R11 holds the packed BCD
1105                version of the result.
1106                Carry FLAG = 1 if input error
1107                                (serial only)
1108                                (SER_flg indicates cause)
1109                                or dest overflow
1110                                = 0 if no error
1111                R14, R15 modified
1112
1113 Note =         The ASCII input string processing is
1114                terminated with the occurrence of a
1115                non-decimal ASCII character.
1116                Decimal ASCII string may be no more
1117                than 6 digits in length, else Carry
1118                will be returned.
1119                Post decimal digits are not included
1120                in the binary result.
1121 !*****!
1122 ENTRY
P 034D CC 03      1123      ld      R12,#3      !6 digits!
P 034F DC 08      1124      ld      R13,#8      !temp addr =!
P 0351 04 FD ED   1125      add     R13,RP      !R8 thru R11!
P 0354 D6 0363'   1126      call   dascbcd     !convert to bcd!
P 0357 7B F3      1127      jr     c,has ex1   !error!
P 0359 EC 08      1128      ld      R14,#8
P 035B 04 FD EE   1129      add     R14,RP
P 035E FC 03      1130      ld      R15,#3
P 0360 8D 0284'   1131      jp     bcdwrđ     !convert to binary!
P 0363                1132 END      dascwrđ

```

```

1134 CONSTANT
1135 dab_LEN      :=      R12
1136 dab_DST      :=      R13
1137 GLOBAL
1138 dascbcd PROCEDURE
1139 !*****!
P 0363 1140 Purpose =      To convert a variable length decimal
1141                ASCII string to BCD.
1142
1143 Input =         R13 = address of destination BCD
1144                string (in register memory).
1145                RR14 = address of source ASCII
1146                string (in reg/ext/ser memory).
1147                R12 = BCD digit count / 2
1148
1149 Output =        BCD string in designated destination
1150                buffer (any overflow high order
1151                digits are truncated without error).
1152                Carry FLAG = 1 if input error
1153                (serial only)
1154                (SER_flg indicates cause)
1155                or overflow
1156                R14, R15 modified.
1157
1158 Note =          The ASCII input string processing is
1159                terminated with the occurrence of a
1160                non-decimal ASCII character.
1161 !*****!
1162 ENTRY
P 0363 70 EC      1163          push    dab_LEN          !save!
P 0365 70 ED      1164          push    dab_DST
P 0367 B1 ED      1165  das_g1:  clr     @dab_DST      !init. destination!
P 0369 DE         1166          inc     dab_DST
P 036A CA FB      1167          djnz   dab_LEN,das_g1
P 036C B1 ED      1168          clr     @dab_DST      !init.!
P 036E 50 ED      1169          pop     dab_DST      !restore!
P 0370 50 EC      1170          pop     dab_LEN
P 0372 E6 7E 01  1171          ld      TEMP_3,#1      !for ver asc!
P 0375 B0 7B     1172          clr     TEMP_4      !bit 0 => digit seen;
1173                !bit 1 => dec pt seen;
1174                !bit 7 => overflow!
P 0377 D6 03DA'  1175  das_g2:  call   get_src      !get input byte!
P 037A 7B 41     1176          jr      c,dab_ex1      !serial error!
P 037C 56 7C 7F  1177          and    TEMP_7,##7F    !7-bit ASCII!
P 037F 76 7B 03  1178          tm    TEMP_4,##03    !check status!
P 0382 EB 0F     1179          jr      nz,das_g5     !sign char not valid!
P 0384 A6 7C 2B  1180          cp     TEMP_1,#+      !positive?!
P 0387 6B EE     1181          jr      z,das_g2      !yes. no affect!
P 0389 A6 7C 2D  1182          cp     TEMP_1,#-      !negative?!
P 038C EB 07     1183          jr      nz,das_g4     !not sign char!
P 038E B7 ED 80  1184          xor    @dab_DST,##80  !complement sign!
P 0391 8B E4     1185          jr      das_g2        !get next input!
P 0393 5B 0A     1186  das_g5:  jr      mi,das_g6     !dec pt has been seen!
P 0395 A6 7C 2E  1187  das_g4:  cp     TEMP_1,#+      !is char dec pt?!
P 0398 EB 05     1188          jr      nz,das_g6     !nope.!
P 039A 46 7B 03  1189          or     TEMP_4,##03    !dec pt and digit seen!
P 039D 8B D8     1190          jr      das_g2        !get next input!
P 039F D6 040D'  1191  das_g6:  call   ver_asc      !is bcd digit?!
P 03A2 7B 16     1192          jr      c,dab_ex      !end conversion.!
P 03A4 46 7B 01  1193          or     TEMP_4,##01    !digit seen!
P 03A7 D6 0463'  1194          call   rdl            !new digit to dest!
P 03AA EB 09     1195          jr      nz,das_g7     !overflow!
P 03AC 76 7B 02  1196          tm    TEMP_4,##02    !post dec digit?!
P 03AF 6B C6     1197          jr      z,das_g2      !no. get next input!

```

```

P 03B1 21 ED      1198      inc      @dab_DST      !inc post dec cnt!
P 03B3 8B C2      1199      jr        das_g2      !get next input!
P 03B5 46 7B 80   1200  das_g7: or      TEMP_4, #180      !set overflow!
P 03B8 8B BD      1201      jr        das_g2      !get next input!
                               1202
P 03BA E4 7B FC   1203  dab_ex: ld      FLAGS,TEMP_4    !carry = 0 or 1!
P 03BD AF         1204  dab_ex1: ret
P 03BE           1205  END      dasebcd

                               1207 GLOBAL
P 03BE           1208  wrddasc PROCEDURE
                               1209  !*****
                               1210  Purpose =      To convert a signed binary word to
                               1211                decimal ASCII
                               1212
                               1213  Input =        RR12 = source binary word.
                               1214                RR14 = address of dest (in reg/ext/ser
                               1215                memory).
                               1216
                               1217  Output =       Decimal ASCII in dest buffer.
                               1218                R8,R9,R10,R11 holds the packed BCD
                               1219                version of the result.
                               1220                R12, R13, R14, R15 modified.
                               1221  !*****
                               1222  ENTRY
P 03BE 70 EE      1223      push     R14
P 03C0 70 EF      1224      push     R15      !save dest addr!
P 03C2 EC 08      1225      ld       R14,#8
P 03C4 04 FD EE   1226      add     R14,RP      !R8,9,10 & 11 temp!
P 03C7 FC 03      1227      ld       R15,#3      !temp byte length!
P 03C9 D6 02CD'  1228      call    wrdbcd      !convert input word!
P 03CC 50 EF      1229      pop     R15
P 03CE 50 EE      1230      pop     R14      !restore dest addr!
P 03D0 CC 03      1231      ld       R12,#3      !length of temp!
P 03D2 DC 08      1232      ld       R13,#8
P 03D4 04 FD ED   1233      add     R13,RP      !addr of temp!
P 03D7 8D 0205'  1234      jp      bcddasc     !convert to ASCII!
P 03DA           1235  END      wrddasc

```

```

1237 GLOBAL          !for PART II only!
1238 get_src PROCEDURE
1239 !*****
1240 Purpose =         To get source byte from
1241                   reg/ext/ser memory into TEMP_1.
1242
1243 Output =          Carry FLAG = 1 if error (serial)
1244                   = 0 if all ok
1245                   TEMP_1 = source byte.
1246                   RR14 updated.
1247 !*****!
1248 ENTRY
P 03DA CF           1249         rcf                !set good return code!
P 03DB EE           1250         inc          R14                !test R14 = 0!
P 03DC EA 06        1251         djnz         R14,get_s1    !src in ext memory!
P 03DE FE           1252         inc          R15                !test R15 = 0!
P 03DF FA 0E        1253         djnz         R15,get_s2    !src in reg memory!
P 03E1 8D 0000*    1254         jp           ser_get_     !src in ser memory!
P 03E4 70 EB        1255 get_s1: push         R11                !save user's!
P 03E6 82 BE        1256         lde          R11,@RR14     !get byte!
P 03E8 B9 7C        1257         ld           TEMP_1,R11    !move to common!
P 03EA 50 EB        1258         pop          R11                !restore user's!
P 03EC A0 EE        1259         incw         RR14                !update src ptr!
P 03EE AF           1260         ret
P 03EF E5 EF 7C    1261 get_s2: ld           TEMP_1,@R15    !get byte!
P 03F2 FE           1262         inc          R15                !update src ptr!
P 03F3 AF           1263         ret
P 03F4             1264 END          get_src
1265
1266 GLOBAL          !for PART II only!
P 03F4             1267 put_dest PROCEDURE
1268 !*****
1269 Purpose =         To store destination byte from TEMP_1
1270                   into reg/ext/ser memory
1271
1272 Output =          RR14 updated.
1273 !*****!
1274 ENTRY
P 03F4 EE           1275         inc          R14                !test R14 = 0!
P 03F5 EA 06        1276         djnz         R14,put_s1    !dest in ext memory!
P 03F7 FE           1277         inc          R15                !test R15 = 0!
P 03F8 FA 0E        1278         djnz         R15,put_s2    !dest in reg memory!
P 03FA 8D 0000*    1279         jp           ser_output    !dest in ser memory!
P 03FD 70 EB        1280 put_s1: push         R11                !save user's!
P 03FF B8 7C        1281         ld           R11,TEMP_1
P 0401 92 BE        1282         lde          @RR14,R11
P 0403 50 EB        1283         pop          R11                !restore user's!
P 0405 A0 EE        1284         incw         RR14
P 0407 AF           1285         ret
P 0408 F5 7C EF    1286 put_s2: ld           @R15,TEMP_1
P 040B FE           1287         inc          R15
P 040C AF           1288         ret
P 040D             1289 END          put_dest

```

```

1291 CONSTANT
1292 MODE      :=      TEMP_3
1293 char      :=      TEMP_1
1294 INTERNAL
P 040D ver_asc PROCEDURE
1295 !*****
1296 Purpose =      To verify input character as valid
1297                hex or decimal ASCII.
1298
1299 Input =      TEMP_1 = 8-bit input
1300                TEMP_3 = 0 => test for hex,
1301                1 => test for decimal
1302
1303 Output =      Carry FLAG = 0 if no error
1304                1 if error.
1305 *****!
1306 ENTRY
P 040D 56 7C 7F 1308 and char,#%7F !7-bit ASCII!
P 0410 A6 7C 30 1309 cp char,#'0' !range start: '0'!
P 0413 7B 16 1310 jr ult,ver_err !no good!
P 0415 A6 7C 3A 1311 cp char,#'9'+1 !dec range end: '9'!
P 0418 7B 10 1312 jr ult,ver_ok !all's well!
P 041A 76 7E 01 1313 tm MODE,#1- !dec or hex?!
P 041D EB 0B 1314 jr nz,ver_err !no good!
P 041F 56 7C DF 1315 and char,#LNOT('a'-'A') !insure upper case!
P 0422 A6 7C 41 1316 cp char,#'A' !check A-F range!
P 0425 7B 04 1317 jr ult,ver_err !no good!
P 0427 A6 7C 47 1318 cp char,#'F'+1 !end hex range!
1319 ver_ok:
P 042A EF 1320 ver_err: ccf !complement carry!
P 042B AF 1321 ver_err: ret
P 042C 1322 END ver_asc

1324 INTERNAL
P 042C bcd_bin PROCEDURE
1325 !*****
1326 Purpose =      To convert next bcd digit to binary.
1327
1328 Input =      TEMP_1 = digit
1329
1330 Output =      RR12 = RR12 * 10 + digit
1331 *****!
1332 ENTRY
P 042C 56 7C 0F 1334 and TEMP_1,#%0F !isolate digit!
P 042F A6 7C 09 1335 cp TEMP_1,#9 !verify valid!
P 0432 BB 2D 1336 jr ugt,bcd_b1 !error!
P 0434 02 DD 1337 add R13,R13-
P 0436 12 CC 1338 adc R12,R12 !2x!
P 0438 7B 27 1339 jr c,bcd_b1 !overflow!
P 043A 70 EC 1340 push R12
P 043C 70 ED 1341 push R13
P 043E 02 DD 1342 add R13,R13
P 0440 12 CC 1343 adc R12,R12 !4x!
P 0442 7B 19 1344 jr c,bcd_b2 !overflow!
P 0444 02 DD 1345 add R13,R13
P 0446 12 CC 1346 adc R12,R12 !8x!
P 0448 7B 13 1347 jr c,bcd_b2 !overflow!
P 044A 04 7C ED 1348 add R13,TEMP_1
P 044D 16 EC 00 1349 adc R12,#0 !8x + d!
P 0450 7B 0B 1350 jr c,bcd_b2 !overflow!
P 0452 50 7C 1351 pop TEMP_1
P 0454 04 7C ED 1352 add R13,TEMP_1
P 0457 50 7C 1353 pop TEMP_1
P 0459 14 7C EC 1354 adc R12,TEMP_1 !10x + d!
P 045C AF 1355 ret
1356
P 045D 50 7C 1357 bcd_b2: pop TEMP_1
P 045F 50 7C 1358 pop TEMP_1 !restore stack!
P 0461 DF 1359 bcd_b1: scf !error!
P 0462 AF 1360 ret
P 0463 1361 END bcd_bin

```

```

1363 CONSTANT
1364 s_len      :=      R12
1365 s_adr      :=      R13
P 0463 1366 INTERNAL
1367 rdr1      PROCEDURE
1368 !*****
1369 Rotate Digit Left
1370
1371 Input =      R12 = BCD string length
1372            R13 = BCD string address
1373            TEMP_1 bit 3-0 = new digit
1374
1375 Output =     BCD string rotated left one digit;
1376             new digit inserted in units position.
1377             TEMP_1 bit 3-0 = digit rotated out
1378             of high order digit position
1379             bit 7-4 = 0
1380             Zero FLAG = 1 if TEMP_1 <> 0
1381             R12, R13 unmodified
1382 !*****!
1383 ENTRY
P 0463 70 EC 1384 push s_len
P 0465 02 DC 1385 add s_adr,s_len !address of units place!
P 0467 F1 ED 1386 rdr1_01: swap @s_adr
P 0469 E5 ED 7D 1387 ld TEMP_2,@s_adr
P 046C 57 ED FO 1388 and @s_adr,##F0 !isolate digit!
P 046F 56 7C OF 1389 and TEMP_1,##OF !isolate new digit!
P 0472 45 ED 7C 1390 or TEMP_1,@s_adr
P 0475 F5 7C ED 1391 ld @s_adr,TEMP_1 !save new byte!
P 0478 E4 7D 7C 1392 ld TEMP_1,TEMP_2
P 047B 00 ED 1393 dec s_adr !back-up pointer!
P 047D CA E8 1394 djnz s_len,rdr1_01 !loop till done!
P 047F 56 7C OF 1395 and TEMP_1,##OF !old high order digit!
P 0482 50 EC 1396 pop s_len !restore R12!
P 0484 AF 1397 ret
P 0485 1398 END rdr1

1400 INTERNAL
P 0485 1401 rdr PROCEDURE
1402 !*****
1403 Rotate Digit Right
1404
1405 Input =      R12 = BCD string length
1406            R13 = BCD string address
1407            TEMP_1 bit 7-4 = new digit
1408
1409 Output =     BCD string rotated right one digit;
1410             new digit inserted in high order
1411             position.
1412             R12 unmodified
1413             R13 modified
1414 !*****!
1415 ENTRY
P 0485 70 EC 1416 push s_len
P 0487 DE 1417 rdr_01: inc s_adr
P 0488 F1 ED 1418 swap @s_adr
P 048A E5 ED 7E 1419 ld TEMP_3,@s_adr
P 048D 57 ED OF 1420 and @s_adr,##OF !isolate digit!
P 0490 56 7C FO 1421 and TEMP_1,##FO !isolate new digit!
P 0493 45 ED 7C 1422 or TEMP_1,@s_adr
P 0496 F5 7C ED 1423 ld @s_adr,TEMP_1 !save new byte!
P 0499 E4 7E 7C 1424 ld TEMP_1,TEMP_3
P 049C CA E9 1425 djnz s_len,rdr_01 !loop till done!
P 049E 50 EC 1426 pop s_len !restore R12!
P 04A0 AF 1427 ret
P 04A1 1428 END rdr

```

Bit Manipulation Routines

```

1460 CONSTANT
1461 tjm_bits      :=      R12
1462 tjm_mask      :=      R13
1463 GLOBAL
P 04A1 1464 clb      PROCEDURE
1465 !*****
1466 Purpose =      To collect selected bits in a byte
1467                into adjacent bits in the low order
1468                end of the byte. Upper bits in byte
1469                are set to zero.
1470
1471 Input =        R12 = input byte
1472                R13 = mask. Bit = 1 => corresponding
1473                input bit is selected.
1474
1475 Output =      R12 = collected bits
1476
1477 Note =        For example:
1478                Input : R12 = %(2)01110110
1479                        R13 = %(2)10000101
1480
1481                Output : R12 = %(2)00000010
1482                *****!
1483 ENTRY
P 04A1 E6 7C 08 1484          ld      TEMP_1,#8      !bit count!
P 04A4 B0 7D          1485          clr      TEMP_2          !bits collected here!
P 04A6 90 EC          1486 next1:  rl      tjm_bits      !bit 7 to bit 0!
P 04A8 90 ED          1487          rl      tjm_mask      !bit 7 to carry!
P 04AA FB 06          1488          jr      nc,no_select !don't use this bit!
P 04AC E0 EC          1489          rr      tjm_bits
P 04AE 90 EC          1490          rl      tjm_bits      !bit 7 to 0 and carry!
P 04B0 10 7D          1491          rlc     TEMP_2          !collect source bit!
P 04B2 00 7C          1492          no_select:
P 04B4 EB F0          1493          dec     TEMP_1
P 04B6 C8 7D          1494          jr      nz,next1      !repeat!
P 04B8 AF             1495          ld      R12,TEMP_2
P 04B9             1496          ret
1497 END              clb

```

```

1499 CONSTANT
1500 tjm_tabh      :=      R14
1501 tjm_tabl      :=      R15
1502 tjm_tab       :=      RR14
1503 GLOBAL
P 04B9 1504 tjm      PROCEDURE
1505 !*****
1506 Purpose =      To take a jump to a routine address
1507                 determined by the state of selected
1508                 bits in a source byte. A bit
1509                 is 'selected' by a one in the
1510                 corresponding position of a mask.
1511                 The 'selected' bits are packed into
1512                 adjacent bits in the low order end of
1513                 the byte. This value is then doubled,
1514                 and used as an index into the jump
1515                 table.
1516
1517 Input =          RR14 = address of jump table in
1518                 program memory.
1519                 R12 = input data
1520                 R13 = mask
1521 *****!
1522 ENTRY
P 04B9 D6 04A1' 1523 call clb !collect selected bits!
P 04BC 02 CC 1524 add tjm_bits,tjm_bits !collected bits * 2!
P 04BE 16 EE 00 1525 adc tjm_tabh,#0 !in case carry!
P 04C1 02 FC 1526 add tjm_tabl,tjm_bits
P 04C3 16 EE 00 1527 adc tjm_tabh,#0 !tjm_tab points to...!
P 04C6 C2 DE 1528 ldc tjm_mask,@tjm_tab !...table entry!
P 04C8 A0 EE 1529 incw tjm_tab
P 04CA C2 FE 1530 ldc tjm_tabl,@tjm_tab !get table entry...!
P 04CC E8 ED 1531 ld tjm_tabh,tjm_mask !...into tjm_tab!
1532
P 04CE 30 EE 1533 jp @tjm_tab !bye!
1534
P 04D0 1535 END tjm
1536 END PART_I

```

0 errors
Assembly complete

ROMLESS Z8 SUBROUTINE LIBRARY PART II

Z8ASM

3.02

LOC OBJ CODE STMT SOURCE STATEMENT

```

1
2
3 PART_II MODULE
4
5
6 !'ROMLESS Z8' SUBROUTINE LIBRARY PART II
7 !

9 CONSTANT
10 !Register Usage!
11
12 RAM_START := %7F
13
14 P3M_save := RAM_START
15 TEMP_3 := P3M_save-1
16 TEMP_2 := TEMP_3-1
17 TEMP_1 := TEMP_2-1
18 TEMP_4 := TEMP_1-1
19
20 !The following registers are modified/referenced
21 by the Serial Routines ONLY. They are
22 available as general registers to the user
23 who does not intend to make use of the
24 Serial Routines!
25
26 SER_char := TEMP_4-1
27 SER_tmp2 := SER_char-1
28 SER_tmp1 := SER_tmp2-1
29 SER_put := SER_tmp1-1
30 SER_len := SER_put-1
31 SER_buf := SER_len-2
32 SER_imr := SER_buf-1
33 SER_cfg := SER_imr-1
34 !Serial Configuration Data
35 bit 7 : =1 => odd parity on
36 bit 6 : =1 => even parity on
37 (bit 6,7 = 11 => undefined)
38 bit 5 : undefined
39 bit 4 : undefined
40 bit 3 : =1 => input editing on
41 bit 2 : =1 => auto line feed enabled
42 bit 1 : =1 => BREAK detection enabled
43 bit 0 : =1 => input echo on
44 !
45 op := %80
46 ep := %40
47 ie := %08
48 al := %04
49 be := %02
50 ec := %01
51 SER_get := SER_cfg-1
52 SER_flg := SER_get-1
53 !Serial Status Flags
54 bit 7 : =1 => serial I/O disabled
55 bit 6 : undefined
56 bit 5 : undefined
57 bit 4 : =1 => parity error
58 bit 3 : =1 => BREAK detected
59 bit 2 : =1 => input buffer overflow
60 bit 1 : =1 => input buffer not empty
61 bit 0 : =1 => input buffer full
62 !
63 sd := %80
64 pe := %10
65 bd := %08
66 bo := %04
67 bne := %02
68 bf := %01
69

```

```

70 RAM_TMR      :=      RAM_START-%10
71
72 SERltime    :=      SER_flg-1
73 SERhtime    :=      SERltime-1
74
75 !The following registers are modified/referenced
76 by the Timer/Counter Routines ONLY. They are
77 available as general registers to the user
78 who does not intend to make use of the
79 Timer/Counter Routines!
80
81 TOD_tic      :=      RAM_TMR-2
82 TOD_imr      :=      TOD_tic-1
83 TOD_hr       :=      TOD_imr-1
84 TOD_min      :=      TOD_hr-1
85 TOD_sec      :=      TOD_min-1
86 TOD_tt       :=      TOD_sec-1
87 PLS_1        :=      TOD_tt-1
88 PLS_tmr      :=      PLS_1-1
89 PLS_2        :=      PLS_tmr-1
90
91 RAM_END      :=      PLS_2
92 STACK        :=      RAM_END
93
94 !Equivalent working register equates
95 for above register layout!
96
97 !register file %70 - %7F!
98 RAM_STARTr   :=      %70      !for SRP!
99
100 rP3Msave     :=      R15
101 rTEMP_3      :=      R14
102 rTEMP_2      :=      R13
103 rTEMP_1      :=      R12
104 rrTEMP_1     :=      RR12
105 rTEMP_1h     :=      R12
106 rTEMP_1l     :=      R13
107 rTEMP_4      :=      R11
108 rSERcHar     :=      R10
109 rSERtmp2     :=      R9
110 rSERtmp1     :=      R8
111 rrSERtmp     :=      RR8
112 rSERtmp1l    :=      R9
113 rSERtmp1h    :=      R8
114 rSERput      :=      R7
115 rSERlen      :=      R6
116 rrSERbuf     :=      RR4
117 rSERbufh     :=      R4
118 rSERbufl     :=      R5
119 rSERimr      :=      R3
120 rSERcfig     :=      R2
121 rSERget      :=      R1
122 rSERflg     :=      R0
123
124
125 !register file %60 - %6F!
126 RAM_TMRr     :=      %60      !for SRP!
127 rTODtic      :=      R13
128 rTODimr      :=      R12
129 rTODhr       :=      R11
130 rTODmin      :=      R10
131 rTODsec      :=      R9
132 rTODtt       :=      R8
133 rPLS_1       :=      R7
134 rPLStmr      :=      R6
135 rPLS_2       :=      R5

137 EXTERNAL
138 get_src      PROCEDURE
139 put_dest     PROCEDURE
140 mulEiply     PROCEDURE
141 $SECTION PROGRAM

```

Serial Routines

```

164 CONSTANT
165 si_PTR      :=      RR14
166 si_TMP1     :=      R11
167 si_TMP2     :=      R13
168 GLOBAL
P 0000 169 ser_init      PROCEDURE
170 !*****
171 serial_initialize
172
173 Purpose =      To initialize the serial channel and
174                RAM flags for serial I/O. Serial
175                input occurs under interrupt control.
176                Serial output occurs in a polled mode.
177
178 Input =      RR14 = address of parameter list in
179                program memory (if R14 = 0,
180                use defaults):
181                1 byte = Serial Configuration Data
182                (see definition of SER_cfg)
183                1 byte = IMR mask for nestable
184                interrupts
185                1 word = address of circular input
186                buffer (in reg/ext memory)
187                1 byte = Length of input buffer
188                1 byte = Baud rate counter value
189                1 byte = Baud rate prescaler value
190                (unshifted)
191
192 Output =      Serial I/O operations initialized.
193                R11, R12, R13, R14, R15 modified.
194
195 Note =      Defaults:
196                Input echo on
197                Input editing on
198                BREAK detection enabled
199                No parity
200                Auto line feed on
201                Input Buffer Address = SER_char
202                Input buffer length = 1 byte
203                Baud Rate = 9600 (assuming
204                XTAL = 7.3728 MHz)
205
206                The instruction at %0809 must result
207                in a jump to the jump table entry for
208                ser_input.
209
210                If BREAK detection is disabled, and a
211                BREAK occurs, it will be received as a
212                continuous string of null characters.
213
214                The parameter list is not referenced
215                following initialization.
216                *****!
217 ENTRY
P 0000 EE      218      inc      R14      !use defaults?!
P 0001 EA      219      djnz     R14,si 1      !no. given by caller.!
P 0003 EC      220      ld       R14,#HI ser_def !address of default...!
P 0005 FC      221      ld       R15,#LO ser_def !... parameter list. !
P 0007 BC      222      si_1:  ld      si_TMP1,#SER_cfg
P 0009 DC      223      ld      si_TMP2,#5
P 000B C3      224      si_2:  ldci    @si_TMP1,@si_PTR !get initialization...!
P 000D DA      225      djnz     si_TMP2,si 2      !...parameters!
P 000F 56      226      and      SER_imr,#%F7      !insure no self-nesting!
227

```

```

228 !initialize Port 3 Mode Register for serial I/O!
P 0012 56 F1 FC 229 AND TMR,%%FC !disable T0!
P 0015 B8 72 230 ld si_TMP1,SER_cfg !configuration data!
P 0017 56 EB 80 231 AND si_TMP1,%%80 !odd parity select!
P 001A 46 EB 40 232 OR si_TMP1,%%40 !P30/7 = Sin/Sout!
P 001D 56 7F 3F 233 AND P3M_save,%%3F !mask off old settings!
P 0020 44 EB 7F 234 OR P3M_save,si_TMP1 !new selection!
P 0023 E4 7F F7 235 LD P3M,P3M_save !to write-only register!
236
237 !initialize T0!
P 0026 BC F4 238 ld si_TMP1,#T0
P 0028 C2 DE 239 ldc si_TMP2,@si_PTR !save counter!
P 002A C3 BE 240 ldci @si_TMP1,@si_PTR !init counter!
P 002C C2 BE 241 ldc si_TMP1,@si_PTR !get prescaler!
P 002E D6 0000* 242 call multiply !T0 x PRE0!
P 0031 C9 6E 243 ld SERrtime,R12 !save for BREAK...!
P 0033 D9 6F 244 ld SERltime,R13 !...detection !
P 0035 90 EB 245 rl si_TMP1 !SHL 1!
P 0037 DF 246 scf !continuous mode!
P 0038 10 EB 247 rlc si_TMP1 !SHL 2!
P 003A B9 F5 248 ld PRE0,si_TMP1
249 !initialize RAM flags and pointers!
P 003C 8F 250 DI !disable interrupts!
P 003D B0 71 251 clr SER_get !input buffer...!
P 003F B0 77 252 clr SER_put !...empty!
P 0041 B0 70 253 clr SER_flg !no errors!
254
255 !initialize interrupts!
P 0043 56 FA E7 256 AND IRQ,%%E7 !clear IRQ3 & 4!
P 0046 56 FB EF 257 and IMR,%%EF !disable IRQ4 (xmt)!
P 0049 46 FB 08 258 or IMR,%%08 !enable IRQ3 (rcv)!
P 004C 9F 259 EI
260 !go!
P 004D 46 F1 03 261 or TMR,%%03 !load/enable T0!
P 0050 AF 262 ret
P 0051 263 END ser_init
264
265
266
267 !Defaults for serial initialization!
268
P 0051 0F 00 269 ser_def RECORD [cfg_, imr_ BYTE
P 0053 007A 01
P 0056 02 03
270 buf_ WORD
271 len_, ctr_, pre_ BYTE]
272 :=
273 [ec+a+ie+be, %00, SER_char, 1, %02, %03]

```

```

275 CONSTANT
276 rli len      :=      R13
277 GLOBAL
P 0058 278 ser_rlin  PROCEDURE
279 !*****
280 read line
281
282 Purpose =      To return input from serial channel
283                up to 'carriage return' character or
284                maximum length requested or BREAK.
285
286 Input =        RR14 = address of destination buffer
287                (in reg/ext memory)
288                R13 = maximum length
289
290 Output =       Input characters is destination buffer.
291                RR14 = unmodified
292                R13 = length returned
293                Carry Flag = 1 if any error,
294                = 0 if no error.
295                R12 indicates read status
296
297 Note =         1. Return will be made to the calling
298                program only after the requisite
299                characters have been received from
300                the serial line.
301
302                2. If input editing is enabled, a
303                'backspace' character will cause
304                the previous character (if any) in the
305                destination buffer to be deleted;
306                a 'delete' character will cause all
307                previous characters (if any) in the
308                destination buffer to be deleted.
309
310                3. If parity (odd or even) is enabled,
311                the parity error flag (R14) will be set
312                if any character returned had a parity
313                error. (Bit 7 of each character may
314                then be examined if it is desirable to
315                know which character(s) had the error).
316
317                4. The status flags 'BREAK detected',
318                'parity error', and 'input buffer
319                overflow' will be returned
320                as part of R12, but will be cleared in
321                SER_stat.
322
323                5. The staus flags: 'input buffer full'
324                and 'input buffer not empty' will be
325                updated in SER stat.
326 *****!
327 ENTRY
P 0058 B0 7E 328      clr      TEMP_3      !flag => read line!
329 ser_read:
P 005A 70 EE 330      push     R14        !save original...!
P 005C 70 EF 331      push     R15        !...dest. pointer!
P 005E 70 ED 332      push     rli_len     !...and length!
P 0060 D6 0170' 333 rli_4: call    ser_get     !get input character!
P 0063 7B 48 334      jr        c,rli_3     !error!
P 0065 76 72 C0 335      tm        SER_cTg,#op LOR ep !parity enabled?!
P 0068 6B 08 336      jr        z,rli_1     !no!
P 006A 76 7C 80 337      tm        TEMP_1,#%80     !parity error?!
P 006D 6B 03 338      jr        z,rli_1     !no!

```

```

P 006F 46 70 10 339 or SER_flg,#pe !yes. set error flag!
P 0072 D6 0000* 340 rli_1: call put_dest !store in buffer!
P 0075 A6 7E 00 341 cp TEMP_3,#0 !read line?!
P 0078 EB 31 342 jr nz,rli_2 !no!
P 007A 56 7C 7F 343 and TEMP_1,#%7F !ignore parity bit!
P 007D 76 72 08 344 tm SER_cfg,#ie !input editing on?!
P 0080 6B 21 345 jr z,rli_9 !no.!
346 !input editing!
P 0082 A6 7C 7F 347 cp TEMP_1,#%7F !char = delete?!
P 0085 6B 3E 348 jr z,rli_6 !yes!
P 0087 A6 7C 08 349 cp TEMP_1,#%08 !char = backspace?!
P 008A EB 17 350 jr nz,rli_9 !no. continue!
P 008C 50 7C 351 pop TEMP_1 !get original length!
P 008E 70 7C 352 push TEMP_1
P 0090 A4 ED 7C 353 cp TEMP_1,rli_len !any characters?!
P 0093 6B 30 354 jr eq,rli_6 !none!
P 0095 DE 355 inc rli_len !undo last decrement!
P 0096 26 EF 02 356 sub R15,#2 !backspace & previous!
P 0099 EE 357 inc R14 !reg or ext mem?!
P 009A EA 02 358 djnz R14,rli_7 !ext!
P 009C 8B C2 359 jr rli_4 !reg!
P 009E 36 EE 00 360 rli_7: sbc R14,#0
P 00A1 8B BD 361 jr rli_4
362
P 00A3 00 ED 363 rli_9: dec rli_len !in case cr!
P 00A5 A6 7C 0D 364 cp TEMP_1,#%0D !carriage return?!
P 00A8 6B 03 365 jr z,rli_3 !end input!
P 00AA DE 366 inc rli_len !restore!
P 00AB DA B3 367 rli_2: djnz rli_len,rli_4 !loop for max length!
P 00AD 50 7C 368 rli_3: pop TEMP_1 !original length!
P 00AF 24 ED 7C 369 sub TEMP_1,rli_len !# chars returned!
P 00B2 D8 7C 370 ld rli_len,TEMP_1 !tell caller!
P 00B4 C8 70 371 ld R12,SER_flg !return read status!
P 00B6 56 70 E3 372 and SER_flg,#LNOT (pe LOR bd LOR bo)
373 !reset for next time!
P 00B9 CF 374 rcf !good return code!
P 00BA 76 EC 9C 375 tm R12,#pe LOR bd LOR bo LOR sd
P 00BD 6B 01 376 jr z,rli_5 !no error!
P 00BF DF 377 scf !set error return!
P 00C0 50 EF 378 rli_5: pop R15
P 00C2 50 EE 379 pop R14 !original buffer addr!
P 00C4 AF 380 ret
381
P 00C5 50 ED 382 rli_6: pop rli_len
P 00C7 50 EF 383 pop R15
P 00C9 50 EE 384 pop R14
P 00CB 8B 8D 385 jr ser_read !start over!
P 00CD 386 END ser_rlin

388 GLOBAL
P 00CD 389 ser_rabs PROCEDURE
390 !*****
391 read absolute
392
393 Purpose = To return input from serial channel
394 of maximum length requested. (Input
395 is not terminated with the receipt of
396 a 'carriage return'. BREAK will
397 terminate read.)
398
399 Note = All other details are as for 'ser_rlin'.
400 *****
401 ENTRY
P 00CD E6 7E 01 402 ld TEMP_3,#1 !flag => read absolute!
P 00D0 8B 88 403 jr ser_read
P 00D2 404 END ser_rabs

```

```

P 00D2          406 GLOBAL
                407 ser input      PROCEDURE
                408 !*****
                409 Interrupt service - Serial Input
                410
                411 Purpose =      To service IRQ3 by inputting current
                412 character into next available position
                413 in circular buffer.
                414
                415 Input =       None.
                416
                417 Output =      New character inserted in buffer.
                418 SER_stat , SER_put updated.
                419
                420 Note =         1. If even parity enabled, the software
                421 replaces the eighth data bit with a
                422 parity error flag.
                423
                424                 2. If BREAK detection is enabled, and
                425 the received character is null,
                426 the serial input line is monitored to
                427 detect a potential BREAK condition.
                428 BREAK is defined as a zero start bit
                429 followed by 8 zero data bits and a
                430 zero stop bit.
                431
                432                 3. If 'buffer full' on entry, 'input
                433 buffer overflow' is flagged.
                434
                435                 4. If input echo is on, the character is
                436 immediately sent to the output serial
                437 channel.
                438
                439                 5. IMR is modified to allow selected
                440 nested interrupts (see ser_init).
                441 *****!
                442 ENTRY
P 00D2 E4 03 78 443 ld SER_tmp1,%03 !read stop bit level!
P 00D5 70 FB 444 push imr !save entry imr!
P 00D7 54 73 FB 445 and imr,SER_imr !allow nesting!
P 00DA 9F 446 ei
P 00DB 70 FD 447 push rp !save user's!
P 00DD 31 70 448 srp #RAM_STARTr
P 00DF A8 F0 449 ld rSERchar,SIO !capture input!
P 00E1 76 E2 02 450 tm rSERcfg,#be !break detect enabled?!
P 00E4 6B 2F 451 jr z,ser_30 !nope.!
P 00E6 B0 E9 452 clr rSERtmp2
P 00E8 76 E2 80 453 tm rSERcfg,#op !odd parity enabled?!
P 00EB 6B 02 454 jr z,ser_23 !no.!
P 00ED 9C 80 455 ld rSERtmp2,#%80
P 00EF A2 A9 456 ser_23: cp rSERchar,rSERtmp2 !8 received bits = 0?!
P 00F1 EB 22 457 jr ne,ser_30 !no!
P 00F3 76 E8 01 458 tm rSERtmp1,#1 !test stop bit!
P 00F6 EB 1D 459 jr nz,ser_30 !not BREAK!
460 !is BREAK. Wait for marking!
P 00F8 46 E0 08 461 or rSERflg,#bd !set BREAK flag!
P 00FB 76 03 01 462 ser_24: tm %03,#1 !marking yet?!
P 00FE 6B FB 463 jr z,ser_24 !not yet!
464 !wait 1 char time to flush receive shift register!
P 0100 70 6E 465 push SERhtime
P 0102 70 6F 466 push SERltime !save PREO x T0!
P 0104 8C 35 467 in_loop: ld rSERtmp1,#53
P 0106 8A FE 468 lp1: djnz rSERtmp1,lp1 !delay 640 cycles!
P 0108 80 6E 469 decv SERhtime

```

```

P 010A EB F8      470      jr      nz,in_loop      !delay (128x10xPRE0xT0)!
                    471      !      -----!
                    472      !      2      !
P 010C 50 6F      473      pop      SERltime
P 010E 50 6E      474      pop      SERhtime      !restore PRE0 x T0!
P 0110 56 FA F7    475      and      IRQ,#LN0T %08    !clear int req!
P 0113 8B 49      476      jr      ser_i5          !bye!
                    477
P 0115 76 E0 01    478 ser_30: tm      rSERflg,#bf      !buffer full?!
P 0118 EB 4A      479      jr      nz,ser_i1      !yes.overflow!
P 011A 76 E2 01    480      tm      rSERcfg,#ec      !echo on?!
P 011D 6B 0A      481      jr      z,ser_i0       !no!
P 011F A9 F0      482      ld      SIO,rSERchar   !echo!
P 0121 66 FA 10    483 ser_i6: tcm     IRQ,#%10         !poll!
P 0124 EB FB      484      jr      nz,ser_i6      !loop!
P 0126 56 FA EF    485      and      IRQ,#LN0T %10  !clear irq bit!
P 0129 76 E2 40    486 ser_i0: tm      rSERcfg,#ep      !even parity?!
P 012C 6B 14      487      jr      z,ser_22      !no parity!
                    488 !calculate parity error flag!
P 012E 8C 07      489      ld      rSERtmp1,#7
P 0130 B0 E9      490      clr      rSERtmp2      !count 1's here!
P 0132 C0 EA      491 ser_20: rrc     rSERchar         !bit to carry!
P 0134 16 E9 00    492      adc      rSERtmp2,#0    !update 1's count!
P 0137 8A F9      493      djnz    rSERtmp1,ser_20 !loop till done!
P 0139 56 E9 01    494      and      rSERtmp2,#1    !1's count even or odd?!
P 013C B2 A9      495      xor      rSERchar,rSERtmp2
P 013E C0 EA      496      rrc     rSERchar         !parity error flag...!
P 0140 C0 EA      497      rrc     rSERchar         !...to bit 7!
P 0142 88 E4      498 ser_22: ld      rSERtmp1,rSERbufh
P 0144 98 E5      499      ld      rSERtmp1,rSERbufl
P 0146 02 97      500      add     rSERtmp1,rSERput !next char address!
P 0148 8E E4      501      inc     rSERtmp1        !in external memory?!
P 0149 8A 1E      502      djnz    rSERtmp1,ser_i2 !yes.!
P 014B F3 9A      503      ld      @rSERtmp1,rSERchar !store char in buf!
P 014D 46 E0 02    504 ser_i3: or      rSERflg,#bne    !buffer not empty!
P 0150 7E E0      505      inc     rSERput         !update put ptr!
P 0151 A2 76      506      cp      rSERput,rSERlen !wrap-around?!
P 0153 EB 02      507      jr      ne,ser_i4       !no!
P 0155 B0 E7      508      clr     rSERput         !set to start!
P 0157 A2 71      509 ser_i4: cp      rSERput,rSERget  !if equal, then full!
P 0159 EB 03      510      jr      ne,ser_i5
P 015B 46 E0 01    511      or      rSERflg,#bf
P 015E 50 FD      512 ser_i5: pop     rp          !restore user's!
P 0160 8F FD      513      di
P 0161 50 FB      514      pop     imr            !restore entry imr!
P 0163 BF FD      515      iret
                    516
P 0164 46 E0 04    517 ser_i1: or      rSERflg,#bo      !buffer overflow!
P 0167 8B F5      518      jr      ser_i5
                    519
P 0169 16 E8 00    520 ser_i2: adc     rSERtmp1,#0
P 016C 92 A8      521      lde     @rrSERtmp1,rSERchar !store in buf!
P 016E 8B DD      522      jr      ser_i3
P 0170      523 END      ser_input

```

```

525 GLOBAL          !for PART II!
526 ser get PROCEDURE
527 !*****
528 Purpose =       To return one serial input character.
529
530 Input =         None.
531
532 Output =        Carry FLAG = 1 if BREAK detected or
533                  serial not enabled
534                  or buffer overflow
535                  = 0 otherwise
536 TEMP_1 = character
537
538 Note =          This routine will not return control
539                  until a character is available in the
540                  input buffer or an error is detected.
541 *****
542 ENTRY
P 0170 70 FD      543      push      rp          !save caller's rp!
P 0172 31 70      544      srp          #RAM_STARTr !point to subr. RAM!
P 0174 DF         545      scf          !in case error!
P 0175 76 E0 8C   546 ser_g1: tm      rSERflg,#sd LOR bd LOR bo
                    547                  !serial disabled or
                    548                  BREAK detected or
                    549                  buffer overflow?!
P 0178 EB 24     550      jr          nz,ser_g6      !yes.!
P 017A 76 E0 02   551      tm          rSERflg,#bne    !buffer not empty?!
P 017D 6B F6     552      jr          z,ser_g1      !empty. wait!
P 017F D8 E5     553      ld          rTEMP_1l,rSERbufl
P 0181 C8 E4     554      ld          rTEMP_1h,rSERbufh
P 0183 8F        555      di          !prevent IRQ3 conflict!
P 0184 02 D1     556      add         rTEMP_1l,rSERget !next char address!
P 0186 CE        557      inc         rTEMP_1h      !input buffer in...!
P 0187 CA 18     558      djnz        rTEMP_1h,ser_g3 !...external memory!
                    559                  !...register memory!
P 0189 E3 CD     560      ld          rTEMP_1,@rTEMP_1l !get char!
P 018B 56 E0 FE   561 ser_g4: and      rSERflg,#LNOT bf !buffer not full!
P 018E 1E        562      inc         rSERget      !update get pointer!
P 018F A2 16     563      cp          rSERget,rSERlen !wrap-around?!
P 0191 EB 02     564      jr          ne,ser_g2      !no.!
P 0193 B0 E1     565      clr         rSERget      !yes. set to start!
P 0195 A2 17     566 ser_g2: cp      rSERget,rSERput !buffer empty if get...!
P 0197 EB 03     567      jr          ne,ser_g5      !...and put =!
P 0199 56 E0 FD   568      and         rSERflg,#LNOT bne !buffer empty now!
P 019C CF        569 ser_g5: rcf      !set good return!
P 019D 9F        570      ei          !re-enable interrupts!
P 019E 50 FD     571 ser_g6: pop      rp          !restore caller's rp!
P 01A0 AF        572      ret
                    573
P 01A1 16 EC 00   574 ser_g3: adc      rTEMP_1h,#0      !rrTEMP_1 has char addr!
P 01A4 82 CC     575      lde         rTEMP_1,@rrTEMP_1 !get char!
P 01A6 8B E3     576      jr          ser_g4          !clean up!
P 01A8          577 END      ser_get

```

```

579 GLOBAL
580 ser_break          PROCEDURE
P 01A8 581 !*****
582 break transmission
583
584 Purpose =          To transmit BREAK on the serial line.
585
586 Input =            RR14 = break length
587
588 Output =           None.
589
590 Note =             BREAK is defined as:
591                   serial out (P37) = 0 for
592                   2      x 28 cycles/loop x RR14 loops
593                   -----
594                   XTAL
595
596                   RR14 should yield at least 1 bit time
597                   so that the last 'clr SIO' will
598                   have been preceded by at least 1 bit
599                   time of spacing. Therefore, RR14 should
600                   be greater than or equal to
601
602                   4 x 16 x PRE0 x T0
603                   -----
604                   28
605 *****!
606 ENTRY
607 ser_b1:
P 01A8 B0 F0 608         clr    SIO
P 01AA 80 EE 609         decw  RR14
P 01AC EB FA 610         jr     nz,ser_b1
611 !wait for last null to be fully transmitted!
P 01AE 8D 0238' 612         jp     ser_o1
P 01B1 613 END     ser_break

615 GLOBAL
P 01B1 616 ser_flush        PROCEDURE
617 !*****
618 input flush
619
620 Purpose =          To flush (clear) the serial input
621                   buffer of characters.
622
623 Input =            None
624
625 Output =           Empty input buffer.
626
627 Note =             This routine might be useful to clear
628                   all past input after a BREAK has been
629                   detected on the line.
630 *****!
631 ENTRY
P 01B1 8F 632         di             !disable interrupts!
633                   !(to avoid collision with
634                   serial input)!
P 01B2 B0 71 635         clr    SER_get !buffer start!
P 01B4 B0 77 636         clr    SER_put != buffer end!
P 01B6 56 70 80 637         and    SER_flg,#80 !clear status!
P 01B9 9F 638         ei             !re-enable interrupts!
P 01BA AF 639         ret
P 01BB 640 END     ser_flush

```

```

642 CONSTANT
643 wli len := R13
644 GLOBAL
P 01BB 645 ser wlin PROCEDURE
646 !*****
647 write line
648
649 Purpose = To output a character string to serial
650 line, ending with either a 'carriage
651 return' character or the maximum length
652 specified.
653
654 Input = RR14 = address of source buffer
655 (in reg/ext memory)
656 R13 = length
657
658 Output = RR14 = updated
659 Carry Flag = 1 if serial not enabled,
660 = 0 if no error.
661 R13 = # bytes output (not including
662 auto line feed)
663
664 Note = If auto line feed is enabled, a
665 line feed character will be output
666 following each carriage return
667 (ser wlin only).
668 *****!
669 ENTRY
P 01BB B0 7E 670 clr TEMP_3 !flag => write line!
671
P 01BD DF 672 write: scf !in case error!
P 01BE 76 70 80 673 tm SER_flg,#sd !serial disabled?!
P 01C1 EB 30 674 jr nz,wli_1 !yes. error!
P 01C3 70 ED 675 push wli_len
P 01C5 D6 0000# 676 wli_4: call get_src
P 01C8 D6 020B' 677 call ser_output !write the character!
P 01CB 7B 1E 678 jr c,wli_2 !serial disabled!
P 01CD A6 7E 00 679 cp TEMP_3,#0 !write line?!
P 01D0 EB 17 680 jr nz,wli_5 !no, absolute.!
P 01D2 56 7C 7F 681 and TEMP_1,##%7F !mask off parity!
P 01D5 A6 7C 0D 682 cp TEMP_1,##%0D !line done?!
P 01D8 EB 0F 683 jr nz,wli_5 !yes.!
P 01DA 00 ED 684 dec wli_len
P 01DC 76 72 04 685 tm SER_cfg,#al !auto line feed?!
P 01DF 6B 0A 686 jr z,wli_2 !disabled!
P 01E1 E6 7C 0A 687 ld TEMP_1,##%0A !output line feed!
P 01E4 D6 020B' 688 call ser_output
P 01E7 8B 02 689 jr wli_2
P 01E9 DA DA 690 wli_5: djnz wli_len,wli_4 !loop!
P 01EB 50 7C 691 wli_2: pop TEMP_1 !original length!
P 01ED 24 ED 7C 692 sub TEMP_1,wli_len
P 01F0 D8 7C 693 ld wli_len,TEMP_1 !return output count!
P 01F2 CF 694 rcf !no error!
P 01F3 AF 695 wli_1: ret
P 01F4 696 END ser_wlin

```

```

698 GLOBAL
699 ser_wabs          PROCEDURE
700 !**T*****
701 write absolute
702
703 Purpose =        To output a character string to serial
704                   line for the length specified. (Output
705                   is not terminated with the output of
706                   a 'carriage return').
707
708 Note =            All other details are as for 'ser_wlin'.
709 *****
710 ENTRY
P 01F4 E6 7E 01 711      ld      TEMP_3,#1
P 01F7 8B C4    712      jr      write
P 01F9         713 END      ser_wabs

P 01F9         715 ser_wbyt          PROCEDURE
716 !**T*****
717 write byte
718
719 Purpose =        To output a given character to the
720                   serial line. If the character is a
721                   carriage return and auto line feed
722                   is enabled, a line feed will be output
723                   as well.
724
725 Input =          R12 = character to output
726
727 Note =            Equivalent to ser_wlin with length = 1.
728 *****
729 ENTRY
P 01F9 C9 7C    730      ld      TEMP_1,R12
P 01FB D6 020B' 731      call   ser_output      !output it!
P 01FE 76 72 04 732      tm     SER_cfg,#a1     !auto line feed?!
P 0201 6B 3E    733      jr     z,ser_05      !not enabled!
P 0203 A6 EC 0D 734      cp     R12,#%0D      !char = car. ret?!
P 0206 EB 39    735      jr     nz,ser_05      !nope!
P 0208 E6 7C 0A 736      ld     TEMP_1,#%0A    !output line feed!
737 !fall into ser_output!
P 020B         738 END      ser_wbyt

```

```

P 020B      740 GLOBAL      !for PART I!
            741 ser output  PROCEDURE
            742 !*****
            743 Purpose =    To output one character to the serial
            744                line.
            745
            746 Input =      TEMP_1 = character
            747
            748 Output =     Carry FLAG = 1 if serial disabled
            749                = 0 otherwise.
            750
            751 Note =        1. If even parity is enabled, the eighth
            752                data bit is modified prior to character
            753                output to SIO.
            754
            755                2. IRQ4 is polled to wait for completion
            756                of character transmission before control
            757                returns to the calling program.
            758 *****!
            759 ENTRY
P 020B DF      760                scf                !in case error!
P 020C 76      761                tm          SER_flg,#sd    !serial disabled?!
P 020F EB      762                jr          nz,ser_05      !yes. error!
P 0211 76      763                tm          SER_cfg,#ep    !even parity enabled?!
P 0214 6B      764                jr          z,ser_o2       !no. just output!
            765 !calculate parity!
P 0216 70      766                push       TEMP_3
P 0218 E6      767                ld          TEMP_3,#7
P 021B B0      768                clr          TEMP_2
P 021D C0      769 ser_o4: rrc       TEMP_1          !character bit to carry!
P 021F 16      770                adc          TEMP_2,#0      !count 1's!
P 0222 00      771                dec          TEMP_3
P 0224 EB      772                jr          nz,ser_o4       !next bit!
P 0226 56      773                and          TEMP_2,#01    !1's count odd/even!
P 0229 56      774                and          TEMP_1,%%FE
P 022C 44      775                or           TEMP_1,TEMP_2  !parity bit in D0!
P 022F C0      776                rrc       TEMP_1
P 0231 C0      777                rrc       TEMP_1          !parity bit in D7!
P 0233 50      778                pop          TEMP_3
P 0235 E4      779 ser_o2: ld          SIO,TEMP_1    !output character!
P 0238 66      780 ser_o1: tcm       IRQ,%%10    !check IRQ4!
P 023B EB      781                jr          nz,ser_o1    !wait for complete!
P 023D 56      782                and          IRQ,%%EF    !clear IRQ4!
P 0240 CF      783                rcf                !all ok!
P 0241 AF      784 ser_o5: ret
P 0242                785 END      ser_output

            787 GLOBAL
P 0242                788 ser_disable  PROCEDURE
            789 !*****
            790 disable
            791
            792 Purpose =     To disable serial I/O operations.
            793
            794 Input =      None.
            795
            796 Output =     Serial I/O disabled.
            797 *****!
            798 ENTRY
P 0242 8F      799                di                !avoid IRQ3 conflict!
P 0243 46      800                or          SER_flg,#sd    !set serial disabled!
            801
P 0246 56      802                and          TMR,%%FC    !disable T0!
            803
P 0249 56      804                and          IMR,%%E7    !disable IRQ3,4!
            805
P 024C 56      806                and          P3M_save,%%BF  !P30/7 normal i/o pins!
            807
P 024F E4      808                ld          P3M,P3M_save
P 0252 9F      809                ei                !re-enable interrupts!
P 0253 AF      810                ret
P 0254                811 END      ser_disable

```

Timer/Counter Routines

```

840 CONSTANT
841 TMP      :=      R13
842 PTR      :=      RR14
843 PTRh     :=      R14
844 GLOBAL
P 0254      845 tod i  PROCEDURE
846 !*****
847 time of day : initialize
848
849 Purpose =      To initialize T0 or T1 to function as
850                a time of day clock.
851
852 Input  =      RR14 = address of parameter list in
853                program memory:
854                1 byte = IMR mask for nestable
855                interrupts
856                1 byte = # of clock ticks per second
857                1 byte = counter # : = %F4 => T0
858                                = %F2 => T1
859                1 byte = Counter value
860                1 byte = Prescaler value (unshifted)
861
862                TOD hr, TOD_min, TOD_sec, TOD_tt
863                initialized to the starting time of
864                hours, minutes, seconds, and ticks
865                respectively.
866
867 Output =      Selected timer is loaded and
868                enabled; corresponding interrupt
869                is enabled.
870                R13, R14, R15 modified.
871
872 Note =      The cntr and prescaler values provided
873                are those values which will generate an
874                interrupt (tick) the designated # of
875                times per second.
876
877                For example:
878                for XTAL = 8 MHZ, cntr = 250 and
879                prescaler = 40 yield a .01 sec interval;
880                the 2nd byte of the parameter list
881                should = 100 .
882
883                For T0 the instruction at %080C or
884                for T1 the instruction at %080F must
885                result in a jump to the jump table entry
886                for 'tod'.
887
888                The parameter list is not referenced
889                following initialization.
890                *****!
891 ENTRY
P 0254 DC 6C      892          ld      TMP,#TOD_imr
P 0256 C3 DE      893          ldci     @TMP,@PTR      !imr mask!
P 0258 C3 DE      894          ldci     @TMP,@PTR      !ticks/second!
P 025A E6 7B 6C   895          ld      TEMP_4,#TOD_imr
P 025D 8D 02B2'   896          jp      pre_ctr      !ctr & prescaler!
P 0260           897 END      tod_i

```

```

899 GLOBAL
900 tod      PROCEDURE
901 !*****
902 Interrupt service - time of day
903
904 Purpose =      To update the time of day clock.
905 *****!
906 ENTRY
P 0260 70  FB      907      push   imr          !save entry imr!
P 0262 54  6C  FB      908      and    imr,TOD_imr      !allow nested interrupts
P 0265 9F          909      ei          !enable interrupts!
P 0266 70  FD      910      push   rp          !save rp!
P 0268 31  60          911      srp    #RAM TMRr      !point to our set!
P 026A 8E          912      inc    rTODt        !ticks/second!
P 026B A2  8D      913      cp     rTODtt,rTODtic    !second complete?!
P 026D EB  13      914      jr     ne,tod_ex      !nope.!
P 026F B0  E8      915      clr    rTODtt
P 0271 9E          916      inc    rTODsec        !seconds!
P 0272 A6  E9  3C      917      cp     rTODsec,#60     !minute complete?!
P 0275 EB  0B      918      jr     ne,tod_ex      !nope.!
P 0277 B0  E9      919      clr    rTODsec
P 0279 AE          920      inc    rTODmin        !minutes!
P 027A A6  EA  3C      921      cp     rTODmin,#60    !hour complete?!
P 027D EB  03      922      jr     ne,tod_ex      !nope.!
P 027F B0  EA      923      clr    rTODmin
P 0281 BE          924      inc    rTODhr         !hours!
925
P 0282 50  FD      926      tod_ex: pop   rp          !restore rp!
P 0284 8F          927      di          !disable interrupts!
P 0285 50  FB      928      pop    imr          !restore entry imr!
P 0287 BF          929      iret
P 0288          930      END    tod

```

```

P 0288          932 GLOBAL
                933 pulse_i PROCEDURE
934 !*****
935 Purpose =     To initialize one of the timers
936              to generate a variable frequency/
937              variable pulse width output.
938
939 Input =       RR14 = address of parameter list in
940              program memory:
941              1 byte = cntr value for low interval
942              1 byte = counter # : = %F4 => T0
943              = %F2 => T1
944              1 byte = cntr value for high interval
945              1 byte = prescaler (unshifted)
946
947 Output =     Selected timer is loaded and
948              enabled; corresponding interrupt
949              is enabled. P36 is enabled as Tout.
950              R13, R14, R15 modified.
951
952 Note =       The parameter list is not referenced
953              following initialization.
954
955              The value of Prescaler x Counter
956              must be > 26 (= %1A) for proper
957              operation.
958 *****
959 ENTRY
P 0288 DC 65     960 LD TMP,#PLS_2
P 028A C3 DE     961 ldci @TMP,@PTR !low interval cntr!
P 028C C3 DE     962 ldci @TMP,@PTR !timer addr!
P 028E C3 DE     963 ldci @TMP,@PTR !high interval cntr!
P 0290 80 EE     964 decw PTR
P 0292 80 EE     965 decw PTR !back to flag!
P 0294 56 F1 3F  966 and TMR,%%3F !will be modifying TMR!
P 0297 56 7F DF  967 and P3M save,%%DF !P36 = Tout!
P 029A E4 7F F7  968 ld P3M,P3M save
P 029D E6 7B 01  969 ld TEMP_4,%%1 !flag for pre ctr!
P 02A0 8D 02B2'  970 jp pre_ctr !set up timer!
P 02A3          971 END pulse_i
                972
                973
                974 GLOBAL
P 02A3          975 pulse PROCEDURE
976 !*****
977 Purpose =     To modify the counter load value
978              to continue the pulse output generation.
979
980 *****
981 ENTRY
982 !exchange values!
P 02A3 B4 65 67  983 xor PLS_1,PLS_2
P 02A6 B4 67 65  984 xor PLS_2,PLS_1
P 02A9 B4 65 67  985 xor PLS_1,PLS_2
986 !exchange complete!
P 02AC F5 67 66  987 ld @PLS_tmr,PLS_1 !load new value!
P 02AF BF        988 ired
P 02B0          989 END pulse

```

```

991 GLOBAL
992 delay PROCEDURE
993 !*****
994 Purpose =      To generate an interrupt after a
995                designated amount of time.
996
997 Input =        RR14 = address of parameter list in
998                program memory:
999                1 byte = counter # : = %F4 => T0
1000
1001                1 byte = Counter value
1002                1 byte = Prescaler value and count mode
1003                (to be loaded as is into
1004                PRE0 or PRE1).
1005
1006 Output =       Selected timer is loaded and
1007                enabled; corresponding interrupt
1008                is enabled.
1009                R13, R14, R15 modified.
1010
1011 Note =         This routine will initialize the timer
1012                for single-pass or continuous mode
1013                as determined by bit 0 of byte 3 in
1014                the parameter list.
1015                The caller is responsible for provid-
1016                ing the interrupt service routine.
1017
1018                The parameter list is not referenced
1019                following initialization.
1020 *****!
1021 ENTRY
1022         clr     TEMP_4
1023 !fall into pre_ctr!
1024 END         delay

```

P 02B0 B0 7B

P 02B2

```

1026 INTERNAL
1027 pre_ctr PROCEDURE
1028 !**T*****
1029 Purpose = To get counter and prescaler values
1030 from parameter list and modify control
1031 registers appropriately.
1032
1033 Input = TEMP_4 = 0 => for 'delay'
1034 = 1 => for 'pulse'
1035 = TOD imr => for 'tod'
1036 *****T*****!
1037 ENTRY
P 02B2 C2 DE 1038 ldc TMP,@PTR !T0 or T1!
P 02B4 A0 EE 1039 incw PTR
P 02B6 E6 7D 8C 1040 ld TEMP_2,##%8C !for TMR!
P 02B9 E6 7E 20 1041 ld TEMP_3,##%20 !for IMR!
P 02BC A6 ED F2 1042 cp TMP,#T1
P 02BF 6B 06 1043 jr eq,pre_1 !is for T1!
P 02C1 E6 7D 43 1044 ld TEMP_2,##%43 !for TMR!
P 02C4 E6 7E 10 1045 ld TEMP_3,##%10 !for IMR!
P 02C7 C3 DE 1046 pre_1: ldci @TMP,@PTR !init counter!
P 02C9 C2 EE 1047 ldc PTRh,@PTR !prescaler!
P 02CB A6 7B 00 1048 cp TEMP_4,#0 !shift prescaler?!
P 02CE 6B 12 1049 jr eq,pre_2 !no!
P 02D0 DF 1050 scf !internal clock!
P 02D1 10 EE 1051 rlc PTRh
P 02D3 DF 1052 scf !continuous mode!
P 02D4 10 EE 1053 rlc PTRh
P 02D6 A6 7B 6C 1054 cp TEMP_4,#TOD_imr
P 02D9 EB 0A 1055 jr ne,pre_3 !for 'pulse'!
P 02DB 60 7E 1056 com TEMP_3
P 02DD 54 7E 6C 1057 and TOD_imr,TEMP_3 !insure no self-nesting!
P 02E0 60 7E 1058 com TEMP_3
P 02E2 56 7D 0F 1059 pre_2: and TEMP_2,##%0F !no Tout mode mod!
P 02E5 F3 DE 1060 pre_3: ld @TMP,PTRh !init prescaler!
P 02E7 44 7D F1 1061 or TMR,TEMP_2 !init tmr mode!
P 02EA 8F 1062 di
P 02EB 44 7E FB 1063 or imr,TEMP_3 !enable interrupt!
P 02EE 9F 1064 ei
P 02EF AF 1065 ret
P 02F0 1066 END pre_ctr
1067 END PART_II

```

0 errors
Assembly complete

Z8® MCU Test Mode

Zilog

Application Note

June 1982

This application note is intended for use by those with either a Z8601 or a Z8611 Microcomputer device. It is assumed that the reader is familiar with both the Z8 and its assembly language, as described in the following documents:

- Z8 Technical Manual (Reset Section) (03-3047-02)
- Z8 Family Z8601, Z8602, Z8603 Product Spec (00-2037-A0)
- Z8 Family Z8611, Z8612, Z8613 Product Spec (00-2038-A0)
- Z8 PLZ/ASM Assembly Language Programming Manual (03-3023-03)

This note briefly discusses the operation of Test Mode, which is a special mode of operation that facilitates testing of both Z8 devices that incorporate an internal program ROM (Z8601, Z8611). There are two problems associated with testing a Z8 with an internal program ROM; the solutions are presented below.

The first problem is: how can the device be tested with standard microprocessor automatic test equipment? To solve this problem, Test Mode causes the Z8 to fetch instructions from Port 1 while it is in the external Address/Data bus mode, instead of fetching instructions from the internal Program ROM. Diagnostic test routines are then forced onto this external bus from the test equipment in the same manner as with microprocessor testing.

The second problem is: since the Test Mode requires that Port 1 operate only in the Address/Data bus mode, how are the other Port 1 modes of operation tested? To solve this problem, an on-chip Test ROM is provided for execution while in Test Mode. The program in the Test ROM checks the other modes of Port 1: input, output, with handshake control, and without handshake control.

Figure 1 compares normal and Test Mode operations in the Z8. (In both normal and Test Mode, program execution begins at address 00C_H.)





Figure 1. Comparison of Normal and Test Modes

Test Mode can be entered immediately after reset by driving the RESET input (pin 6) to a voltage of $V_{CC} + 2.5$ V. (See the Reset section of the Z8 Technical Manual for a description of the Reset procedure.) Figure 2 shows the voltage waveform needed for Test Mode. After entering Test Mode, instructions are fetched from the internal Test ROM, which is programmed with Port 1 diagnostic routines. The Z8 stays in Test Mode until a normal reset occurs.



Note the maximum ramp for application of +7.5 VDC to RESET pin. After a minimum of 6 XTAL CLK cycles, the RESET voltage can be relaxed to VRH.

Figure 2. Test Mode Wave Form

The program listing in the ROM is included at the end of this document. Program Listing A (Internal Test ROM Program) is mask programmed into the internal Test ROM of the Z8601. Program Listing B (External Test Program) is an example of a program that could be executed while in Test Mode. It was written as a compliment to the internal Test ROM program, to check the Port input and output functions. To test the other functions of the Z8, the user must execute other programs developed for testing.

The interrupt vectors in the Z8601 Test ROM point to the locations in external memory %800, %803, %806, %809, %80C, %80F. The interrupt vectors in the Z8611 Test ROM point to the locations in external memory %1000, %1003, %1006, %1009, %100C, %100F. This allows the external program to have a 2- or 3-byte jump instruction to each interrupt service routine.

Programs that are run in Test Mode can use an LDE instruction for accessing the Test ROM. The LDC instruction can be used for accessing the program ROM.

Program Listing A. Internal Test ROM Program

```

Z8ASM      4.0
LOC      OBJ CODE      STMT SOURCE STATEMENT

          1              ! Z8 TEST ROM ROUTINE FOR VERIFYING !
          2              ! PORT 1 I/O, WITH AND WITHOUT H.S. !
          3
          4
          5 TESTROM MODULE
          6
          7
          8 $SECTION PROGRAM
          9 $ABS 0
         10      INTERNAL
         11      RUPT_VECTOR ARRAY [6 WORD]:=

P 0000 0800 0803
P 0004 0806 0809
P 0008 080C 080F

         12      [%800 %803 %806 %809 %80C %80F]
         13 $SDEFAULT
         14
         15
         16 INTERNAL
         17 TEST
P 000C
         18 PROCEDURE ENTRY $ABS %00C
         19
P 000C E6 F8 96
         20      LD P01M #%96      ! P1&P0=EXT MEM,STK=IN,NORMAL !
P 000F 8D 0812
         21      JP EXT          ! JUMP TO EXTERNAL TEST CODE !
P 0012 99 F8
         22 START1: LD P01M R9    ! START OF P1 I/O TEST !
P 0014 A9 F7
         23      LD P3M R10     ! SET H.S.& P2 PU ACTIVE !
P 0016 48 E3
         24      LD R4 %E3      ! TEST RDY=1,DAV=1 !
P 0018 F3 DE
         25      LD @R13 R14    ! WRITE PORT !
P 001A 61 ED
         26      COM @R13      ! WRITE PORT !
P 001C 58 E3
         27      LD R5 %E3      ! TEST RDY=0,DAV=1 !
P 001E E3 6B
         28      LD R6 @R11     ! READ PORT & STUFF DATA !
P 0020 E3 7B
         29      LD R7 @R11     ! DITTO !
P 0022 88 E3
         30      LD R8 %E3      ! TEST RDY=1,DAV=1 !
P 0024 C9 F8
         31      LD P01M R12   ! CONFIGURE FOR EXT !
P 0026 8D 0831
         32      JP VERIFY1    ! JUMP TO VERIFY ROUTINE !
         33

```

Program Listing A. Internal Test ROM Program (continued)

```

P 0029 B9 F7      34 START2: LD P3M R11      ! START TEST NO H.S. !
P 002B 99 F8      35                LD P01M R9      ! SET P1 TO INPUT !
P 002D 1E         36                INC R1        ! READ & WRITE P1 AS INPUT !
P 002E F9 F8      37                LD P01M R15     ! SET P1 TO OUTPUT !
P 0030 1E         38                INC R1        ! READ & WRITE P1 AS OUTPUT !
P 0031 98 E1      39                LD R9 %E1     ! SAVE RESULTS IN R9 !
P 0033 C9 F8      40                LD P01M R12     ! P1&P0=EXT,STK IN,NORMAL !
P 0035 8D 086D    41                JP VERIFY2     ! JUMP TO VERIFY #2 ROUTINE !
P 0038           42 END TEST

```

Program Listing B. External Test Program

```

                                47 INTERNAL
                                48 SETUP
P 0800           49 PROCEDURE ENTRY $ABS %800
                                50
P 0800 8D 0800    51 VECT1:  JP VECT1
P 0803 8D 0803    52 VECT2:  JP VECT2
P 0806 8D 0806    53 VECT3:  JP VECT3
P 0809 8D 0809    54 VECT4:  JP VECT4
P 080C 8D 080C    55 VECT5:  JP VECT5
P 080F 8D 080F    56 VECT6:  JP VECT6
                                57
P 0812 8F         58 EXT:    DI
P 0813 31 00      59                SRP %%00
P 0815 2C FF      60                LD R2 %%FF      ! INITIALIZE P2 !
P 0817 3C FF      61                LD R3 %%FF      ! DITTO !
P 0819 E6 F6 FF   62                LD P2M %%FF     ! SET P2 TO INPUT !
P 081C 4C 88      63                LD R4 %%88     ! SET P2<>P1 MUX,P3 GRP B MUX !
                                64                ! ALSO DUMMY ADDRS HIGH BYTE !
P 081E 5C 00      65                LD R5 %%00     ! DUMMY ADDRS LOW BYTE !
P 0820 9C 86      66                LD R9 %%86     ! P1 OUTPUT MODE VALUE !
P 0822 AC 39      67                LD R10 %%39    ! R10 SETS H.S.MODE & P2 PULLUPS
P 0824 BC 02      68                LD R11 %%02    ! R11 POINTS TO P2 FOR PASS1 !
P 0826 CC 96      69                LD R12 %%96    ! R12 SETS P01M TO EXT MEM,ETC.
P 0828 DC 01      70                LD R13 %%01    ! R13 POINTS TO P1 FOR PASS1 !
P 082A FC 86      71                LD R15 %%86    ! SAME AS R9 !
P 082C EC AA      72                LD R14 %%AA    ! DATA LOADED TO TEST PORT !
P 082E E6 10 10   73                LD %10 %%10    ! RDY/DAV RESULT PASS 1 !
P 0831 E6 11 40   74                LD %11 %%40    ! DITTO !
P 0834 8D 0012    75                JP START1     ! END SETUP--JUMP TO TEST START
P 0837           76 END SETUP
                                77
                                78
                                79 INTERNAL
                                80 VERIFY
P 0831           81 PROCEDURE ENTRY $ABS %831
                                82
                                83
P 0831 DC 02      84 VERIFY1:LD R13 %%02      ! R13 POINTS TO P2 FOR PASS2 !
P 0833 BC 01      85                LD R11 %%01    ! R11 POINTS TO P1 FOR PASS 2 !
P 0835 E6 F6 00   86                LD P2M %%00    ! SETS P2 FOR OUTPUT !
P 0838 66 E4 50   87                TCM R4 %%50    ! FROM HERE TO THERE WE VERIFY !
                                88                ! TEST RESULTS FOR I/O WITH H.S.
                                89                ! BOTH PASS 1&2 !

```

Program Listing B. External Test Program (continued)

```

P 083B ED 0880      90      JP NZ FAIL
P 083E 64 10 E5    91      TCM R5 %10
P 0841 ED 0880      92      JP NZ FAIL
P 0844 74 11 E5    93      TM R5 %11
P 0847 ED 0880      94      JP NZ FAIL
P 084A A6 E6 AA    95      CP R6 #%AA
P 084D ED 0880      96      JP NZ FAIL
P 0850 A6 E7 55    97      CP R7 #%55
P 0853 ED 0880      98      JP NZ FAIL
P 0856 66 E8 50    99      TCM R8 #%50
P 0859 ED 0880     100      JP NZ FAIL
P 085C A6 E9 86    101      CP R9 #%86      ! IS THIS PASS1? !
P 085F E6 10 40    102      LD %10 #%40      ! RDY/DAV RESULT PASS 2 !
P 0862 E6 11 10    103      LD %11 #%10      ! DITTO !
P 0865 9C 8E       104      LD R9 #%8E      ! P1 IS GOING TO BE AN OUTPUT !
P 0867 6D 0012     105      JP EQ START1    ! PASS1 SUCCESSFUL--TRY PASS2 !
P 086A 8D 0029     106      JP START2      ! PASS2 SUCCESSFUL--TEST NO H.S.
P 086D A6 E9 57    107 VERIFY2:CP R9 #%57 ! CHECK RESULT OF I/O NO H.S.TES
108
P 0870 6D 0890     109      JP EQ PASS
P 0873              110 END VERIFY
111
112
113 INTERNAL
114 TPASS
P 0890              115 PROCEDURE ENTRY $ABS %890
116
0890 8B FE         117 PASS:JR PASS
118
0892              119 END TPASS
120
121
122
123 INTERNAL
124 TFAIL
0880              125 PROCEDURE ENTRY $ABS %880
126
127
0880 8B FE         128 FAIL:JR FAIL
129
0882              130 END TFAIL
131
132 END TESTROM

```

Build a Z8-Based Control Computer with BASIC, Part 1

Steve Ciarcia
POB 582
Glastonbury CT 06033

I hope you believe me when I say that I have been waiting years to present this project. For what has seemed an eternity, I have wanted a microcomputer with a specific combination of capabilities. Ideally, it should be inexpensive enough to dedicate to a specific application, intelligent enough to be programmed directly in a high-level language, and efficient enough to be battery operated.

My reason for wanting this is purely selfish. The interfaces I present each month are the result of an overzealous desire to control the world. In lieu of that goal, and more in line with BYTE policy, I satisfy this urge by stringing wires all over my house and computerizing things like my wood stove.

There are many more places I'd like to apply computer monitoring and control. I want to modify my home-security system to use low-cost *distributed* control rather than central control. I want to try my hand at a little energy management, and, of course, I am still trying to find some reason to install a microcomputer in a car. (How about a talking dashboard?)

Generally, the projects I present each month are designed to be attached to many different commercially available microcomputers through

existing I/O (input/output) ports. Most of my projects are applicable for use on the small (by IBM standards) computers owned by many readers, but, unfortunately, a typical home-computer system cannot be stuffed under a car seat.

The Z8-BASIC Microcomputer is a milestone in low-cost microcomputer capability.

The time has come to present a versatile "Circuit Cellar Controller" board for some of these more ambitious control projects. I decided not to adapt an existing single-board computer, which would be larger, more expensive, and generally limited to machine-language programming. Instead, I started from scratch and built exactly what I wanted.

The microcomputer/controller I developed is called the Z8-BASIC Microcomputer. Its design and application will be presented in a two-part article beginning this month. In my opinion, it is a milestone in low-cost microcomputer capability. It can be utilized as an inexpensive tiny-BASIC computer for a variety of changing applications, or it can be dedicated to specialized tasks, such as

security control, energy management, solar-heating-system monitoring, or intelligent-peripheral control. [Editor's Note: We are using the term "tiny BASIC" generically to denote a small, limited BASIC interpreter. The term has been used to refer to some specific commercially available products based on the Tiny BASIC concept promulgated by the People's Computer Company in 1975....RSS]

The entire computer is slightly larger than a 3 by 5 file card, yet it includes a tiny-BASIC interpreter, 4 K bytes of program memory, one RS-232C serial port and two parallel I/O ports, plus a variety of other features. (A condensed functional specification is shown in the "At a Glance" text box.) Using a Zilog Z8 microcomputer integrated circuit and Z6132 4 K by 8-bit read/write memory device, the Z8-BASIC Microcomputer circuit board is completely self-contained and optimized for use as a dedicated controller.

To program it for a dedicated application, you merely attach a user terminal to the DB-25 RS-232C connector, turn the system on, and type in a BASIC program using keywords such as GOTO, IF, GOSUB, and LET. Execution of the program is started by typing RUN. If you need higher speed than BASIC provides, or if you just want to experiment with the Z8 instruction set, you can use the

GO@ and USR keywords to call machine-language subroutines.

Once the application program has been written and tested with the aid of the terminal, the finished program can be transferred to an EPROM (erasable programmable read-only memory) via a memory-dump program and the terminal disconnected. Next, the 28-pin Z6132 memory component is removed from its socket and either a type-2716 (2 K by 8-bit) or type-2732 (4 K by 8-bit) EPROM is plugged into the lower 24 pins. (The choice of EPROM depends upon the length of the program.) When the Z8 board is powered up, the stored program is immediately executed. *The EPROM devices and the Z6132 read/write memory device are pin-compatible.* Permanent program storage is simply a matter of plugging an EPROM into the Z6132's socket.

There is much more power on this board than is alluded to in this simple description. That is why I decided to use a two-part article to explain it. This month, I'll discuss the design of the system and the attributes of the Z8 and Z6132. Next month, I'll describe external interfacing techniques, a few applications, and the steps involved in transferring a program into an EPROM.

Single-Chip Microcomputers

The central component in the Z8-BASIC Microcomputer is a member of the Zilog Z8 family of devices. The specific component used, the Z8671, is just one of them. Unlike a microprocessor, such as the well-known Zilog Z80, the Z8 is a single-chip microcomputer. It contains programmable (read/write) memory, read-only memory, and I/O-control circuits, as well as circuits to perform standard processor functions. Microprocessors such as

the Z80 or the Intel 8080 require support circuitry to make a functional computer system. A single-chip microcomputer, on the other hand, can function solely on its own.

The concept is not new. Single-chip microcomputers have been around for quite a while, and millions of them are used in electronic games. The designers of the Z8, however, raised the capabilities of single-chip microcomputers to new heights and provided many powerful features usually found only in general-application microprocessors.

Typically, single-chip microcomputers have been designed for

intensive applications. Under program control, the Z8 can be configured as a stand-alone microcomputer using 2 K to 4 K bytes of internal ROM, as a traditional microprocessor with as much as 120 K to 124 K bytes of external memory, or as a parallel-processing unit working with other computers. The Z8 could be used as a controller in a microwave oven or as the processor in a stand-alone data-entry terminal complete with floppy-disk drives.

Getting Specific: The Z8671

The member of the Z8 family used in this project is the Z8671. This component

differs from the garden-variety Z8601 chiefly in the contents of the ROM set at the factory. The pinout specification of the Z8671 is shown in figure 1b, and the package is shown in photo 2 on page 41. The Z8671 package contains the processor circuitry, 2 K bytes of ROM (preprogrammed with a tiny-BASIC interpreter and a debugging monitor), 32 I/O lines, and 144 bytes of programmable (read/write) memory.

The operational arrangement of memory-address space is shown in figure 1c. The internal read/write memory




Photo 1: A prototype of the versatile "Circuit Cellar Controller," formally called the Z8-BASIC Microcomputer. The printed-circuit board measures 4 by 4½ inches and has a 44-pin (two-sided 22-pin) edge connector with contacts on 0.156-inch centers. A 2716 or 2732 EPROM can be substituted for the Z6132 Quasi-Static memory, plugging into the same socket.

microcontroller applications and optimized for I/O processing. On a 40-pin dual-inline package, as many as 32 of the pins can be I/O related. A ROM-programmed single-chip microcomputer used in an electronic chess game might offer a thousand variations in game tactics, but it could not be reprogrammed as a word processor. The ability to reorient processing functions and reallocate memory has generally been the province of microprocessors, with their memory-intensive architecture.

The Z8 architecture (shown in figure 1a on page 40) allows it to serve in either memory- or I/O-

is actually a register file (illustrated in figure 2) composed of 124 general-purpose registers (R4 thru R127), 16 status-control registers (R240 thru R255), and 4 I/O-port registers (R0 thru R3). Any general-purpose register can be used as an accumulator, address pointer, index register, or as part of the internal stack area. The significance of these registers will be explained when I describe the tiny-BASIC/Debug interpreter/monitor.

The 32 I/O lines are grouped into four separate ports and treated internally as 4 registers. They can be configured by software for either input or output and are compatible with




Figure 1a: Block diagram of the Zilog Z8-family single-chip microcomputers. Their architecture allows these devices to serve in either memory- or I/O-intensive applications. This figure and figures 1b, 1c, 2, 3, and 4 were provided through the courtesy of Zilog Inc.

LSTTL (low-power Schottky transistor-transistor logic). In addition, port 1 and port 0 can serve as a multiplexed address/data bus for connection of external memory and peripheral devices.

In traditional nomenclature, port 1 transceives the data-bus lines D0 thru D7 and transmits the low-order address-bus signals A0 thru A7. Port 0 supplies the remaining high-order address lines A8 thru A15, for a total of 16 address bits. This allows 62 K bytes of program memory (plus 2 K bytes of ROM) to be directly addressed. If more memory is required, one bit in port 3 can be set to select another memory bank of 62 K bytes, which is referred to as data memory. In the Z8-BASIC Microcomputer presented here, a separate data-memory bank is not implemented, and program and data memory are considered to be the same.

The Z8 has forty-seven instructions, nine addressing modes, and six interrupts. Using a 7.3728 MHz

crystal (producing a system clock rate of 3.6864 MHz) most instructions take about 1.5 to 2.5 μ s to execute. Ordinarily, you would not be concerned about single-chip-microcomputer instruction sets and interrupt handling because the programs are mask-programmed into the ROM at the factory. In the Z8671, however, only the BASIC/Debug interpreter is preprogrammed. Using this interpreter, you can write machine-language programs that can be executed through subroutine calls written in BASIC. This feature greatly enhances the capabilities of this tiny computer and potentially allows the software to control high-speed peripheral devices. (A complete discussion of the Z8 instruction set and interrupt structure is beyond the scope of this article. The documentation accompanying the Z8-BASIC Microcomputer Board describes the instruction set in detail.)

The final area of concern is communication. The Z8 contains a full-




Figure 1b: Pinout specification of the Zilog Z8671 microcomputer. The Z8671 is a variant of the basic Z8601 component of the Z8 family. The Z8671 is used in this project because it contains the BASIC/Debug interpreter/monitor in read-only memory. Other members of the Z8 family are supplied in different packages, chiefly to support system-development work.

duplex UART (universal asynchronous receiver/transmitter) and two counter/timers with prescalers. One of the counters divides the 7.3728 MHz crystal frequency to one of eight standard data rates. With the Z8671, these rates range between 110 and 9600 bps (bits per second) and are switch- or software-selectable.

A block diagram of the serial-I/O section is shown in figure 3. Serial data is received through bit 0 of port 3 and transmitted from bit 7 of port 3. While the Z8 can be set to transmit odd parity, the Z8671 is preset for 1 start bit, 8 data bits, no parity, and 2 stop bits. Received data must have 1 start bit, 8 data bits, at least 1 stop bit, and no parity (in this configuration).

Quasi-Static Memory

A limiting factor in small controller




Figure 1c: The operational arrangement of memory-address space in the Z8 family. The regions labeled "program memory" and "data memory" may map to the same physical memory, or two separate banks may be used, selected through one bit of I/O port 3. The internal programmable (read/write) memory is a register file containing 124 general-purpose registers, 16 status-control registers, and 4 I/O-port registers.

designs has always been the trade-off between memory size and power consumption. To keep the number of components down and simplify construction, a designer generally selects a limited quantity of static memory. Frequently, the choice is to use two type-2114 1 K by 4 NMOS (negative-channel metal-oxide semiconductor) static-memory devices. In practice, however, the 1 K-byte memory size thereby provided is rather limited. It would be much better to expand this to at least 4 K bytes. Unfortunately, eight 2114 chips require considerably more circuit-board space and consume about 0.7 amps at +5 V. Not only would this make the design ill suited for battery power, it could never fit on my 4- by 4½-inch circuit board.

Another approach is to use dynamic memory, as in larger computers. Dynamic memory costs less, bit for bit, than static memory and consumes little power. Unfortunately, most dynamic-memory components require three separate operating voltages and special refresh circuitry. Adding 4 K bytes of dynamic memory would probably take about twelve chips. The advantages gained in reduced power consumption hardly justify the expense and effort.

The solution to this problem, sur-

prisingly enough, also comes from Zilog, in the form of the Z6132 Quasi-Static Memory. The Z6132, shown in photo 4 on page 43, is a 32 K-bit dynamic-memory device, organized into 4 K 8-bit (byte-size) words. It uses single-transistor dynamic bit-storage cells, but the device performs and controls its own data-refresh operations in a manner that is completely invisible to the user and the rest of the system. This eliminates the need for external refresh circuitry. Also, the Z6132 requires only a +5 V power supply. The result is a combination of the design convenience of static memory and the low power consumption of dynamic memory. All 4 K bytes of memory fit in a single 28-pin dual-in-line package, which typically draws about 30 milliamps.

An additional benefit in using the Z6132 is that it is pin-compatible with standard type-2716 (2 K by 8-bit) and type-2732 (4 K by 8-bit) EPROMs. This feature is extremely beneficial when you are configuring this Z8 board for use as a dedicated controller. As previously mentioned, the Z6132 can be removed and an EPROM inserted in the low-order 24 pins of the same socket. Thus, any program written and operating in the Z6132 memory can be placed in a nonvolatile EPROM. (There are some

LOCATION	IDENTIFIERS
255	STACK POINTER (BITS 7-0) SPL
254	STACK POINTER (BITS 15-8) SPH
253	REGISTER POINTER RP
252	PROGRAM CONTROL FLAGS FLAGS
251	INTERRUPT MASK REGISTER IMR
250	INTERRUPT REQUEST REGISTER IRQ
249	INTERRUPT PRIORITY REGISTER IPR
248	PORTS 0-1 MODE P01M
247	PORT 3 MODE P3M
246	PORT 2 MODE P2M
245	TO PRESCALER PRE0
244	TIMER/COUNTER 0 TO
243	T1 PRESCALER PRE1
242	TIMER/COUNTER 1 T1
241	TIMER MODE TMR
240	SERIAL I/O SIO
	NOT IMPLEMENTED
127	GENERAL PURPOSE REGISTERS
4	PORT 3 P3
3	PORT 2 P2
2	PORT 1 P1
1	PORT 0 P0
0	

Figure 2: An expanded view of the register-memory section of figure 1c, showing the organization of the register file. Any general-purpose register can be used as an accumulator, address pointer, index register, or as part of the internal stack area.




Photo 2: The Zilog Z8671 single-chip microcomputer, a member of the Z8 family of devices. This dual-in-line package contains the processor circuitry, 2 K bytes of ROM, 32 I/O lines, and 144 bytes of programmable memory.




Photo 3: A photomicrograph of the silicon chip containing the working parts of a Z8 microcomputer.

The following items are available from.

The MicroMint Inc
 917 Midway
 Woodmere NY 11598
 Telephone.
 (800) 645-3479 (for orders)
 (516) 374-6793 (for technical information)

Z8-BASIC Microcomputer

Documentation includes:
 Z8 Technical Manual, Z8 Product Specification
 Z6132 Product Specification
 BASIC/Debug Manual
 Z8-BASIC Microcomputer Construction/Operator's Manual
 Assembled and tested ...\$170
 Kit...\$140

Z8-BASIC Microcomputer power supply
 (Size: 2½ by 4½ inches)

Provides: +5 V, 300 mA
 +12 V, 50 mA
 -12 V, 50 mA

Assembled and tested...\$35
 Kit... \$27

All printed-circuit boards are solder-masked and silk-screened.

The documentation supplied with the Z8 board includes approximately 200 pages of materials. It is available separately for \$25. This charge will be credited toward any subsequent purchase of the Z8 board

Please include \$4 for shipping and handling. New York residents please include 7% sales tax.




Photo 4: The Zilog Z6132 Quasi-Static Memory device, shown with the hood up. This component stores 32 K bits in the form of 4 K bytes in invisibly refreshed dynamic-memory cells.




Photo 5: The Z8-BASIC Microcomputer Board attached to a power supply. Power can be supplied either through the separate power connector, as shown, or through the edge connector.

At a Glance

Name

Z8-BASIC Microcomputer

Processor

Zilog Z8-family Z8671 8-bit microcomputer with programmable (read/write) memory, read-only memory, and I/O in a single package. The Z8671 includes a 2 K-byte tiny-BASIC/Debug resident interpreter in ROM, 144 bytes of scratch-pad memory, and 32 I/O lines. System uses 7.3728 MHz crystal to establish clock rate. Two internal and four external interrupts.

Memory

Uses Z6132 4 K-byte Quasi-Static Memory (pin-compatible with 2716 and 2732 EPROMs); 2 K-byte ROM in Z8671. Memory externally expandable to 62 K bytes of program memory and 62 K bytes of data memory.

Input/Output

Serial port: RS-232C-compatible and switch-selectable to 110, 150, 300, 1200, 2400, 4800, and 9600 bps. Parallel I/O: two parallel ports; one dedicated to input, the other bit-programmable as input or output; programmable interrupt and handshaking lines; LSTTL-compatible. External I/O: 16-bit address and 8-bit bidirectional data bus brought out to expansion connector.

BASIC Keywords

GOTO, GO@, USR, GOSUB, IF...THEN, INPUT, LET, LIST, NEW, REM, RETURN, RUN, STOP, IN, PRINT, PRINT HEX. Integer arithmetic/logic/operators: +, -, /, *, and AND; BASIC can call machine-language subroutines for increased execution speed; allows complete memory and register interrogation and modification.

Power-Supply Requirements

+5 V \pm 5% at 250 mA
 +12 V \pm 10% at 30 mA
 -12 V \pm 10% at 30 mA
 (The 12 V supplies are required only for RS-232C operation.)

Dimensions and Connections

4- by 4½-inch board; dual 22-pin (0.156-inch) edge connector. 25-pin RS-232C female D-subminiature (DB-25S) connector; 4-pole DIP-switch data-rate selector.

Operating Conditions

Temperature: 0 to 50°C (32 to 122°F)
 Humidity: 10 to 90% relative humidity (noncondensing)




Figure 3: Block diagram of the serial-I/O section of the Z8-family microcomputers. The Z8 contains a full-duplex UART (universal asynchronous receiver/transmitter). The data rates are derived from the clock-rate crystal frequency. Serial data is received through bit 0 of port 3 and is transmitted from bit 7 of port 3. An interrupt is generated within the Z8 whenever transmission or reception of a character has been completed.

limitations placed on the number of subroutine calls and variables allowed by this substitution because variable data and return addresses must be stored in the Z8's register area instead of in external read/write memory.)

Z8-BASIC Microcomputer

Figure 5 on pages 46 and 47 is the schematic diagram of the seven-integrated-circuit Z8-BASIC Microcomputer Board, shown in prototype form, with a power supply, in photo 5. IC1 is the Z8671 microcomputer, the member of the Z8 family that contains Zilog's 2 K-byte BASIC/Debug software in read-only memory. IC2 is the Z6132 Quasi-Static Memory, and IC3 is an 8-bit address latch. Under ordinary circumstances, the Z6132 is capable of latching its address internally, but IC3 is included to allow EPROM operation. IC4 and IC5 form a hard-wired memory-mapped input port used to read the data-rate-selection switches. IC6 and IC7 provide proper voltage-level conversion for RS-232C serial communication.

The seven-integrated-circuit computer typically takes about 200 milliamps at +5 V. The +12 V and -12 V supplies are required only for operating the RS-232C interface. Power required is typically about 25 milliamps on each.

The easiest way to check out the Z8-BASIC Microcomputer after assembly is to attach a user terminal to the RS-232C connector (J2) and set the data-rate-selector switches to a convenient rate. I generally select 1200 bps, with SW2 closed and SW1, SW3, and SW4 open. After applying power, simply press the RESET push button.

Pressing RESET starts the Z8's initialization procedure. The program reads location hexadecimal FFFD in memory-address space, to which the data-rate-selector switches are wired to respond. When it has acquired this information, it sets the appropriate data rate and transmits a colon to the terminal. At this point, the Z8 board is completely operational and programs can be entered in tiny BASIC.



Photo 6: The Z8-BASIC Microcomputer in operation, communicating with a video terminal (here, a Digital Equipment Corporation VT8E). A memory-dump routine, written using the BASIC/Debug interpreter, is shown on the display screen. The starting address of the dump is the beginning of the user-memory area; the hexadecimal values displayed are the ASCII (American Standard Code for Information Interchange) values of the characters that make up the first line of the memory-dump program.




Figure 4: Block diagram of the Zilog Z6132 Quasi-Static Memory component. This innovative part stores 32 K bits in the form of 4 K bytes, using single-transistor dynamic random-access bit-storage cells, but all refresh operations are controlled internally. The memory-refresh operation is completely invisible to the user and the other components in the system. The Z6132 draws about 30 milliamps from a single +5 V power supply.

(With the simple address selection employed in this circuit, the data-rate switches will be read by an access to any location in the range hexadecimal C000 thru FFFF. This should not unduly restrict the versatility of the system in the type of application for which it was designed.)

BASIC/Debug Monitor

I'll go into the features of the tiny-BASIC interpreter in greater detail next month, but I'm sure you are curious about the capabilities present in a 2 K-byte BASIC system.

Essentially an integer-math dialect of BASIC, Zilog's BASIC/Debug software is specifically designed for process control. It allows examination and modification of any memory location, I/O port, or register. The interpreter processes data in both decimal and hexadecimal radices and accesses machine-language code as either a subroutine or a user-defined function.

BASIC/Debug recognizes sixteen keywords: GOTO, GO@, USR, GOSUB, IF...THEN, INPUT, IN, LET, LIST, NEW, REM, RUN, RETURN, STOP, PRINT, and PRINT HEX. Standard syntax and mathematical operators are used.

**The Z8 board is
not my idea of what
should be available;
it is available now.**


Twenty-six numeric variables, designated by the letters A thru Z, are supported. Variables can be used to designate program line numbers. For example, GOSUB B*100 and GOTO A*B*C are valid expressions.


In my opinion, the 2 K-byte interpreter is extremely powerful. Because it operates easily on register and memory locations, arrays and blocks of data can be easily manipulated.

(Full appreciation of the Z8-BASIC Microcomputer comes after a complete review of the operating manuals and a little experience. Documentation approximately 200 pages long is supplied with the unit; the documentation is also available separately.)

In Conclusion

It's easy to get spoiled using a large computer as a simple control device. I have heard of many inexpensive interfaces that, when attached to any computer, supposedly perform control and monitoring miracles. Frequently overlooked, however, is the fact that implementation of these interfaces often requires the software-development tools and hardware-interfacing facilities of relatively large systems. The Z8-BASIC Microcomputer, with its interpretive language, virtually eliminates the need for costly development systems with memory-consuming text editors, assemblers, and debugging programs.





If you need a proportional motor-speed control for your solar-heating system, you don't have to dedicate your Apple II or shut off your heating system when you balance your checkbook. From now on, there is a small, cost-effective microcomputer specifically designed for such applications. The Z8 board described in this article is not my idea of what *should* be available; it is available now.

Next Month:

I will elaborate on interfacing and applications for the Z8-BASIC Microcomputer. ■

Acknowledgment

Special thanks to Steve Walters and Peter Brown of Zilog Inc for help in production of this article.

Editor's Note: Steve often refers to previous Circuit Cellar articles as reference material for the articles he presents each month. These articles are available in reprint books from BYTE Books, 70 Main St, Peterborough NH 03458. Ciarcia's Circuit Cellar covers articles appearing in BYTE from September 1977 thru November 1978. Ciarcia's Circuit Cellar, Volume II presents articles from December 1978 thru June 1980.

Figure 5: Schematic diagram of the Circuit Cellar Z8-BASIC Microcomputer. Five jumper connections are provided so different memory devices can be used. For general-purpose use and program development, the 4 K-byte Z6132 read/write memory device will be used; for dedicated applications, two kinds of EPROMs can be substituted in the same integrated-circuit socket. Standard 450 ns type-2716 or type-2732 EPROM chips can be used. The connection labeled "32 K" should be closed if a type-2732 EPROM is installed; the connection labeled "16 K" should be closed for use of a type-2716 EPROM.

The pull-up resistors adjacent to IC4 (the 74LS244 buffer) are contained in a SIP (single-inline package).

Build a Z8-Based Control Computer with BASIC, Part 2

Steve Ciarcia
POB 582
Glastonbury CT 06033

The Z8-BASIC Microcomputer system described in this two-part article is unlike any computer presently available for dedicated control applications. Based on a single-chip Zilog Z8 microcomputer with an on-board tiny-BASIC interpreter, this unit offers an extraordinary amount of power in a very small package. It is no longer necessary to use expensive program-development systems. Computer control can now be applied to many areas where it was not previously cost-effective.

The Z8-BASIC Microcomputer is intended for use as an intelligent controller, easy to program and inexpensive enough to dedicate to specific control tasks. It can also serve as a low-cost tiny-BASIC computer for general interest. Technical specifications for the unit are shown in the "At a Glance" box.

Last month I described the design of the Z8-BASIC Microcomputer hardware and the architectures of the Z8671 microcomputer component and Z6132 32 K-bit Quasi-Static Memory. This month I'd like to continue the description of the tiny-BASIC interpreter, discuss how the BASIC program is stored in memory, and demonstrate a few simple applications.

Process-Control BASIC

The BASIC interpreter contained in

ROM (read-only memory) within the Z8671 is officially called the Zilog BASIC/Debug monitor. It is essentially a 2 K-byte integer BASIC which has been optimized for speed and flexibility in process-control applications.

There are 15 keywords: GOTO, GO@, USR, GOSUB, IF...THEN, INPUT, IN, LET, LIST, NEW, REM, RUN, RETURN, STOP, PRINT (and PRINT HEX). Twenty-six numeric variables (A through Z) are supported; and numbers can be ex-




Photo 1: Z8-BASIC Microcomputer. With the two "RAM" jumpers installed, it is configured to operate programs residing in the Z6132 Quasi-Static Memory. A four-position DIP (dual-inline pin) switch (at upper right) sets the serial data rate for communication with a user terminal connected to the DB-25 RS-232C connector on the top center. The reset button is on the top left.

pressed in either decimal or hexadecimal format. BASIC/Debug can directly address the Z8's internal registers and all external memory. Byte references, which use the "@" character followed by an address, may be used to modify a single register in the processor, an I/O port, or a memory location. For example, @4096 specifies decimal memory location 4096, and @%F6 specifies the port-2 mode-control register at decimal location 246. (The percent symbol indicates that the characters following it are to be interpreted as a hexadecimal numeral.) To place the value 45 in memory location 4096, the command is simply, @4096=45 (or @%1000=%2D).

Command abbreviations are standard with most tiny-BASIC interpreters, but this interpreter allows some extremes if you want to limit program space. For example:

```
IF 1>X THEN GOTO 1000
      can be abbreviated
IF 1>X 1000
```

```
PRINT"THE VALUE IS ";S
```

can be abbreviated
"THE VALUE IS ";S

```
IF X=Y THEN IF Y=Z
THEN PRINT "X=Z"
      can be abbreviated
IF X=Y IF Y=Z "X=Z"
```

One important difference between most versions of BASIC and Zilog's BASIC/Debug is that the latter allows variables to contain statement numbers for branching, and variable storage is not cleared before a program is run. Statements such as GOSUB X or GOTO A*E-Z are valid. It is also possible to pass values from one program to another. These variations serve to extend the capabilities of BASIC/Debug.

In my opinion, the main feature that separates this BASIC from others is the extent of documentation supplied with the Z8671. Frequently, a computer user will ask me how he can obtain the source-code listing for the BASIC interpreter he is using. Most often, I have to reply that it is not available. Software manufacturers that have invested many man-years

At a Glance

Name

Z8-BASIC Microcomputer

Processor

Zilog Z8-family Z8671 8-bit microcomputer with programmable (read/write) memory, read-only memory, and I/O in a single package. The Z8671 includes a 2 K-byte tiny-BASIC/Debug resident interpreter in ROM, 144 internal 8-bit registers, and 32 I/O lines. System uses 7.3728 MHz crystal to establish clock rate. Two internal and four external interrupts.

Memory

Uses Z6132 4 K-byte Quasi-Static Memory (pin-compatible with 2716 and 2732 EPROMs); 2 K-byte ROM in Z8671. Memory externally expandable to 62 K bytes of program memory and 62 K bytes of data memory.

Input/Output

Serial port: RS-232C-compatible and switch-selectable to 110, 150, 300, 1200, 2400, 4800, and 9600 bps. Parallel I/O: two parallel ports; one dedicated to input, the other bit-programmable as input or output; programmable interrupt and handshaking lines; LSTTL-compatible. External I/O: 16-bit address and 8-bit bidirectional data bus brought out to expansion connector.

BASIC Keywords

GOTO, GO@, USR, GOSUB, IF...THEN, INPUT, LET, LIST, NEW, REM, RETURN, RUN, STOP, IN, PRINT, PRINT HEX. Integer arithmetic/logic operators: +, -, /, *, and AND; BASIC can call machine-language subroutines for increased execution speed; allows complete memory and register interrogation and modification.

Power-Supply Requirements

+5 V \pm 5% at 250 mA
+12 V \pm 10% at 30 mA
-12 V \pm 10% at 30 mA
(The 12 V supplies are required only for RS-232C operation.)

Dimensions and Connections

4- by 4½-inch board; dual 22-pin (0.156-inch) edge connector. 25-pin RS-232C female D-subminiature (DB-25S) connector; 4-pole DIP-switch data-rate selector.

Operating Conditions

Temperature: 0 to 50°C (32 to 122°F)
Humidity: 10 to 90% relative humidity (noncondensing)




Photo 2: The Z8/Micromouth demonstrator. A Z8-BASIC Microcomputer is configured to run a ROM-resident program that exercises the Micromouth speech synthesizer presented in the June Circuit Cellar article. A Micromouth board similar to that shown on the left is mounted inside the enclosure. Six pushbutton switches, connected to a parallel input port on the Z8 board, select various speech-demonstration sequences. The Micromouth board is driven from a second parallel port on the Z8 board.

in a BASIC interpreter are not easily persuaded to give away its secrets.

In most cases, however, a user merely wants to know the location of the GOSUB...RETURN address stack or the format and location of stored program variables. While the source code for BASIC/Debug is also not available (because the object code is mask-programmed into the ROM, you couldn't change it anyway), the locations of all variables, pointers, stacks, etc, are fixed, and their storage formats are defined and described in detail. The 60-page BASIC/Debug user's manual contains this information and is included in the 200 pages

of documentation supplied with the Z8-BASIC Microcomputer board. (The documentation is also available separately.)

Memory Allocation

Z8-family microcomputers distinguish between four kinds of memory: internal registers, internal ROM, external ROM, and external read/write memory. (A slightly different distinction can also be made between program memory and data memory, but in this project this distinction is unnecessary.) The register file resides in memory-address space in hexadecimal locations 0 through FF (decimal 0 through 255). The 144 registers include four I/O- (input/output) port registers, 124 general-purpose registers, and 16 status and control registers. (No registers are implemented in hexadecimal addresses 80 through EF [decimal addresses 128 through 239]).

The 2 K-byte ROM on the Z8671 chip contains the BASIC/Debug interpreter, residing in address space from address 0 to hexadecimal 7FF (decimal 0 to 2047). External memory starts at hexadecimal address 800 (decimal 2048). A memory map of the Z8-BASIC Microcomputer system is shown in figure 1.

When the system is first turned on, BASIC/Debug determines how much external read/write memory is available, initializes memory pointers, and checks for the existence of an auto-start-up program. In a system with external read/write memory, the top page is used for the line buffer, program-variable storage, and the GOSUB...RETURN address stack. Program execution begins at hexadecimal location 800 (decimal 2048).

When BASIC/Debug finds no external read/write memory, the internal registers are used to store the variables, line buffer, and GOSUB...RETURN stack. This limits the depth of the stack and the number of variables that can be used simultaneously, but the restriction is not too severe in most control applications. In a system without external memory, automatic program execution begins at hexadecimal location 1020 (decimal 4128).

In a system that uses an external 2 K-byte EPROM (type 2716), wrap-around addressing occurs, because the state of the twelfth address line on the address bus (A11) is ignored. (A 4 K-byte type-2732 EPROM device does use A11.) A 2716 EPROM device inserted in the Z6132's memory socket will read from the same memory cells in response to accesses to both logical hexadecimal addresses 800 and 1000. Similarly, hexadecimal addresses 820 and 1020 will be treated as equivalent by the 2716 EPROM. Therefore, when a 2 K-byte 2716 EPROM is being used, the auto-start address, normally operating at hexadecimal 1020, will begin execution of any program beginning at hexadecimal location 820. For the purposes of this discussion, you may assume that programs stored in EPROM use type-2716 devices and that references to hexadecimal address 820 also apply to hexadecimal address 1020.

Program Storage

The program-storage format for BASIC/Debug programs is the same in both types of memory. Each BASIC statement begins with a line number and ends with a delimiter. If you were to connect a video terminal or teletypewriter to the RS-232C serial port and type the following line:

```
100 PRINT "TEST"
```

it would be stored in memory beginning at hexadecimal location 800 as shown in listing 1.

The first 2 bytes of any BASIC statement contain the binary equivalent of the line number (100 decimal equals 64 hexadecimal). Next are bytes containing the ASCII (American Standard Code for Information Interchange) values of characters in the statement, followed by a delimiter byte (containing 00) which indicates the end of the line. The last statement in the program (in this case the only one) is followed by 2 bytes containing the hexadecimal value FFFF, which designates line number 65535.

The multiple-line program in listing 2 further illustrates this storage format.

FFFF	
FFFD	— Data-rate switches
	Remainder undefined
C000	
BFFF	User-memory and I/O-expansion area
8000	
7FFF	undefined
2000	
17FF	On-board 4 K bytes of read/write memory or EPROM
800	
7FF	BASIC/Debug ROM
100	
FF	Z8 registers
00	

Figure 1: A simplified hexadecimal memory map of the Z8-BASIC Microcomputer.

One final example of this is illustrated in listing 3. Here is a program written to examine itself. Essentially, it is a memory-dump routine which lists the contents of memory in hexadecimal. As shown, the 15-line program takes 355 bytes and occupies hexadecimal locations 800 through 963 (decimal 2048 through 2499). I have dumped the first and last lines of the program to further demonstrate the storage technique.

I have a reason for explaining the internal program format. One of the useful features of this computer is its ability to function with programs residing solely in EPROM. However, the EPROMs must be programmed

The first application I had for the unit was as a demonstration driver for the Micromouth speech-processor board I presented two months ago in the June issue of BYTE. (See "Build a Low-Cost Speech-Synthesizer Interface," in the June 1981 BYTE, page 46, for a description of this project, which uses National Semiconductor's Digitalker chip set.) It's hard to discuss a synthesized-speech interface without demonstrating it, and I didn't want to carry around my big computer system to control the Micromouth board during the demonstration. Instead, I quickly programmed a Z8-BASIC Microcomputer to perform that task. While I was at it, I set

six pushbuttons are attached to 7 input bits of the Z8 board's input port mapped into memory-address space at hexadecimal address FFFD (decimal 65533).

The most significant 3 bits of port FFFD are normally reserved for the data-rate-selector switches, but with no serial communication required, the data rate is immaterial and the switches are left in the open position. This makes the 8 bits of port FFFD, which are brought out to the edge connector, available for external inputs. In this case, pressing one of the six pushbuttons selects one of six canned speech sequences.

Coherent sentences are created by properly timing the transmission of word codes to the speech-processor board. This requires nothing more than a single handshaking arrangement and a table-lookup routine (but try it without a computer sometime). The program is shown in listing 4a.

The first thing to do is to configure the port-2 and port-3 mode-control registers (hexadecimal F6 and F7, or decimal 246 and 247). Port 2 is bit-programmable. For instance, to configure it for 4 bits input and 4 bits output, you would load F0 into register F6 (246). In this case, I wanted it configured as 8 output bits, so I typed in the BASIC/Debug command @246=0 (set decimal location 246 to 0).

The data-ready strobe is produced using one of the options on the Z8's port 3. A Z8 microcomputer has data-available and input-ready handshaking on each of its 4 ports. To set the proper handshaking protocol and use port 2 as I have described, a code of hexadecimal 71 (decimal 113) is placed into the port-2 mode-control register. The BASIC/Debug command is @247= 113. The RDY2 and DAV2 lines on the Z8671 are connected together to produce the data-available strobe signal.

Lines 1000 through 1030 in listing 4a have nothing to do with demonstrating the Micromouth board. They form a memory-dump routine that illustrates how the program is stored in memory. You notice from the memory dump of listing 4b that the first byte of the program, as stored in the

Listing 1: Simple illustration of BASIC program storage in the Z8-BASIC Microcomputer.

```

      100      P      R      I      N      T      "      T
800      00      64      50      52      49      4E      54      20      22      54
      E      S      T      "
80A      45      53      54      22      00      FF      FF

```

Listing 2: A multiple-line illustration of BASIC program storage.

```

      100 A=5
      200 B=6
      3005 "A*B="";A*B

      100      A      =      5      200      B      =
800      00      64      41      3D      35      00      00      C8      42      3D
      6      3005      "      A      *      B      =      "
80A      36      00      0B      BD      22      41      2A      42      3D      22
      ;      A      *      B
814      3B      41      2A      42      00      FF      FF

```

externally. While I will explain how to serially transmit the contents of the program memory to an EPROM programmer, some of you may have only a manual EPROM programmer or one with no communication facility. But if you are willing to spend the time, it is easy to print out the contents of memory and manually load the program into an EPROM device.

Dedicated-Controller Use

The Z8-BASIC Microcomputer can be easily set up for use in intelligent control applications. After being tested and debugged using a terminal, the control program can be written into an EPROM. When power is applied to the microcomputer, execution of the program will begin automatically.

it up to demonstrate itself as well.

The result (see photo 2) has three basic functional components. On top of the box is a Z8-BASIC Microcomputer (hereinafter called the "Z8 board") with a 2716 EPROM installed in the memory integrated-circuit socket, the Z8-board power supply (the wall-plug transformer module is out of view), and six pushbutton switches. Inside the box is a prototype version of the Micromouth speech-processor board (a final-version Micromouth board is shown on the left).

The Micromouth board is jumper-programmed for parallel-port operation (8 parallel bits of data and a data-ready strobe signal) and connected to I/O port 2 on the Z8 board. The Micromouth BUSY line and the

ROM, begins at hexadecimal location 820 (actually at 1020, you remember) rather than 800 as usual. This is to help automatic start-up. The program could actually begin anywhere, but you would have to change the program-pointer registers (registers 8 and 9) to reflect the new address. The 32 bytes between 800 and 820 are re-

served for vectored addresses to optional user-supplied I/O drivers and interrupt routines.

Programming the EPROM

The first EPROM-based program I ran on the Z8-BASIC Microcomputer was manually loaded. I simply printed out the contents of the Z6132

memory using the program of listing 3 and entered the values by hand into the EPROM programmer. This is fine once or twice, but you certainly wouldn't want to make a habit of it. Fortunately, there are better alternatives if you have the equipment.

Many EPROM programmers are peripheral devices on larger computer systems. In such cases, it is possible to take advantage of the systems' capabilities by downloading the Z8 program directly to the programmer.

The programmer shown in photo 3 is a revised version of the unit I described in a previous article, "Program Your Next EPROM in BASIC" (March 1978 BYTE, page 84). It was designed for type-2708 EPROMs, but I have since modified it to program 2716s instead. All I had to do was lengthen the programming pulse to 50 ms and redefine the connections to four pins on the EPROM socket. It still is controlled by a BASIC program and takes less than 2½ minutes to program a type-2716 EPROM device. Refer to the original article for the basic design.

Normally, the LIST function or memory-dump routine cannot be used to transmit data to the EPROM programmer because the listing is filled with extraneous spaces and carriage returns. It is necessary to write a program that transmits the contents of memory without the extra characters required for display formatting. The only data received by the EPROM programmer should be the object code to load into the EPROM.

In writing this program we can take advantage of the Z8's capability of executing machine-language programs directly through the USR and GO@ commands. The serial-input and serial-output subroutines in the BASIC/Debug ROM can be executed independently using these commands. The serial-input driver starts at hexadecimal location 54, and the serial-output driver starts at hexadecimal location 61. Transmitting a single character is simply done by the BASIC statement

GO@ %61,C

where C contains the value to be

Listing 3: A program (listing 3a) that examines itself by dumping the contents of memory in printed hexadecimal form. Listing 3b shows the first and last lines of the program as dumped during execution.

```
(3a)
100 PRINT "ENTER START ADDRESS FOR HEX DUMP ";:INPUT X
102 PRINT "THE LIST IS HOW MANY BYTES LONG ";:INPUT C
103 PRINT:PRINT
105 B=X+8 :A=X+C
107 PRINT "ADDRESS          DATA":PRINT
110 PRINT HEX (X);"          ";
120 GOSUB 300
130 X=X+1
140 IF X=B THEN GOTO 180
150 GOTO 120
180 IF X>=A THEN 250
200 PRINT:PRINT:B=X+8:GOTO 110
250 PRINT:STOP
300 PRINT HEX (@X);:PRINT " ";
310 RETURN
;
```

```
(3b)
:RUN
ENTER START ADDRESS FOR HEX DUMP ? 2048
THE LIST IS HOW MANY BYTES LONG ? 30

ADDRESS          DATA
                100
800              0 64 50 52 49 4E 54 22
                E N T E R sp S T
808              45 4E 54 45 52 20 53 54
                A R T sp A D D R
810              41 52 54 20 41 44 44 52
                E S S sp F O R sp
818              45 53 53 20 46 4F 52 20
:
:
```

```
:RUN
ENTER START ADDRESS FOR HEX DUMP ? 2360
THE LIST IS HOW MANY BYTES LONG ? 45

ADDRESS          DATA
                O P          300 P R I
938              4F 50 0 1 2C 50 52 49
                N T sp H E X sp (
940              4E 54 20 48 45 58 20 28
                @ X ) ; : sp P R
948              40 58 29 3B 3A 20 50 52
                I N T " sp sp " ;
950              49 4E 54 22 20 20 22 3B
                310 R E T U R
958              0 1 36 52 45 54 55 52
                N 85535
960              4E 0 FF FF 0 0 0 0
```

transmitted. A serial character can be received by

```
C=USR (%54)
```

where the variable C returns the value of the received data.

To dump the entire contents of the Z6132 memory to the programmer, the statements in listing 5 should be

included at the end of your program.

Execution begins when you type GOTO 1000 as an immediate-mode command and ends when all 4 K bytes have been dumped. The transmission rate (110 to 9600 bps) is that selected on the data-rate-selector switches.

Conceivably, this technique could also be used to create a cassette-stor-

age capability for the Z8 board. In theory, a 3- or 4-line BASIC program can be entered in high memory (you can set the pointer to put the program there) to read in serial data and load it in lower memory. Changing the program pointer back to hexadecimal 800 allows the newly loaded program to be executed. Since the Z8-BASIC Microcomputer already has a serial I/O port, any FSK (frequency-shift keyed) modem and cassette-tape recorder can be used for cassette data storage.

Listing 4: A program (listing 4a) that demonstrates the functions of the Micromouth speech synthesizer, operating from a type-2716 EPROM. The simple I/O-address decoding of the Z8 board allows use of the round-figure address of 65000. The program uses a table of vocabulary pointers that has been previously stored in the EPROM by hand. Listing 4b shows a dump of the memory region occupied by the program, proving that storage of the BASIC source code starts at hexadecimal location 820.

```
(4a)
100 @246=0:@247=113
110 X=@65000 :A=%1400
120 IF X=254 THEN @2=0
130 IF X=253 THEN GOTO 500
140 IF X=251 THEN A=A+32 :GOTO 500
150 IF X=247 THEN A=A+64 :GOTO 500
160 IF X=239 THEN A=A+96 :GOTO 500
170 IF X=223 THEN A=A+128 :GOTO 500
180 IF X=222 THEN N=0 :GOTO 300
200 GOTO 110
300 @2=N :N=N+1 :IF N=143 THEN 110
310 IF @65000<129 THEN 310
320 GOTO 300
500 @2=@A :A=A+1
510 IF @65000<129 THEN 510
520 IF @A=255 THEN GOTO 110
530 GOTO 500
1000 Q=2048
1005 W=0
1010 PRINT HEX(@Q),:Q=Q+1
1015 W=W+1 :IF W=8 THEN PRINT" ":GOTO 1005
1020 IF Q=4095 THEN STOP
1030 GOTO 1010
:
```

```
(4b)
:goto 1000
FF      FF      FF      FF      FF      FF      FF      FF
0       64      40      32      34      36      3D      30
3A      40      32      34      37      3D      31      31
33      0       0       6E      58      3D      40      36
35      30      30      30      20      3A      41      3D
25      31      34      30      30      0       0       78
49      46      20      58      3D      32      35      34
20      54      48      45      4E      20
0! AT 1015
:
```

I/O for Data Acquisition

Data acquisition for process control is the most likely application for the Z8-BASIC Microcomputer. Low-cost distributed control is practical, substituting for central control performed by a large computer system. Analog and digital sensors can be read by a Z8-BASIC Microcomputer, which then can digest the data and reduce the amount of information (experiment results or control parameters) stored or transmitted to a central point. Control decisions can be made by the Z8-BASIC Microcomputer at the process locality.

The Z8 board can be used for analog data acquisition, perhaps using an A/D (analog-to-digital) converter such as that shown in figure 2. This 8-bit, eight-channel A/D converter has a unipolar input range of 0 to +5 V (although the A/D integrated circuit can be wired for bipolar operation), with the eight output channels addressed as I/O ports mapped into memory-address space at hexadecimal addresses BF00

Listing 5: BASIC statements that print out the entire contents of the 4 K bytes of user memory, for use with a communicating EPROM programmer.

```
1000 X=%800 :REM BEGINNING OF
      USER MEMORY
1010 GO@ %61,@X :REM TRANSMIT
      CONTENTS OF LOCATION X
1020 X=X+1 :IF X=%1801 THEN
      STOP
1030 GOTO 1010
```

Listing 6: A simple BASIC program segment to demonstrate the concept of the "black box" method of modifying data being transmitted through the Z8-BASIC Microcomputer.

```
100 @246=0:@247=113 :REM SET PORT
      2 TO BE OUTPUT
110 @2=X :REM X EQUALS THE DATA
      TO BE TRANSMITTED
```

through BF07 (decimal 48896 through 48903). When the Z8671 performs an output operation to the channel address, the channel is initialized for acquiring data, while data is read from the channel when the Z8671 performs an input operation on the channel's address.

Intelligent Communication

Another possible use for the Z8-BASIC Microcomputer is as an intelligent "black box" for performing predetermined modification on data being transmitted over a serial communication line. The black box has two DB-25 RS-232C connectors, one for receiving data and the other for retransmitting it. The intelligence of the Z8-BASIC Microcomputer, acting as the black box, can perform practically any type of filtering, condensing, or translating of the data going through.

Perhaps you have an application where continuous raw data is transmitted, but you would rather just keep a running average or flag deviations from preset limits at the central monitoring point rather than contend with everything. The Z8 board can be programmed to digest all the raw data coming down the line and pass on only what's pertinent.

Another such black-box application is to use the Z8 board as a printer buffer. Photo 4 shows the interface hardware of one specific application,




Photo 3: Type-2716 EPROM programmer, adapted from "Program Your Next EPROM in BASIC" (March 1978 BYTE, page 84). The circuit, which is driven through parallel ports, programs a 2716 in about 2½ minutes and is controlled by a BASIC program.





Photo 4: A three-integrated-circuit hardware serial output port for the Z8-BASIC Microcomputer. Connected to port 2, any program data sent to register 2 will be transmitted serially at the data rate selected on the four-position DIP switch (between 50 to 19200 bps). The Z8 board, configured with two serial ports, is used to process raw data moving through it. Data is received on one side, digested, and retransmitted in some more meaningful form from the other port. Such a configuration could also be used to connect two peripheral devices that have radically different data rates.



Number	Type	+5V	GND	+12V
IC1	74LS04	14	7	
IC2	74LS30	14	7	
IC3	74LS02	14	7	
IC4	74LS373	20	10	
IC5	ADC0808	see schematic diagram		
IC6	LM301	4	7	
IC7	74LS00	14	7	

Figure 2: Schematic diagram of an A/D converter. This 8-bit, eight-channel unit has a unipolar input range of 0 to +5 V, with the eight output channels addressed as I/O ports mapped into memory-address space at hexadecimal addresses BF00 through BF07.

which I used to attach a high-speed computer to a very slow printer. The host computer transmitted data to the Z8 board at 4800 bps. Since the receiving serial port used had to be bidirectional to handshake with the host computer, I added another serial output to the Z8 board for transmitting characters to the printer. Only three

integrated circuits were required to add a serial output port. A schematic diagram is shown in figure 3. The UART (universal asynchronous receiver/transmitter, shown as IC1) is driven directly from port 2 on the Z8 board (port 2 could also be used to directly drive a parallel-interface printer), and IC2 supplies the clock

signal for the desired data rate. Of course, the UART could have been attached to the data and address buses directly, but this was easier. Transmitting a character out of this serial port requires setting the port-2 and port-3 mode-control registers as before. After that, any character sent to port 2 will be serially transmitted.




Figure 3: Schematic diagram of an RS-232C serial output port for the "black box" communication application of the Z8-BASIC Microcomputer. The Z8671 must be configured by software to provide the proper signals: one such signal, DAV2, is derived from two bits of I/O port 3 on the Z8671. The pin numbers shown in the schematic diagram for P3₁ and P3₆ are pins on the Z8671 device itself, not pins or sections on the card-edge connector, as are P2₀ through P2₇.




Photo 5: When the Z8-BASIC Microcomputer is used with a ROM-resident program, the two jumpers used with the Z6132 are removed, and the EPROM jumper is installed instead. When using a type-2716 16 K-bit (2 K-byte) EPROM device, the "16 K" jumper is installed. If a type-2732 32 K-bit (4 K-byte) EPROM is used instead, the "32 K" jumper is installed. The EPROM is inserted in the lower 24 pins of the 28-pin Z6132 socket (IC2) as shown.

The minimum program to perform this is shown in listing 6. This circuit can also be used for downloading programs to the EPROM programmer.

In Conclusion

It is impossible to describe the full potential of the Z8-BASIC Microcomputer in so few pages. For this reason, considerable effort has been taken to fully document its characteristics. I have merely tried to give an introduction here.

I intend to use the Z8-BASIC Microcomputer in future projects. I am interested in any applications you might have, so let me know about them, and we can gain experience together.

Special thanks to Steve Walters and Peter Brown of Zilog Inc for their aid in producing these articles.

BASIC/Debug is a trademark of Zilog Inc.

Z8671 Seven Chip Computer

Zilog

Hardware Application Note

September 1981

INTRODUCTION

The Z8601 is a single-chip microcomputer with four 8-bit I/O ports, two counter/timers with associated prescalers, asynchronous serial communication interface with programmable baud rates, and sophisticated interrupt facilities. The Z8601 can access data in three memory spaces: 2K bytes of on-chip ROM and 62K bytes of external program memory, 144 bytes of on-chip Register, and 62K bytes of external data memory.

The Z8671 is a Z8601 with a Basic/Debug Interpreter and Debug monitor preprogrammed into the 2K bytes of on-chip ROM. This application note discusses some considerations in designing a low-complexity board that runs the Basic/Debug Interpreter and Debug monitor with an external 4K bytes of RAM and 2K bytes of ROM. The board stands alone, allowing users to connect it with a terminal via an RS232 connector and run the Basic/Debug Interpreter.

The user of this board can run Basic/Debug with little knowledge of the Z8601. The board, however, derives its power through its ability to execute assembly language programs. To use the board to its full potential, the Z8 Technical Manual (document #03-3047-02) and the Z8 PLZ/ASM Manual (document #03-3023-03) should be read. The Z8 Basic/Debug Software Reference Manual (document #03-3134-00) provides general information, statement syntax, memory allocations, and other material regarding Basic/Debug and the Debug monitor provided by the Z8671. There are also two documents describing the Z6132; these are the Z6132 Product Specification (document #00-2028-A), and the Interfacing to the Z6132 Intelligent Memory Application Note (document #00-2102-A).

Basic/Debug

Basic/Debug is a subset of Dartmouth Basic, which interprets Basic statements and executes assembly language programs located in memory. Basic/Debug can implement all the Dartmouth Basic commands directly or indirectly.

One advantage to programming in Basic/Debug is the interactive programming approach realized because Basic/Debug is interpreted, not assembled or compiled. Modules are tested and debugged using the interactive monitor provided with Basic/Debug. Using Basic/Debug saves program development time by providing higher-level language statements that simplify program development. Using the INPUT and PRINT statements simplify debugging.

The Z8671 Microcomputer

Basic/Debug controls the memory interface, serial port, and other housekeeping functions performed by the assembly language programmer.

The Z8671 uses ports 0 and 1 for communicating with external memory. Port 1 provides the multiplexed address/data lines (AD₀-AD₇); port 0 supplies the upper address bits (A₈-A₁₅). The Z8671 also uses the serial communications port for communicating with a terminal. Serial communication takes two pins from port 3, leaving six I/O pins from port 3 available to the user. The serial communication interface uses one of the two counter/timers on the Z8671 chip.

All other functions and features on the Z8601 are available with the Z8671. The user may reconfigure the Z8671 in software as a Z8601 if desired.

Applying the Z8671

Applications of the Z8671 range from a low-complexity home microcomputer that is memory intensive to an inexpensive, I/O-oriented microcontroller.

For home computer users, Basic/Debug is used like other available Basic interpreters. The Z8671, however, has many advantages over other computers. For example, the programmer can use the available functions such as interrupts to perform sophisticated tasks that are beyond the scope of other computer products. There is also a counter/timer

that is used as a watchdog counter, a time-of-day clock, a variable pulse width generator, a pulse width measurement device, and a random number generator.

As an inexpensive microcontroller, Basic/Debug speeds program development time by calling assembly language subroutines (for time critical applications) and by supplying high-level Basic language statements that simplify the programming of noncritical subroutines.

ARCHITECTURE

Two major design goals were set for this Z8671 Basic board. First, the board was to be simple. Second, the board needed to allow the user to write Basic programs and to utilize the features of the Z8601.

Overview

The board has seven IC packages:

- Z8671 (Z8601 preprogrammed with Basic/Debug)
- Z6132 (4K bytes of pseudo-static RAM)
- 2716 (2K bytes of EPROM)
- 1488 (RS232 line driver)
- 1489 (RS232 line receiver)
- 74LS04 (Hex inverter)
- 74LS373 (octal latch)

With these chips, a complete microcomputer system can be built with the following features:

- 2K byte Basic/Debug interpreter in the internal ROM.
- 4K bytes of user RAM.
- 2K bytes of user-programmable EPROM.
- Full-duplex serial operation with programmable baud rates.
- RS232 interface.
- 8-bit counter/timer with associated 6-bit prescalers.
- 124 general-purpose registers internal to the Z8671.
- 14 I/O lines available to the user.
- 3 lines for external interrupts.
- 3 sources of internal interrupts.
- Sophisticated, vectored interrupt structure with programmable priority levels. Each can be individually enabled or disabled, and all interrupts can be globally enabled or disabled.
- External memory expansion up to 124K bytes.
- Memory-mapped I/O capabilities.

This microcomputer can be used as a microcontroller, in which case a terminal is attached, via the RS232 interface, and Basic/Debug is used to create, test, and debug the system. When the system is debugged, the program is put into the EPROM, the terminal disconnected, and the board run standing alone. The terminal can be reat-

tached at any time to monitor the subroutines running on the board.

This proposed board meets the design requirements of simplicity and of allowing the user to write and debug programs in Basic while maintaining access to the Z8671 on-chip features.

Interfacing the Z8671 with External Memory

Both RAM and ROM are used in this application for program development and to demonstrate the use of components with and without address latches.

The RAM interface is easy to implement when using a Z6132 (Figure 1). No external address latch is needed because the Z6132 latches the address internally. The Z6132 signals \overline{WE} (Write Enable), \overline{DS} (Data Strobe), and AC (Address Clock) are wired directly to the Z8671 signals R/ \overline{W} (Read/Write), \overline{DS} (Data Strobe), and \overline{AS} (Address Strobe). The only other signal required is \overline{CS} (Chip Select). \overline{CS} is provided by the Z8671 by decoding the upper address bit of port 0. This board uses address bit 15 to select the chip. Since there are two memory chips on this board, the upper address bit ensures that the Z6132 is selected for addresses 800-7FFF (Hex) and that the 2716 is selected by addresses 8000-FFFF (Hex).

There are two major advantages to using the Z6132. The interface to the Z8671 is uncomplicated because both components are Z-BUSTM compatible, and it provides 4K bytes of RAM in one package.

The ROM interface is not as simple as the interface to the Z6132. Nevertheless, the circuit is common in microcomputer applications. The ROM does not latch the address from the Z8671 and therefore needs an external address latch. The 74LS373 latches the address for the 2716 EPROM. The Enable pin on the 74LS373 is driven by the \overline{AS} signal via an inverter. The EPROM is also selected by the upper address nibble of port 0. Figure 2 shows the Z8671-to-2716 interface.

Interfacing the Z8671 with RS232 Port

The Z8671 uses its serial communication port to communicate with the RS232 port. Driver and receiver circuits are required to supply the proper signals to the RS232 interface. The circuit of Figure 3 shows the interface between the Z8671 and the 1488 and 1489 for serial communication via the RS232 interface.

The serial interface does not use the control signals Clear to Send, Data Set Ready, etc. It uses only Serial In, Serial Out and Ground, so it is a very simple interface.

The Z8671 uses one timer and its associated prescaler for baud rate control. When the Z8671 is reset, it reads location FFFD and uses the byte




Figure 1. The Z8671 and Z6132 Interface




Figure 2. The Z8671 and 2716 Interface

stored there to select the baud rate. The board described in this application note uses EPROM to select the baud rate. On reset, the Z8671 reads FFFD, which is in the EPROM, and decodes the baud rate from the contents of that location. The baud rate can be changed in software.

Figure 4 shows the full board design implemented for this application note.

Uncommitted I/O Pins and Other Pins

Using the above design, port 2 is available for user applications. Any of the port 2 pins can be individually configured for input or output. There are also six pins in port 3 available to the user. The port 3 input pins can be used for interrupts.

SOFTWARE

Getting Started

The Z8671 board needs +5 V and ground to run all components on the board except the 1488 EIA line driver. The 1488 needs +12 V and -12 V in addition to the +5 V and ground. (If using no terminal, the EIA driver/receiver circuit is disconnected. Consequently, the +12 V and -12 V lines are not required.) The test board ran at 200 mA.




Figure 3. Z8671 Interface for Serial Communications

The RS232 port can interface to any ASCII terminal if the baud rate setting is matched to the value programmed into the EPROM. With power supplied to the board and the terminal connected to it, the reset button resets the Z8671 and the prompt character appears (":").

The board is ready for a Basic command when the ":" appears. The following sequence is a simple I/O example:




Figure 4. The Z8 System with Basic/Debug

```

:10 input a
:20 "a=";a
:run
?5
a=5
:list
10 input a
20 "a=";a
:

```

When a number is entered as the first character of a line, the Basic monitor stores the line as part of a program. In this example, "10 input a" is entered. Basic stores this instruction in memory and prints another ":" prompt. The Run command causes execution of the stored program. In this example, Basic asked for input by printing "?". A number (5) is typed at the terminal. Basic accepts the number, stores it in the variable "a", and executes the next instruction. The next instruction (20 "a=";a) is an implied print statement; writing an actual "print" command is not necessary here. This line of code produced the output "a=5". The command "list" caused Basic to display the program stored in memory on the terminal.

Reading Directly from Memory

Basic lets the user directly read any byte or word in memory using the Print command and "@" for byte references or "▲" for word references:

```

:print @8
10
:printhex(@8)
A
:printhex(▲8)
AF6
:

```

The first statement prints the decimal value of Register 8. The next statement prints the hexadecimal value of Register 8 and the last statement prints the hexadecimal value of Register 8 (0AH) and Register 9 (F6H).

Writing Directly to Memory

Basic lets the user write directly to any register or RAM location in memory using the Let command and either "@" or "▲".

```

:@a=%ff
:▲4096=255
:print@10
255
:printhex(▲%1000)
FF
:

```

The Let command is implied to save memory space but can be included. The first statement loads the hexadecimal value FF into register 10 decimal (AH). The next instruction loads the decimal

value 255 into register 4096 decimal (1000H). The print commands write to the terminal the values that were put in with the first two instructions.

Memory Environment

Table 1 gives the memory configuration for the Z8671 application example. Chip Select is controlled by the MSB (most significant bit or A₁₅) of port 0. Therefore, the RAM is selected for all addresses between 800H (2048 decimal) and 7FFFH (32767 decimal). Addresses 8FF, 18FF, 28FF, 38FF, and 78FF address the same location in RAM in this application because of Modulo 4K. EPROM is selected for all addresses from 8000H to FFFFH and, like the RAM, several addresses point to the same location in the PROM.

Table 1
The Memory Environment

Decimal	Hex	Contents
0-2047	(0-7FF)	Internal ROM (BASIC/DEBUG)
2048-32767	(800-7FFF)	RAM (Z6132)
32768-65536	(8000-FFFF)	EPROM (2716)

Switching from RAM to EPROM

Register 8 and Register 9 contain the address of the first byte of a user program or, if there is no program, the address where the Z8671 will put the first byte of a user program. In this application example, when the Z8671 is reset, Register 8 and Register 9 contain 800H, which points into RAM. EPROM is selected by changing the contents of register 8 from 08H to 80H (See Table 2).

Table 2
The Registers

Decimal	Hex	Contents
22-23	(16-17)	Current Line Number
8-9	(8-9)	Address of the First Byte of User Program

For more details on the register assignments, refer to the Pointer Registers-RAM System section of the Z8 Basic/Debug Software Reference Manual.

After the instruction "▲8=%8000" is executed, the Z8671 accesses the EPROM on the Basic/Debug Board.

The example below shows how to switch from RAM to EPROM. The example uses two separate programs, one in RAM and one in EPROM. The RAM program is listed first, then the EPROM.

```

:printhex(▲8)
800
:list
10 "executing out of RAM"
:▲8=%8000
:printhex(▲8)
8000
:list
10 "executing out of EPROM"
:

```

Baud Control

The baud rate is selected automatically by reading location FFFDH and decoding the contents of that location when the Z8671 is reset (the Z8 Basic/Debug Software Reference Manual contains the baud rate switch settings in Appendix B). This application example holds the baud rate settings in its EPROM. The least significant bits of location FFFD hex will provide baud rates as follows:

Baud Rate	Value Read
110	110
150	000
300	111
1200	101
2400	100
4800	011
9600	010
19200	001

After a reset, the baud rate is programmed by loading a new value into counter/timer 0 (see the Z8 Technical Manual, section 1.5.7). A Reset always changes the baud rate back to the rate selected from the contents of location FFFD.

Burning an EPROM

The EPROM contains the baud rate selection byte in location 7FDH. The other locations in memory are used for program storage. See section 6.3 of the Basic/Debug Manual for the format used to store programs in memory. This format is used to store programs in EPROM.

Example

The following is a printout of the game Mastermind written in Basic/Debug.

```

10 @243=7
20 @242=10
30 @241=14
40 x=usr(84):a=@242-1:x=usr(84):b=@242-1
50 x=usr(84):c=@242-1:x=usr(84):d=@242-1
55 "":i=0
100 "guess ",:in e,f,g,h
110 i=i+1
300 j=%7f22:k=%7f2a

```

```

301 l=0
302 r=0:p=0
310 if▲ j=▲ kp=p+1
320 j=j+2:k=k+2:l=l+1:if 4 > l310
330 J=%7f22:k=%7f2a
331 l=0
340 if▲ j=▲ kr=r+10:▲ j=▲ j+10:l=3
341 j=j+2
350 l=l+1:if4 > l340
351 j=%7f22
352 l=0
360 k=k+2:if%7f31>k340
363 j=%7f22:k=%7f2a
366 if▲ j>9▲ j=▲ j-10
367 j=j+2
368 if%7f29>j366
370 "right ";r;" place ";p
380 if4>p100
390 y=999
400 "right in ";i;" guesses;";"play another
y/n":inputx
410 ifx=y10

```

Lines 10 through 50 comprise the random number generator for the program. The three lines:

```

10 @243=7
20 @242=10
30 @241=14

```

initialize counter/timer 1 to operate in modulo-10 count. Refer to the Z8 Technical Manual for complete information on initializing timers.

The "usr(84)" function waits for keyboard input, the ASCII value of the key is returned in a variable with the following command:

```

:10 x=usr(84):"
:15 printhex(x)
:run
5
35
:

```

In the above example, the program waits at line 10 until keyboard input, in this case the number 5. The input value is stored in ASCII format in the variable "x". The line:

```
40 x=usr(84):a=@242-1:x=usr(84):b=@242-1
```

waits for input, reads the current value of timer 1, subtracts 1 (to get a number between 0 and 9), and stores the number in variable a. Then it waits for keyboard input at the second user function call, reads the current value of timer 1, subtracts 1, and stores the number in variable b. Line 50 of the example program gets two more random numbers and stores them in variables c and d. The four-digit random number is located in variables a, b, c, and d.

Line 300 assigns the location of variable a to variable j and the location of variable e (the

first variable in the guess string) to the variable k. The strategy is to access these variables indirectly and to increment pointers j and k to access the variables.

A colon is used to separate commands on the same line. This is useful in packing the program into a small amount of memory space. The code, however, is harder to read. See section 5 of the Basic/Debug manual for more information on memory packing techniques.

Below is a sample run of the Mastermind program:

```
:run
(<RETURN> on the keyboard is entered four
times here)
guess ? 0, 1, 2, 3
right 2 place 0
guess ? 4, 5, 6, 7
right 2 place 1
guess ? 0, 2, 4, 6
right 3 place 2
guess ? 4, 2, 1, 6
right 4 place 4
right in 4 guesses
play another? y/n
?n
:
```

CONCLUSION

The design of this application example met the major design goals of simplicity and functionality. The first goal is accomplished by prudent selection of support components, excluding any unnecessary chips. The board allows the user to exercise the full power and flexibility of the features of the the Z8601 not used by Basic/Debug. The user can write and debug Basic programs without detailed knowledge of the Z8601.

The Basic application example demonstrates a memory interface that is applicable for all Z8 Family members. The case where there is no address latch on the memory chip was discussed, and an example of how to interface the multiplexed address/data bus of the Z8 Family through an address latch was shown.

The software section explains the memory environment and gives several examples of Basic/Debug. These examples are a good introduction to the board and to Basic/Debug.

The Z8671 is a customized extension of the Z8601 single-chip microcomputer. The simplicity of the Basic application example demonstrates the flexibility of the Z8601 microcomputer in an expanded memory environment.

A Single Board Terminal Using the Z8590 Universal Peripheral Controller

Zilog

Application Note

October 1981

INTRODUCTION

The Zilog Z8590 Universal Peripheral Controller (UPC) opens up a wide variety of applications for distributed processing. One of the most useful functions of the UPC is to off-load routine processing tasks, such as I/O processing, from the CPU. The advantages of such a distributed processing approach include greater system throughput, more efficient use of system resources, and protocol converters that make different peripherals look the same to the system software. The last advantage is particularly useful where different hardware configurations may be used with the same software. So long as the UPC handles the CPU interface in the same way, the peripheral devices attached to the UPC are transparent to the CPU.

This paper describes a CRT display and keyboard

interface circuit that was designed and built by the Zilog Applications Group using the Z8590 UPC in a Z80 system environment. The CRT display function was chosen due to the widespread use of CRT displays in the data processing environment. For further information on the Z8590 UPC refer to the Zilog Data Book, publication number 00-2034-01.

FUNCTIONAL DESCRIPTION

This paper describes the Input/Output (I/O) part of a computer system in its most rudimentary form. Distributed processing is the theme used in this design so that as much of the low-level processing for I/O as possible is performed by the UPC. Figure 1 shows a block diagram of the UPC I/O system.




Figure 1. Block Diagram of the UPC
Single Board Terminal

The display interfaces to a standard video monitor by way of a composite video signal. Characters are represented by dots on a raster scan display in the form of a 5 x 7 matrix. The CPU interface to the UPC can transfer characters on a single byte basis or by a block move. So far as the CPU is concerned, the UPC looks like a serial port when used in single byte mode. This permits the system software to remain virtually the same for a serially-linked terminal or for the UPC. The UPC also provides for programmable cursor control, like that available on a standard terminal, with the control characters being optionally selected by the system software. When the UPC is initialized by the CPU, a bit in the mode control word can be set to indicate that cursor control characters will follow. The keyboard input is from an ASCII-encoded keyboard that has a strobe to signal a valid character present.

The standard 7-bit ASCII code is supported with the negative-going strobe pulse indicating valid data. The keyboard input is TTL compatible and is not buffered into the UPC.

SYSTEM DESIGN

The UPC I/O project is designed to fit within an existing Z80-based test bed. Therefore, the interface requirements include a Z80-type interface with interrupt capability. Other specifications include:

- Display format of 16 lines by 64 characters
- 5 x 7 dot matrix characters
- Composite video output
- ASCII character input from CPU
- Programmable cursor control
- ASCII keyboard input
- Single +5V operation
- Character or block transfer mode
- Programmable CPU interrupts
- Programmable enable for CRT and keyboard

HARDWARE DESIGN

The hardware design encompasses three basic elements: the Z8590 UPC and processor interface section, the CRT display section, and the keyboard input section.

The Z8590 UPC is treated as a peripheral by the master CPU, in this case a Z80A CPU, and is accessed using the standard Z80 I/O instructions via two ports. One of the two ports is selected depending on the state of the $\overline{A/D}$ line. If $\overline{A/D}$ is Low the address pointer is being written to. If




$\overline{A/D}$ is High the register currently addressed by the address pointer is being accessed.

The Z8590 UPC coordinates operation of the display section and the keyboard input with the Z80 CPU. Six bits from Port 1 are used to transfer data from the UPC to the CRT refresh memory. The other two bits are used with bit 7 of Port 2 to form the three bit command word for the CRT controller. Seven bits of Port 2 are used to input ASCII data from the keyboard. Since four of the bits on Port 3 are used for interrupt control, the other four are used for I/O control. Bit 3 of Port 3 is used for the keyboard input strobe. This input generates an interrupt within the UPC when the strobe input goes Low, indicating valid data at the keyboard inputs. Bit 4 of Port 3 is used to control the RAM write pulse coming from the CRT Controller (CRTC) and going to the RAM. When this bit is Low, RAM writes are inhibited for operations such as cursor home and cursor return. Bit 6 of Port 3 is used to generate the Data Strobe (\overline{DS}) for the CRTC. When \overline{DS} goes from Low to High, the three command bits are latched into the CRTC. Figure 2 shows the UPC and interface circuitry used.

The heart of the display circuit is the Standard Microsystems CRT-96364B CRTC chip. The basic design was derived from the CRT-96364B data sheet by Standard Microsystems Corp. The CRTC contains all the circuitry necessary to generate the video timing pulses and memory address and control signals for the display RAM. The display format is 64 characters per line by 16 lines. This requires a 1024 character memory which is supplied by the 2102 RAM devices. Since 64 ASCII characters are displayed, only six bits of memory are required to store character information. The memory address and write signals are generated by the CRTC under control of the UPC. Data is entered into the display memory by writing a command to the CRTC along with the data. Figure 3 shows the logic used with the CRTC.


Within an 8 x 8 dot character cell provided by the CRT timing, only a 5 x 7 dot character is used. The characters are formed using a 2716 EPROM character generator. The lowest three bits of the 2716 EPROM address inputs from the character row count and come from the CRTC. The next six bits form the character address. Each character is stored in EPROM as eight contiguous bytes. The row count addresses a row (equivalent to a byte) within the character block. Therefore, the character addresses are modulo 8 and take a total of 512 bytes. The CRV output of the CRTC is used to select the cursor pattern in EPROM. When CRV is Low characters are normally displayed. When CRV

Figure 2. Z4PC CRT Controller, Section I




0 = ADDRESS
1 = DATA

Figure 3. Z-UPC CRT Controller, Section II



DEVICE		
81LS97	20	10
2102	10	9
CRT 96364	28	14
2716	24	12
74LS174	16	8

Figure 4. Z-UPC CRT Controller, Section III






Figure 5. CRT 96364B Timing Waveforms

is High the character is replaced by an underscore.

Five bits of the EPROM output are fed into the 74LS165 shift register. This shift register converts the five column dots into a bit stream for the video output signal. Composite video is generated by merging the video dot stream with the Composite Sync (CSYN) output of the CRTIC through a resistor summing network.

The remaining circuitry supplies clocks to various parts of the circuit. Three elements of the 74S04 form an oscillator. The output of the oscillator goes to three places. It is divided by twelve by the 74LS92 to form the 1.018 MHz clock required by the CRT-96364B. It is also divided by four by the 74LS73 to provide the 3.054 MHz clock for the UPC. The oscillator output is also ANDed with the Dot Clock Enable (DCE) output of the CRTS and fed into the 74LS161 to form the Dot Character Clock (DCC) pulses. Since a character cell time is eight clock pulses long, the DCC is derived from a divide-by-eight counter. The divide-by-eight counter also loads the shift register at each character time. Figures 4 and 5 show the circuitry and waveforms for the timing and video output circuitry.

The UPC emulates CRT terminal operations by providing keyboard data input to the master CPU as well as CRT output. The keyboard inputs are 7-bit ASCII encoded with TTL level signals. The Strobe Input (\overline{STB}) is active Low to indicate a valid character at the keyboard data inputs. When \overline{STB} goes Low, an interrupt is generated within the UPC and the data inputs are read.

With this hardware a complete CRT terminal can be constructed at minimal cost to the user with no sacrifice in performance.

SOFTWARE DESIGN

The software design encompasses two areas: the UPC programming and the master CPU interface. The former includes the UPC internal register organization and program initialization. The latter includes the data transfer protocol used between the UPC and the master CPU.

UPC Programming

The specifics of this CRT project will now be discussed, as it is assumed that the reader is familiar with the UPC in general. Of the 256 accessi-

ble registers within the UPC, 22 (addresses %F0 through %FF and %00 through %05) are special-purpose control registers defined by the hardware. The remaining 214 registers are general-purpose in nature and are allocated as shown in Figure 6.




Figure 6. UPC Internal Register Allocation


The Program (PGM) registers (registers %06 through %0F) are general-purpose data manipulation registers. These are the working-set registers used to hold data temporarily and to perform various comparison and calculation functions within the program.

The CPU access registers (%10 through %1F) are used to facilitate communication between the UPC and master CPU. Two bits in the status register, CRT Busy (CRTBSY) and CPU Data Available (CPDAV), are actually semaphores that form the key mechanisms for data interchange. The CRTBSY bit can be set only by the master CPU and can be cleared only by the UPC. The CPDAV bit can be cleared only by the master CPU and can be set only by the UPC. These will be discussed in detail in the master CPU access section.

A line of data on the CRT screen is 64 bytes long. Therefore registers %20 through %5F form a 64 byte line buffer for the CRT display. This is used only in Block Transfer mode, since the UPC receives a block of data before outputting it to the CRT.

The parameter area (registers %60 through %7F) contains the cursor control characters and corre-

sponding information. Figure 7 illustrates the format of the parameter area. Since there are eight cursor control characters and each occupies four bytes of control block information, there are a total of 32 bytes allocated for this purpose. Most incoming control characters are compared with the ASCII codes in this table, and if a match is found the software determines what to do based on the other values in the cursor control block.



PARAMETER BLOCK IS MADE OF 8 CURSOR CONTROL BLOCKS OF 4 BYTES EACH FOR A TOTAL OF 32 BYTES THESE OCCUPY REGISTERS %80-%7F

Figure 7. UPC Parameter Block Definition

The keyboard buffer (registers %80 through %BF) temporarily stores data coming from the keyboard within the UPC until the master CPU reads the data. The keyboard buffer is used in both character and block modes since keyboard input is actually done by interrupts. In character mode, the buffer is simply a circular buffer that accumulates keyboard data until it is processed by the master CPU. One pointer, the Keyboard Buffer Pointer (KBBPTR), is used to indicate into which location the next keyboard character will go. The other pointer, the Keyboard Pointer (KBPTR), is used to indicate which location the next character will be read from by the master CPU.

Finally, the stack and data areas (registers %C0 through %EF) are used for variable storage. The stack grows down from location %F0 and occupies about ten bytes maximum. The internal data area contains various run-time variables used by the UPC program, as shown in Table 1.

On power-up the UPC initializes the necessary variables, all the control registers, and loads the default parameters into the parameter area. When all this is done the UPC sets the Enable Data Transfer (EDX) bit in the Data Transfer Control

(DTC) register. This enables communication with the master CPU to take place, and indicates to the master CPU that the UPC is ready for operation. If the EDX bit is cleared, data transfers to or from the UPC are inhibited. At this point the UPC waits for the Mode register to be set by the master CPU before continuing.

Table 1. Internal Data Area

UPC ADDRESS	VALUE
%C0	FLAG
%C1	UBPTR
%C2	CBCNT
%C3	COLCNT
%C4	TIMER
%C5	KBPTR
%C6	KBBPTR
%C7	CHAR

Appendix A contains the UPC program listing used for this project. The UPC program structure consists of constants declaration, the main program body, and data tables. Within the main program body are routines for initialization, the main program loop, CRT output, keyboard input, interrupt service, and other support routines.

Master CPU Interface

The master CPU communicates with the UPC through 20 special registers. These registers are accessed directly by the I/O instruction address in the Z8090 Z-UPC and indirectly by a register pointer in the Z8590 UPC. To read or write data for a particular register in the Z8590, the register pointer is first written (\bar{A}/D line is Low) and then data (\bar{A}/D line is High) is written. Thus, a register access operation involves two I/O transactions. The register pointer is latched within the UPC so multiple reads of a particular register (such as the status register) need not have the pointer written each time. This is useful when polling the status bits or using a block move instruction for data transfers.

Of the twenty possible registers accessible to the master CPU only ten are actually used. Figure 8 shows eight of these registers and their meanings. The Mode register (register pointer address %00), end-of-line edit character (EOL, %04), backspace edit character (BS, %05), delete-line edit character (DL, %06), and interrupt vector (VECT,

%07) are initialized once by the master CPU. The status, CRT data (CRDAT), and keyboard data (KBDAT) registers are used to control data flow into and out of the UPC.





Figure 8. UPC Program Status and Control Registers

The master interrupt control register (MIC) is used by the master CPU to control the UPC interrupt condition. The upper three bits (D₇, D₆, and D₅) correspond to Interrupt Enable (IE), Interrupt Under Service (IUS), and Interrupt Pending (IP), respectively, by a master CPU read. When the CPU writes these bits, their meanings change as illustrated in the table of Figure 9. The EDX bit (bit 3) is monitored by the CPU after power-up so the CPU can determine when to initialize the UPC.

The data indirection register (DIND) is used for block data transfers. The next section explains this in greater detail.

Initializing the UPC

If vectored interrupt structure is supported, the first byte to write to the UPC is the interrupt vector. This is the 8-bit vector returned by the UPC when the master CPU generates an interrupt acknowledge in response to an interrupt request by the UPC. The vector register is accessed by writing a 07 hex to the UPC address port, and the vector to the UPC data port.



D ₇	D ₆	D ₅	
IE	IUS	IP	
0	0	0	NULL
0	0	1	RESET IP AND IUS
0	1	0	SET IUS
0	1	1	RESET IUS
1	0	0	SET IP
1	0	1	RESET IP
1	1	0	SET IE
1	1	1	RESET IE

Note: These are accessible to the master CPU according to UPC specifications.

Figure 9. Other UPC Control Registers

Next comes the mode control byte. The lower four bits determine the operation of the UPC environment. If CRT Enable (bit 0) is set, then data transfers can occur from the master CPU to the CRT display. If KB Enable (bit 1) is set, then data transfers are enabled from the keyboard to the master CPU. The block mode bit (bit 2) indicates block transfer mode. This applies to both the CRT output and keyboard input. Block mode is used with the powerful Z80 block I/O instructions or with DMA.

The Parameters Follow bit (bit 3) indicates whether or not eight cursor control parameter bytes will follow. If the Parameters Follow bit is set, then the next eight bytes sent to the UPC are the eight cursor control characters in the following sequence: cursor home, cursor forward, cursor back, cursor down, erase page, cursor return, cursor up, and erase line. These eight bytes are written via the DIND register. The DIND register eight cursor control bytes are sent to the UPC data port by a block move instruction (OTIR) on the Z80.

This completes initialization of the UPC by the master CPU. Listings found in Appendix B can be used as an example of how the master CPU uses the UPC.

Using the UPC

Of the ten registers utilized by the master CPU, four or five are actually used for data transfer. The status register (address 01 hex) contains two bits that indicate the internal UPC status. These


bits are monitored and controlled by the master CPU under the definition of the UPC interface protocol. The CRTBSY (bit 0) can be set only by the master CPU and cleared only by the UPC. When the master CPU writes data into the CRT data register (CRDAT, address 02 hex), it also sets the CRTBSY bit in the status register. This does two things. First, it indicates to the UPC that there is data available in the CRDAT register ready to output to the CRT display. Second, the busy bit remains set and prevents further character transfers until the UPC clears the busy bit. Figure 10 shows the data flow for character mode transfers into and out of the UPC.

Similar to the CRT data transfer is the keyboard data transfer. The keyboard data register (KBDAT, address 03 hex) contains the keyboard data loaded by the UPC, and the CPDAV bit in the status register (bit 1) indicates keyboard data is available. The CPDAV bit can be set only by the UPC and cleared only by the master CPU. When the master CPU reads KBDAT, it also clears CPDAV in the status register. This is also shown in Figure 10. The sequence of events depicted in Figure 10 is important. The order in which the registers are accessed should be adhered to or the UPC may change or lose data unexpectedly.


The above description applies to character transfers when polling the status register continuously. Interrupts can be used with the UPC to indicate a change in either status bit. If CPDAV goes from a 0 to a 1 (set) or CRT busy goes from a 1 to a 0 (cleared) the UPC generates an interrupt. The interrupt service routine must poll the status register to determine the cause of the interrupt, however, since there is only one vector returned in vectored interrupt mode.

If interrupts are used, then the master CPU interrupt service routine must perform several operations in addition to the data transfer(s). These operations involve the Master Interrupt Control (MIC) register (address 1E hex). After the data transfer condition has been satisfied in the UPC the master CPU must reset the IP and IUS latches within the UPC. This restores the daisy chain to its normal state. Then, to allow further interrupts from the UPC, the IE latch must be set. Using bits D₇, D₆, and D₅ of the MIC register (shown in Figure 9), IP and IUS are cleared by writing 001. IE is then set by writing 110 to these bits. IE is cleared by the UPC on power-up, thus the set IE command must be written to the UPC during the initialization phase by the master CPU so that interrupts can occur. The interrupt operation applies to both character mode transfers and block mode transfers.

Character mode - CRT Output



Character mode - KB input



Block mode data transfers are faster and more efficient than character mode transfers. These transfers access the status register, as do character transfers, but the data is exchanged via the DIND register. DIND is a location pointed to by another register within the UPC. Master CPU accesses to DIND automatically increment the pointer register by one so that several consecutive register locations can be written to or read from. The number of bytes to transfer by DIND is written by the master CPU into CRDAT for CRT block transfers, and read from KBDAT for keyboard block transfers. Thus, protocol exists for CRT block data transfers, as Figure 11 illustrates. Up to 64 bytes may be sent or received at one time in this mode. Both the Z80 and Z8000 block move instructions work very well with this method of data transfer, resulting in superior system throughput.

Using the Z8090 Z-UPC

Implementing the single board terminal on a Z8000 or Z8 processor-based system is very easy with the Z8090 Z-UPC. The software in the Z-UPC is identical to the software in the Z8590 UPC. The hardware interface to the keyboard and display cir-

Figure 10. Character Mode Data Transfer

Block Mode (transfer handshake)




Figure 11. Block Mode Data Output to UPC

cuitry is also the same. The only difference is the hardware interface to the CPU and the CPU software. The protocol and register functions are unchanged.

CONCLUSION

This paper describes the use of the Z8590 UPC in a distributed processing environment. System performance can be most effectively improved by dividing CPU tasks into logical functions. Such a task, as has been illustrated here, is a fundamental I/O operation that facilitates communication between the user and the computer. Other functions may include such peripheral operations as a flexible disk controller, a PROM programmer, a D/A or A/D converter, or a communications protocol controller.

Coupled with the powerful instruction set of the Zilog family CPUs, the Z8090 Z-UPC and Z8590 UPC find many uses in virtually any system environment.

APPENDIX A

UPC CRT Controller Program Listing

```

ZBASM      3.03
LOC      OBJ CODE      STMT SOURCE STATEMENT

1  !          UPC CRT TERMINAL DRIVER PROGRAM!
2
3  CRTC MODULE
4
5  CONSTANT
6  DTC:=0          !DATA XFER CONTROL REG!
7  P1:=1          !PORT 1!
8  P2:=2          !PORT 2!
9  P3:=3          !PORT 3!
10 LC:=4         !LIMIT COUNT REG!
11 DIND:=5       !DATA INDIRECTION REG!
12 TMRVAL:=%28  !TIMER COUNT VALUE!
13 DSC:=%10      !CPU ACCESS AREA!
14 MODE:=DSC     !MODE REGISTER!
15 CRTEN:=1     !CRT ENABLE BIT!
16 KBEN:=2     !KB ENABLE BIT!
17 BLOK:=4     !BLOCK XFER!
18 PARMS:=8     !PARAMETERS FOLLOW!
19 STAT:=MODE+1 !STATUS REGISTER!
20 CRTBSY:=1    !CRT BUSY FLAG!
21 CPDAV:=2    !CPU KB DATA AVAIL!
22 KBOVF:=4    !KB BUFFER OVERFLOW!
23 CRDAT:=STAT+1 !CRT DATA AREA!
24 KBDAT:=CRDAT+1 !KB DATA AREA!
25 EOL:=KBDAT+1 !END OF LINE CHARACTER!
26 BS:=EOL+1  !BACKSPACE CHARACTER!
27 DL:=BS+1   !DELETE LINE CHARACTER!
28 VECT:=DL+1 !CPU INTERRUPT VECTOR!
29 BUFF:=%20  !CRT BUFFER AREA!
30 PARAM:=%60 !PARAMETER TABLE AREA!
31 KBUFF:=%80 !KEYBOARD INPUT BUFFER!
32 STOR:=%C0  !RAM STORAGE AREA!
33 FLAG:=STOR !FLAG BYTE!
34 KBB:=1     !KB BUFFER OVF FLAG!
35 KBDV:=2   !KB DATA AVAIL!
36 CRTXFR:=4 !CRT XFER FLAG!
37 KBXFR:=8  !KB XFER FLAG!
38 TMRFLG:=%80 !TIMER ACTIVE FLAG!
39 UBPTR:=FLAG+1 !UPC CRT BUFFER POINTER!
40 CBCNT:=UBPTR+1 !CPU CRT BYTE COUNT!
41 COLCNT:=CBCNT+1 !CRT COLUMN COUNT!
42 KBPTR:=COLCNT+1 !KB OUTPUT BUFFER PTR!
43 KBBPTR:=KBPTR+1 !KB INPUT BUFFER PTR!
44 TIMER:=KBBPTR+1 !TIMER VALUE!
45 CHAR:=TIMER+1 !KB CHARACTER STORAGE (KLUGE)!
46 MIV:=%FO  !CPU INTERRUPT VECTOR REG!
47 MIC:=%FE  !MASTER INTERRUPT CTRL!
48 EDX:=8    !ENABLE DATA XFER BIT!
49 IP:=%20  !SET IP BIT!
50 DEOL:=%OD !DEFAULT EOL!
51 DBS:=%08 !DEFAULT BACKSPACE!
52 DDL:=%18 !DEFAULT DEL LINE!
53
54 *SECTION PROGRAM
55 GLOBAL
56 *ABS      0
57 WVAL     ERROR
58 WVAL     KBINT
59 WVAL     DUMMY
60 WVAL     DUMMY
61 WVAL     TIMERO
62 WVAL     TIMER1
63
64 P 000C    MAIN PROCEDURE
65          ENTRY
66 BEGIN:
67          DI
68          CLR      RP          !CLEAR REGISTER POINTER

```

```

P 000F B0 C0      69      CLR      FLAG      !CLEAR FLAG BYTE!
P 0011 B0 C7      70      CLR      CHAR      !CLEAR CHARACTER!
P 0013 B0 C6      71      CLR      TIMER     !CLEAR TIMER!
P 0015 B0 10      72      CLR      MODE      !CLEAR MODE!
P 0017 B0 11      73      CLR      STAT      !CLEAR STATUS!
P 0019 E6 C5      80      74      LD      KBBPTR, #KBUFF !INIT KBBPTR!
P 001C E6 C4      80      75      LD      KBPTR, #KBUFF
P 001F E6 14 OD    76      LD      EOL, #DEOL   !DEFAULT EOL=CR!
P 0022 E6 15 08   77      LD      BS, #DBS     !DEFAULT BS=BS!
P 0025 E6 16 18   78      LD      DL, #DDL     !DEFAULT DEL LINE=CAN!
P 0028 E6 00 10   79      LD      DTC, #DSC    !LOAD DTC REG. !
P 002B 6C 60      80      LD      R6, #PARAM   !PTR TO CCTABLE!
P 002D 7C 20      81      LD      R7, #%20     !MOVE 32 BYTES!
P 002F 8C 02      82      LD      R8, #HI CCTABL
P 0031 9C A4      83      LD      R9, #LO CCTABL
                84      CL00P:
P 0033 C3 68      85      LDCI    @R6, @RRB    !MOVE BYTES!
P J035 7A FC      86      DJNZ   R7, CL00P
P 0037 8C 02      87      LD      R8, #HI TABLE !LOAD INIT TABLE!
P 0039 9C 94      88      LD      R9, #LO TABLE
P 003B 6C F0      89      LD      R6, #%F0     !POINT TO REGS. !
P 003D 7C 10      90      LD      R7, #%10     !LOAD 16 REGISTERS!
                91      ILOOP:
P 003F C3 68      92      LDCI    @R6, @RRB    !MOVE INIT CODES ...!
P 0041 7A FC      93      DJNZ   R7, ILOOP    !TO REGISTERS. !
                94      ML:
P 0043 44 10 10   95      OR      MODE, MODE   !MODE WORD SET?!
P 0046 6B FB      96      JR      Z, ML        !NO, LOOP!
P 0048 E4 17 F0   97      LD      MIV, VECT    !SAVE CPU INT VECTOR!
P 004B 76 10 08   98      TM      MODE, #PARMS !CHECK PARAMS BIT!
P 004E 6B 1B      99      JR      Z, SKIP      !SKIP IF CLEAR!
P 0050 E6 05 20  100     LD      DIND, #BUFF
P 0053 E6 04 08   101     LD      LC, #8
                102     ML1:
P 0056 44 04 04   103     OR      LC, LC        !WAIT FOR LC=0!
P 0059 EB FB      104     JR      NZ, ML1
P 005B 6C 08      105     LD      R6, #8        !MOVE 8 BYTES!
P 005D 7C 60      106     LD      R7, #PARAM
P 005F 8C 20      107     LD      R8, #BUFF
                108     ML2:
P 0061 E3 98      109     LD      R9, @RB
P 0063 F3 79      110     LD      @R7, R9
P 0065 06 E7 04   111     ADD    R7, #4
P 0068 8E         112     INC    RB
P 0069 6A F6      113     DJNZ   R6, ML2
                114     SKIP:
P 006B 9F         115     EI
                116
                117     !      THIS IS THE MAIN PROGRAM LOOP.
                118     !      UPC ARRIVES HERE AFTER INIT AND
                119     !      MODE ARE DEFINED.
                120     !
                121
                122     LOOP:
P 006C 76 10 01   123     TM      MODE, #CRTEN !CRT ENABLED?!
P 006F 6B 08      124     JR      Z, L1        !NO, BRANCH!
P 0071 76 11 01   125     TM      STAT, #CRTBSY !CRT DATA AVAIL?!
P 0074 6B 03      126     JR      Z, L1
P 0076 D6 0094    127     CALL   CRT
                128     L1:
P 0079 76 10 02   129     TM      MODE, #KBEN
P 007C 6B EE      130     JR      Z, LOOP
P 007E 76 C0 02   131     TM      FLAG, #KBDAV !KB DATA AVAIL?!
P 0081 6B 03      132     JR      Z, L2        !NO, BRANCH!
P 0083 D6 00DB    133     CALL   KB
                134     L2:
P 0086 44 C7 C7   135     OR      CHAR, CHAR   !ECHO CHAR?!
P 0089 6B E1      136     JR      Z, LOOP      !NO, BRANCH!
P 008B 6B C7      137     LD      R6, CHAR
P 008D D6 014C    138     CALL   DATOUT
P 0090 B0 C7      139     CLR    CHAR
P 0092 8B DB      140     JR      LOOP
                141
                142     !      THIS ROUTINE PROCESSES CRT CHARACTERS THAT
                143     !      ARRIVE FROM THE MASTER CPU.
                144

```

```

145          INPUTS: NONE
146          R6-R10 USED
147          OUTPUTS: NONE
148 !
149 CRT:
P 0094 76 10 04 150      TM      MODE, #BLOK      !CHECK MODE!
P 0097 68 37      151      JR      Z, CRT3      !BRANCH IF NOT BLOCK!
P 0099 76 C0 08 152      TM      FLAG, #KBXFR      !KB XFER? !
P 009C EB 39      153      JR      NZ, CRT4      !YES, BRANCH!
P 009E 76 C0 04 154      TM      FLAG, #CRTXFR      !CHECK XFER FLAG!
P 00A1 EB 1C      155      JR      NZ, CRT2      !BRANCH IF BLOCK DATA!
P 00A3 68 12      156      LD      R6, CRDAT      !GET DATA!
P 00A5 56 E6 3F 157      AND     R6, #%3F      !ONLY 64 BYTES!
P 00A8 68 0D      158      JR      Z, CRT1      !BRANCH IF NOTHING!
P 00AA 69 04      159      LD      LC, R6      !MOVE BYTE COUNT!
P 00AC 69 C2      160      LD      CBCNT, R6
P 00AE E6 C1 20 161      LD      UBPTR, #BUFF      !RESET BUFFER PTR!
P 00B1 E6 05 20 162      LD      DIND, #BUFF      !SET DIND PTR!
P 00B4 46 C0 04 163      OR      FLAG, #CRTXFR      !SET XFER FLAG!
164 CRT1:
P 00B7 56 11 FE 165      AND     STAT, #%FF-CRTBSY      !CLEAR CRT BUSY
P 00BA 46 FE 20 166      OR      MIC, #IP      !ELSE, SET IP!
P 00BD 8B 18      167      JR      CRT4
168 CRT2:
P 00BF E5 C1 E6 169      LD      R6, @UBPTR      !GET DATA!
P 00C2 D6 014C 170      CALL   DATOUT      !SEND TO CRT!
P 00C5 20 C1      171      INC     UBPTR
P 00C7 00 C2      172      DEC     CBCNT      !DECR BYTE COUNT!
P 00C9 EB F4      173      JR      NZ, CRT2      !BRANCH IF MORE!
P 00CB 56 C0 FB 174      AND     FLAG, #%FF-CRTXFR      !CLR XFER FLAG!
P 00CE 8B E7      175      JR      CRT1      !EXIT!
176 CRT3:
P 00D0 68 12      177      LD      R6, CRDAT      !GET DATA!
P 00D2 D6 014C 178      CALL   DATOUT      !SEND TO CRT!
P 00D5 8B E0      179      JR      CRT1      !EXIT!
180 CRT4:
P 00D7 AF      181      RET
182
183 !          THIS ROUTINE PROCESSES KEYBOARD DATA.
184          R6 IS CLOBBERED.
185 !
186
187 KB:
P 00DB 76 10 04 188      TM      MODE, #BLOK      !BLOCK MODE?!
P 00DB 68 41      189      JR      Z, KB3      !NO, BRANCH!
P 00DD 76 C0 04 190      TM      FLAG, #CRTXFR      !CRT XFER? !
P 00E0 EB 68      191      JR      NZ, KB4      !YES, BRANCH!
P 00E2 76 C0 08 192      TM      FLAG, #KBXFR      !XFER SET?!
P 00E5 EB 26      193      JR      NZ, KB2      !YES, BRANCH!
P 00E7 8F      194      DI
P 00EB 56 11 FB 195      AND     STAT, #%FF-KBOVF      !CLEAR KB OVF!
P 00EB 76 C0 01 196      TM      FLAG, #KBB      !CHECK KBB!
P 00EE 68 06      197      JR      Z, KB1      !SKIP IF CLEAR!
P 00F0 46 11 04 198      OR      STAT, #KBOVF      !SET KB OVF!
P 00F3 56 C0 FE 199      AND     FLAG, #%FF-KBB      !CLEAR KBB!
200 KB1:
P 00F6 68 C5      201      LD      R6, KBBPTR      !GET LINE LENGTH!
P 00FB 26 E6 80 202      SUB     R6, #KBUFF
P 00FB 69 13      203      LD      KBDAT, R6      !STORE COUNT!
P 00FD 69 04      204      LD      LC, R6      !STORE BUFFER LENGTH!
P 00FF E6 05 80 205      LD      DIND, #KBUFF
P 0102 46 C0 08 206      OR      FLAG, #KBXFR      !SET XFER!
P 0105 46 11 02 207      OR      STAT, #CPDAV      !SET CP DAV!
208 KB11:
P 0108 46 FE 20 209      OR      MIC, #IP      !SET IP!
P 010B 8B 3D      210      JR      KB4
211 KB2:
P 010D 76 11 02 212      TM      STAT, #CPDAV      !CPU THRU? !
P 0110 EB 38      213      JR      NZ, KB4      !NO, CONTINUE!
P 0112 8F      214      DI
P 0113 56 C0 F7 215      AND     FLAG, #%FF-KBXFR      !ELSE, CLEAR XFER!
P 0116 E6 C4 80 216      LD      KBPTR, #KBUFF      !RESET KB PTR!
P 0119 E6 C5 80 217      LD      KBBPTR, #KBUFF
P 011C 8B 29      218      JR      KB32
219 KB3:
P 011E 76 11 02 220      TM      STAT, #CPDAV      !CP DAV ?!

```

P 0121	EB	27		221	JR	NZ,KB4	!YES, BRANCH!
P 0123	8F			222	DI		
P 0124	A4	C4	C5	223	CP	KBBPTR,KBPTR	!COMPARE KB PTRS!
P 0127	6B	1E		224	JR	Z,KB32	!BRANCH IF EQUAL!
P 0129	56	11	FB	225	AND	STAT,#%FF-KBOVF	!CLEAR KB OVF!
P 012C	76	C0	01	226	TM	FLAG,#KBB	!KBB SET?!
P 012F	6B	06		227	JR	Z,KB31	!NO, BRANCH!
P 0131	46	11	04	228	OR	STAT,#KBOVF	!SET KB OVF!
P 0134	56	C0	FE	229	AND	FLAG,#%FF-KBB	!CLEAR KBB!
				230	KB31:		
P 0137	E5	C4	13	231	LD	KBDAT,@KBPTR	!LOAD KB DATA!
P 013A	20	C4		232	INC	KBPTR	!BUMP KB PTR!
P 013C	56	C4	3F	233	AND	KBPTR,#%3F	
P 013F	46	C4	80	234	OR	KBPTR,#KBUFF	
P 0142	46	11	02	235	OR	STAT,#CPDAV	!SET CP DAV!
P 0145	8B	C1		236	JR	KB11	
				237	KB32:		
P 0147	56	C0	FD	238	AND	FLAG,#%FF-KBDAV	!CLEAR KB DAV!
				239	KB4:		
P 014A	9F			240	EI		
P 014B	AF			241	RET		
				242			
				243	!	THIS ROUTINE OUTPUTS DATA TO THE CRT,	
				244		IF DISPLAYABLE, ELSE TRANSLATES THE CODE INTO	
				245		CONTROLLER FUNCTION.	
				246			
				247		INPUTS: %R6=ASCII DATA	
				248		%R7-%R10 USED	
				249		OUTPUTS: NONE	
				250	!		
				251			
				252	DATDUT:		
P 014C	A6	E6	20	253	CP	R6,#%20	!CTRL CHAR ?!
P 014F	FB	53		254	JR	NC,CHROUT	!NO, BRANCH!
P 0151	A6	E6	09	255	CP	R6,#9	!TAB ?!
P 0154	6B	41		256	JR	Z,DAT2	!YES, BRANCH!
P 0156	9C	60		257	LD	R9,#PARAM	!POINT TO PARAM TABLE!
P 0158	AC	0B		258	LD	R10,#B	
				259	DATO:		
P 015A	A3	69		260	CP	R6,@R9	!CHECK DATA AGAINST...!
P 015C	6B	0B		261	JR	Z,DAT1	!... CTRL TABLE VALUES!
P 015E	06	E9	04	262	ADD	R9,#4	
P 0161	00	EA		263	DEC	R10	
P 0163	EB	F5		264	JR	NZ,DATO	!LOOP UNTIL...!
P 0165	AF			265	RET		!EXIT IF NO MATCH!
				266	DAT1:		
P 0166	9E			267	INC	R9	!GET CRTC!
P 0167	E3	79		268	LD	R7,@R9	
P 0169	9E			269	INC	R9	!GET NO SCROLL VALUE!
P 016A	E3	89		270	LD	R8,@R9	
P 016C	9E			271	INC	R9	!POINT TO SCROLL VALUE!
P 016D	76	E7	40	272	TM	R7,#%40	!INCR COLCNT ?!
P 0170	6B	0E		273	JR	Z,DAT11	!NO, BRANCH!
P 0172	20	C3		274	INC	COLCNT	
P 0174	56	C3	3F	275	AND	COLCNT,#%3F	!EOL ?!
P 0177	EB	1A		276	JR	NZ,DAT5	!NO, BRANCH!
P 0179	E3	89		277	LD	R8,@R9	!LOAD SCROLL DELAY VAL!
P 017B	46	E7	0B	278	OR	R7,#B	!SET WRITE ENABLE!
P 017E	8B	13		279	JR	DAT5	!OUTPUT CTRL CODE!
				280	DAT11:		
P 0180	76	E7	10	281	TM	R7,#%10	!CLEAR COLCNT ?!
P 0183	6B	04		282	JR	Z,DAT12	!NO, BRANCH!
P 0185	80	C3		283	CLR	COLCNT	
P 0187	8B	0A		284	JR	DAT5	
				285	DAT12:		
P 0189	76	E7	20	286	TM	R7,#%20	!DECR COLCNT?!
P 018C	6B	05		287	JR	Z,DAT5	!NO, BRANCH!
P 018E	00	C3		288	DEC	COLCNT	
P 0190	56	C3	3F	289	AND	COLCNT,#%3F	!MODULO 64!
				290	DAT5:		
P 0193	6C	00		291	LD	R6,#0	
P 0195	8B	27		292	JR	OUTP	!OUTPUT TO CRTC!
				293	DAT2:		
P 0197	6C	20		294	LD	R6,#%20	!LOAD SPACE!
P 0199	D6	01A4		295	CALL	CHROUT	!DATA TO CRTC!
P 019C	6B	C3		296	LD	R6,COLCNT	!CHECK COLUMN COUNT!

```

P 019E 56 E6 07 297 AND R6, #7 !MODULO 8?!
P 01A1 EB F4 298 JR NZ, DAT2 !NO, LOOP!
P 01A3 AF 299 RET
300
301 ! THIS ROUTINE OUTPUTS A DISPLAYABLE CHARACTER
302 TO THE CRT. IF COLCNT = EOL (64) THEN DELAYS
303 FOR SCROLL. ELSE, NO DELAY.
304 !
305
306 CHROUT:
P 01A4 80 E8 307 CLR R8 !INIT DELAY VALUE!
P 01A6 20 C3 308 INC COLCNT
P 01A8 56 C3 3F 309 AND COLCNT, #%3F !MODULO 64!
P 01AB EB 02 310 JR NZ, CROUT1
P 01AD 8C 04 311 LD R8, #4 !SCROLL DELAY VALUE!
312 CROUT1:
P 01AF 26 E6 20 313 SUB R6, #%20 !REMOVE ASCII BIAS!
P 01B2 7C 0F 314 LD R7, #%0F !CRTC COMMAND!
P 01B4 D6 01BE 315 CALL OUTP !DATA TO CRT!
P 01B7 BC 07 316 LD R11, #7 !DELAY CHAR TIME!
317 CROUT2:
P 01B9 00 EB 318 DEC R11
P 01BB EB FC 319 JR NZ, CROUT2
P 01BD AF 320 RET
321
322 ! THIS ROUTINE DOES THE ACTUAL DATA WRITE TO
323 THE CRT CONTROLLER CHIP.
324
325 INPUTS: %R6=ASCII DATA
326 %R7=CRT COMMAND
327 %R8=TIMER DELAY VALUE
328 %R9-R10 USED
329
330 OUTPUTS: NONE
331 !
332
333 OUTP:
P 01BE 76 C0 80 334 TM FLAG, #TMRFLG !CHECK TIMER FLAG!
P 01C1 EB FB 335 JR NZ, OUTP !LOOP IF BUSY!
P 01C3 56 03 EF 336 AND P3, #%EF !CLEAR WRITE ENABLE!
P 01C6 76 E7 08 337 TM R7, #8 !WRITE ENABLE?!
P 01C9 68 03 338 JR Z, OUT1 !NO, BRANCH!
P 01CB 46 03 10 339 OR P3, #%10 !RAM WRITE ENABLE!
340 OUT1:
P 01CE 56 E6 3F 341 AND R6, #%3F !MASK UPPER BITS!
P 01D1 98 E7 342 LD R9, R7
P 01D3 56 E9 07 343 AND R9, #7 !MASK LOWER 3 BITS!
P 01D6 E0 E9 344 RR R9
P 01D8 E0 E9 345 RR R9
P 01DA AB E9 346 LD R10, R9 !MERGE COMMAND BITS!
P 01DC 56 EA C0 347 AND R10, #%C0
P 01DF 42 6A 348 OR R6, R10
P 01E1 69 01 349 LD P1, R6 !OUTPUT DATA & CMD!
P 01E3 E0 E9 350 RR R9 !GET UPPER CMD BIT!
P 01E5 56 E9 80 351 AND R9, #%80
P 01E8 56 02 7F 352 AND P2, #%7F !CLEAR COMMAND BIT!
P 01EB 44 E9 02 353 OR P2, R9 !WRITE UPPER CMD BIT!
P 01EE B6 03 40 354 XOR P3, #%40 !GENERATE DS!
P 01F1 B6 03 40 355 XOR P3, #%40
P 01F4 42 88 356 OR R8, R8 !ZERO TIMER VALUE?!
P 01F6 68 0D 357 JR Z, OUT2 !YES, SKIP!
P 01FB 89 C6 358 LD TIMER, R8 !LOAD TIMER!
P 01FA 46 C0 80 359 OR FLAG, #TMRFLG !FLAG TIMER BUSY!
P 01FD E6 F4 28 360 LD TO, #TMRVAL !LOAD TIME CONSTANT!
P 0200 46 F1 03 361 OR TMR, #3 !START TO!
P 0203 00 C6 362 DEC TIMER
363 OUT2:
P 0205 AF 364 RET
365
366 ! * INTERRUPT ROUTINES * !
367
368 TIMERO:
P 0206 44 C6 C6 369 OR TIMER, TIMER !SEE IF TIME DONE!
P 0209 68 09 370 JR Z, DELAY1 !BRANCH IF DONE!
P 020B E6 F4 28 371 LD TO, #TMRVAL !ELSE, RESET TIMER!
P 020E 46 F1 03 372 OR TMR, #3 !LOAD & ENABLE TIMER!

```

```

P 0211 00 C6      373      DEC      TIMER      !BUMP TIME COUNT!
P 0213 BF          374      IRET
                    375      DELAY1:
P 0214 56 C0 7F    376      AND      FLAG, #%FF-TMRFLG! CLEAR TIMER BUSY FLAG!
P 0217 BF          377      IRET
                    378
                    379      TIMER1:
P 0218 BF          380      IRET
                    381
                    382      KBINT:
P 0219 F8 02      383      LD      R15, P2      !GET KB CHAR!
P 021B 56 EF 7F    384      AND     R15, #%7F      !MASK UPPER BIT!
P 021E 76 C0 01    385      TM      FLAG, #KBB      !KBB SET?!
P 0221 EB 33      386      JR      NZ, KBI1     !YES, BRANCH!
P 0223 76 10 04    387      TM      MODE, #BLOK   !BLOCK MODE?!
P 0226 6B 33      388      JR      Z, KBI3      !NO, BRANCH!
P 0228 76 11 02    389      TM      STAT, #CPDAV  !CP DAV?!
P 022B EB 24      390      JR      NZ, KBI2     !YES, BRANCH!
P 022D F9 C7      391      LD      CHAR, R15    !ECHO TO CRT!
P 022F A4 14 EF    392      CP      R15, EOL     !EDL?!
P 0232 6B 3C      393      JR      Z, KBI4      !YES, BRANCH!
P 0234 A4 15 EF    394      CP      R15, BS      !BACKSPACE?!
P 0237 6B 44      395      JR      Z, KBI5      !YES, BRANCH!
P 0239 A4 16 EF    396      CP      R15, DL      !DELETE LINE?!
P 023C 6B 4E      397      JR      Z, KBI6      !YES, BRANCH!
P 023E F5 EF C5    398      LD      @KBBPTR, R15  !STORE CHAR!
P 0241 20 C5 C5    399      INC     KBBPTR      !BUMP KBBPTR!
P 0243 56 C5 3F    400      AND     KBBPTR, #%3F
P 0246 46 C5 80    401      OR      KBBPTR, #KBUFF
P 0249 A4 C4 C5    402      CP      KBBPTR, KBPTR !EOB?!
P 024C EB 41      403      JR      NZ, KBI7     !NO, BRANCH!
P 024E 46 C0 02    404      OR      FLAG, #KBDV  !SET KB DAV!
                    405      KBI2:
P 0251 46 C0 01    406      OR      FLAG, #KBB      !SET KBB!
P 0254 8B 39      407      JR      KBI7
                    408      KBI1:
P 0256 46 C0 02    409      OR      FLAG, #KBDV  !SET KB DAV!
P 0259 8B 34      410      JR      KBI7
                    411      KBI3:
P 025B F5 EF C5    412      LD      @KBBPTR, R15  !STORE CHAR!
P 025E 20 C5 C5    413      INC     KBBPTR
P 0260 56 C5 3F    414      AND     KBBPTR, #%3F
P 0263 46 C5 80    415      OR      KBBPTR, #KBUFF
P 0266 46 C0 02    416      OR      FLAG, #KBDV  !SET KB DAV!
P 0269 A4 C4 C5    417      CP      KBBPTR, KBPTR !EOB?!
P 026C 6B E3      418      JR      Z, KBI2     !YES, BRANCH!
P 026E 8B 1F      419      JR      KBI7
                    420      KBI4:
P 0270 F5 EF C5    421      LD      @KBBPTR, R15  !STORE CHAR!
P 0273 20 C5 C5    422      INC     KBBPTR
P 0275 56 C5 3F    423      AND     KBBPTR, #%3F
P 0278 46 C5 80    424      OR      KBBPTR, #KBUFF
P 027B 8B D9      425      JR      KBI1
                    426      KBI5:
P 027D A4 C4 C5    427      CP      KBBPTR, KBPTR !EOB?!
P 0280 6B 0D      428      JR      Z, KBI7     !YES, SKIP!
P 0282 00 C5 C5    429      DEC     KBBPTR
P 0284 56 C5 3F    430      AND     KBBPTR, #%3F
P 0287 46 C5 80    431      OR      KBBPTR, #KBUFF
P 028A 8B 03      432      JR      KBI7
                    433      KBI6:
P 028C E6 C5 80    434      LD      KBBPTR, #KBUFF !RESET KBBPTR!
                    435      KBI7:
P 028F BF          436      IRET
                    437
                    438      ERROR:
P 0290 EB 00      439      LD      R14, DTC     !CLEAR ERROR BITS!
P 0292 BF          440      IRET
                    441
                    442      DUMMY:
P 0293 BF          443      IRET
                    444
                    445      ! REGISTER DATA TABLE FOR INITIALIZATION!
                    446
                    447      TABLE:
P 0294 0000      448      WVAL      %0000

```

```

P 0296 00A2      449      WVAL      %00A2
P 0298 00A0      450      WVAL      %00A0
P 029A 7FC7      451      WVAL      %7FC7
P 029C 0007      452      WVAL      %0007
P 029E 0033      453      WVAL      %0033
P 02A0 0000      454      WVAL      %0000
P 02A2 08F0      455      WVAL      %08F0
456
457 ! CURSOR CONTROL DEFAULT PARAMETER TABLE
458   SETUP AS FOLLOWS:
459     BYTE 1 - ASCII CHAR CODE
460           2 - CRT CODE
461           3 - NOT EOL DELAY VALUE
462           4 - EOL DELAY VALUE (FOR SCROLL) !
463
464 CCTABL:
P 02A4 01        465      BVAL      %1          !CURSOR HOME!
P 02A5 10        466      BVAL      %10
P 02A6 4000      467      WVAL      %4000
468
P 02A8 06        469      BVAL      %6          !CURSOR FORWARD!
P 02A9 47        470      BVAL      %47
P 02AA 0004      471      WVAL      %0004
472
P 02AC 08        473      BVAL      %8          !CURSOR BACK!
P 02AD 24        474      BVAL      %24
P 02AE 0000      475      WVAL      %0000
476
P 02B0 0A        477      BVAL      %0A         !CURSOR DOWN!
P 02B1 0A        478      BVAL      %0A
P 02B2 0400      479      WVAL      %0400
480
P 02B4 0C        481      BVAL      %0C         !PAGE ERASE!
P 02B5 18        482      BVAL      %18
P 02B6 4000      483      WVAL      %4000
484
P 02B8 0D        485      BVAL      %0D         !CURSOR RETURN!
P 02B9 11        486      BVAL      %11
P 02BA 0200      487      WVAL      %0200
488
P 02BC 1A        489      BVAL      %1A         !CURSOR UP!
P 02BD 06        490      BVAL      %6
P 02BE 0000      491      WVAL      %0000
492
P 02C0 0B        493      BVAL      %0B         !ERASE LINE!
P 02C1 1D        494      BVAL      %1D
P 02C2 0400      495      WVAL      %0400
496
P 02C4           497      END MAIN
498      END CRTC

```

```

0 errors
Assembly complete

```


APPENDIX B

Z80 Test Program Listings for SBT

LOC	OBJ CODE	M	STMT	SOURCE	UPC. INIT STATEMENT	ASM 5.9
			1	:	Z80 CODE TO TEST UPC CRT CONTROLLER	
			2			
			3	KBEN	EGU -1	;KB INPUT ENABLE SW.
			4	CRTEN	EGU -1	;CRT OUTPUT ENABLE SW.
			5	INTEN	EGU 0	;INTERRUPT ENABLE SW.
			6	BLOCK	EGU -1	;BLOCK MOVE ENABLE SW.
			7	PRMS	EGU -1	;PARAMTERS TEST SW.
			8			
			9	RAM	EGU 2000H	
			10	CPORT	EGU 10H	;UPC PORT ADDR
			11	DPORT	EGU CPORT+1	;UPC DATA PORT
			12	DTC	EGU 18H	;DTC CONTROL REGISTER
			13	DIND	EGU 15H	;DATA INDIRECTION REG
			14	MIC	EGU 1EH	;MASTER INT CONTROL
			15	MODE	EGU 0	;MODE REG
			16	STAT	EGU MODE+1	;STATUS REG
			17	CRDAT	EGU STAT+1	;CRT DATA REG
			18	KBDAT	EGU CRDAT+1	;KB DATA REG
			19	EOL	EGU KBDAT+1	;END OF LINE CHAR
			20	BS	EGU EDL+1	;BACKSPACE EDIT CHAR
			21	DL	EGU BS+1	;DELETE LINE EDIT CHAR
			22			
			23	CPDAV	EGU 2	;CP DATA AVAIL FLAG
			24	CRTBSY	EGU 1	;CRT BUSY FLAG
			25			
0000			26	ORG	0	
			27	BEGIN:		
0000	314020		28	LD	SP, RAM+64	; INIT SP
0003	3E1E		29	LD	A, MIC	; POINT TO EDX BIT
0005	D310		30	OUT	(CPORT), A	
			31	BGN:		
0007	DB11		32	IN	A, (DPORT)	; LOOP IF NOT SET
0009	CB5F		33	BIT	3, A	
000B	2BFA		34	JR	Z, BGN	
			35			
000D	3E00		36	LD	A, MODE	; WRITE MODE
000F	D310		37	OUT	(CPORT), A	
0011	AF		38	XOR	A	
			39			
			42	*L ON		
0012	F602		43	OR	2	; SET KB ENABLE BIT
			48	*L ON		
0014	F601		49	OR	1	; SET CRT ENABLE BIT
			54	*L ON		
0016	F604		55	OR	4	; SET BLOCK MOVE BIT
			60	*L ON		
0018	F608		61	OR	8	
			65	*L ON		
001A	D311		66	OUT	(DPORT), A	
			67			
			70	*L ON		
001C	3E15		71	LD	A, DIND	; WRITE PARAMTERS
001E	D310		72	OUT	(CPORT), A	
0020	21B100		73	LD	HL, PRMBLK	
0023	0E11		74	LD	C, DPORT	
0025	0608		75	LD	B, PRMEND-PRMBLK	
0027	EDB3		76	OTIR		
			80	*L ON		
			81	LOOP:		
			84	*L ON		
			85	CALL	KBIN	; READ KB DATA
			90	*L ON		
0029	3E01		91	LD	A, STAT	; CHECK CP DAV
002B	D310		92	OUT	(CPORT), A	
			93	LOOP1:		
002D	DB11		94	IN	A, (DPORT)	

002F	E602	95	AND	CPDAV	
0031	2BFA	96	JR	Z, LOOP1	; LOOP UNTIL SET
0033	3E03	97	LD	A, KBDAT	; GET BYTE COUNT
0035	D310	98	OUT	(CPORT), A	
0037	DB11	99	IN	A, (DPORT)	
0039	47	100	LD	B, A	; SAVE IN B
003A	57	101	LD	D, A	; COPY TO D
003B	3E15	102	LD	A, DIND	; READ DATA LINE
003D	D310	103	OUT	(CPORT), A	
003F	0E11	104	LD	C, DPORT	
0041	21BA00	105	LD	HL, MSSQ+1	
0044	EDB2	106	INIR		
0046	360A	107	LD	(HL), OAH	
0048	3E01	108	LD	A, STAT	; THEN CLEAR CPDAV
004A	D310	109	OUT	(CPORT), A	
004C	DB11	110	IN	A, (DPORT)	
004E	E6FD	111	AND	OFFH-CPDAV	
0050	D311	112	OUT	(DPORT), A	
0052	42	113	LD	B, D	; RESTORE BYTE COUNT
0053	04	114	INC	B	; ALLOW LF CHAR
0054	04	115	INC	B	
		120	*L ON		
		121	CALL	CRTOUT	; OUTPUT CRT DATA
		126	*L ON		
		127	LD	HL, MSSQ	
		128	CALL	SO	
		133	*L ON		
		134	LD	B, MSGEND-MSSQ	
		139	*L ON		
0055	CD7900	140	CALL	CRTOUT	; WRITE BLOCK LENGTH
005B	3E01	141	LD	A, STAT	; WAIT FOR CRT
005A	D310	142	OUT	(CPORT), A	
		143	DELAY:		
005C	DB11	144	IN	A, (DPORT)	
005E	E601	145	AND	CRTBSY	
0060	20FA	146	JR	NZ, DELAY	
0062	21B900	147	LD	HL, MSSQ	
0065	0E11	148	LD	C, DPORT	
0067	3E15	149	LD	A, DIND	; WRITE TO DIND
0069	D310	150	OUT	(CPORT), A	
006B	EDB3	151	OTIR		
006D	3E01	152	LD	A, STAT	; THEN SET CRT BUSY
006F	D310	153	OUT	(CPORT), A	
0071	DB11	154	IN	A, (DPORT)	
0073	F601	155	OR	CRTBSY	
0075	D311	156	OUT	(DPORT), A	
		159	*L ON		
		160			
0077	18B0	161	JR	LOOP	
		162			
		165	*L ON		
		166	SO:		
		167	LD	A, (HL)	
		168	CP	'*'	
		169	RET	Z	
		170	LD	B, A	
		171	CALL	CRTOUT	
		172	INC	HL	
		173	JR	SO	
		176	*L ON		
		177			
		178	CRTOUT:		
0079	3E01	179	LD	A, STAT	
007B	D310	180	OUT	(CPORT), A	; READ CRT
		181	CRT1:		
007D	DB11	182	IN	A, (DPORT)	
007F	E601	183	AND	CRTBSY	
0081	20FA	184	JR	NZ, CRT1	; LOOP IF BUSY
0083	3E02	185	LD	A, CRDAT	; THEN OUTPUT DATA
0085	D310	186	OUT	(CPORT), A	
0087	78	187	LD	A, B	
0088	D311	188	OUT	(DPORT), A	
008A	3E01	189	LD	A, STAT	; THEN FLAG CRT BUSY
008C	D310	190	OUT	(CPORT), A	
008E	DB11	191	IN	A, (DPORT)	
0090	F601	192	OR	CRTBSY	

```

0092 D311      193      OUT      (DPORT),A
0094 C9        194      RET
                198      *L ON
                199      KBIN:
0095 3E01      200      LD        A, STAT      ; READ UPC STATUS
0097 D310      201      OUT      (CPORT),A
                202      KBI1:
0099 DB11      203      IN        A, (DPORT)  ; CP DAV?
009B E602      204      AND      CPDAV
009D 2BFA      205      JR        Z, KBI1   ; NO, LOOP
009F 3E03      206      LD        A, KBDAT    ; ELSE, READ DATA
00A1 D310      207      OUT      (CPORT),A
00A3 DB11      208      IN        A, (DPORT)
00A5 47        209      LD        B, A
00A6 3E01      210      LD        A, STAT      ; CLEAR CP DAV
00A8 D310      211      OUT      (CPORT),A
00AA DB11      212      IN        A, (DPORT)
00AC E6FD      213      AND      OFFH-CPDAV
00AE D311      214      OUT      (DPORT),A
00B0 C9        215      RET
                218      *L ON
                219
00B1 01        220      PRMBLK: DEFB     1      ; HOME
00B2 02        221      DEFB     2      ; FORW
00B3 03        222      DEFB     3      ; BACK
00B4 04        223      DEFB     4      ; DOWN
00B5 05        224      DEFB     5      ; ERASE PAGE
00B6 06        225      DEFB     6      ; RETURN
00B7 07        226      DEFB     7      ; UP
00B8 08        227      DEFB     8      ; ERASE LINE
                228      PRMEND: EQU     $
                229
                230      MSG0:
00B9 0A        231      DEFB     OAH
00BA 0D        232      DEFB     ODH
00BB 54484520  233      DEFM     'THE QUICK BROWN FOX JUMPED OVER THE LA
        DDGS TAIL'
00ED 24        234      MSGEND: DEFB     '$'
                235
                236      END      BEGIN

```


APPENDIX C

Internal UPC Organization




Figure C-1. Port and Data Definitions for UPC




Figure C-2. UPC Status Bytes and Cursor Control Table




Figure C-3. UPC-to-CPU DSC Registers

Z80® 8-Bit Microprocessor Family 2

Z80
Z80
Z80
Z80
Zilog

Z80[®] CPU vs. 6502 CPU

Zilog

Benchmark Report

July 1981

INTRODUCTION

With the variety of microprocessors available today, it is often difficult for users to know which one best suits their needs. The choice can be based on a number of factors, such as unit cost, throughput, code density, ease of programming, compatibility, software and hardware support, and availability of second sources.

In high-volume applications (with quantities exceeding 10,000), the cost of parts, especially of memory, is extremely critical. The right microprocessor should be able to interface to low-cost memory components and should be efficient in its use of memory. In other applications where a large software development effort is required, the cost of such an effort may be of more consequence than the cost of parts. Therefore, in software intensive applications, a microprocessor should be evaluated for its ease of programming. In some applications, a particular task must be done very rapidly, or a large number of tasks must be executed in a small amount of time. Some processors perform particular tasks much faster than others, whereas some might not be as fast at a particular task, but are generally faster than others when a large group of tasks is executed. Unfortunately, a user might have to choose a particular processor because it is the only one that can perform a particular task fast enough, even though it may be less memory efficient and more difficult to program than other processors.

This report compares the capabilities of two microprocessors: the Z80 and the 6502. Both have many characteristics in common, but they also have a number of very significant differences. These differences will be discussed in detail, and their significance in terms of memory usage, number of lines of code (ease of programming), and execution speed will be measured by a group of benchmark programs.

Ten different benchmark programs are presented here. They represent many tasks commonly performed by microprocessors, yet are short and simple enough for the reader to understand and

verify without much effort. The programs have been optimized for each processor.

COMMON CHARACTERISTICS OF THE Z80 AND THE 6502

The Z80 and the 6502 are 40-pin microprocessors. The two processors are clearly similar in many respects. They transfer data to and from external components on an 8-bit data bus. Memory is addressed by a 16-bit address bus. Each processor has various registers that are used for specific functions, such as a 16-bit Program Counter, an 8-bit status register, a Stack Pointer, and an accumulator. The Z80 and 6502 both have maskable and nonmaskable interrupt capabilities, both have on-chip clocks, and they can both interface to asynchronous as well as synchronous external devices.

DISTINGUISHING CHARACTERISTICS OF THE Z80 AND THE 6502


Table 1 lists the distinguishing features of the Z80 and the 6502. At first glance, the Z80 appears to have significantly greater resources than the 6502. Each of these resources should be examined to determine their relative importance.

Table 1. Distinguishing Architectural Features

	Z80	6502
1. Number of 8-bit general-purpose registers	14	3
2. Number of 16-bit general-purpose registers	8	0
3. Number of functionally distinct instructions	76	29
4. Number of addressing modes	7	10
5. Vectored interrupt capability	yes	no
6. Separate I/O addressing space	yes	no
7. Stack space	64K	256
8. Dynamic memory refresh capability	yes	no


MAIN REGISTER SET		ALTERNATE REGISTER SET	
A ACCUMULATOR	F FLAG REGISTER	A' ACCUMULATOR	F' FLAG REGISTER
B GENERAL PURPOSE	C GENERAL PURPOSE	B' GENERAL PURPOSE	C' GENERAL PURPOSE
D GENERAL PURPOSE	E GENERAL PURPOSE	D' GENERAL PURPOSE	E' GENERAL PURPOSE
H GENERAL PURPOSE	L GENERAL PURPOSE	H' GENERAL PURPOSE	L' GENERAL PURPOSE

Z-80 Register Configuration




Z-80 Register Configuration

GENERAL PURPOSE REGISTERS



SPECIAL PURPOSE REGISTERS



6502 Register Configuration

Figure 1. Register Architecture

One of the most striking differences between the Z80 and the 6502 is the number of registers each has (Figure 1). Excluding the Program Counter, Stack Pointer, and Status (Flag) register, the Z80 has 14 general-purpose registers and four special-purpose registers, and the 6502 has one accumulator and two index registers.

Registers in the CPU can be accessed much more rapidly than external memory; therefore, the more data that can be kept and manipulated in registers, the faster a program can execute. A program, however, consists of instructions that are located in external memory, and all data must, at one time or another, be transferred to or from external memory. If a CPU could be designed to work rapidly and efficiently with external memory, the importance of a large register set would be diminished.

The most disturbing aspect of the 6502 register set is not the number of registers, but the size of each. All of the programmer accessible registers in the 6502 are eight bits long. This is a problem because the 6502 has 16-bit addressing just like the Z80 has, and without 16-bit registers, the 6502 provides no convenient mechanism for manipulating addresses.

The Z80 can pair its general-purpose 8-bit registers, forming six 16-bit registers in addition to its two 16-bit index registers. The term "index" used to describe the Z80 registers IX and IY is somewhat of a misnomer. The real usefulness of registers IX and IY is in base register addressing. Benchmark program number 10 (See Appendix B) illustrates the use of register IX in accessing specific bytes within a variably located (dynamic) memory block.

The 6502 index registers are very useful in indexing small data structures. Being only 8-bits long, however, the 6502 index registers cannot be used in data structures of more than 256 bytes, except by breaking larger structures down into 256 byte sections (pages), as illustrated in benchmark programs 4, 5 and 9 (see Appendix C).

The 6502 design concentrates on quick and efficient exchanges between registers and external memory. This is evident in the large number of addressing modes. Nearly all of the 6502 instructions can address memory directly (absolute addressing), and many instructions have indexed addressing. A number of 6502 instructions have a special form of pre- and post-indexed indirect addressing as well.

An interesting feature of the 6502 is its Base Page (or Page Zero) Addressing mode. In Base Page Addressing, the upper 8-bits of the 16-bit address are assumed to be zero. This mode is therefore only applicable to the first 256 bytes of memory. The advantage of Base Page Addressing is that only one byte is needed to specify an address. With single-byte addressing, instructions can be shorter in length and therefore can execute faster than instructions containing 16-bit addresses. The base page assumption is also available in the indexed addressing modes. In the pre- and post-indexed indirect addressing modes referred to above, the location of the indirect address is always assumed to be in page zero. Pre-indexed indirect addressing works only with index register X, and post-indexed indirect addressing works only with index register Y. All of these addressing modes are very important and very useful, especially when dealing with the first 256 bytes of memory.

Another interesting characteristic of the 6502 is that its Stack Pointer is only eight bits long. An 8-bit Stack Pointer allows 256 bytes of stack space, which is sufficient for many applications. However, there are applications that require more stack space, and these applications would not be able to use the 6502. The 6502 stack space is dedicated to page one (the second lowest 256 byte area of memory). As with base page addressing, the upper byte of the 16-bit stack address is implied and need not be computed during stack accesses. Instructions in the 6502 that deal with the stack, however, use the Stack Pointer indirectly, so no savings in the length of the address field can be attributed to the stack limitation.

The Z80 has one very important addressing mode not found in the 6502, referred to as Indirect Register Addressing. In this mode, the operand is in a memory location specified by the address residing in a 16-bit register pair. With a 16-bit address, this mode can cover the entire memory space of the Z80. Since the register holding the address is a pair of 8-bit registers, the upper and lower halves can be manipulated independently to access different bytes within a page or the same byte in different pages. Another important quality of Indirect Register Addressing is that instructions using this mode need to specify only the register pair and not the address itself. This allows instructions to be shorter than instructions using other addressing modes.

Addressing modes are not realized without cost. Every instruction a processor has must be represented by an opcode. One of the most fundamental factors affecting the efficiency of a processor is its instruction encoding. It is important to keep instructions as short as possible, because the length of instructions affects the amount of memory used by a program and the program execution time. If the opcode size is held to a fixed length, such as one byte, the number of possible instructions decreases as the number of addressing

modes increases. Instructions whose opcodes imply the operands, as in Register and Indirect Register Addressing, need only be one byte long, whereas instructions with other addressing modes, such as Direct, Indirect, Base Page, and Indexed, must further contain the address itself and so are two or three bytes long. A comparison of the Z80 and the 6502 is a perfect example of this point: when operand combinations are considered, the Z80 has 202 different one-byte instructions, and the 6502 has only 29 one-byte instructions (see Table 2).

Table 2. Instruction Length Data*

	Z80	6502
Average number of bytes per instruction	2.03	2.13
Number of instructions taking		
1 byte	202	29
2 byte	344	74
3 byte	74	48
4 byte	76	0

*Instruction counts here include permutations of operand possibilities including registers and addressing modes but not permutations of memory addresses.

In the Z80, 16-bit registers are useful not only in addressing but also in manipulating 16-bit data. The Z80 provides instructions to add, subtract, increment, decrement, load, store, and exchange 16-bit registers. The 6502 has no 16-bit data manipulation instructions. Manipulating 16-bit data with the 6502 usually requires several more instructions than equivalent operations with the Z80.

The number of instructions a processor has and the usefulness of those instructions are important factors in the number of instructions required to perform a particular task. Other important factors are the addressing modes and the number of accumulators or registers capable of being the destination of arithmetic operations. The more accumulators a processor has, the fewer extraneous instructions are needed to move data to where it can be manipulated. The 6502 has one 8-bit accumulator through which every add and subtract operation must pass. The Z80, on the other hand, has two 8-bit accumulators (A and A') and four 16-bit registers that can be the destination of arithmetic operations (HL, HL', IX, and IY).

Both the Z80 and the 6502 have interrupts. The Z80 has the additional capability of automatically vectoring to up to 128 different programmable locations when interrupts occur. An 8-bit jump table vector is automatically asserted by Zilog

Z80 peripherals. Vectoring reduces interrupt response time by eliminating the need for software polling to determine the source of an interrupt in multiple interrupt systems. The Z80 also has non-vectored interrupt modes for use in less complex systems. The 6502 has no interrupt vectored capability.

Another important difference between the two CPUs in question is the way they address input and output. The 6502 has no special provisions for I/O addressing and simply interfaces to input and output devices as part of its memory space. This is referred to as memory-mapped I/O. The Z80 has specific I/O instructions and a specific I/O address space of 256 bytes in addition to its memory addressing space. Keeping I/O in a separate addressing space keeps the main memory map clear and reduces the chances of an output device being erroneously written to by runaway programs. If the need for memory-mapped I/O addressing ever arises, the Z80 can accommodate the need in the same manner as the 6502.

Dynamic memory is used in many microprocessor applications. The Z80 can refresh dynamic memory automatically without special refresh circuitry. This feature can reduce the cost of a board by decreasing the number of components needed. The 6502 has no refresh capability. Moreover, it is particularly difficult to interface the 6502 with dynamic RAM because of the critical nature of its memory access timing.

The Z80 and the 6502 are available in various versions, specified by a letter appended to the root name, for example, Z80A or 6502B. The version, in the case of both of these microprocessors is closely related to its memory access timing (see Table 3). Notice that the memory access timing for a Z80A is very close to the memory timing for a 6502A. Notice also that the clock frequency of the Z80A is twice that of the 6502A.

Table 3. Memory Access Times for Various Clock Rates

	Memory Access Time	Clock Frequency
Z80	575 ns	2.5 MHz
6502	650 ns	1.0 MHz
Z80A	325 ns	4.0 MHz
6502A	310 ns	2.0 MHz
Z80B	190 ns	6.0 MHz
6502B	170 ns	3.0 MHz

The memory access timing of a microprocessor is important when evaluating the overall speed and the cost of a particular application. Faster memory components are much more expensive and difficult to obtain than slower ones. The Z80 has a built-in provision for interfacing with components that cannot respond in the normal access time. The Z80 has an input pin called WAIT that can be activated whenever a slow device is addressed. Activating the WAIT input causes the

Z80 to add discrete clock cycles to its access timing. The 6502 can interface to slower components by controlling the clock directly, but doing so requires much more critical timing considerations than the method used with the Z80, and it defeats the usefulness of the 6502's internal clock circuitry. Moreover, variations in the main clock might not be tolerable to other devices in the system.

Interfacing the 6502 to program memory that cannot respond at full speed is futile, because 90 percent of the 6502 clock cycles are typically program memory accesses and little would be gained by extending those cycles. It is, however, quite productive to use a high-speed Z80 with program memory that cannot respond at full speed, because, typically, less than 25 percent of the Z80 clock cycles are program memory accesses and extending those cycles would have relatively little effect on overall execution speed.

BENCHMARK RESULTS

There are so many factors involved in ascertaining a processor's capabilities that it is difficult to determine specific figures without actually writing benchmark programs. When evaluating a processor for use in a particular application, the user should use programs representative of his or her application. This report is intended for a general audience of users and presents a wide variety of program types (see Appendix A for the benchmark program specifications).

Three different aspects of performance are measured by the benchmark programs here:

1. Memory Utilization
2. Ease of Programming
3. Execution Speed

Memory utilization is often the most important criterion in measuring the performance of a processor. It measures the amount of memory (usually program memory) used by the processor in performing various tasks. It is important, because the cost of memory is often one of the dominating costs of a microprocessor application. Table 4 lists the number of bytes of program memory used by the Z80 and the 6502 in each of the benchmark programs.

The ease of programming is a somewhat subjective issue, but very important nonetheless. Software development costs are enormous and can outweigh many other considerations made by microprocessor users. One measure of the ease of programming is the number of instructions (lines of code) required to perform a given task. This measure is used in this report because of its simplicity and objectivity. The number of lines of source code in the benchmark programs for each of the microprocessors is shown in Table 5.

Table 4. Number of Bytes of Program Memory Used

Program Description	Z80	6502	Ratio 6502/Z80
Computed GOTO Implementation	9	27	3.00
8 x 8 Bit Multiply Routine	26	41	1.58
16 x 16 Bit Multiply	20	44	2.20
Block Move	11	51	4.64
Linear Search	8	41	5.13
Insert into Linked List	12	19	1.58
Bubble Sort	23	31	1.35
Interrupt Handling	6	11	1.83
Character String Translation	17	48	2.82
Dynamic Memory Access	11	24	2.18
Average ratio 6502/Z80			2.63

Table 5. Number of Lines of Source Code

Program Description	Z80	6502	Ratio 6502/Z80
Computed GOTO Implementation	8	17	2.13
8 x 8 Bit Multiply Routine	14	20	1.43
16 x 16 Bit Multiply	11	23	2.09
Block Move	4	27	6.75
Linear Search	3	22	7.33
Insert into Linked List	6	10	1.67
Bubble Sort	15	15	0.00
Interrupt Handling	6	7	1.17
Character String Translation	10	26	2.60
Dynamic Memory Access	3	13	4.33
Average ratio 6502/Z80			3.05

Table 6. Program Execution Times for the Lowest Speed Versions*

Program Description	u sec Z80	u sec 6502	Ratio 6502/Z80
Computed GOTO Implementation	20.27	46.33	2.29
8 x 8 Bit Multiply Routine	160.80	196.00	1.22
16 x 16 Bit Multiply	405.20	713.00	1.76
Block Move	16138.00	31816.00	1.97
Linear Search	8406.00	13011.00	1.55
Insert into Linked List	24.80	34.00	1.37
Bubble Sort	250718.00	280474.00	1.12
Interrupt Handling	17.2	32.00	1.86
Dynamic Memory Access	27.60	47.00	1.70
Average ratio 6502/Z80			1.65

* Z80 maximum clock frequency is 2.5 MHz. Memory access time is 575 ns.

* 6502 maximum clock frequency is 1.0 MHz. Memory access time is 650 ns.

Execution speed can be important in several ways. A computer product that has a human interface, such as a keyboard and display, will be more productive and enjoyable to use if it responds quickly. A microprocessor being evaluated for use in controlling a high-speed device might have to be rejected if it cannot meet very rigid timing requirements.

Execution time varies significantly depending on which version of Z80 or 6502 is used, so a comparison of different versions is important. Table 6 lists the execution times of the benchmark programs for the lowest speed versions of the two microprocessors.

The most relevant comparison of execution times is shown in Table 7, where the data is calculated from versions of the Z80 and 6502 that can operate in systems of similar speeds. One should not be confused by the higher clock rate of the Z80B, because even at twice the clock rate of the 6502B, the Z80B has a longer external component access time than the 6502B (see Table 3).

CONCLUSION

The results of the benchmark programs presented in this report show the Z80 performing significantly better than the 6502 in nearly every aspect. In six of the ten programs, the 6502 used more than twice the amount of program memory than the Z80. In the bubble sort program, the 6502's best relative performance, it used 35 percent more program memory than the Z80. The number of lines

of code used varies dramatically from one program to another, but none of the programs have fewer lines of 6502 code than Z80 code. Comparing versions of equivalent speed (Table 7), the Z80 executes eight of the ten programs in less time than the 6502.

In all three measures of performance (Tables 4, 5, and 7), the program that yields the best results for the 6502 is the bubble sort. The bubble sort program, as specified in Appendix A, operates on an array of less than 256 bytes, so one of the 8-bit index registers in the 6502 can be used very effectively. In applications that primarily use short byte-oriented data structures, the 6502 is worthy of consideration.

Some of the benchmark programs reveal outstanding results in favor of the Z80. For example, the linear search program and the dynamic memory block access program have only three Z80 instructions, and the block move program uses only eight bytes of program memory. The reason for such outstanding results with the Z80 is that it has many exceedingly powerful instructions. The Block Move and Block Search instructions illustrated in the benchmark programs are only a subset of the many block-oriented instructions of the Z80. The ability to access and manipulate bytes in dynamic memory blocks spans nearly the entire Z80 instruction set and is greatly appreciated by programmers who deal with multi-tasking software.

In applications that require data structures longer than 256 bytes or that manipulate 16-bit data, the Z80 is likely to be more efficient than the 6502, particularly in terms of memory utilization and programmer productivity.

Table 7. Execution Times for Versions with Equivalent Memory Access Time*

Program Description	usec Z80B	usec 6502B	Ratio 6502B/Z80B
Computed GOTO Implementation	8.45	15.44	1.83
8 x 8 Bit Multiply Routine	67.00	65.33	0.98
16 x 16 Bit Multiply	168.83	237.67	1.41
Block Move	6724.17	10605.33	1.58
Linear Search	3502.50	4337.00	1.24
Insert into Linked List	10.33	11.33	1.10
Bubble Sort	104465.83	93491.33	0.89
Interrupt Handling	7.17	10.67	1.49
Character String Translation	5678.33	7356.00	1.30
Dynamic Memory Access	11.50	15.67	1.36
Average ratio 6502B/Z80B			1.32

* Z80B maximum frequency is 6 MHz. Memory access time is 190 ns.

* 6502B maximum clock frequency is 3 MHz. Memory access time is 170 ns.

APPENDIX A. BENCHMARK PROGRAM SPECIFICATION

Computed GOTO implementation. A byte is tested for three states: negative, zero, and positive. The processor branches to a different variable address for each state.

The byte is in a register, and the three 16-bit addresses are on the stack.

8 x 8 Bit Unsigned Multiply Routine. Two 8-bit unsigned integers (INT1, INT2) located randomly in memory (RAM or ROM) are multiplied together to form a 16-bit product (INT3) to be stored in RAM.

16 x 16 Bit Unsigned Multiply. Two 16-bit unsigned integers, located wherever is most efficient, are multiplied together to form a 32-bit product.

Block Move. Move a block of memory from one location to another. The source and destination addresses and the block size are known at assembly time, but no restriction on their values are allowed.

Use a block size of 1920 bytes (a typical CRT screen) for time calculation.

Linear Search. Search for the first occurrence of a certain byte in a string of bytes. The string address and length are known at assembly time, but no restrictions on their values are allowed.

Use string length equal to 1000 with no find for time calculations.

Insert into Linked List. The linked list exists in RAM (not page zero) and has 160 bit forward pointers. The root (pointer to top entry) may be in page zero.

The address of the entry to be inserted is specified wherever is most efficient. Insert the entry into the top position.

Bubble sort. Using a standard bubble sorting algorithm, arrange an array of bytes (length 256) into descending order.

To calculate the timing, use a length of 100 and assume that the array is in ascending order before sorting.

Interrupt Handling. Respond to an interrupt, save processor status, save registers, restore registers, restore processor status, and return.

Response time does not include the time for an executing instruction to complete.

Character String Translation. A string of ASCII characters of known length is translated into EBCDIC according to an existing 256 byte translation table.

Use a length of 1000 for time calculations.

Dynamic Memory Access. The following operations are performed on bytes within a 256 byte dynamic memory block (dynamic means the block address is a variable).

Set bit 5 of byte 151, increment byte 70, and shift byte 205 left.

APPENDIX B: Z80 PROGRAM LISTINGS

1. Z80 Computed GOTO implementation

```

!
bytes  cycles  ! COMPUTED GOTO (REG A CONTAINS THE BYTE TO BE TESTED)
!
1      10      COGOTO POP    DE          !DE = JUMP ADDRESS IF POSITIVE
1      10      POP     HL          !HL = JUMP ADDRESS IF ZERO
1       4      OR      A           !TEST THE BYTE
1     11/5     RET     M           !JUMP TO ADDRESS FOR NEGATIVE
1      10      POP     BC          !DISCARD ADDRESS FOR NEGATIVE
2     12/7     JR      Z,COG010    !JUMP IF BYTE ZERO
1       4      EX      DE, HL      !HL = ADDRESS FOR POSITIVE
1       4      COG010 JP      (HL)  !JUMP TO APPROPRIATE ADDRESS
END

```

Lines = 8
 Bytes = 9
 Cycles = 50.67

2. Z80 8 x 8 Bit Unsigned Multiply Routine

```

!
bytes  cycles  ! PREPARE ARGUMENTS FOR SUBROUTINE
!
3      13      LD      A,(INT1)     !RANDOM LOCATION
1      4      LD      E,A          !REG E = MULTIPLICAND
3      13      LD      A,(INT2)     !REG A = MULTIPLIER
3      17      CALL   MULT8        !CALL SUBROUTINE
!
! 8 X 8 UNSIGNED MULTIPLY ROUTINE
!
2      7      MULT8  LD      D,0     !EXTEND MULTIPLICAND TO 16 BIT
1      4      LD      H,D          !INITIALIZE MULTIPLIER/PRODUCT
1      4      LD      L,A
2      7      LD      B,8         !INITIALIZE LOOP COUNTER
1     11      MULTI10 ADD   HL,HL    !SHIFT MULTIPLIER/PRODUCT LEFT
2     12/7     JR      NC,MULT20    !JUMP IF MSB OF MULTIPLIER WAS 0
1     11      ADD    HL,DE         !ADD MPCAND TO PRODUCT
2     13/8     MULT20 DJNZ  MULT10  !DEC LOOP CNTR & JMP IF NOT 0
1     10      RET                    !RETURN
!
! STORE PRODUCT
!
3      16      LD      (INT3),HL
END

```

Lines = 14
 Bytes = 26
 Cycles = 402 average

3. Z80 16 x 16 Bit Unsigned Multiply

```

!
! 16 x 16 BIT UNSIGNED MULTIPLY
!
! BC = MULTIPLICAND
! DE = MULTIPLIER / PRODUCT MSW
bytes  cycles  ! HL = PRODUCT LSW
!
2      7      MULT16 LD    A,16      !A = LOOP COUNT
3      10     LD    HL,0      !INIT PRODUCT LSW
1      11     MULT30 ADD   HL,HL     !SHIFT MULTIPLIER/PRODUCT LEFT
2      8      RL    E
2      8      RL    D      !MSB OF MULTIPLIER TO CARRY
2      12/7   JR    NC,MULT30 !JUMP IF MSB WAS 0
1      11     ADD   HL,BC     !MULTPLICAND + PRODUCT LSW
2      12/7   JR    NC,MULT40 !HANDLE CARRY TO MSW
1      6      INC   DE
1      4      MULT40 DEC   A      !DEC LOOP COUNT
3      10     JP    NZ,MULT30 !LOOP TILL DONE
END

```

Lines = 11
 Bytes = 20
 Cycles = 1013 average

4. Z80 Block Move

```

!
bytes  cycles  ! Move a block of memory.
!
3      10     BLKMOV LD    HL,SOURCE !SET UP POINTERS & COUNT
3      10     LD    DE,DESTIN
3      10     LD    BC,BLKSIZ
2      21/16  LDIR   !MOVE BLOCK
END

```

Lines = 4
 Bytes = 11
 Cycles = 40345

5. Z80 Linear Search

```

!
bytes  cycles  ! SEARCH FOR THE BYTE IN REG A
!
3      10     SEARCH LD    HL,STRING !HL = ADDRESS OF STING
3      10     LD    BC,LENGTH !BC = LENGTH OF STRING
2      21/16  CPIR   !SEARCH STRING
END

```

Lines = 3
 Bytes = 8
 Cycles = 21015

6. Z80 Insert into a Linked List

```

!
bytes  cycles  ! INSERT THE ENTRY POINTED TO BY (HL)
!
   3    13    INSERT LD   A,(ROOT)      !XFER OLD TOP ENTRY PTR
   1     7      LD   (HL),A
   3    13      LD   A,(ROOT+1)
   3    16      LD   (ROOT),HL      !ROOT POINTS TO NEW ENTRY
   1     6      INC   HL
   1     7      LD   (HL),A
                                END

```

Lines = 6
 Bytes = 12
 Cycles = 62

7. Z80 Bubble Sort

```

!
bytes  cycles  ! BUBBLE SORT ARRAY INTO DESCENDING ORDER
!
   3    10    SORT  LD   HL,ARRAY      !INIT ARRAY POINTER
   3    10      LD   BC,PAIRCT*256    !INIT PAIR CNTR & ENCHANGE FLAG
   1     7    SORT20 LD  A,(HL)       !GET FIRST BYTE OF PAIR
   1     6      INC  HL               !ADDRESS NEXT BYTE
   1     7      LD  E,(HL)           !GET SECOND BYTE OF PAIR
   1     4      CP   E               !COMPARE FIRST & SECOND BYTE
   2    12/7   JR   NC,SORT30        !JUMP IF FIRST > = SECOND
   2     7      LD  C,1              !SET EXCHANGE FLAG
   1     7      LD  (HL),A          !EXCHANGE THE PAIR
   1     6      DEC  HL
   1     7      LD  (HL),E
   1     6      INC  HL
   2    13/8   SORT30 DJNZ SORT20     !LOOP TILL ALL PAIRS EXAMINED
   1     4      DEC  C               !CHECK EXCHANGE FLAG
   2    12/7   !JUMP IF EXCHANGE OCCURED
                                END

```

Lines = 15
 Bytes = 23
 Cycles = 626795

8. Z80 Interrupt Handling

```
!
! INTERRUPT OVERHEAD (ADD 13 CYCLES RESPONSE TIME)
!
bytes  cycles  ! INTRPT  EX    AF,AF'    !SAVE REGISTERS AND STATUS
1      4      !         EXX                    !RESTORE REGISTERS AND STATUS
1      4      !         EX    AF,AF'
1      4      !         EI
1      10     !         RET                    !RETURN TO INTERRUPTED PROGRAM
END
```

Lines = 6
Bytes = 6
Cycles = 43

9. Z80 Character String Translation

```
!
! TRANSLATE STRING FROM ASCII TO EBCDIC
!
bytes  cycles  ! TRANSLATION TABLE MUST BE AT A PAGE BOUNDARY.
!
3      10     ! TRANSL  LD    HL,STRING    !HL = STRING ADDRESS
2      7      !         LD    D,HI TABLE  !D = HIGH BYTE OF XLATION TALBE
2      7      !         LD    B,LO LENGTH  !B = LOOP COUNTER LOW BYTE
2      7      !         LD    C,HI LENGTH+1 !C = LOOP COUNTER HIGH BYTE
1      7      ! TRAN10 LD    E,(HL)        !GET AN ASCII CHARACTER
1      7      !         LD    A,(DE)       !USE IT TO INDEX EBCDIC TABLE
1      7      !         LD    (HL),A       !STORE EBCDIC CHAR IN STRING
2      13/8   !         DJNZ  TRAN10      !DEC AND TEST LOOP COUNT
1      4      !         DEC    C
2      12/7   !         JR    NZ1TRAN10    !JUMP IF NOT DONE
END
```

Lines = 10
Bytes = 17
Cycles = 34070

10. Z80 Dynamic Memory Access

```
!
! REG IX = MEMORY BLOCK ADDRESS
!
bytes  cycles  ! DYNACC  SET    5,(IX+151)    !SET BIT 5 OF BYTE 151
3      23     !         INC    (IX+70)    !INCREMENT BYTE 70
4      23     !         SLA    (IX+205)    !SHIFT BYTE 205 LEFT
DONE   END
```

Lines = 3
Bytes = 11
Cycles = 69

APPENDIX C. 6502 PROGRAM LISTINGS

1. 6502 Computed GOTO implementation

```

!
bytes  cycles  ! COMPUTED GOTO (REG X CONTAINS THE BYTE TO BE TESTED)
!
1      4      COGOTO  PLA          !POSADR=ADDRESS FOR POSITIVE
2      3              STA      POSADR
1      4              PLA
2      3              STA      POSADR+1
1      4              PLA
2      3              STA      ZERADR      !ZERADR=ADDRESS FOR ZERO
1      4              PLA
2      3              STA      ZERADR+1
1      2              TXA          !TEXT THE BYTE
2      3/2      BPL      COG010      !BRANCH IF NOT NEGATIVE
1      6              RTS          !JUMP TO ADDRESS FOR NEGATIVE
1      4      COG010  PLA          !DISCARD ADDRESS FOR NEGATIVE
1      4              PLA
1      2              TXA          !TEST THE BYTE
2      3/2      BNE      COG020      !BRANCH IF NOT ZERO
3      5              JMP      (ZERADR) !JUMP TO ADDRESS FOR ZERO
3      5      COG020  JMP      (POSADR) !JUMP TO ADDRESS FOR POSITIVE
END

```

Lines = 17

Bytes = 27

Cycles = 46.33 average

2. 6502 8 x 8 Bit Unsigned Multiply Routine

```

!
bytes  cycles  ! PREPARE ARGUMENTS FOR SUBROUTINE
!
3      4      LDA  INT1      !RANDOM LOCATION
2      3      STA  MPCAND   !PAGE ZERO
3      4      LDA  INT2      !RANDOM LOCATION
2      3      STA  MPLIER   !PAGE ZERO
3      6      JSR  MULT8    !CALL SUBROUTINE
!
! 8 X 8 UNSIGNED MULTIPLY ROUTINE
!
2      2      MULT8  LDA  #0      !CLEAR LOW BYTE OF PRODUCT
2      2      LDX  #8      !INIT LOOP COUNTER
1      2      MULT10 ASL  A      !SHIFT MULTIPLIER/PRODUCT LEFT
2      5      ROL  MPLIER
2      2/3    BCC  MULT20    !BRANCH IF MSB WAS 0
! ADD MULTIPLICAND TO PRODUCT
1      2      CLC
2      3      ADC  MPCAND
2      2/3    BCC  MULT20    !HANDLE CARRY TO HIGH BYTE
2      5      INC  MPLIER
1      2      MULT20 DEX      !DECREMENT LOOP COUNTER
2      2/3    BNE  MULT10    !BRANCH IF NOT DONE
1      6      RTS      !RETURN
!
! STORE PRODUCT
!
3      4      STA  INT3      !LOW BYTE
2      3      LDA  MPLIER   !HIGH BYT
3      4      STA  INT3+1
END

```

Lines = 20

Bytes = 41

Cycles = 196 average

3. 6502 16 x 16 Bit Unsigned Multiply

```

!
! 16 x 16 UNSIGNED MULTIPLY
!
! MPCAND : 2 CONSECUTIVE BYTES IN PAGE 0
! MPLIER : 2 CONSECUTIVE BYTES IN PAGE 0 (PRODUC+2)
bytes  cycles ! PRODUC : 4 CONSECUTIVE BYTES IN PAGE 0 (OVERLAPPING MPLIER)
!
2      2      MULT16 LDX    #16          !INIT LOOP COUNTER
2      2          LDA    #0          !INIT PRODUCT LSW
2      3          STA    PRODUC
2      3          STA    PRODUC+1
2      5      MULT30 ASL    PRODUC          !SHIFT MULTIPLIER/PRODUCT LEFT
2      5          ROL    PRODUC+1
2      5          ROL    MPLIER
2      5          ROL    MPLIER+1
2      3/2     BCC    MULT40        !JUMP IF MSB WAS 0
1      2      CLC          !MULTIPLICAND+PRODUCT LSW
2      3      LDA    PRODUC
2      3      ADC    MPCAND
2      3      STA    PRODUC
2      3      LDA    PRODUC+1
2      3      ADC    MPCAND+1
2      3      STA    PRODUC+1
2      3      LDA    PRODUC+2        !PROPOGATE CARRY
2      2      ADC    #0
2      3      STA    PRODUC+2
2      3/2     BCC    MULT40
2      5      INC    PRODUC+3
1      2      MULT40 DEX          !DEC LOOP COUNT
2      3/2     BNE    MULT30        !LOOP TILL DONE
END

```

Lines = 23

Bytes = 44

Cycles = 713 average

4. 6502 Block Move

```

!
bytes  cycles  ! Move a block of memory.
!
      2      2  BLKMOV  LDA   #LO SOURCE      !SET UP POINTERS AND COUNT
      2      3          STA   SRCADR
      2      2          LDA   #HI SOURCE
      2      3          STA   SRCADR+1
      2      2          LDA   #LO DESTIN
      2      3          STA   DSTADR
      2      2          LDA   #HI DESTIN
      2      3          STA   DSTADR+1
      2      2          LDX   #HI COUNT
      2     3/2          BEQ   LSTPAG      !BRANCH IF SIZE < 256 BYTES
      2      2          LDY   #0          !Y REG USED AS INDEX & CNTR
      2     5/6  LOOP1  LDA   (SRCADR),Y  !MOVE A 256 BYTE PORTION
      2      6          STA   (DSTADR),Y
      1      2          DEY
      2     3/2          BNE   LOOP1
      2      5          INC   SRCADR+1    !POINT TO NEXT 256 BYTE PART
      2      5          INC   DSTADR+1
      1      2          DEX              !X REG=NUM OF 256 BYTE PARTS
      2     3/2          BNE   LOOP1
      2      2  LSTPAG  LDY   #LO COUNT    !Y REG=NUM OF BYTES REMAINING
      2     3/2          BEQ   DONE      !BRANCH IF NONE LEFT
      2      5          DEC   SRCADR      !ADJUST ADDRESSES
      2      5          DEC   DSTADR
      2     5/6  LOOP2  LDA   (SRCADR),Y  !MOVE REMAINING BYTES
      2      6          STA   (DSTADR),Y
      1      2          DEY
      2     3/2          BNE   LOOP2
      DONE      END

```

Lines = 27
 Bytes = 51
 Cycles = 31816

5. 6502 Linear Search

```

!
bytes  cycles  ! SEARCH FOR BYTE IN REG A
!
2      2      SEARCH LDA #LO STRING !SET UP STRING POINTER
2      3      STA STRADR
2      2      LDA #HI STRING
2      3      STA STRADR+1
2      2      LDX #HI COUNT !X = HIGH BYTE OF COUNT
2      3/2    BEQ SRCH20 !CHECK FOR 0
2      2      LDY #0 !Y = COUNTER AND INDEX
2      5/6    SRCH10 CMP (STRADR),Y !MATCH?
2      3/2    BEQ FOUND !BRANCH IF SO
1      2      INY !INCREMENT COUNT/INDEX
2      3/2    BNE SRCH10 !BRANCH IF NOT DONE WITH 256
2      5      INC STRADR !UPDATE POINTER TO NEXT 256
1      2      DEX !DECREMENT HIGH BYTE OF COUNT
2      3/2    BNE SRCH10 !BRANCH IF NOT LAST PAGE
2      2      SRCH20 LDY #LO COUNT !CHECK LAST PARTIAL PAGE
2      3/2    BEQ DONE !BRANCH IF NO PARTIAL PAGE
2      2      LDY #0 !Y = INDEX
2      5/6    SRCH30 CMP (STRADR),Y
2      3/2    BEQ FOUND
1      2      INY
2      2      CPY #LO COUNT !DONE WITH LAST PARTIAL PAGE ?
2      3/2    BNE SRCH30 !BRANCH IF NOT
DONE   END

```

Lines = 22
 Bytes = 41
 Cycles = 13011

6. 6502 Insert into Linked List

```

!
bytes  cycles  ! INSERT THE ENTRY POINTED TO BY (NEWADR)
!
2      2      INSERT LDY #0 !INIT INDEX REG
2      3      LDA ROOT !XFER OLD TOP ENTRY PTR
2      6      STA (NEWADR),Y !FIRST 2 BYTES IS FORWARD PTR
2      3      LDA ROOT+1
1      2      INY
2      6      STA (NEWADR),Y
2      3      LDA NEWADR !ROOT POINTS TO NEW ENTRY
2      3      STA ROOT
2      3      LDA NEWADR+1
2      3      STA ROOT+1
END

```

Lines = 10
 Bytes = 19
 Cycles = 34

7. Bubble Sort

```

!
bytes  cycles  ! BUBBLE SORT ARRAY INTO DESCENDING ORDER
!
      2      2   SORT   LDY   #0           !INIT EXCHANGE FLAG
      2      2           LDX   #LENGTH-1       !INIT INDEX/PAIR COUNT
      3      4/5  SORT10 LDA   ARRAY,X        !GET FIRST BYTE OF PAIR
      3      4/5           CMP   ARRAY+1,X
      2      3/2           BCS   SORT20       !BRANCH IF FIRST > = SECOND
      2      2           LDY   #1           !SET EXCHANGE FLAG
      1      3           PHA                   !EXCHANGE THE PAIR
      3      4/5           LDA   ARRAY+1,X
      3      5           STA   ARRAY,X
      1      4           PLA
      3      5           STA   ARRAY+1,X
      1      2     SORT20 DEX                   !DEX INDEX/PAIR COUNT
      2      3/2           BNE   SORT10       !LOOP TILL ALL PAIRS EXAMINED
      1      2           DEY                   !CHECK EXCHANGE FLAG
      2      3/2           BEQ   SORT        !BRANCH IF EXCHANGE OCCURRED
      END

```

Lines = 15
 Bytes = 31
 Cycles = 280474

8. 6502 Interrupt Handling

```

!
bytes  cycles  ! INTERRUPT OVERHEAD (ADD 7 CYCLES RESPONSE TIME)
!
      1      3   INTRPT PHA                   !SAVE REGISTERS
      2      3           STX   XSAVE
      2      3           STY   YSAVE
      2      3           LDY   YSAVE       !RESTORE REGISTERS
      2      3           LDX   XSAVE
      1      4           PLA
      1      6           RTI                   !RESTORE PROCESSOR STATUS
      END

```

Lines = 7
 Bytes = 11
 Cycles = 32

9. 6502 Character String Translation

```

!
bytes  cycles  ! TRANSLATE STRING FROM ASCII TO EBCDIC
!
2      2      TRANSL  LDA   #LO STRING   !SET UP STRING POINTER
2      3              STA   STRADR
2      2              LDA   #HI STRING
2      3              STA   STRADR+1
2      2              LDA   #HI LENGTH   !CHECK HIGH BYTE OF LENGTH
2      3/2      BEQ   TRAN20   !BRANCH IF STRING < 256 CHARS
2      3              STA   COUNT       !INIT COUNT
2      2              LDY   #0         !Y = INDEX FOR PARTIAL STRING
2      5      TRAN10  LDA   (STRADR),Y   !TRANSLATE A BYTE
1      2              TAX
2      4              LDA   TABLE,X
2      6              STA   (STRADR),Y
1      2              INY             !INCREMENT INDEX
2      3/2      BNE   TRAN10   !BRANCH IF NOT DONE WITH PAGE
2      5              INC   STRADR+1   !UPDATE POINTER TO NEXT PAGE
2      5              DEC   COUNT     !DECREMENT COUNT
2      3/2      BNE   TRAN10   !BRANCH IF NOT LAST PAGE
2      2      TRAN20  LDY   #LO COUNT   !Y = INDEX/COUNT FOR LAST PAGE
2      3/2      BEQ   DONE     !BRANCH IF NO PARTIAL PAGE
2      5              DEC   STRADR     !ADJUST POINTER
2      5      TRAN30  LDA   (STRADR),Y   !TRANSLATE LAST PARTIAL PAGE
1      2              TAX
2      4              LDA   TABLE,X
2      6              STA   (STRADR),Y
1      2              DEY
2      3/2      BNE   TRAN30
DONE   END

```

Lines = 26

Bytes = 48

Cycles = 22068

10. 6502 Dynamic Memory Access

```
!
! (BLOCK) = ADDRESS OF MEMORY BLOCK
!
  2      2      DYNACC  LDY      #151          !SET BIT 5 OF BYTE 151
  2      5              LDA      (BLOCK),Y
  2      2              ORA      #20
  2      6              STA      (BLOCK),Y
  2      2              LDY      #70          !INCREMENT BYTE 70
  2      5              LDA      (BLOCK),Y
  1      2              CLC
  2      2              ADC      #1
  2      6              STA      (BLOCK),Y
  2      2              LDY      #205       !SHIFT BYTE 205 LEFT
  2      5              LDA      (BLOCK),Y
  1      2              ASL      A
  2      6              STA      (BLOCK),Y
DONE     END
```

Lines = 13

Bytes = 24

Cycles = 47

Integrating an 8-Bit DMA Controller into a 16-Bit System

Zilog

Tutorial

November 1980

The new generation of 16-bit microprocessors allows the system designer to implement a powerful, but cost-effective computer system using the currently available 8-bit peripheral support devices. These processors offer advance block transfer operations that allow blocks of data to be moved between memory and an Input/Output (I/O) device. Although the data transfer rates achieved are very high, they are still inadequate for interfacing some system peripherals such as the new 8" Winchester disk drives. To incorporate such high-speed peripheral devices, the system designer needs to integrate a Direct Memory Access (DMA) controller device into the system. This article illustrates the increase in throughput obtained by integrating an 8-bit DMA device into a 16-bit microprocessor system and discusses the various interface techniques and trade-offs involved in such a task.

Z80 DIRECT MEMORY ACCESS CONTROLLER

A DMA device performs the dedicated task of moving data in a microprocessor system independently of the Central Processing Unit (CPU). The transfers are usually between memory and an I/O device, but some DMAs are capable of moving data from memory to memory or between two I/O devices. In a small microprocessor system, the CPU can normally do these transfers via software, but this results in a reduction of system throughput and ties up the CPU for long periods of time when a large amount of data is to be moved. The response time of the CPU in these CPU-managed transfers is inherently slow and may not be adequate in situations where the nature of data transfers demands fast response. The addition of a DMA device to an 8-bit microprocessor system is easily accomplished, since most 8-bit CPU families have a DMA controller device that shares common family interface protocol. Integrating a DMA device into a 16-bit system poses two options to the system designer. Since 16-bit LSI DMA devices are not presently available, the designer can use the 8-bit devices with addi-

tional hardware, or can opt for implementing DMA functions using discrete TTL logic. The latter approach offers the advantage of implementing only those functions that are needed. However, even in the most simple cases, a high part count is required to add DMA capability using this approach. The 8-bit devices, on the other hand, offer extensive, integrated capabilities and require relatively little additional logic to interface to 16-bit processors.

The Z80 DMA is a powerful 8-bit DMA device and, unlike most other DMAs, it takes complete control of the system bus during the data transfer. It generates all bus signals normally generated by the Z80 CPU during a data transfer without any external TTL packages. Data transfers can be accomplished in three different modes. In the Byte mode, one byte of data is transferred at a time, giving control of the system bus to the CPU after each byte transfer. In the Burst mode, a block of data bytes is transferred and data transfer operations continue until the READY signal (normally from an I/O device) becomes inactive. At this time, bus control is returned to the CPU and when the I/O device is ready to move more data (activating the READY signal), the data transfer operation is started again. These bursts of data transfers continue until the whole block has been moved. The Continuous mode operates in the same fashion as the Burst mode, except that the bus control is returned to the CPU only when the operation is complete. If the READY signal goes inactive before the whole block is moved, the DMA simply pauses until it becomes active again. In addition to data transfers, the Z80 DMA can also search for a specific data byte. In the Search mode, data bytes are compared to a programmable "match byte" and an interrupt may be generated when a match is found.

The Z80 DMA can generate two port addresses, with either address being variable or fixed. It is capable of doing a data transfer from memory to memory or between two I/O devices, using a single channel in any of the three

modes described above. The Z80 DMA has a programmable cycle length. Thus, the read and write cycles of a data transfer operation can be made two, three or four clock cycles long, and the four control signals associated with data transfers can be deactivated one-half clock cycle before the read or write cycle ends. These programmable features allow easy interface of the DMA to slow or fast system components. In addition, the DMA can be made to automatically repeat a complete operation using the "auto restart" feature. Multiple DMAs can be daisy-chained in a system without any TTL support logic. A complete description of all the available features of the DMA can be found in the Z80 DMA Technical Manual (document #00-2013-A).

COMPARISON OF DATA TRANSFER RATES IN A SMALL SYSTEM

Table 1 illustrates the various transfer speeds that can be obtained in a micro-processor system with a Z80A CPU, a Z8000 CPU, or a Z80A DMA. The Z80A DMA can achieve an impressive transfer rate of 1 Mbyte/sec. The Z80A CPU, using the powerful block trans-

programmed to search for a specific byte of data while it is transferring data. This allows the system to perform powerful string operations at very high data rates. The transfer rates shown in Table 1 illustrate the improvement in system throughput that can be achieved with a DMA device.

INTEGRATION OF A Z80 DMA IN A Z8000 SYSTEM

A small, yet effective, Z8000 system can be built using currently available Z80 peripherals. The implementation of such a system is fully described in the Zilog application note A Small Z8000 System (document #03-8060-01). Previous discussion has proven the advantage of the addition of a DMA device to such a system. The rest of this article will describe the additional logic required to integrate the Z80 DMA into a Z8000-based system. By carefully selecting and implementing only those functions required, the designer can minimize the additional TTL logic. Since Z80 peripherals share common interface logic, it is not necessary to duplicate the logic when other Z80 peripherals are added to the system.

Table 1. Maximum Data Transfer Rates

	Z80A CPU	Z80A DMA ¹	Z8000 CPU
Memory to Memory	0.19 Mbytes/sec	1.0 Mbytes/sec 1.0 Mwords/sec**	0.44 Mbytes/sec 0.44 Mwords/sec
I/O to I/O		1.0 Mbytes/sec 1.0 Mwords/sec**	
I/O to Memory	0.19 Mbytes/sec	1.0 Mbytes/sec 1.0 Mwords/sec** 2.0 Mbytes/sec* 2.0 Mwords/sec*	0.4 Mbytes/sec 0.4 Mwords/sec

¹ Continuous mode operation

* In Search/Transfer mode with external logic

**Requires external logic for word transfers

fer instruction, can transfer data at 0.19 Mbytes/sec. Since the DMA achieves the 1 Mbyte/sec. transfer rate using two-clock-cycle operations for each byte of transferred data, it requires memory devices with relatively short access times. The Z8000 CPU has a maximum memory-to-memory data transfer rate of 0.44 Mtransfers/sec., and a maximum I/O-to-memory data transfer rate of 0.40 Mtransfers/sec. The same transfer rates are obtained by the Z8000 CPU whether the data transferred is a byte or a word. However, since the DMA can be made to transfer words with some additional hardware, it can still provide a data transfer rate of 1 Mtransfers/sec. In addition, the DMA can also be

Figure 1 shows a block diagram of the interface requirements for a Z80 DMA device in a Z8000 system. The Small Z8000 System Application Note already implements part of the logic shown in Figure 1. These interface functions are common to other Z80 peripherals, such as the PIO, SIO and CTC. This includes the 3-state address buffers and bidirectional data buffers, which are used to demultiplex the system address and data buses. The DMA is connected to the demultiplexed address and data lines rather than being placed closer to the CPU. Other common functional blocks are the Status Decoder, I/O Decoder, and Z8000-to-Z80 Control Translator logic.




Figure 1. Block Diagram

Since the Z80 DMA takes complete control of address and data buses during an operation, it generates Z80 CPU system-bus-compatible control signals. However, these signals are not compatible with the system bus control signals generated by Z8000 CPU, and a Z80-to-Z8000 Control Translator logic block is required to interface the DMA with the Z8000 system. In particular, the signals that need to be generated in order to effectively control the system bus are four status signals ST0-ST3, Byte/Word (B/W), Normal/System (N/S), Read/Write (R/W), Memory Request (MREQ), Data Strobe (DS), and Address Strobe (AS). The segmented Z8001 CPU generates a segment address and a 16-bit offset address within the segment. Since the DMA can only output 16 bits of address information, a Segment Register is required to store the segment information. The segment number is latched in this register by the Z8000 CPU prior to DMA operation. In memory-to-memory data transfers, the data to be moved must reside in the same 64K address space. However, in memory-to-I/O operations, when the block of data to be moved crosses a segment boundary, the operation requires the loading of a new segment number into the Segment Register before crossing the segment boundary. The Segment Register is shown in Figure 1.

A 4-bit Control Register that has been appropriately programmed by the Z8000 CPU before it enables the DMA is used to generate N/S, B/W, and W/DW signals. These three

signals remain active throughout the DMA operation. The DMA provides two signals (MREQ and IORQ) that indicate whether a memory or an I/O address is being accessed. These signals are gated with signals generated by the Z8000 Status Decoder, which decodes the status signals ST0-ST3 to differentiate between memory and I/O accesses in the current CPU operation. Since the memory and I/O address spaces of the DMA are the same size, the MREQ and IORQ signals can be interchanged to generate other Z8000 control signals. The Write (WR) signal of the DMA is used to generate the R/W signal.

The timing relationship between the DMA control signals (IORQ, MREQ, RD, WR) and three of the Z8000 control signals (AS, DS, MREQ) is shown in Figure 2. In order to generate AS and DS from the DMA-generated control signals, the DMA must be operated in the variable cycle mode with a cycle length of four clock cycles. The DMA, however, can be allowed to run with an operational cycle of two clock cycles, if the memory controller can initiate and complete a memory transaction with the DMA's control signals instead of using AS and DS, and if the memory devices have the fast access times necessary for two-cycle transfers. Figure 3 illustrates the generation of AS, DS, and MREQ signals from DMA control signals RD, WR, and MREQ. The four clock cycle memory read or write operation of the DMA is translated to a three clock cycle CPU memory read or write operation with this logic. The DS signal is




Figure 2. Control Signal Timings

generated from RD and WR signals as shown in the same figure.

When a dynamic RAM array needs to be re-freshed, it becomes necessary to extend a DMA read or write cycle. This is achieved by activating the WAIT signal of the DMA. This signal is multiplexed with the Chip Enable (CE) signal in the device, since the DMA needs to be waited only when it is the bus master. The WAIT signal, however, is sampled only at fixed instances during a read or a write cycle and then only if the cycle is more than two clock cycles long when the programmable operational cycle feature is selected. Thus, in a three or four clock cycle Memory Read or Write, the WAIT line is sampled at the falling edge of the second clock, and on the falling edge of the third clock in a four clock cycle I/O Read or Write as illustrated in Figure 2. This implies that in order to be able to use the WAIT signal to extend the DMA operational cycle, the designer has to opt for four clock cycle transfers and use IORQ signal from the DMA to generate AS and DS signals, rather than the MREQ signal as shown in Figure 3. Since the memory and I/O spaces of the Z80 DMA are 64K bytes each, the IORQ signal can be used to indicate a memory access and the MREQ signal to indicate I/O access.




Figure 3. AS-DS-MREQ-Generation




Figure 4. 8-Bit Data Transfer Logic

BYTE, WORD AND DOUBLE WORD DATA TRANSFERS

The address translation logic, in conjunction with the data buffers, allows the DMA to perform byte, word or double word transfers. The designer has the option of selecting one or more of these data transfer modes. However, the hardware required to implement the functions increases as more options are selected. When only byte transfers are desired, no address translation logic or data buffering is needed, but, because the system data bus is 16-bits wide, an 8-bit bus transceiver buffer is required to enable the DMA to access the higher byte of the data bus (Figure 4). In this case, the DMA's address bus is directly connected to the system address bus. When 16-bit transfers are desired, the DMA address bus is shifted so that low address bit A0 is physically connected to system address bit SA1. In this case, A15 of the DMA is not used and SA0 is ignored by the memory controller. An 8-bit

data buffer serves the purpose of storing the higher order data byte during the read cycle and driving it in the write cycle. This is illustrated in Figure 5. The 32-bit data transfer operation is similar to the 16-bit operation but requires two additional data buffers and the shifting of the address bus by an additional bit. These approaches, however, require that the same data bus width be used in data transfers between memory and an I/O device.

Figure 6 shows the address translation logic needed to do 8-, 16- and 32-bit data transfers. The CPU needs to set up two signals, B/W and W/DW, before enabling the DMA to determine the data transfer width. These two signals then control the shifting of the DMA's address bus for the generation of system addresses. Thus, while moving bytes, the two transparent latches are enabled and the DMA address bus remains unshifted. The data byte can be stored in any of the data




Figure 5. 16-Bit Data Transfer Logic

buffers (Figure 5) or by the DMA, depending upon the memory organization. To accomplish word or double word transfers, the address bus is shifted via the multiplexers by one or two bits, depending on the control signals. Only the four multiplexers and a data buffer are required to perform 8- and 16-bit data movements. Since the upper address bits from DMA are not used in 16- and 32-bit transfers, up to 32K words and 16K double words can be moved in a single DMA block transfer. To compensate for the shifting of these addresses, the actual port addresses are shifted right by one or two bits before being written to the DMA.

ler always transfers the data byte (in a byte mode) on the low-order eight bits of the data bus.

SUMMARY

Integration of a 8-bit DMA device into a 16-bit microprocessor system improves system performance and allows the system to add new fast peripherals. The interfacing requires additional logic, but some of this logic is already implemented in the system since the system usually contains other 8-bit peripherals of the same CPU family sharing common




Figure 6. 8-, 16- or 32-Bit Data Transfer Address Translation Logic

USING THE SEARCH MODE

The search or search/transfer modes of the Z80 DMA need special interfacing consideration. Since the DMA can search for bytes only, the use of these functions is limited in a 16-bit environment without any support logic. Thus, when the DMA is set up to do 8-bit transfers, the hardware shown in Figure 4 allows searches on both halves of the data bus when the data bus is 16 bits wide. In the 16- and 32-bit transfer modes, however, the DMA can compare only the low-order data byte, and external hardware is required if any of the higher order data bytes need to be searched. When the hardware is set up to do 8-, 16- and 32-bit data transfers, the search mode can be used only if the memory control-

interface logic. Also, the implementation of the extra logic needed to integrate the 8-bit DMA can be minimized by carefully selecting and implementing only necessary DMA functions that contribute to the improvement of overall system performance.

REFERENCES

1. Z80 DMA Technical Manual, Zilog Inc., May 1980.
2. "A Small Z8000 System", Application Note, Zilog Inc., January 1980.
3. Z8000 CPU Technical Manual, Zilog Inc., May 1980.

Interfacing Z80 CPUs to the Z8500 Peripheral Family

Zilog

Application Note

May 1983

INTRODUCTION

The Z8500 Family consists of universal peripherals that can interface to a variety of microprocessor systems that use a non-multiplexed address and data bus. Though similar to Z80 peripherals, the Z8500 peripherals differ in the way they respond to I/O and Interrupt Acknowledge cycles. In addition, the advanced features of the Z8500 peripherals enhance system performance and reduce processor overhead.

To design an effective interface, the user needs an understanding of how the Z80 Family interrupt structure works, and how the Z8500 peripherals interact with this structure. This application note provides basic information on the interrupt structures, as well as a discussion of the hardware and software considerations involved in interfacing the Z8500 peripherals to the Z80 CPUs. Discussions center around each of the following situations:

- Z80A 4 MHz CPU to Z8500 4 MHz peripherals
- Z80B 6 MHz CPU to Z8500A 6 MHz peripherals
- Z80H 8 MHz CPU to Z8500 4 MHz peripherals
- Z80H 8 MHz CPU to Z8500A 6 MHz peripherals

This application note assumes the reader has a strong working knowledge of the Z8500 peripherals; it is not intended as a tutorial.

CPU HARDWARE INTERFACING

The hardware interface consists of three basic groups of signals: data bus, system control, and interrupt control, described below. For more detailed signal information, refer to Zilog's Data Book, Universal Peripherals.

Data Bus Signals

D7-D₀ Data Bus (bidirectional, 3-state). This bus transfers data between the CPU and the peripherals.

System Control Signals

A_n-A₀ Address Select Lines (optional). These lines select the port and/or control registers.

CE Chip Enable (input, active Low). \overline{CE} is used to select the proper peripheral for programming. \overline{CE} should be gated with \overline{IORQ} or \overline{MREQ} to prevent spurious chip selects during other machine cycles.

RD* Read (input, active Low). \overline{RD} activates the chip-read circuitry and gates data from the chip onto the data bus.

WR* Write (input, active Low). \overline{WR} strobes data from the data bus into the peripheral.

*Chip reset occurs when \overline{RD} and \overline{WR} are active simultaneously.

Interrupt Control

INTACK Interrupt Acknowledge (input, active Low). This signal indicates an Interrupt Acknowledge cycle and is used with \overline{RD} to gate the interrupt vector onto the data bus.

INT Interrupt Request (output, open-drain, active Low).

IEI Interrupt Enable In (input, active High).
 IE0 Interrupt Enable Out (output, active High).

These lines control the interrupt daisy chain for the peripheral interrupt response.

Z8500 I/O OPERATION

The Z8500 peripherals generate internal control signals from \overline{RD} and \overline{WR} . Since PCLK has no required phase relationship to \overline{RD} or \overline{WR} , the circuitry generating these signals provides time for metastable conditions to disappear.

The Z8500 peripherals are initialized for different operating modes by programming the internal registers. These internal registers are accessed during I/O Read and Write cycles, which are described below.

Read Cycle Timing

Figure 1 illustrates the Z8500 Read cycle timing. All register addresses and \overline{INTACK} must remain stable throughout the cycle. If \overline{CE} goes active after \overline{RD} goes active, or if \overline{CE} goes inactive before \overline{RD} goes inactive, then the effective Read cycle is shortened.

Write Cycle Timing

Figure 2 illustrates the Z8500 Write cycle timing. All register addresses and \overline{INTACK} must remain stable throughout the cycle. If \overline{CE} goes active after \overline{WR} goes active, or if \overline{CE} goes inactive before \overline{WR} goes inactive, then the effective Write cycle is shortened. Data must be available to the peripheral prior to the falling edge of \overline{WR} .

PERIPHERAL INTERRUPT OPERATION

Understanding peripheral interrupt operation requires a basic knowledge of the Interrupt Pending (IP) and Interrupt Under Service (IUS) bits in relation to the daisy chain. Both Z80 and Z8500 peripherals are designed in such a way that no additional interrupts can be requested during an Interrupt Acknowledge cycle. This allows the interrupt daisy chain to settle, and ensures proper response of the interrupting device.

The IP bit is set in the peripheral when CPU intervention is required (such conditions as buffer empty, character available, error detection, or status changes). The Interrupt Acknowledge cycle does not necessarily reset the IP bit. This bit is cleared by a software command to the peripheral, or when the action that generated the interrupt is completed (i.e., reading a character, writing data, resetting errors, or changing the status). When the interrupt has been serviced, other interrupts can occur.




Figure 1. Z8500 Peripheral I/O Read Cycle Timing




Figure 2. Z8500 Peripheral I/O Write Cycle Timing

The IUS bit indicates that an interrupt is currently being serviced by the CPU. The IUS bit is set during an Interrupt Acknowledge cycle if the IP bit is set and the IEI line is High. If the IEI line is Low, the IUS bit is not set, and the device is inhibited from placing its vector onto the data bus. In the Z80 peripherals, the IUS bit is normally cleared by decoding the RETI instruction, but can also be cleared by a software command (SIO). In the Z8500 peripherals, the IUS bit is cleared only by software commands.

Z80 Interrupt Daisy-Chain Operation

In the Z80 peripherals, both the IP and IUS bits control the IE0 line and the lower portion of the daisy chain.

When a peripheral's IP bit is set, its IE0 line is forced Low. This is true regardless of the state of the IEI line. Additionally, if the peripheral's IUS bit is clear and its IEI line High, the INT line is also forced Low.

The Z80 peripherals sample for both \overline{MT} and \overline{TORQ} active, and \overline{RD} inactive to identify an Interrupt Acknowledge cycle. When \overline{MT} goes active and \overline{RD} is inactive, the peripheral detects an Interrupt Acknowledge cycle and allows its interrupt daisy chain to settle. When the \overline{TORQ} line goes active with \overline{MT} active, the highest priority interrupting peripheral places its interrupt vector onto the data bus. The IUS bit is also set to indicate that the peripheral is currently under service. As long as the IUS bit is set, the IE0 line is forced Low. This inhibits any lower priority devices from requesting an interrupt.

When the Z80 CPU executes the RETI instruction, the peripherals monitor the data bus and the highest priority device under service resets its IUS bit.


Z8500 Interrupt Daisy-Chain Operation

In the Z8500 peripherals, the IUS bit normally controls the state of the IE0 line. The IP bit affects the daisy chain only during an Interrupt Acknowledge cycle. Since the IP bit is normally not part of the Z8500 peripheral interrupt daisy chain, there is no need to decode the RETI instruction. To allow for control over the daisy chain, Z8500 peripherals have a Disable Lower Chain (DLC) software command that pulls IE0 Low. This can be used to selectively deactivate parts of the daisy chain regardless of the interrupt status. Table 1 shows the truth tables for the Z8500 interrupt daisy-chain control signals during certain cycles. Table 2 shows the interrupt state diagram for the Z8500 peripherals.

Table 1. Z8500 Daisy-Chain Control Signals

Truth Table for Daisy Chain Signals During Idle State				Truth Table for Daisy Chain Signals During \overline{INTACK} Cycle			
IEI	IP	IUS	IE0	IEI	IP	IUS	IE0
0	X	X	0	0	X	X	0
1	X	0	1	1	1	X	0
1	X	1	0	1	X	1	0
				1	0	0	1

Table 2. Z8500 Interrupt State Diagram



The Z8500 peripherals use $\overline{\text{INTACK}}$ (Interrupt Acknowledge) for recognition of an Interrupt Acknowledge cycle. This pin, used in conjunction with $\overline{\text{RD}}$, allows the Z8500 peripheral to gate its interrupt vector onto the data bus. An active $\overline{\text{RD}}$ signal during an Interrupt Acknowledge cycle performs two functions. First, it allows the highest priority device requesting an interrupt to place its interrupt vector on the data bus. Secondly, it sets the IUS bit in the highest priority device to indicate that the device is currently under service.

INPUT/OUTPUT CYCLES

Although Z8500 peripherals are designed to be as universal as possible, certain timing parameters differ from the standard Z80 timing. The following sections discuss the I/O interface for each of the Z80 CPUs and the Z8500 peripherals. Figure 5 depicts logic for the Z80A CPU to Z8500 peripherals (and Z80B CPU to Z8500A peripherals) I/O interface as well as the Interrupt Acknowledge

interface. Figures 4 and 7 depict some of the logic used to interface the Z80H CPU to the Z8500 and Z8500A peripherals for the I/O and Interrupt Acknowledge interfaces. The logic required for adding additional Wait states into the timing flow is not discussed in the following sections.

Z80A CPU to Z8500 Peripherals

No additional Wait states are necessary during the I/O cycles, although additional Wait states can be inserted to compensate for timing delays that are inherent in a system. Although the Z80A timing parameters indicate a negative value for data valid prior to $\overline{\text{WR}}$, this is a worse than "worst case" value. This parameter is based upon the longest (worst case) delay for data available from the falling edge of the CPU clock minus the shortest (best case) delay for CPU clock High to $\overline{\text{WR}}$ Low. The negative value resulting from these two parameters does not occur because the worst case of one parameter and the best case of the other do not occur within the same device. This indicates that the value for data available prior to $\overline{\text{WR}}$ will always be greater than zero.

All setup and pulse width times for the Z8500 peripherals are met by the standard Z80A timing. In determining the interface necessary, the $\overline{\text{CE}}$ signal to the Z8500 peripherals is assumed to be the decoded address qualified with the $\overline{\text{TORQ}}$ signal.

Figure 3a shows the minimum Z80A CPU to Z8500 peripheral interface timing for I/O cycles. If additional Wait states are needed, the same number of Wait states can be inserted for both I/O Read and Write cycles to simplify interface logic. There are several ways to place the Z80A CPU into a Wait condition (such as counters or shift registers to count system clock pulses), depending upon whether or not the user wants to place Wait states in all I/O cycles, or only during Z8500 I/O cycles. Tables 3 and 4 list the Z8500 peripheral and the Z80A CPU timing parameters (respectively) of concern during the I/O cycles. Tables 5 and 6 list the equations used in determining if these parameters are satisfied. In generating these equations and the values obtained from them, the required number of Wait states was taken into account. The reference numbers in Tables 3 and 4 refer to the timing diagram in Figure 3a.

Table 3. Z8500 Timing Parameters I/O Cycles

Worst Case		Min	Max	Units
6.	TsA(WR) Address to \overline{WR} Low Setup	80		ns
1.	TsA(RD) Address to \overline{RD} Low Setup	80		ns
2.	TdA(DR) Address to Read Data Valid		590	ns
	TsCE1(WR) \overline{CE} Low to \overline{WR} Low Setup	0		ns
	TsCE1(RD) \overline{CE} Low to \overline{RD} Low Setup	0		ns
4.	TwRD1 \overline{RD} Low Width	390		ns
8.	TwWR1 \overline{WR} Low Width	390		ns
3.	TdRDf(DR) \overline{RD} Low to Read Data Valid		255	ns
7.	TsDW(WR) Write Data to \overline{WR} Low Setup	0		ns

Table 4. Z80A Timing Parameters I/O Cycles

Worst Case		Min	Max	Units
	TcC Clock Cycle Period	250		ns
	TwCh Clock Cycle High Width	110		ns
	TfC Clock Cycle Fall Time		30	ns
	TdCr(A) Clock High to Address Valid		110	ns
	TdCr(RDf) Clock High to \overline{RD} Low		85	ns
	TdCr(IORQf) Clock High to \overline{IORQ} Low		75	ns
	TdCr(WRf) Clock High to \overline{WR} Low		65	ns
5.	TsD(Cf) Data to Clock Low Setup	50		ns

Table 5. Parameter Equations

Z8500 Parameter	Z80A Equation	Value	Units
TsA(RD)	$TcC - TdCr(A)$	140 min	ns
TdA(DR)	$3TcC + TwCh - TdCr(A) - TsD(Cf)$	800 min	ns
TdRDf(DR)	$2TcC + TwCh - TsD(Cf)$	460 min	ns
TwRD1	$2TcC + TwCh + Tfc - TdCr(RDf)$	525 min	ns
TsA(WR)	$TcC - TdCr(A)$	140 min	ns
TsDW(WR)		> 0 min	ns
TwWR1	$2TcC + TwCh + Tfc - TdCr(WRf)$	560 min	ns

Table 6. Parameter Equations

Z80A Parameter	Z8500 Equation	Value	Units
TsD(Cf)	Address		
	$3TcC + TwCh - TdCr(A) - TdA(DR)$	160 min	ns
	\overline{RD}		
	$2TcC + TwCh - TdCr(RDf) - TdRD(DR)$	135 min	ns




Figure 3a. Z80A CPU to Z8500 Peripheral Minimum I/O Cycle Timing

Z80B CPU to Z8500A Peripherals

No additional Wait states are necessary during I/O cycles, although Wait states can be inserted to compensate for any system delays. Although the Z80B timing parameters indicate a negative value for data valid prior to \overline{WR} , this is a worse than "worst case" value. This parameter is based upon the longest (worst case) delay for data available from the falling edge of the CPU clock minus the shortest (best case) delay for CPU clock High to \overline{WR} Low. The negative value resulting from these

two parameters does not occur because the worst case of one parameter and the best case of the other do not occur within the same device. This indicates that the value for data available prior to \overline{WR} will always be greater than zero.

All setup and pulse width times for the Z8500A peripherals are met by the standard Z80B timing. In determining the interface necessary, the \overline{CE} signal to the Z8500A peripherals is assumed to be the decoded address qualified with the \overline{IORQ} signal.

Figure 3b shows the minimum Z80B CPU to Z8500A peripheral interface timing for I/O cycles. If additional Wait states are needed, the same number of Wait states can be inserted for both I/O Read and I/O Write cycles in order to simplify interface logic. There are several ways to place the Z80B CPU into a Wait condition (such as counters or shift registers to count system clock pulses), depending upon whether or not the user wants to place Wait states in all I/O cycles, or only

during Z8500A I/O cycles. Tables 7 and 8 list the Z8500A peripheral and the Z80B CPU timing parameters (respectively) of concern during the I/O cycles. Tables 9 and 10 list the equations used in determining if these parameters are satisfied. In generating these equations and the values obtained from them, the required number of Wait states was taken into account. The reference numbers in Tables 7 and 8 refer to the timing diagram of Figure 3b.




Figure 3b. Z80B CPU to Z8500A Peripheral Minimum I/O Cycle Timing

Table 7. Z8500A Timing Parameters I/O Cycles

Worst Case		Min	Max	Units
6.	TsA(WR)	Address to \overline{WR} Low Setup	80	ns
1.	TsA(RD)	Address to \overline{RD} Low Setup	80	ns
2.	TdA(DR)	Address to Read Data Valid	420	ns
	TsCE1(WR)	\overline{CE} Low to \overline{WR} Low Setup	0	ns
	TsCE1(RD)	\overline{CE} Low to \overline{RD} Low Setup	0	ns
4.	TwRD1	\overline{RD} Low Width	250	ns
8.	TwWR1	\overline{WR} Low Width	250	ns
3.	TdRDf(DR)	\overline{RD} Low to Read Data Valid	180	ns
7.	TsDW(WR)	Write Data to \overline{WR} Low Setup	0	ns

Table 8. Z80B Timing Parameters I/O Cycles

Worst Case		Min	Max	Units
	t _c	Clock Cycle Period	165	ns
	t _w Ch	Clock Cycle High Width	65	ns
	t _f C	Clock Cycle Fall Time	20	ns
	t _d Cr(A)	Clock High to Address Valid	90	ns
	t _d Cr(RDf)	Clock High to \overline{RD} Low	70	ns
	t _d Cr(IORQf)	Clock High to \overline{IORQ} Low	65	ns
	t _d Cr(WRf)	Clock High to \overline{WR} Low	60	ns
5.	TsD(Cf)	Data to Clock Low Setup	40	ns

Table 9. Parameter Equations

Z8500A Parameter	Z80B Equation	Value	Units
TsA(RD)	$t_c - t_{dCr}(A)$	>75 min	ns
TdA(DR)	$3t_c + t_{wCh} - t_{dCr}(A) - t_{sD}(Cf)$	430 min	ns
TdRDf(DR)	$2t_c + t_{wCh} - t_{sD}(Cf)$	345 min	ns
TwRD1	$2t_c + t_{wCh} + t_{fC} - t_{dCr}(RDf)$	325 min	ns
TsA(WR)	$t_c - t_{dCr}(A)$	75 min	ns
TsDW(WR)		> 0 min	ns
TwWR1	$2t_c + t_{wCh} + t_{fC} - t_{dCr}(WRf)$	352 min	ns

Table 10. Parameter Equations

Z80B Parameter	Z8500A Equation	Value	Units
TsD(Cf)	Address		
	$3t_c + t_{wCh} - t_{dCr}(A) - t_{dA}(DR)$	50 min	ns
	\overline{RD}		
	$2t_c + t_{wCh} - t_{dCr}(RDf) - t_{dRD}(DR)$	75 min	ns

Z80H CPU to Z8500 Peripherals

During an I/O Read cycle, there are three Z8500 parameters that must be satisfied. Depending upon the loading characteristics of the \overline{RD} signal, the designer may need to delay the leading (falling) edge of \overline{RD} to satisfy the Z8500 timing parameter $TsA(RD)$ (Address Valid to \overline{RD} Setup). Since Z80H timing parameters indicate that the \overline{RD} signal may go Low after the falling edge of T_2 , it is recommended that the rising edge of the system clock be used to delay \overline{RD} (if necessary). The CPU must also be placed into a Wait condition long enough to satisfy $TdA(DR)$ (Address Valid to Read Data Valid Delay) and $TdRdF(DR)$ (\overline{RD} Low to Read Data Valid Delay).

During an I/O Write cycle, there are three other Z8500 parameters that must be satisfied. Depending upon the loading characteristics of the \overline{WR} signal and the data bus, the designer may need to delay the leading (falling) edge of \overline{WR} to satisfy the Z8500 timing parameters $TsA(WR)$ (Address Valid to \overline{WR} Setup) and $TsDW(WR)$ (Data Valid Prior to \overline{WR} setup). Since Z80H timing parameters indicate that the \overline{WR} signal may go Low after the falling edge of T_2 , it is recommended that the rising edge of the system clock be used to delay \overline{WR} (if necessary). This delay will ensure that both parameters are satisfied. The CPU must also be placed into a Wait condition long

enough to satisfy $TwWR1$ (\overline{WR} Low Pulse Width). Assuming that the \overline{WR} signal is delayed, only two additional Wait states are needed during an I/O Write cycle when interfacing the Z80H CPU to the Z8500 peripherals.

To simplify the I/O interface, the designer can use the same number of Wait states for both I/O Read and I/O Write cycles. Figure 3c shows the minimum Z80H CPU to Z8500 peripheral interface timing for the I/O cycles (assuming that the same number of Wait states are used for both cycles and that both \overline{RD} and \overline{WR} need to be delayed). Figure 4 shows two circuits that can be used to delay the leading (falling) edge of either the \overline{RD} or the \overline{WR} signals. There are several ways to place the Z80A CPU into a Wait condition (such as counters or shift registers to count system clock pulses), depending upon whether or not the user wants to place Wait states in all I/O cycles, or only during Z8500 I/O cycles. Tables 4 and 11 list the Z8500 peripheral and the Z80H CPU timing parameters (respectively) of concern during the I/O cycles. Tables 14 and 15 list the equations used in determining if these parameters are satisfied. In generating these equations and the values obtained from them, the required number of Wait states was taken into account. The reference numbers in Tables 4 and 11 refer to the timing diagram of Figure 3c.

Table 11. Z80H Timing Parameter I/O Cycles

	Equation	Min	Max	Units
TcC	Clock Cycle Period	125		ns
$TwCh$	Clock Cycle High Width	55		ns
IfC	Clock Cycle Fall Time		10	ns
$TdCr(A)$	Clock High to Address Valid		80	ns
$TdCr(RdF)$	Clock High to \overline{RD} Low		60	ns
$TdCr(IORQF)$	Clock High to \overline{IORQ} Low		55	ns
$TdCr(WRf)$	Clock High to \overline{WR} Low		55	ns
5. $TsD(Cf)$	Data to Clock Low Setup	30		ns

Table 12. Parameter Equations

Z8500 Parameter	Z80H Equation	Value	Units
$TsA(RD)$	$2TcC - TdCr(A)$	170 min	ns
$TdA(DR)$	$6TcC + TwCh - TdCr(A) - TsD(Cf)$	695 min	ns
$TdRdF(DR)$	$4TcC + TwCh - TsD(Cf)$	523 min	ns
$TwRD1$	$4TcC + TwCh + IfC - TdCr(RdF)$	503 min	ns
$TsA(WR)$	\overline{WR} - delayed		
	$2TcC - TdCr(A)$	170 min	ns
$TsDW(WR)$		> 0 min	ns
$TwWR1$	$4TcC + TwCh + IfC$	563 min	ns




Figure 3c. Z80H CPU to Z8500 Peripheral Minimum I/O Cycle Timing

Z80H CPU to Z8500A Peripherals

During an I/O Read cycle, there are three Z8500A parameters that must be satisfied. Depending upon the loading characteristics of the \overline{RD} signal, the designer may need to delay the leading (falling) edge of \overline{RD} to satisfy the Z8500A timing parameter $TsA(\overline{RD})$ (Address Valid to \overline{RD} Setup). Since Z80H timing parameters indicate that the \overline{RD} signal may go Low after the falling edge of T_2 , it is recommended that the rising edge of the system clock be used to delay \overline{RD} (if necessary). The CPU must also be placed into a Wait condition long enough to satisfy $TdA(\overline{DR})$ (Address Valid to Read Data Valid Delay) and $TdRdF(\overline{DR})$ (\overline{RD} Low to Read Data Valid Delay). Assuming that the \overline{RD} signal is delayed, then only one additional Wait state is needed during an I/O Read cycle when interfacing the Z80H CPU to the Z8500A peripherals.

During an I/O Write cycle, there are three other Z8500A parameters that have to be satisfied. Depending upon the loading characteristics of the \overline{WR} signal and the data bus, the designer may need to delay the leading (falling) edge of \overline{WR} to satisfy the Z8500A timing parameters $TsA(\overline{WR})$ (Address Valid to \overline{WR} Setup) and $TsDW(\overline{WR})$ (Data Valid Prior to \overline{WR} Setup). Since Z80H timing parameters indicate that the \overline{WR} signal may go Low after the falling edge of T_2 , it is recommended that the rising edge of the system clock be used

to delay \overline{WR} (if necessary). This delay will ensure that both parameters are satisfied. The CPU must also be placed into a Wait condition long enough to satisfy $TwWR1$ (\overline{WR} Low Pulse Width). Assuming that the \overline{WR} signal is delayed, then only one additional Wait state is needed during an I/O Write cycle when interfacing the Z80H CPU to the Z8500A peripherals.

Figure 3d shows the minimum Z80H CPU to Z8500A peripheral interface timing for the I/O cycles (assuming that the same number of Wait states are used for both cycles and that both \overline{RD} and \overline{WR} need to be delayed). Figure 4 shows two circuits that may be used to delay the leading (falling) edge of either the \overline{RD} or the \overline{WR} signals. There are several methods used to place the Z80A CPU into a Wait condition (such as counters or shift registers to count system clock pulses), depending upon whether or not the user wants to place Wait states in all I/O cycles, or only during Z8500A I/O cycles. Tables 7 and 11 list the Z8500A peripheral and the Z80H CPU timing parameters (respectively) of concern during the I/O cycles. Tables 14 and 15 list the equations used in determining if these parameters are satisfied. In generating these equations and the values obtained from them, the required number of Wait states was taken into account. The reference numbers in Tables 4 and 11 refer to the timing diagram of Figure 3d.

Table 13. Parameter Equations

Z80H Parameter	Z8500 Equation	Value	Units
$TsD(Cf)$	Address		
	$6TcC+TwCh-TdCr(A)-TdA(DR)$ \overline{RD} - delayed	135 min	ns
	$4TcC+TwCh+TfC-TdRD(DR)$	300 min	ns

Table 14. Parameter Equations

Z8500A Parameter	Z80H Equation	Value	Units
$TsA(\overline{RD})$	$2TcC-TdCr(A)$	170 min	ns
$TdA(\overline{DR})$	$6TcC+TwCh-TdCr(A)-TsD(Cf)$	695 min	ns
$TdRdF(\overline{DR})$	$4TcC+TwCh-TsD(Cf)$	525 min	ns
$TwRD1$	$4TcC+TwCh+TfC-TdCr(RdF)$	503 min	ns
$TsA(\overline{WR})$	\overline{WR} - delayed		
	$2TcC-TdCr(A)$	170 min	ns
$TsDW(\overline{WR})$		> 0 min	ns
$TwWR1$	$2TcC+TwCh+TfC$	313 min	ns




Figure 3d. Z80H CPU to Z8500A Peripheral Minimum I/O Cycle Timing




Figure 4. Delaying \overline{RD} or \overline{WR}

Table 15. Parameter Equations

Z80H Parameter	Z8500A Equation	Value	Units
TsD(Cf)	Address $4T_{cC} + T_{wCh} - T_{dCr}(A) - T_{dA}(DR)$	55 min	ns
	RD - delayed $2T_{cC} + T_{wCh} - T_{dRD}(DR)$	125 min	ns

INTERRUPT ACKNOWLEDGE CYCLES

The primary timing differences between the Z80 CPUs and Z8500 peripherals occur in the Interrupt Acknowledge cycle. The Z8500 timing parameters that are significant during Interrupt Acknowledge cycles are listed in Table 16, while the Z80 parameters are listed in Table 17. The reference numbers in Tables 16 and 17 refer to Figures 6, 8a, and 8b.

If the CPU and the peripherals are running at different speeds (as with the Z80H interface), the $\overline{\text{INTACK}}$ signal must be synchronized to the peripheral clock. Synchronization is discussed in detail under Interrupt Acknowledge for Z80H CPU to Z8500/Z8500A Peripherals.

During an Interrupt Acknowledge cycle, Z8500 peripherals require both $\overline{\text{INTACK}}$ and $\overline{\text{RD}}$ to be active at certain times. Since the Z80 CPUs do not issue either $\overline{\text{INTACK}}$ or $\overline{\text{RD}}$, external logic must generate these signals.

Generating these two signals is easily accomplished, but the Z80 CPU must be placed into a Wait condition until the peripheral interrupt vector is valid. If more peripherals are added to the daisy chain, additional Wait states may be

necessary to give the daisy chain time to settle. Sufficient time between $\overline{\text{INTACK}}$ active and $\overline{\text{RD}}$ active should be allowed for the entire daisy chain to settle.

Since the Z8500 peripheral daisy chain does not use the IP flag except during interrupt acknowledge, there is no need for decoding the RETI instruction used by the Z80 peripherals. In each of the Z8500 peripherals, there are commands that reset the individual IUS flags.

EXTERNAL INTERFACE LOGIC

The following sections discuss external interface logic required during Interrupt Acknowledge cycles for each interface type.

CPU/Peripheral Same Speed

Figure 5 shows the logic used to interface the Z80A CPU to the Z8500 peripherals and the Z80B CPU to Z8500A peripherals during an Interrupt Acknowledge cycle. The primary component in this logic is the Shift register (74LS164), which generates $\overline{\text{INTACK}}$, $\overline{\text{READ}}$, and $\overline{\text{WAIT}}$.

Table 16. Z8500 Timing Parameters Interrupt Acknowledge Cycles

Worst Case		4 MHz		6 MHz		Units
		Min	Max	Min	Max	
1.	TsIA(PC)	$\overline{\text{INTACK}}$ Low to PCLK High Setup	100		100	ns
	ThIA(PC)	$\overline{\text{INTACK}}$ Low to PCLK High Hold	100		100	ns
2.	TdIAi(RD)	$\overline{\text{INTACK}}$ Low to RD (Acknowledge) Low	350		250	ns
5.	TwRDA	$\overline{\text{RD}}$ (Acknowledge) Width	350		250	ns
3.	TdRDA(DR)	$\overline{\text{RD}}$ (Acknowledge) to Data Valid		250		180 ns
	TsIEI(RDA)	IEI to $\overline{\text{RD}}$ (Acknowledge) Setup	120		100	ns
	ThIEI(RDA)	IEI to $\overline{\text{RD}}$ (Acknowledge) Hold	100		70	ns
	TdIEI(IE)	IEI to IE0 Delay		150		100 ns

Table 17. Z80 CPU Timing Parameters Interrupt Acknowledge Cycles

Worst Case		4 MHz		6 MHz		8 MHz		Units
		Min	Max	Min	Max	Min	Max	
	TdC(M1f)	Clock High to $\overline{\text{M1}}$ Low Delay		100		80		ns
	TdM1f(IORQf)	$\overline{\text{M1}}$ Low to $\overline{\text{IORQ}}$ Low Delay		575*		345*		ns
4.	TsD(Cr)	Data to Clock High Setup		35		30		25 ns

*Z80A: 2TcC + TwCh + Tfc - 65

Z80B: 2TcC + TwCh + Tfc - 50

Z80H: 2TcC + TwCh + Tfc - 45




Figure 5. Z80A/Z80B CPU to Z8500/Z8500A Peripheral Interrupt Acknowledge Interface Logic

During I/O and normal memory access cycles, the Shift register remains cleared because the $\overline{M1}$ signal is inactive. During opcode fetch cycles, also, the Shift register remains cleared, because only 0s can be clocked through the register. Since Shift register outputs are Low, \overline{READ} , \overline{WRITE} , and \overline{WAIT} are controlled by other system logic and gated through the AND gates (74LS11). During I/O and normal memory access cycles, \overline{READ} and \overline{WRITE} are active as a result of the system \overline{RD} and \overline{WR} signals (respectively) becoming active. If system logic requires that the CPU be placed into a Wait condition, the $\overline{WAIT'}$ signal controls the CPU. Should it be necessary to reset the system, \overline{RESET} causes the interface logic to generate both \overline{READ} and \overline{WRITE} (the Z8500 peripheral Reset condition).

Normally an Interrupt Acknowledge cycle is indicated by the Z80 CPU when $\overline{M1}$ and \overline{IORQ} are both active (which can be detected on the third rising clock edge after T_1). To obtain an early indication of an Interrupt Acknowledge cycle, the Shift register decodes an active $\overline{M1}$ in the presence of an inactive \overline{MREQ} on the rising edge of T_2 .

During an Interrupt Acknowledge cycle, the \overline{INTACK} signal is generated on the rising edge of T_2 .

Since it is the presence of \overline{INTACK} and an active \overline{READ} that gates the interrupt vector onto the data bus, the logic must also generate \overline{READ} at the proper time. The timing parameter of concern here is $T_{dIAi(RD)}$ [\overline{INTACK} to \overline{RD} (Acknowledge) Low Delay]. This time delay allows the interrupt daisy chain to settle so that the device requesting the interrupt can place its interrupt vector onto the data bus. The Shift register allows a sufficient time delay from the generation of \overline{INTACK} before it generates \overline{READ} . During this delay, it places the CPU into a Wait state until the valid interrupt vector can be placed onto the data bus. If the time between these two signals is insufficient for daisy chain settling, more time can be added by taking \overline{READ} and \overline{WAIT} from a later position on the Shift register.

Figure 6 illustrates Interrupt Acknowledge cycle timing resulting from the Z80A CPU to Z8500 peripheral and the Z80B CPU to Z8500A peripheral interface. This timing comes from the logic illustrated in Figure 5, which can be used for both interfaces. Should more Wait states be required, the additional time can be calculated in terms of system clocks, since the CPU clock and PCLK are the same.




Figure 6. Z80A/Z80B CPU to Z8500/Z8500A Peripheral Interrupt Acknowledge Interface Timing

Z80H CPU to Z8500/Z8500A Peripherals

Figure 7 depicts logic that can be used in interfacing the Z80H CPU to the Z8500/Z8500A peripherals. This logic is the same as that shown in Figure 5, except that a synchronizing flip-flop is used to recognize an Interrupt Acknowledge cycle. Since Z8500 peripherals do not rely upon PCLK except during Interrupt Acknowledge cycles, synchronization need occur only at that time. Since the CPU and the peripherals are running at different speeds, $\overline{\text{INTACK}}$ and $\overline{\text{RD}}$ must be synchronized to the Z8500 peripherals clock.

During I/O and normal memory access cycles, the synchronizing flip-flop and the Shift register remain cleared because the $\overline{\text{MT}}$ signal is inactive. During opcode fetch cycles, the flip-flop and the Shift register again remain cleared, but this time because the $\overline{\text{MREQ}}$ signal is active. The synchronizing flip-flop allows an Interrupt Acknowledge cycle to be recognized on the rising edge of T_2 when $\overline{\text{MT}}$ is active and $\overline{\text{MREQ}}$ is inactive, generating the $\overline{\text{INTA}}$ signal. When $\overline{\text{INTA}}$ is active, the Shift register can clock and generate $\overline{\text{INTACK}}$ to the peripheral and $\overline{\text{WAIT}}$ to the CPU. The Shift register delays the generation of $\overline{\text{READ}}$ to the peripheral until the daisy chain settles. The

$\overline{\text{WAIT}}$ signal is removed when sufficient time has been allowed for the interrupt vector data to be valid.

Figure 8a illustrates Interrupt Acknowledge cycle timing for the Z80H CPU to Z8500 peripheral interface. Figure 8b illustrates Interrupt Acknowledge cycle timing for the Z80H CPU to Z8500A peripheral interface. These timings result from the logic in Figure 7. Should more Wait states be required, the needed time should be calculated in terms of PCLKs, not CPU clocks.

Z80 CPU to Z80 and Z8500 Peripherals

In a Z80 system, a combination of Z80 peripherals and Z8500 peripherals can be used compatibly. While there is no restriction on the placement of the Z8500 peripherals in the daisy chain, it is recommended that they be placed early in the chain to minimize propagation delays during RETI cycles.

During an Interrupt Acknowledge cycle, the $\overline{\text{IEO}}$ line from the Z8500 peripherals changes to reflect the interrupt status. Time should be allowed for this change to ripple through the remainder of the daisy chain before activating $\overline{\text{IORQ}}$ to the Z80 peripherals, or $\overline{\text{READ}}$ to the Z8500 peripherals.




Figure 7. Z80H to Z8500/Z8500A Peripheral Interrupt Acknowledge Interface Logic

During the RETI cycles, the IEO line from the Z8500 peripherals does not change state as in the Z80 peripherals. As long as the peripherals are at the top of the daisy chain, propagation delays are minimized.

The logic necessary to create the control signals for both Z80 and Z8500 peripherals is shown in

Figure 9. This logic delays the generation of \overline{IORQ} to the Z80 peripherals by the same amount of time necessary to generate **READ** for the Z8500 peripherals. Timing for this logic during an Interrupt Acknowledge cycle is depicted in Figure 10.




Figure 8a. Z80H CPU to Z8500 Peripheral Interrupt Acknowledge Interface Timing




Figure 8b. Z80H CPU to Z8500A Peripheral Interrupt Acknowledge Interface Timing




Figure 9. Z80 and Z8500 Peripheral Interrupt Acknowledge Interface Logic




Figure 10. Z80 and Z8500 Peripheral Interrupt Acknowledge Interface Timing

SOFTWARE CONSIDERATIONS -- POLLED OPERATION

There are several options available for servicing interrupts on the Z8500 peripherals. Since the vector or IP registers can be read at any time, software can be used to emulate the Z80 interrupt

response. The interrupt vector read reflects the interrupt status condition even if the device is programmed to return a vector that does not reflect the status change (SAV or VIS is not set). The code below is a simple software routine that emulates the Z80 vector response operation.

Z80 Vector Interrupt Response, Emulation by Software

```
;This code emulates the Z80 vector interrupt
;operation by reading the device interrupt
;vector and forming an address from a vector
;table. It then executes an indirect jump to
;the interrupt service routine.
```

```
INDX:    LD      A,CIVREG      ;CURRENT INT. VECT. REG.
         OUT     (CTRL),A      ;WRITE REG. PTR.
         IN      A,(CTRL)      ;READ VECT. REG.
         INC     A              ;VALID VECTOR?
         RET     Z              ;NO INT - RETURN
         AND     00001110B     ;MASK OTHER BITS
         LD      E,A
         LD      D,0           ;FORM INDEX VALUE
         LD      HL,VECTAB
         ADD     HL,DE          ;ADD VECT. TABLE ADDR.
         LD      A,(HL)        ;GET LOW BYTE
         INC     HL
         LD      H,(HL)        ;GET HIGH BYTE
         LD      L,A           ;FORM ROUTINE ADDR.
         JP     (HL)           ;JUMP TO IT

VECTAB:  DEFW    INT1
         DEFW    INT2
         DEFW    INT3
         DEFW    INT4
         DEFW    INT5
         DEFW    INT6
         DEFW    INT7
         DEFW    INT8
```


Z800™ 8/16-Bit Microprocessor Family 3

Z8000
Z8001
Z8002
Z8003
Zilog

Z80[®] Memory Expansion For The Z800[™]

Zilog

Application Note

March 1983

INTRODUCTION

As operating systems grow more sophisticated, application programs more complex, and the use of high-level languages even more prevalent, the need for increased memory addressing space and some form of memory protection becomes critical.

The memory space requirements of many microprocessor applications have grown beyond the 64K byte addressing range of today's 8-bit microprocessors. While the available 16-bit processors offer dramatically increased memory addressing capabilities, the conversion to these products often cannot be justified. For example, in many cases an application might be better suited for 8-bit processing, and switching to a 16-bit processor could result in a costlier and less efficient implementation. Perhaps even more serious is the problem of software incompatibility that occurs when changing microprocessors. An ideal solution is one that both extends memory addressing space and is object code compatible with the user's existing software.

An additional requirement placed on the user by today's increasingly complex software is that of maintaining system integrity. In order to ensure this integrity, various parts of the system software must be protected from illegal access. Although memory protection features are an important part of memory management, they are not found on most microprocessors.

This application note describes a way in which the Z80 user can increase memory addressing space to 16M and incorporate memory protection features while maintaining object code compatibility with application software. The memory management techniques employed here are a subset of those used by the Z800 series of microprocessors soon to be released by Zilog. These techniques provide a direct path to the implementation of some Z800 features before the fully-integrated solution is available.

MEMORY MANAGEMENT TECHNIQUES

Before discussing the techniques used to expand the addressing space and provide memory protection, the concept of logical and physical addresses and of pages in memory needs to be explained. The logical address is the address generated by the microprocessor, and the physical address is the address received by the system memory. In a microprocessor system with no memory management, the physical address is the same as the logical address (Figure 1, section a). In a microprocessor system with memory management, the logical address generated by the processor is translated, or expanded, by the Memory Management Unit (MMU) before being sent to the system memory as the physical address (Figure 1, section b). For example, the 16-bit logical address of the Z80 could easily be expanded by an MMU to a 24-bit address.




Figure 1. Address Expansion with Memory Management

While there are many techniques that can be used to implement the address translation process, this application note considers the paging technique only. Two concepts are essential to the comprehension of paging: that of a logical page, which is a section of the address space of the microprocessor; and that of a page frame, which is a section of physical memory. A page frame is simply a fixed-length block of physical memory. For the purposes of this application note, a page frame consists of a 4K (4096 bytes) block of physical memory. Each byte of a page frame can be

uniquely addressed by a combination of 12 address lines (12 bits specify 4096 bytes). The 64K logical address space of an 8-bit microprocessor contains 16 logical pages, and a 16M physical address space contains 4096 (4K) page frames. A memory management system maps the 16 logical pages that the microprocessor "sees" into 16 of the 4K page frames in the 16M physical memory (Figure 2). By partitioning the physical memory space into 4K page frames, both memory address space expansion and memory protection can be easily accomplished.




Figure 2. Memory Management System

MEMORY ADDRESS SPACE EXPANSION

Memory address space expansion consists of taking a 16-bit logical address output by the microprocessor and generating from that a 24-bit physical address. The logical address is divided into two parts, a 12-bit displacement field and a 4-bit index field. The index field is used to select one of 16 registers known as page descriptor registers. Each page descriptor register contains 12 bits of addressing information, which is used to identify a page frame in physical memory. The page descriptor registers reside in the I/O space of the system and are maintained by the operating system. The physical address is generated by concatenating the 12 bits of page descriptor information from the selected page descriptor register with the 12-bit displacement field of the logical address. Therefore, when the microprocessor places a 16-bit logical address on the Address bus, the lower 12 bits (A_0-A_{11}) of the address are presented to the physical memory and Address bits $A_{12}-A_{15}$ are used to select one of the 16 page descriptor registers. The 12 bits of address contained in the selected register are placed on the bus to form the upper 12 bits of the physical Address ($A_{12}-A_{23}$). This process is shown in Figure 3.




Figure 3. Logical-to-Physical Address Translation Process

The 16 page descriptor registers allow the user to access 16 separate page frames (64K bytes of active memory) at any one time. If it becomes necessary to access a page frame other than one of the 16 that are currently active, the operating system simply uses an I/O instruction to load a new page frame value into the appropriate page descriptor register. If the page descriptor registers are loaded with hex 000-00F, the resultant addressing is exactly the same as if the address space expansion were not present (i.e., the 24-bit physical Address bus addresses memory locations hex 000000-00FFFF).

MEMORY PROTECTION

The memory protection features are implemented by using attributes associated with each page frame of memory. This is accomplished by assigning four bits of attributes to each page descriptor register. The page descriptor registers are 16 (rather than 12) bits wide. When a page descriptor register is selected by Address bits $A_{12}-A_{15}$, both the address and attribute information corresponding to that particular page frame is accessed. Attribute bits are used by external circuitry in the memory management system to monitor the types of accesses made to the page frames and to record information about the use of the page blocks. The attribute bits are the Valid bit, Write-Protect bit, and Modified bit, with one bit reserved for future use. A complete page descriptor register is shown in Figure 4.

The Valid bit is used to indicate if the page frame of memory associated with that particular page descriptor register can be accessed. This bit can be read from or written to by performing an I/O read or write to the appropriate page descriptor register. If the Valid bit of a page register is set to 1, it can be used to access memory. If the bit is cleared to 0, a memory access to that register is invalid. When an invalid access is made, an interrupt is generated and the address that caused the invalid access is saved for processing by the interrupt service routine.

The Write-Protect bit is used to assign read-only attributes to page frames of memory. Like the Valid bit, the Write-Protect bit can be read from or written to by the user. If the bit is set to 1, the memory is write-protected and an interrupt occurs if a write to memory is attempted. When the Write-Protect bit is cleared to 0, both read and write operations can be performed. This bit




Figure 4. Page Descriptor Register Format

is useful in a system in which multiple processors share common memory, or in which an operating system needs to be protected from accidental writes by an executing program.

The Modified bit is a status bit that is automatically set whenever a write is performed to a logical address within the page frame. It can be cleared only by reloading a 0 into the appropriate lower bit of the page descriptor register. The Modified bit is used to indicate if the page frame has been used for a memory access and is helpful in determining whether the information in the page frame needs to be copied to secondary storage before using the page frame for another purpose.

LOADING PAGE DESCRIPTOR REGISTERS

The page descriptor registers reside in the microprocessor's I/O space and are accessed by the microprocessor's I/O instructions. Each register is 16 bits long and so must be read to or written from twice in order to access the full register. To facilitate this double access, two I/O addresses are assigned to each page descriptor register: one for the upper byte and one for the lower byte. The assigned I/O addresses are listed in Table 1. The page descriptor registers can be accessed either individually or (by using the microprocessor's Block I/O instructions) as a block in I/O space.

Due to the uncertain state of the register content at power-up, certain provisions are necessary to ensure that the system behaves in a predictable manner. A bypass mechanism known as Pass mode enables the microprocessor to begin its initialization as if no memory management circuitry were present. In Pass mode, logical Address bits A₁₂-A₁₅ are passed on to physical Address bits A₁₂-A₁₅ and the physical Address bits A₁₆-A₂₃ are set Low. After initializing the page descriptor registers, the microprocessor can then enter Address Translation mode.

Table 1. I/O Port Registers

Port Address	Registers
X X 0 0	System control port
X X 0 3	Page fault and system status
X X 1 0	Page descriptor register 0 (low byte)
X X 1 1	Page descriptor register 0 (high byte)
X X 1 2	Page descriptor register 1 (low byte)
X X 1 3	Page descriptor register 1 (high byte)
X X 1 4	Page descriptor register 2 (low byte)
X X 1 5	Page descriptor register 2 (high byte)
.	.
.	.
.	.
X X 2 E	Page descriptor register 15 (low byte)
X X 2 F	Page descriptor register 15 (high byte)

IMPLEMENTATION OF MEMORY MANAGEMENT TECHNIQUES

Implementation of the memory management techniques described above for the Z80 consists of circuitry for the memory address space expansion and memory protection features, as well as the necessary logic for power-up and interrupt-handling.

The memory address space expansion circuitry is based on the 74S612 Memory Mapper. This TTL circuit contains sixteen 12-bit registers which are used as page descriptor registers. Because the Memory Mapper's registers are only 12 bits wide, sixteen 4-bit registers must be added to utilize the protection features. These 4-bit registers are added in the form of a 16 x 4 RAM

(74S219) and an associated multiplexer (74S257). The registers contained in the RAM form the basis on which the attribute bits are associated with each page frame. These registers and the mapper registers are loaded at the same time, and together they form a set of 16-bit registers.

A functional block diagram of the circuit is shown in Figure 5. The diagram shows two address paths to the register set through the multiplexer. Input pins RS_0 - RS_3 select a register for reading or loading during an I/O operation, and pins MA_0 - MA_3 are used to generate a physical address. Logical address bits A_{12} - A_{15} from the microprocessor are the input signals to the map address inputs MA_0 - MA_3 .




Figure 5. Memory Manager Block Diagram

The 74S612 Memory Mapper's Pass mode of operation is slightly different from the Pass mode previously described, and provisions must be made for it to operate in the required manner. In Pass mode, the 74S612 places the upper four bits of the logical address ($A_{12}-A_{15}$) on what corresponds to bits $A_{20}-A_{23}$ of the physical address while holding bits $A_{12}-A_{19}$ Low. This results in a physical address that is different from the logical address and makes Pass mode not useable for initialization. To correct this problem, the registers are loaded with data that has been rearranged so that Pass mode operates properly for initialization, but remains transparent to the user. This is accomplished by arranging the data lines and address output lines as shown in Figures 6a and 6b.

Memory protection features are incorporated by examining the attribute bits in the page descriptor register associated with the page frame of memory being accessed. Writing to or reading from a block of memory whose Valid bit is cleared to 0 or attempting to write to a page of memory whose Write-Protect bit is set to 1 causes a fault and interrupts the CPU. The Valid bit is tested during every Read or Write cycle to ensure that operations on that block of memory can be performed. If a fault occurs, a nonmaskable interrupt is generated to the CPU and Address bits $A_{12}-A_{15}$ of the logical address are latched. If the page is valid and a write is requested, the Write-Protect bit is checked to see if the page of memory is write-protected. As in the case of an invalid access attempt (valid = 0), a write-protect fault causes a nonmaskable interrupt to be generated to the CPU, and logical Address bits $A_{12}-A_{15}$ are latched. Since in both cases logical bits $A_{12}-A_{15}$ are latched, the interrupt

service routine can read these bits to determine which page descriptor register contains the attribute bits that caused the faults. Reading I/O port 03_H causes the four Address bits to be placed on data lines D_0-D_3 .

The memory management circuit has two modes of operation: Pass mode and Address Translation mode. When powered up, the circuit is in Pass mode and the system appears as an unmodified Z80. During Pass mode and Interrupt Acknowledge cycles, the nonmaskable interrupt is inhibited to prevent any undesired interrupts from occurring. Memory translation is enabled by writing a 00_H to I/O port 00_H , and Pass mode can be reestablished by writing a 01_H to the same I/O port. The System mode can be determined by reading bit 4 of I/O port 03_H .

The circuit shown in Figures 6a and 6b was tested by using a Zilog ZDS 1/40 Development System with ZAP (Zilog Analyzer Program). Since the ZDS 1/40 does not have I/O mapping capability, a user clock was built to provide a complete testing of I/O ports used in the system. Some useful subroutines that can be used by the memory management circuit are given in the appendix.

CONCLUSION

The scheme described provides memory expansion and memory protection by using a flexible paging mechanism. The scheme is compatible with both Z80 object code and the forthcoming Z800 design. It therefore bridges the capabilities of the two compatible microprocessor families and saves both circuit design and software conversion effort.

Appendix A. Some Useful Subroutines (Continued)

```

; RETURN PARAM.:
; PC=DE
; IX => REGISTER ADDR. TABLE
; IY => REGISTER SAVED DATA

JPINIT: CALL    FINDRG
        CALL    SWAP
        PUSH    DE
        RET     ; JUMP

FINDRG: LD      C,D      ; MOVE LOGICAL PAGE
        SRL    C        ; TO LOWER NIBBLE
        SRL    C
        SRL    C
        SRL    C
        LD     B,0
        ADD   IX,BC     ; IX POINTS TO THE
        RET    ; REGISTER ADDRESS

; THIS ROUTINE ONLY SWAPS THE CONTENT OF 1 REGISTER

SWAP:  LD     C,(IX+0)   ; C HAS THE ADDRESS
        LD     L,(IY+0)   ; NEW LOW BYTE
        LD     H,(IY+1)   ; NEW HI-BYTE
        IN    B,(C)
        LD     (IY+0),B   ; SAVE LOW BYTE
        OUT   (C),L      ; WRITE LOW BYTE
        INC   C
        IN    B,(C)
        LD     (IY+1),B   ; SAVE HI-BYTE
        OUT   (C),H      ; WRITE HI-BYTE
        RET

; *****
; **  LOAD PAGE REGISTERS  **
; **    SUBROUTINE      **
; *****
;
; PASSED & RETURN PARAMETERS:
; POINTER TO 1ST DATA => HL
; NUMBER OF PAGE => A
; POINTER TO 1ST REGISTER ADDR. => IX

LOADRG: PUSH    HL
        PUSH    IX
        LD     B,A
        SLA   B          ; 2X # OF PAGES &
LDLOOP: LD     C,(IX+0)   ; RESET Z FLAG
        OUTI
        JR    Z,LDEXIT
        INC   IX
        JP   LDLOOP     ; NEXT
LDEXIT: POP     IX

```

Appendix A. Some Useful Subroutines (Continued)

```

        POP     HL
        RET

; *****
; **   SAVE PAGE REGISTERS   **
; **       SUBROUTINE       **
; *****

; THIS ROUTINE SAVES DATA OF PAGE REGISTERS INTO ARRAY
; POINTED BY HL. PASSED & RETURN PARAMETERS:
;   NUMBER OF PAGES => A
;   POINTER TO 1ST REG. ADDR. => IX
;   POINTER TO 1ST SAVED DATA => HL

SAVREG: PUSH     HL
        PUSH     IX
        LD       B, A
        SLA     B           ; 2X # OF PAGES &
SALOOP: LD       C, (IX+0)   ; RESET Z FLAG
        INI     ; DATA IN
        JR      Z, SAEXIT
        INC     IX           ; NEXT
        JP      SALOOP
SAEXIT: POP      IX
        POP      HL
        RET

; *****
; **   ERROR TRAP HANDLER   **
; *****
;
; THIS ROUTINE FINDS THE PAGE FAULT WHICH GENERATED NMI.
;   PASSED PARAMETERS:
;   REGISTER ADDRESS TABLE POINTER => IX
;   RETURN PARAMETERS:
;   FAULT DATA => DE
;   REGISTER I/O ADR. LOW BYTE => C
;   CAUSE => A (0 = INVALID ACCESS)
;               (1 = WRITE PROTECTED)

TRAP:  IN       A, (3H)      ; READ PORT 03H
        AND     0FH         ; GOTCHA
        LD      B, 0
        LD      C, A
        ADD     IX, BC
        LD      C, (IX+0)   ; C HAS REG. ADDRESS
        IN     E, (C)      ; READ LOW BYTE
        INC     C
        IN     D, (C)      ; HI-BYTE
        DEC     C
        BIT     3, E       ; TEST V BIT
        JR     Z, NVALID
        BIT     2, E       ; TEST WP
        JR     NZ, WP
        LD      A, 2       ; THIS SHOULDN'T

```

Appendix A. Some Useful Subroutines (Continued)

```

                JP      DONE           ; HAPPEN
NVALID:        LD      A, 0           ; INVALID ACCESS
                JP      DONE
WP:            LD      A, 1           ; WP PAGE
DONE:         RET
```


Increased speed, additional instructions and an addressing scheme that extends the available memory address space give the Z8108, an updated version of the Z80 microprocessor, greater flexibility.

On-chip memory management comes to 8-bit μ P

The trend toward the use of high-level languages in microprocessor-based systems and toward complex configurations has created the need for more memory space, greater execution speed, easier access to software libraries, and in general, more sophisticated processor architectures. To those ends, the Z8108 is the first 8-bit microprocessor to provide on-chip memory management to expand memory addressing and a range of operating speeds of 6 to 25 MHz for increased throughput.

The initial member of the Z800 family, it is an enhanced version of the popular Z80 with new instructions and addressing modes for greater flexibility. In addition, a so-called system mode and a user mode of operation improve system reliability. The Z8108 also provides true 16-bit arithmetic capability and performs mathematical operations not done by the Z80.

The 40-pin chip includes a Z80-compatible bus interface with 8 address/data lines and 11 address lines, an on-chip clock oscillator, programmable dynamic memory refreshing, and expanded I/O addressing (Fig. 1). Because of its less stringent memory timing requirements, at an operating speed of 6 MHz the response time of the memories used need only be 250 ns. The processor's programmable-interrupt daisy-chain delay permits easy interfacing with most high-speed interrupt-driven devices; no external logic is required to generate additional wait states during an interrupt-acknowledgment sequence. Also, a large memory can be directly addressed without external bank-switching circuitry. Finally, because the processor executes all the instructions of the Z80, existing Z80 programs can be



simply moved unchanged to the Z8108 for execution at increased throughput or easily modified to take advantage of the new processor's capabilities.

Looking at the architecture

Because the Z8108 is binary-code-compatible with the Z80, it has all the registers of the Z80, including dual 8-byte register banks A-L and A'-L'; two 16-bit index registers IX and IY; and a dual 16-bit stack pointer and program counter. One stack pointer is dedicated to system programs (including interrupts and traps), the other to user programs. The Z8108 has in addition a master status register that contains a number of flags to indicate the processor's current status. Also included are an interrupt and trap-vector table pointer and I/O page registers.

Programs on the Z8108 will be executed in either the system or the user mode. System programs have

Roger Whitcomb, Software Applications Engineer
Zilog Inc.
10460G Bubb Rd., Cupertino, Calif. 95014

Microprocessor Special: Enhanced 8-bit processor

access to all registers and instructions, but user programs are denied access to certain of these resources in order to provide a more secure environment—for example, one in which programs can be reserved in protected memory. The user mode is regarded as a subset of the Z80 instruction set because some Z80 instructions such as Halt are privileged in the Z8108 and can only be executed when the unit is in the system mode. Z80 programs will operate completely and correctly on a Z8108 since the processor assumes the system mode on power-up or reset.

The Z8108 addresses memory management in a number of ways. The on-chip memory management unit (MMU) maps system and user programs and instruction and data references separately, and easily remaps memory pages to different physical areas, thereby permitting easy access to very large physical memory spaces. Direct access to the memory management hardware is usually available only to system programs.

The Z8108's added instructions include some formalizations of undocumented Z80 instructions (such as accessing the index registers one byte at a time), in order to make the entire register set more orthogonal. Four new addressing modes increase the flexibility of the existing instructions and make code generation for high-level languages much easier. In addition, the Z8108 has a Test and Set instruction to provide synchronization for multiple processors, and both 8-bit and 16-bit multiplication and division instructions to increase throughput in computation-intensive applications.

The programmable bus timing feature increases system throughput. Control-bit settings allow the internal processor clock to be scaled for external bus accesses and wait states to be automatically inserted during bus cycles, as mentioned. Consequently, the user can select very high clock speeds to increase system performance without requiring high-speed memories and I/O devices.

The interrupt structure of the Z80 has been extended in the Z8108 to include program traps for exceptions and error conditions and a forced interrupt-service mode. This new mode provides automatic vectoring for each interrupt and trap, and provides support for nested interrupt processing.

With added interrupt-acknowledgment daisy-chain delay, the contents of a control register may be used to select a number of additional wait states to be added to interrupt-acknowledge cycles. Thus, slow peripheral devices or long interrupt daisy chains can be accommodated.

The Z80's input/output address space has been augmented in the Z8108 by the addition of the I/O page register that permits one of a number of blocks


of I/O locations to be selected. Changing this register is a privileged operation that prevents any block from being accessed illegitimately.

The Z8108 includes an on-chip dynamic memory refresh controller. Refresh transactions can be enabled or disabled under program control and the refresh frequency can be selected. Unlike the Z80, the Z8108 generates separate bus transactions for refreshing, thus easing the memory-access timing requirements. Refresh cycles lost because of DMA-bus accesses or wait states are counted and automatically generated when the CPU regains control of the bus. The Z8108's refresh controller generates a 10-bit refresh address, ensuring support for very large dynamic RAM chips.

The on-chip oscillator-clock generator of the Z8108 simplifies system design by eliminating the need for an external MOS clock generator-driver. A crystal can be connected directly to the processor, or an external TTL-compatible clock signal can be provided. From this signal, the processor generates an internal clock, its frequency being one-half that of the input.

Addressing modes

Besides expanding the instruction set of the Z80 with four new addressing modes (see Table 1), the Z8108 extends some of the existing addressing modes (such as Register Indirect) to other instructions. The new modes are: Indexed with 16-bit Displacement, Stack Pointer Relative, Program Counter Relative, and Base Index.



1. The 40-pin Z8108 microprocessor has a bus interface compatible with the Z80, an on-chip oscillator whose frequency is selectable from 6 to 25 MHz, and expandable I/O addressing. The Z8108 has all the registers of the Z80, plus a master status register, an interrupt and trap vector pointer, and an I/O page register for monitoring the processor's current status. The 16-bit microprocessor executes all software instructions of the Z80.

The Indexed with 16-bit Displacement mode is an extension of the Z80's Indexed addressing mode and uses a two-byte rather than a one-byte displacement. This method permits access to large dynamic data structures addressed by a pointer or access to arrays whose base address is known and whose index value can vary.

The Stack Pointer Relative mode is useful for high-level language applications where subroutine parameters and local variables are kept in the stack. Addresses of these variables are fixed offsets from the current top of the stack (located by the stack pointer) and therefore can be accessed directly using the Stack Pointer Relative mode.

With Program Counter Relative addressing, position-independent code—that is, code that uses only addresses relative to the current program location and not absolute addresses—can be produced. This procedure is useful for standard ROMs and subroutine libraries that can be loaded at different locations in memory for various applications, and it also reduces the time required to link-edit large programs. The Z80 has a few PC-relative instructions (all of them jumps), but the Z8108's PC-relative instructions include all the conditional jumps and calls, as well as 8-bit and 16-bit load, store, and arithmetic instructions.

Based Indexed addressing uses two registers to address an operand (any combination of the HL, IX, and IY registers may be used). The contents of the two are added to produce the effective address. In that way, both the base address of a structure and


the index or offset can be computed at execution time (as is required for dynamic arrays). What's more, Base Indexing can be effectively combined with the other addressing modes, using the LDA (Load Address) instruction, to build up an arbitrarily complex addressing mode involving any combination of indexing and indirect addressing.

In addition to the new addressing modes, the old modes can be used for more instructions—for example, 16-bit Load and Store using the Register Indirect or Short Index mode, 16-bit ADD using an immediate operand, PUSH using an immediate value, and PUSH and POP using direct memory addressing (see Table 2). These extensions give the Z8108 the power and flexibility appropriate for both high-level and assembly language programming.

More Instructions

Foremost among the Z8108's new instructions are those for multiplication and division. The multiplication instruction has several variations, including an 8-bit-by-8-bit to 16-bit result and 16-bit-by-16-bit to 32-bit result with the operands addressable using any of the available addressing modes. Similarly, the division operations include 16-bit-by-8-bit to 8-bit quotient and remainder and 32-bit-by-16-bit to 16-bit quotient and remainder. The division instructions check for quotient overflow and attempted division by zero; these conditions will cause a trap, notifying the operating system to print a warning message or to abort the user program.

The Test and Set instruction has been included in



2. The dynamic page relocater uses the processor's memory management unit to map and enable system and user programs independently. The Z8108's 16-bit logic addresses are divided into two fields for defining the physical addresses and for identifying the required set of page descriptor registers, one of which is used for system addresses, the other for user addresses. The state of the enabling flags determines which of the programs are serviced.

Microprocessor Special: Enhanced 8-bit processor

the Z8108 to support multiprocessing. It tests the most significant bit of the operand, setting the condition codes appropriately and then sets the operand to all 1s. This primitive operation is often used as a signal between two or more cooperating programs to guarantee exclusive access while updating shared resources.

In addition to 16-bit multiplication and division, the Z8108's architecture includes other 16-bit arithmetic operations not found on the Z80. These instructions include 8-bit and 16-bit Sign-Extend, Add Accumulator to Addressing Register, 16-bit Compare, 16-bit Increment or Decrement in Memory, 16-bit Negate, and Full 16-bit Add and Subtract. All

these operations use the HL register pair as a 16-bit accumulator.

The entire register set is more fully exploited in the Z8108 than in the Z80. The Z8108's IX and IY registers each can be accessed as a 16-bit register or as two single-byte registers (using any of the 8-bit load, store, or arithmetic operations). That capability in effect makes IX and IY into general-purpose registers like the BC, DE, and HL pairs.

The Z8108 architecture includes a new group of instructions for CPU control, to permit access to the new registers (such as I/O page and master status) and to handle system and user mode separation. The LDCTL (Load Control) instruction loads data into, or

Table 1. The Z8108's addressing modes

Mode	Operand addressing			Operand value	
	In the instruction	In a register	In memory or I/O		
Register	Register address	Operand		The content of the register	
Immediate	Operand			In the instruction	
Register Indirect	Register address	Address	Operand	The content of the location whose address is in the register	
Direct Address	Address		Operand	The content of the location whose address is in the instruction	
Index	Register address Base address	Index	+	Operand	The content of the location whose address is the address in the instruction, offset by the content of the register
Short Index	Register address Displacement	Address	±	Operand	The content of the location whose address is in the register, offset by the displacement in the instruction
Relative	Displacement	Pc value	±	Operand	The content of the location whose address is the content of the program counter, offset by the displacement in the instruction
Stack Pointer Relative	Displacement	Sp value	±	Operand	The content of the location whose address is the content of the stack pointer, offset by the displacement in the instruction
Base Index	Register address 1 Register address 2	Address Displacement	+	Operand	The content of the location whose address is the content of a register, offset by the displacement in a register

removes and stores data from, the special CPU registers. Available only in the system mode, it is used to initialize the I/O page register and the interrupt and trap-vector table pointer.

A number of privileged instructions can be executed only by programs running in the system mode. These instructions provide control of the registers and processor state that transcend any one program and so are properly the province of the operating system. The privileged instructions include Halt, Enable, or Disable Interrupts, Select Interrupt Mode, Load the CPU Control Registers, and Return from Interrupts.

The SC (System Call) instruction provides an interface between user-mode programs and the operating system running in the system mode. A System Call pushes the processor status (in the program counter and master status register) onto the system stack, pushes a 16-bit system call number from the SC instruction onto the stack, and then executes a trap sequence. The operating system, after vectoring to the appropriate trap service routine, will normally use the system call number as an index into a table of subroutine addresses for the various system functions. This controlled mechanism lets user programs request privileged services such as memory management from the operating system without compromising the overall system and user protection mechanism.

One of the most troublesome problems of today's microprocessor systems is management of large program and/or data spaces. This problem has been met in a variety of ways, such as adding external memory-mapping circuitry (increasing board space and complexity) and changing the design to use a 16-bit processor (losing compatibility with existing code and increasing development time).

Memory space is quadrupled

The Z8108 tackles the problem by using the MMU to allow page-oriented memory mapping and provide protection without any external logic. The CPU itself separates system space from user space and program code from data references in both spaces, thereby quadrupling available memory space without changing existing program code or adding external hardware. An address translation mechanism, called dynamic page relocation, is then used to map these logical addresses into the physical address space. Logical addresses generated by the CPU are passed through the MMU and translated into physical addresses using this mechanism before being sent to the address lines coming out of a Z8108 chip.

Simply, the Z8108's 16-bit logical address is divided into two fields, a 12-bit offset and a 4-bit index (Fig. 2). The offset is passed to the physical address

Table 2. Addressing Comparison, Z80 vs Z8108

Mode	Z80 Instructions	Z8108 Instructions	Comments
Stack Pointer Relative	LD HL,nnnn ADD HL,SP LD A,(HL)	LD A,(SP+nnnn)	
Base Index	PUSH IX POP DE ADD HL,DE LD A,(HL)	LD A,(HL+IX)	
Register Indirect	PUSH HL LD HL,\$+5 EX (SP),HL JP (HL)	CALL (HL)	
Index	PUSH IX POP DE LD HL,aaaa ADD HL,DE LD A,(HL)	LD A,(IX+aaaa)	aaaa = address of memory location to be indexed into
Direct Address	LD HL,(pppp) INC HL LD (pppp),HL	INCW (pppp)	pppp = location of memory to be incremented
Short Index	LD E,(IX+24) LD D,(IX+25)	LD DE,(IX+24)	

~ approximates corresponding operation in Z8108
= equivalent operation

unchanged, and the index selects one of the page descriptor registers. The indexed register contains the upper bits of the physical address and a set of so-called attributes for that page. These attributes indicate whether the table entry is valid (i.e., whether that page's information resides in physical memory), whether writes are allowed to the page, and if so whether a write has actually occurred. If an access is attempted to a page marked as invalid, or a write is tried to a write-protected page, the instruction is aborted and a trap is taken. The system trap prevents a program from inadvertently accessing or modifying information not in its own purview.

As shown, the Z8108's MMU actually contains two sets of page descriptor registers with separate enabling flags, one for system addresses, the other for user addresses. The appropriate set is chosen based on the state of the system/user flag in the master status register. Thus system and user programs can be independently mapped or unmapped, or mapped into different areas of physical memory. In addition, program and data separation can be enabled independently for each mode. If separation is enabled, the appropriate set of mapping registers is divided in half, with one half available for program accesses, and the other half for data accesses. In this case, only 3 bits of the logical address are used to select a page descriptor; the lower 13 bits of the logical

Microprocessor Special: Enhanced 8-bit processor

address pass through unchanged.

The Z8108 has a 512-kbyte physical address space. The 19 bits of physical address are produced by 12 or 13 bits from the logical address and 6 or 7 bits from the page descriptor registers. That translates into 128 pages of 4 kbytes each with program and data spaces integrated or 64 pages of 8 kbytes each with program and data references separated.

The processor provides a mechanism for system programs to access data using the user-mode mapping tables. Through the use of the LDUD (Load in User Data Space) and LDUP (Load in User Program Space) instructions, system routines can retrieve parameters from user programs (passed via the System Call instruction) or return values to user data structures.

The MMU registers of the processor are accessed by means of I/O instructions to a fixed set of port locations. These registers can be read or written singly or in blocks using the Z800 family's block I/O instructions.

Using memory management

Using the memory management features is relatively simple. Since the MMU is part of the chip, no external logic is needed; the chip merely presents a large linear address range to the outside world. Simple Z80 programs running on a Z8108 need not worry about memory management, since the Z8108 powers up in the pass-through mode, which means

that the logical address is passed directly to the physical address lines without translation.

Programs written especially for the Z8108 or Z80 programs that could benefit from a larger address space can use the memory management features in a variety of ways. The first technique is to separate the application program from the operating system. Thus both the application (running in the user mode) and the operating system (running in the system mode) can reside in different areas of physical memory, since they will use different sets of mapping registers. Second, the MMU can be set to separately map program and data references, allowing up to 64 kbytes of program code to access up to 64 kbytes of data (Fig. 3a).

If this technique does not provide enough addressing space, a variation of the bank-switching technique can be used (Fig. 3b). In this scheme, the program or data is broken into sections each 64 kbytes in length. As long as a program or data reference falls within the 64 kbyte range, normal addressing is used. But a reference to a different section must be preceded by a call to the operating system (using the System Call instruction) to change the page descriptor registers to map that reference. Either one page or the entire 64-kbyte address space can be remapped.

Another useful technique that takes advantage of the Z8108's memory management is called virtual disk buffering. In this scheme, a large section of

Table 3: Recognition, Z80 vs Z8108

This instruction sequence exploits the difference in one opcode between the Z80 and the Z800 family to allow a user program to decide which processor it is running on. The flags are set thus:

Inputs — none
 Outputs — Sign flag set according to CPU:
 S = 1 (M) if Z80
 S = 0 (P) if Z800
 Uses — A and F only

The key instruction is in the one undefined shift group on the Z80 that actually performs a "logical shift left and insert 1" operation, with the same flag operation as the other shift/rotate instructions. This has been replaced on the Z800 with the Test and Set instruction that tests the sign of the operand, setting the sign flag accordingly, then setting the operand to all 1's. Thus with the proper choice of operand value, the sign flag resulting from this instruction becomes a Z80/Z800 flag.

LD	A,40H	; This is the proper operand.
DEFB	0CBH,037H	; This is the key instruction.
		; A Z80 will change the operand to
		; 81H (shift left, insert 1), setting
		; the sign flag on the result.
		; A Z800 will test the original sign
		; (0) and clear the sign flag,
		; then set A to all 1s.
JP	M,Z80	; Now test the flag and jump.
or		
JP	P,Z800	

memory (typically 256 kbytes or more) is used to simulate all or part of a disk file. Whenever a disk block would normally be read into a memory buffer, the buffer is now simply mapped to point to the appropriate part of the virtual disk area. If this area is filled from the disk originally, all accesses to the file can be made to memory instead of to the disk, eliminating the long disk access times.

In summary, programs can now operate on large data bases in memory without using temporary disk files for storage. Programs larger than 64 kbytes can be run using the MMU to map different areas of the program in physical memory into the logical address space as they are needed. Cooperating programs running in a multitasking system can share portions of data memory, yet each can have private code and data that cannot be accessed by the other programs. These applications all rely on the simplicity and flexibility of the Z8108's paged memory management system and on the convenience of having the MMU as part of the chip.


The Z8108 also extends the I/O capabilities of the Z80. In addition to I/O transfers to and from registers, data to be sent or loaded can be transferred directly to or from memory. That gives greater flexibility in I/O transfers and can result in greater throughput to the external device. The architecture

also has the Z80's block input and output instructions for even greater I/O transfer rates.

Also, the I/O addressing space of a Z8108 is larger than that of the Z80. The content of the special I/O page register is used to drive the upper address bits during an I/O transaction, thereby permitting banks of ports to be selected. The Z8108 supports eight banks of port locations within the I/O address space. Because input and output themselves need not be privileged operations in the Z8108, the I/O page mechanism affords protection to critical devices (such as the on-board MMU) on a page basis, since access to the I/O page register is always a privileged operation.

Interrupts and traps

The three interrupt service modes of the Z80 have been expanded in the Z8108 by the addition of a fourth mode and by the addition of internal interrupts or traps using this mechanism. The four interrupts are modes 0 to 3, with modes 0, 1, and 2 operating in the same way as in the Z80. Mode 0 expects an instruction to be placed on the data bus during the interrupt acknowledgment cycle that is executed to begin the interrupt service routine. Mode 1 ignores the data and executes an unconditional jump to location 0038H. Mode 2 uses the contents



3. Separately mapped program and data references double the Z8108's addressing space. Eight descriptor registers are used to map program addresses, and eight to map data addresses (a). Switching between banks of data can be done simply by changing the eight data-page descriptor registers to a new block of physical memory (b).


Microprocessor Special: Enhanced 8-bit processor

of the special I register, along with the data read during acknowledgment, to point into a table of subroutine addresses, which dispatch the service routine. Interrupt Mode 3 uses the interrupt and trap vector table pointer register to point to an array of new program status values (each consisting of a new program counter value and a new master status register value) for the traps and nonvectored interrupts and an array of new program counter values for use with vectored interrupts.

If a vectored interrupt is accepted in mode 3, the old contents of the program counter and the master status register are saved on the system stack and an interrupt vector is read from the interrupting device. This value is then saved on the system stack and used to fetch new contents for the program counter from the trap vector table. This sequence allows an interrupt to vector to any location in memory for service and also permits complete nesting of interrupts, since the previous state of the interrupt enable is saved on the stack, not just in a temporary flag register as in the Z80.

The processor supports both maskable and non-maskable interrupts. Maskable interrupts are enabled by a bit in the master status register and are accepted only if the bit is set. Nonmaskable interrupts cannot be disabled and are always accepted. The processor checks the state of the external interrupt pins at the end of the current instruction (or the end of an iteration of one of the block instructions) and executes the interrupt service sequence before continuing with the next instruction. Maskable interrupts can be accepted as either vectored or nonvectored. If they are to be vectored, processing occurs as described above. If nonvectored (and in interrupt mode 3), a special nonvectored interrupt table entry is used to dispatch the interrupt service routine.

Traps in use interrupt mode 3 to vector to a service routine and to load a new master status value for that routine. Thus a trap can be at least partially serviced in a user-mode program. The Z8108's traps include Privileged Instruction, System Call, Page Fault (from the MMU), Division Exception, Single



4. A system using the Z8108 may be designed into an existing system using the Z80, peripherals, and medium-speed memory devices. Having multiplexed address and data buses and an internal oscillator, the processor cuts the package pin count without reducing flexibility.

Step, and Breakpoint on Halt. The last two facilitate program debugging by providing a reliable means of stepping through programs one instruction at a time and breaking program execution at any instruction, respectively.

Following power-up or a reset, the Z8108 will behave like a Z80 (or an 8080). This means that memory management is disabled, the system/user flag is set to system (allowing all privileged instructions to be executed), the system stack pointer is enabled, the I/O page register is cleared, and the interrupt response is set to mode 0. All the Z80's instructions run identically on the Z8108. The Z8108, however, operates two to eight times faster.

But what if a program needs to know whether it is running on a Z80 or on a Z8108 (in order to take advantage of the Z8108's power if it runs on one but still be capable of execution on a Z80)? One of the new instructions in the Z8108 replaces a previously undocumented instruction of the Z80, permitting a program to determine which processor it is running on. The program achieves this by performing a test sequence on the new instruction (see Table 3). The instruction sequence is used to skip the initialization procedure needed to activate the Z8108 if the program is running on a Z80 or to jump to in-line Z8108 code (to do a multiplication, for instance) rather than using a Z80 subroutine for the function.

Designing a system

The Z8108 has a multiplexed address and data bus to reduce the package pin count without sacrificing performance (memory transactions still require only three clock cycles). In addition, design with the Z8108 is easy because of the on-chip oscillator, memory refresh mechanism, and programmable bus timing features. Figure 4 shows an example of a Z8108 design using existing peripherals and medium-speed memory devices.

Note that the only external element required in the oscillator circuit is a crystal (whose frequency is twice the desired internal frequency). The external clock output (CLK) line provides a system clock at the internal clock frequency divided by the programmable bus timing value. The multiplexed address and data bus is easily demultiplexed with a standard low-power Schottky 8-bit latch. The Address Strobe (AS) signal is used to gate the address into the latch. The rest of the signals generated by the Z8108 are compatible with standard Z80 signals. □

An advanced microprocessor family adds on-chip cache and memory management yet retains software compatibility with its predecessor. It gives the designer a virtual mainframe on a chip.

8- and 16-bit processor family keeps pace with fast RAMs

For years, designers have not been able to take full advantage of the speed of available RAMs. In otherwise efficient microcomputer setups, the processors have been the main drag on throughput. This situation will change shortly with the introduction of a new family of 8- and 16-bit processors. These successors to the popular Z80 microprocessor are expected to operate at a 25-MHz clock frequency and can use a burst mode on their 16-bit bus to work with 80-ns RAMs. But that is not all.

The Z800 family, to be fabricated using an advanced NMOS process, will have on a single chip such features as a cache memory, memory management, counter-timers, DMA controllers, and serial I/O. Add to that new instructions to ease software development and the designer will have a virtual mainframe at his disposal.

The family consists of four members, two with an 8-bit, Z80-compatible interface and two with a 16-bit, Z-bus (Z8000 family) interface. All members are totally code-compatible with the Z80 microprocessor. The new instructions, combined with the on-chip resources and high clock rate, extend performance to the 5-million-instructions/s level, as simulated via a Pascal compiler. This rate is competitive with many of the so-called 32-bit microprocessors.

To achieve the high clock rate, a 2- μ m n-channel process was used. There are two levels of polysilicon interconnections, the first a low-resistance layer and the second for interconnections and high-impedance load resistors. The process incorporates four transistor types, as defined by their thresholds: one enhancement, one intrinsic, and two

depletion-mode devices.

The members of the Z800 family consist of the 8-bit Z8108 and Z8208 and the 16-bit Z8116 and Z8216 (see Table 1). However, only the Z8208 and Z8216 have the on-chip peripherals and a full 16-Mbyte address space. To reduce the board space, these processors are housed in dual in-line packages with pins on 70-mil centers, permitting a 64-pin package to fit in the board area of a 48-pin DIP having leads on 100-mil centers.

With the Z-bus interface, the processors offer twice the system throughput of the 8-bit bus devices. They can take advantage of all the Z-bus peripherals already available for the Z8000 family of 16-bit processors.

The architecture of the Z800 processor core resembles that of the Z80 microprocessor, with the addition of several registers to increase flexibility. As part of the architectural enhancements, the processor has been set up to operate in either a system or a user mode. In the system mode, all of the instructions can be executed and all of the CPU registers accessed. This mode may be used with programs that perform operating system functions, and it can also run Z80 software emulation. In the user mode, some instructions cannot be executed and some CPU registers are made inaccessible. Thus, system integrity is ensured, even by run-away application software that might otherwise alter operating system information.

Enhanced instruction set

Supporting the two modes are two stack pointers, one for the system mode and one for the user mode. Additional flexibility was added to the register set by the high- and low-order byte addressability of the 16-bit IX and IY index registers.

The instruction set contains all of the Z80 commands, and then some. Added are 8- and 16-bit multiplication and division operations; Sign Extend,

William Carter, Engineering Manager
Jackson Hu, Design Engineer
Frank Lynch, Product Manager
David Stevenson, Processor Architect
Zilog Inc.
1315 Dell Ave., Campbell, Calif. 95008

Advanced processor family

16-bit Compare, Negate, and Increment and Decrement in Memory; System Call; test and set commands; several load control instructions; and some commands that interface with the extended processing units, such as the forthcoming Z8070 floating-point math processor.

Multiprocessing is supported by the Test and Set instructions, which facilitate communication between programs that share resources. The Load Control instruction group is used in the system mode to set up registers that configure on-chip resources and to poll the chip status. The System Call instruction enables User programs to request services available only in the processor's system mode—the enabling or disabling of interrupts, for example.


Abundant silicon resources

Along with the new instructions come four new addressing modes: index, base-index, stack-pointer-relative, and program-counter-relative. These are in addition to the five modes carried over from the

Z80 (register, immediate, direct-access, register-indirect, and short-index).

An abundance of on-chip resources is available for the designer (Fig. 1). The Z8216, the most complex member of the family, and the 8208 have the Memory Management Unit, cache memory, four 16-bit counter-timers, a serial port, four channels of DMA control, and a dynamic RAM refresh controller. These on-chip peripherals can also be linked internally for further enhancement of their capabilities. However, even the 40-pin Z8108 and Z8208 have the four counter-timers available for internal timer applications.

The on-chip memory manager coordinates the 16-Mbyte address space of the Z8208 and Z8216 processors (ELECTRONIC DESIGN, Oct. 14, 1982, p. 163) with no speed penalty during the address translation. On the Z8108 and Z8116, 19 address lines provide access to 512 kbytes of memory. To translate between the logical and physical address spaces, the memory manager uses two sets of 16 page-descriptor registers—one set for the system




1. The high-end member of the Z800 family, the Z8216, has on-chip resources that give it the characteristics of a full minicomputer. Included are a memory management unit, a cache memory, multiple DMA channels, multiple counter-timers, and a serial port.

mode and one for the user mode. Each 16-bit page descriptor register contains 12 bits of address information and 4 bits of attribute information.

Addresses are translated when the lower 12 or 13 bits (depending on whether the program/data separation option is enabled or disabled) of the logical address is concatenated to the address information contained in the appropriate page descriptor register (Fig. 2). This register is selected by the most significant bits in the logical address.

Attribute bits control access and provide status information for each page. They include a Valid bit, which indicates whether or not a page descriptor is valid for use; a Write Protect bit, which permits a page of memory to be read only; a Modified bit, which indicates whether a page in memory has been written to; and a Cachable bit, which indicates whether a page may be loaded into the cache memory. The combination of the Modified bit and the ability to abort and restart an instruction upon an access violation thus permits the processor to implement a virtual memory system.



2. The on-chip memory manager translates a logical address into a physical address to permit control of a 16-Mbyte address space and full implementation of a virtual memory scheme.

To improve the access time for often-used or time-critical program sections, an on-chip cache memory consisting of 256 bytes is included on all Z800 processors. This cache can be configured to be instruction-only, data-only, or a combination of both. Since this memory is on the chip, no speed penalty is incurred when stored items are accessed.

Operating on the principle that recently used instructions or data have a high probability of being called up again, the cache holds the most recently accessed code, thereby permitting repetitive items to be executed much faster. Every time the processor requires data or an instruction, it first checks the cache memory to see if the item is present. If it is, the processor will use it, and no external bus access will be made. It is estimated that the use of the Z800's cache memory, will make the execution of Z80 code some two to eight times faster.

Inside the cache memory

When configured as a cache, the memory is organized into 16 lines of 16 bytes each (see Table 2). Associated with each line are two fields—a 20-bit physical address tag and a 16-bit "valid" field. The address tag is matched against the most significant 20 bits of every physical address generated by the CPU and the memory manager, and if a match is detected on any of the 16 tag addresses, the lower 4 bits of the physical address are used to select the appropriate byte or word in the matched line. The valid field contains one Valid bit corresponding to each byte in the line.

If the appropriate Valid bit for the byte accessed in the matched line is set, a cache "hit" occurs, and that byte is used by the CPU. If the bit is not set, the processor sends the address to the external memory to fetch the data. This data is then used by the processor and written into the cache, which causes the Valid bit to be set for each byte written into the cache. If none of the 16 tag addresses match the

Table 1. How the members of the Z800 family line up

	Package (no. of pins)	Data bus interface (bits)	On-chip peripherals	Common features
Z8108	40	8	Four 16-bit counter-timers (internal only)	Memory manager Cache memory
Z8116	40	16		Refresh-address generator
Z8208	64	8	Four 16-bit counter-timers (one internal only) Four DMA channels One asynchronous serial port	Clock oscillator
Z8216	64	16		

Advanced processor family

20-bit address, the line in the cache that has been used least recently is "flushed"—that is, the processor clears all the valid bits to invalidate the bytes—and the 20-bit address becomes the new tag address. The appropriate byte or bytes are then pulled from the external memory.

The Z-bus interface on the Z8116 and Z8216 permits the processors to use a burst-mode bus transaction to preload the cache. Although the burst mode was designed for use with the new 64-kbit dynamic RAMs that support a serial nibble output, it will also work well to fill up the cache memory.

If the cache memory is not needed, the circuitry can be disabled and the memory reconfigured as 256 bytes of fixed-address RAM. This "local" memory can be used with ROM-only systems, or it can hold those portions of a program that need the speed of on-chip memory, such as interrupt routines. In the fixed-address mode, the tag addressed identify individual lines, but the settings of the Valid bits have no meaning. Tag addresses can be set by the programmer and will remain fixed to guarantee the addresses of the memory.

On-chip peripherals add power

With their ample peripherals on the chip, Z800 microprocessors are, in effect, full systems on a minimum of board space, with minimum device interconnections and components. They are excellent for cost-sensitive applications. The four DMA channels of the Z8208 and Z8216 provide independent, high-speed data transfers; the serial port, a full-duplex asynchronous interface capable of operating at up to 2 Mbits/s at a 10-MHz clock rate. Each of the DMA channels can be programmed to transfer data from memory to memory, from memory to an I/O device (or vice versa), or from one I/O device to another. Moreover, data can be transferred in any of three modes: single-transaction, burst, or continuous.

In the single-transaction mode, the DMA section releases the bus to the CPU or another DMA channel between each byte or word transfer; the burst mode permits the DMA section to transfer data as long as the requesting peripheral remains ready. The continuous mode, on the other hand, allows the DMA circuit to transfer an entire block of data without releasing the bus. Also, each channel of the controller can operate in a "no transfer" mode, in which it acts as a counter.


Each DMA channel consists of a 24-bit source address register, a 24-bit destination address register, a 16-bit count register, and a 16-bit transfer descriptor register. All these registers are in the I/O space of the CPU and are accessed with the word I/O instructions over the CPU's internal bus.

Externally, the DMA channels use the address, data and control lines of the processor to transfer the data. Each channel has an input pin associated with it, to notify the channel that an external device is requesting a transfer.

Controlling all four channels is a master DMA control register that can direct the channels to link with one another or to the serial I/O channel. When DMA channels are linked, one channel acts as a slave that loads the master with new address, count, and descriptor information. The master channel transfers a block of data to the destination and then waits while the slave updates its registers from in-

Table 2. How the Z800's cache memory is organized

	20 bits	16 bits	16 × 8 bits
Line 0	Tag 0	Valid bits	Cache data
Line 1	Tag 1	Valid bits	Cache data
Line 2	Tag 2	Valid bits	Cache data
.	.	.	.
.	.	.	.
.	.	.	.
Line 15	Tag 15	Valid bits	Cache data



3. Linked DMA operations can be set up with two of the on-chip DMA channels. One channel can be used to download control information to another channel, thus minimizing the number of times the processor must stop to transfer control parameters.

formation transferred from memory (Fig. 3). With this structure, transfers of different types and to different locations can be initiated without CPU intervention

Although all the processors have four counter-timers on chip, only the Z8208 and Z8216 take the lines of three to the outside; the fourth counter-timer is an internal-only function on all four devices. However, the three externally available counter-timers on the Z8208 and Z8216 are full 16-bit down counters that can be independently programmed to count external events (count mode) or internal clock cycles (timer mode). Two of the 16-bit

counters also can be internally linked to form a 32-bit counter.

In use, each counter is loaded with an initial value that is also latched into the 16-bit time-constant register of that counter. When the counter value reaches zero, the counter causes one of several things to happen: an interrupt is generated, an external pulse is generated, or the counter is reloaded from the time-constant register to restart the countdown sequence. Command bit options specify which of those events occurs. In addition, each counter can be gated or triggered by either external signals or software, thus providing an extra measure of control.

Serial port shines

The serial port usually takes advantage of one of the timers as a baud-rate generator or an external clock source. The serial port can send and receive data simultaneously, and two of the DMA channels can be linked with the transmitting and receiving sections to provide automatic high-speed serial transfers. Like most universal asynchronous receiver-transmitters, the port handles a data format that consists of a start bit; five to eight data bits; even, odd, or no parity; and one or two stop bits.


The serial port also can be used to load data or programs remotely if a Z800 device is used as a slave to a larger host system. This remote-loading capability is supported by a bootstrap mode that can be selected when the processor is reset. When selected, this mode automatically links a DMA channel to the receiver side of the serial port, programs a default destination (000000) into the DMA channel, sets up the serial port data format, and begins loading 256 bytes of data into memory via the serial channel. That permits the Z800 to serve as a ROM-less slave processor, subject to changes to suit the needs of the host system.

Multiprocessor operation made easy


Besides serving as slave processors, the Z800 units can operate in multiprocessor systems. Both the Z8208 and the Z8216 have on-chip features that readily permit their incorporation into multiprocessor systems.

In the example (Fig. 4), two or more processors, each with a local bus that supports some combination of memory and I/O devices, communicate via a memory block on the shared global bus. This architecture requires the use of bus arbitration logic to allocate the global bus resource.

Only part of each Z800's address space would be assigned to the global bus via the processor's local-address register. Included in this scheme could also be a master processor to control the global bus and



4. Complex systems using multiple Z800 processors, linked through a global memory, can be readily implemented, thanks to such chip features as the Global Bus Request/Acknowledge lines and the local-address register.



5. A complete microcomputer system can be built around the Z8216, because its powerful resources eliminate many peripheral functions. For parallel I/O and interrupt control, two Z8036s can be added, and a Z8030 serial communication controller can add two more serial I/O channels.

allocate tasks to the slave Z800 processors.

For maximizing board space for memory, the Z8216 is the best choice. It offers many of the functions a designer needs to build a microcomputer board. All that must be added are the interface logic and buffers required to tie into a system bus like the IEEE-696 or IEEE-796.

To handle interrupts and provide a parallel port for a printer, two Z8036 counter-timer and parallel I/O circuits can be added. For additional serial I/O, a Z8030 dual-channel serial communications controller can be connected to the local bus (Fig. 5).

Since the processor contains its own clock oscillator as well as a clock output, all timing can originate from its crystal. One of the counter-timers acts as a baud-rate generator for the built-in serial port, and the off-chip serial communications controller has its own baud-rate generator, reducing system complexity.

The special status and control signals available from the Z8216 simplify the external logic needed to generate the bus and buffer control signals. To demultiplex the lower 16 address/data lines, the address latch must simply be strobed with the address strobe line, and the status lines can readily be deco-

ded by either a 1-of-10 or a 1-of-16 decoder. (The first 10 status outputs are used in systems that do not have an extended processing unit, so the smaller decoder can be used. If an extended processing unit is present, the remaining six outputs should be decoded.)

Since the processor contains its own 10-bit refresh-address generator, dynamic RAMs as large as 1 Mbit can readily be handled without the space-consuming refresh logic often needed in medium-size systems. Also, the processor can automatically generate the appropriate wait states, thus permitting the bus timing to be optimized for the memory access speed. □

Acknowledgments

The authors would like to thank Greg Barr, Gary Cole, Monte Dalrymple, Khue Duong, Bob Kurihara, Stanley Lai, Donald Mar, Lan Nguyen, Mike Pitcher, Gurdev Singh, and Irving Stuart for their valuable contributions to the development of the Z800 processors.

How useful?	Circle
Immediate design application	556
Within the next year	557
Not applicable	558

Z8000™ 16-Bit Microprocessor Family 4

Zilog
Zilog
Zilog
Zilog
Zilog

Cost-Effective Memory Selection for Z8000™ CPUs

Zilog

Application Note

February 1982

COST EFFECTIVE MEMORY SELECTION FOR Z8000 CPUs


The "memory-effective" architecture of the Z8000 CPU is the key to cost-effective system design in many applications. Z8000 CPUs are designed to achieve high performance without the use of high-performance memories. Because a single application often requires hundreds of memory chips for each CPU, this memory-effective design can result in large cost savings.

Many factors enter into the selection of CPU and memory characteristics for a given application. This application note examines the simple formula that relates these factors to each other and provides examples of the formula applied in common

situations. Background for the material in this application note can be found in the Z8000 CPU Manual (document #00-2010-C0) and in the Z8001/Z8002 CPU Product Specification (document #00-2045-A0).

THE BASIC FORMULA

Figure 1 shows a generalized view of the information path taken when the CPU issues a valid memory address. This process ends when valid data, representing the contents of the addressed location is returned to the CPU. Not all of the elements shown in Figure 1 are necessarily present in every application, in which case the basic formula is simplified for that application.



This schematic view shows the principal elements that enter into the basic formula relating memory and CPU timing characteristics. Many applications use subsets of these elements, which simplifies the basic formula for those applications.

The two-letter symbol in each box is used in the basic formula to represent the time length of that box's task.

Figure 1. The Address-to-Data Path Illustrates the Basic Formula

The address issued by the CPU is called a logical address. It is transformed by the MMU (or other memory management circuitry) into a physical address. The symbol "MM" in Figure 1 represents the time required for this transformation. When no address translation circuitry is present in a given application, MM=0.

When a physical address is emitted by the MMU (or by the CPU if address translation is not used), it is presented to the memory array. After an interval of time represented by "MA" in the basic formula, data representing the contents of the addressed location and check bits associated with that location appear at the output of the memory.

If no error check/correction circuitry is used in a given application, then no check bits appear, and the output of the memory is presented to the CPU as valid data representing the contents of the addressed location. If error correction circuitry is used, then the memory output is input to the error check/correction circuitry. After an interval of time represented by EC in the basic formula, the output of the error check/correction circuitry is presented to the CPU as the contents of the addressed location.

The three time periods represented by MM, MA, and EC all contribute to the total time elapsed in the address-to-data path, but one additional calculation is required to reach the total. MM, MA, and EC represent the times elapsed in the corresponding elements in the information path. The remaining term, BD, represents the time elapsed while passing information between the specific areas. Thus, BD must include the delays in any buffers required for interboard bus transfers and time spent in address decoders or other selection logic. Even the time taken for propagation of signals must be considered, although the amount is usually negligible in comparison with MM + MA + EC.

The total time elapsed in the address-to-data path is the sum of the four terms MM, MA, EC, and BD. This total must be less than the maximum, CD, specified for the given CPU. This leads to the most fundamental form of the basic formula:

$$MM + MA + EC + BD < CD \quad (1)$$

The term CD, however, can also be expressed as a formula. CD depends partly upon the characteristics of the clock supplied to the CPU and partly

upon constants that depend upon the maximum clock speed rating of the CPU. Furthermore, the Z8000 architecture allows "wait states" to be inserted into memory access transactions. The number of wait states inserted is another factor entering into the formula for CD. Finally, there are two possible expressions for CD, depending upon whether independent timing or the address strobe signal (AS) is used to signal "address valid."

The published ac characteristics of the Z8000 CPUs specify the exact point at which addresses become valid. (Parameter 9 of the ac characteristics table relates this point to a rising clock edge.) An address strobe signal, \overline{AS} , is also provided by the Z8000 CPU. The rising edge of \overline{AS} , which occurs approximately one-half clock period after addresses become valid, can be used to signal "address valid." Use of \overline{AS} simplifies the circuitry but places a greater demand on the memory. Furthermore, no similar signal is available from the MMU circuits designed for use with the Z8000 CPUs, so that \overline{AS} can only be used as described above in a system without memory address translation (i.e., when MM=0).

The two ways of computing CD (ac characteristic parameters 11 and 27) are expressed in the following two equations:

$$CD = (2+W) \cdot CP + CH - K1 \quad (2a)$$

$$CD = (2+W) \cdot CP - CF - K2 \quad (2b)$$

where:

- W = number of wait states
- CP = clock period
- CH = clock width (high)
- CF = clock falling time
- K1, K2 = constants whose values depend on the rated maximum clock speed of the CPU

The right hand side of equation (2a) expresses the time between the actual appearance of a valid address output and the point at which valid data is required. The right hand side of equation (2b) expresses the time between the rising edge of AS and the point at which valid data is required. The values of K1 and K2 for Z8000 CPUs are given in Table 1.

The foregoing considerations can now be summarized in the basic formula (Figure 2). There are two versions of this formula, one for each of the two expressions for calculating CD (2a and 2b).

THE WAIT STATE TRADEOFF

As either version of the basic formula shows, adding a wait state to the process increases the maximum memory access rating (MA) by one clock period (CP). (Fractions of wait states can be simulated by "clock stretching," to which the discussion in this section also applies.) CPU performance, however, is lessened by the introduction of wait states. This section is concerned with the estimation of that reduction.

The decline in performance level attributable to the introduction of wait states into memory accesses is difficult to pinpoint, since each instruction is affected differently. For example, a register-to-register multiplication takes 70 clock periods without wait states and 71 clock periods with a wait state--a reduction of 1.4% in execution speed. A register-to-register load, on the other hand, takes three clock periods without

		Maximum Rated Clock Speed		
		4 MHz	6 MHz	10 MHz
K1		130 ns	95 ns	60 ns
K2		120 ns	100 ns	50 ns

Table 1. CPU Speed Rating Affects the Basic Formula




Figure 2. The Basic Formula

wait states and four clock periods with a wait state--a reduction of 25% in execution speed.

In one published study (AMD, Z8000 Benchmark Report, 1981), five Z8000 programs were analysed. The objective was to compare Z8000 performance with that of competing microprocessors, but included in the reported results was a performance comparison of each of the five Z8000 programs with and without a wait state. The reductions in execution speed were 5%, 6%, 15%, 17% and 21%. The 5% and 6% reductions appeared in the "automated parts inspection" and "XY transformation," both of which involve many register-to-register arithmetic operations and few memory reference instructions. The 15% and 17% reductions appeared in the "block translation" and in the "bubble sort," both of which involve a great many memory accesses. The 21% reduction appeared in a dummy "reentrant procedure," which does almost nothing other than save and restore the general registers.

As the study cited above shows, the effect of adding wait states varies from application to application. If a numerical value can be assigned to the reduction in performance level caused by wait states in a given application, then that value can also be compared with the reductions arising from other approaches to providing a given target memory access rating, such as:

- Reducing the clock speed (increasing CP).
- Using values of W other than 1.

The effect of each of these alternatives can be evaluated numerically and compared with the effect of adding one wait state.

Reducing Clock Speed

Assume that values have been assigned to all of the variables in the basic formula and that it is desired to increase CP to achieve a higher upper bound on MA. If ΔMA is the desired increase in the right side of the basic formula, then each version of the basic formula gives rise to an equation for the required change ΔCP :

$$\Delta CP = \frac{\Delta MA}{2 + W + CH/CP} \quad (3a)$$

$$\Delta CP = \frac{\Delta MA}{2 + W} \quad (3b)$$

Since the execution speed of the CPU is inversely proportional to the clock period, the ratio of the new speed to the old after the change ΔCP in clock period is

$$P = \frac{CP}{CP + \Delta CP} = \left(1 + \frac{\Delta MA}{(2+W) \cdot CP + CH}\right)^{-1} \quad (4a)$$

$$P = \frac{CP}{CP + \Delta CP} = \left(1 + \frac{\Delta MA}{(2+W) \cdot CP}\right)^{-1} \quad (4b)$$

For example, assume that version (B) of the basic formula has been used with values $W = 0$, $CP = 250ns$ (4 MHz), $CF = 10ns$, $EC = 0$, $BD = 60ns$, and $K2 = 120ns$. Then $MA < 500 - 10 - (60 + 120) = 310ns$. If memories rated at 350ns access time are desired the required ΔMA is 40ns. Using (3b), the required ΔCP is 20ns, leading to a new CP of 270ns, which corresponds to a clock speed of 3.70 MHz. Formula (4b) gives a value of

$$P = \left(1 + \frac{40}{500}\right)^{-1} = .92$$

That is, reducing the clock speed to achieve the desired memory access time results in an 8% reduction in execution speed. If, instead, one wait state had been inserted (increasing the maximum MA from 310ns to 560ns), the reductions in execution speed for the programs cited above would range from 5% to 21%.

Using Values of W Other than 1

Assume that values have been assigned to all of the variables in the basic formula and that wait states are desired to achieve a higher upper bound on MA. Assume also that a relative performance level of P_0 is achieved when $W=1$. (For example, for the five programs cited earlier, the values of P_0 would be .95, .94, .85, .83, and .79.) Then, for either version of the basic formula, the performance level corresponding to W wait states is given by

$$P = \frac{P_0}{P_0 + (1 - P_0) \cdot W} \quad (5)$$

Thus, for example, if insertion of one wait state leads to a performance level of .85 (a reduction of 15%), the insertion of one-half wait state (by clock stretching) leads to a performance level of

$$P = \frac{.85}{.85 + (.15)(.5)} = .92$$

or a reduction of 8%.

EXAMPLE 1: THE ZILOG SYSTEM 8000

The Zilog System 8000 provides an example that includes all of the elements of the basic formula. The following characteristics describe the main memory of the System 8000:

MA = 150ns (dynamic RAM)
 W = 0
 CP = 180ns (5.56 MHz)
 CH = 80ns
 MM = 90ns (Z8010 MMU, 6MHz rated)
 EC = 40
 BD = 60 (Buffers and selection logic)
 K1 = 95ns (Z8001, 6 MHz rated)

Version (A) of the basic formula must hold:

$$150 < (2+0) \cdot 180 + 80 - (90 + 40 + 60 + 95) = 155$$

The difference of only 5 ns indicates that the system characteristics have been closely matched. Notice that the clock is running at less than the rated maximum speed. An increase to the maximum allowed for a 6 MHz rated Z8001 CPU would result in a clock period (CP) of 165ns, and thus a maximum memory access rating (MA) of 118. The 5.56 MHz clock speed results in a relative performance level of $165/180 = .92$, or an 8% reduction in execution speed.

EXAMPLE 2: A Z8002 WITH A Z6132

The Z6132 quasistatic 4K byte RAM is designed for use with the Z8000 CPUs. For example, with the Z8002's \overline{AS} line tied directly to the AC input of the Z6132 (see Figure 6 of the Z6132 Product Specification, document number 00-2028-A0, version (B) of the basic formula can be used:

$$MA < 2 \cdot CP - CF - K2$$

For 4 and 6 MHz rated CPUs running at maximum speed and using the longest allowed clock fall time (ac characteristic parameter 4), the basic formula gives:

$$MA < 2 \cdot 250 - 140 = 360 \text{ ns (4 MHz)}$$

$$MA < 2 \cdot 165 - 110 = 220 \text{ ns (6 MHz)}$$

Thus, a 350ns Z6132 can be used with a 4 MHz Z8000 and a 200ns Z6132 can be used with a 6 MHz Z8000.

These benchmarks compare the performance of the Z8001 and Z8002, the Motorola 68000 and the Intel 8086 running the set of programs which have become industry standards for comparing microprocessors. The data demonstrates that

- The 6MHz Z8000 outperforms the 8MHz 68000 and any version of the 8086.
- At any given memory access time, the Z8000 gives higher performance than the 8086 or 68000.
- Any given performance level can be reached with the Z8000 using slower memories than the 8086 or 68000.

For a demanding microprocessor application the user has the choice of three competing microprocessor families

- The Z8000 manufactured by Zilog and AMD
- The 8086 (or iAPX 86/10) manufactured by Intel
- The 68000 manufactured by Motorola

A widely quoted benchmark comparison of these three microprocessors was published by Intel in 1980 under the title: "16-bit Benchmark Report iAPX86, Z8000 and 68000" (Intel Publication No AFN01551A)

Not surprisingly, the Intel 8086 was announced the winner in that publication. Intel achieved this result by inefficiently coding the competing devices, thus not utilizing the powerful instruction sets of the more modern Z8000 and 68000 microprocessors.

In order to refute the wrong conclusions drawn by Intel, we purposely used the same benchmarks, and even the identical flow diagrams. We give Intel the benefit of the doubt and assumed their performance figures from the above mentioned document. For the Z8000 and the 68000, however, we rewrote the code efficiently. We did not use exotic tricks, just plain straightforward, efficient coding that takes advantage of the powerful instructions of the Z8000 and the 68000.

We made one minor modification to the Intel definition of the Block Translation. We write the translated character back into the same buffer where the EBCDIC character was stored. We see no reason why anybody would perform a non-destructive translation. It wastes memory space. The purist who wants our exact response to the Intel benchmark should subtract 13% from the Z8000 performance to accommodate non-destructive translation, which happens to be less efficient on the Z8000, but does not affect the 8086 and 68000 performance.



Description of Benchmark Tests

The benchmark tests used in this performance evaluation were selected for variety and are representative of applications including data processing, image processing and arithmetic processing. Detailed coding is shown in the appendix.

Automated Parts Inspection

The automated parts inspection program controls the interface to an image-dissector camera, and compares the gray shade signal from each of 16,384 points to a

reference gray shade held in memory. The program controls the X-Y scan control to the camera by means of two 7-bit D-A converters and reads the resultant gray shade signal via a 12-bit A-D converter.



Automated Parts Inspection

Block Translation – Destructive

The block translation benchmark translates a string of EBCDIC characters into a string of ASCII characters, and overwrites the EBCDIC string. The benchmark assumes 121 characters in the source string.






Figure 1 Relative Performance as a Function of Clock Frequency

Maximum frequencies are shown for available speed selections. Dotted lines indicate planned extensions.

Bubble Sort


The bubble sort is a well-known algorithm for sorting data elements into one sequence (in this case, numerically ascending order). The benchmark assumes that a one-dimensional array of ten elements is to be sorted and that the elements are initially in numerically descending order.



Bubble Sort

XY Transformation

The XY transformation scales a selected graphic window containing 16-bit unsigned integer XY pairs. Each X data is offset by X0 and multiplied by a fractional scale factor L2/L1. Each Y data is offset by Y0 and multiplied by the same scale factor. The benchmark assumes the selected window contains 16,384 XY pairs.



Computer Graphics XY Transformation

This flowchart was originally presented by Intel

Reentrant Procedure

This benchmark demonstrates the ability of the processor to handle reentrant procedures and parameter passing between procedures. The input parameters are passed (by value) to the procedures. Prior to the call, the first parameter is in one of the general registers while the second and third parameters are stored in memory locations PARAM2 and PARAM3, respectively.

Upon entry, the procedure preserves the state of the processor, and it is assumed that the procedure uses eight of the general-purpose registers. Next, the procedure allocates the storage for three local variables (LOCAL1, LOCAL2, LOCAL3). The procedure then adds the three passed parameters and stores the result in the first local variable. Upon exit from the procedure, the state of the processor is restored.

Table 1 shows execution times for each benchmark on each microprocessor without and with one Wait State. Execution times are then inverted to indicate performance (not time), and normalized with respect to the slowest device, the 5MHz iAPX 86/10 (i.e. the original 8086). As can be seen from the detail data in the appendix, the Z8001 and Z8002 are so similar in performance that they can be grouped together.

Figure 1 shows the average performance data graphically.

Benchmark	Z8000B (8MHz)		Z8000A (6MHz)		Z8000 (4MHz)		68000-10 (10MHz)		68000-8 (8MHz)		iAPX 86/10 (10MHz)		iAPX 86/10 (8MHz)		
	OW	1W	OW	1W	OW	1W	OW	1W	OW	1W	OW	1W	OW	1W	
Absolute Performance															
Auto Parts Inspection	478	508	637	677	956	1016	470	498	587	623	668	708	835	885	ms
Block Translation	388	456	517	607	776	912	757	916	946	1145	744	824	930	1030	μs
Bubble Sort	539	646	718	861	1078	1292	507	614	634	768	912	1007	1140	1259	μs
XY Transformation	793	827	1057	1103	1585	1655	777	804	971	1005	1120	1152	1400	1440	ms
Reentrant Procedure	256	325	34	43	51	65	25	31	32	39	31	35	39	43	μs
Performance Relative To iAPX 86/10 @ 5MHz															
Auto Parts Inspection	2.8	2.63	2.1	1.97	1.4	1.31	2.84	2.68	2.27	2.14	2.00	1.89	1.60	1.51	
Block Translation	3.84	3.26	2.88	2.45	1.92	1.63	1.96	1.62	1.57	1.3	2.00	1.81	1.60	1.44	
Bubble Sort	3.38	2.82	2.54	2.12	1.69	1.41	3.6	2.97	2.87	2.38	2.00	1.81	1.60	1.45	
XY Transformation	2.82	2.71	2.12	2.03	1.41	1.35	2.88	2.79	2.3	2.23	2.00	1.94	1.60	1.56	
Reentrant Procedure	2.42	1.9	1.82	1.44	1.21	0.95	2.48	2.00	1.93	1.59	2.00	1.77	1.60	1.44	
Average Relative Performance	3.05	2.66	2.28	1.99	1.53	1.34	2.75	2.4	2.19	1.93	2.00	1.84	1.60	1.48	

OW = No Wait State, 1W = One Wait State per memory access.

Table 1

Memory Access Time

The benchmark data compares the performance of the three microprocessors at nominal clock rates without regard to the memory access time required to achieve the performance.

Memory speed is however, an important systems consideration since it has a strong impact on memory cost and the design of the supporting circuitry. In most systems memory cost far exceeds the cost of the CPU. It is therefore more useful to treat the CPU clock frequency as a variable and plot performance as a function of memory access time requirement. For each CPU, the memory access time requirement can be relaxed by using a higher speed version of the CPU, by lowering the actual clock frequency, or by adding Wait States.

Data sheets for the various microprocessors indicate the relationship between memory access time and clock period. Every Wait State adds another clock period to the memory access time.

$$T_{AC} = (K + W)T - D$$

T_{AC} = memory access time required (at CPU pins)

K = clock cycles/access ($K=3$ for the 8086, $K=2.5$ for the Z8000 and 68000)

W = number of Wait States inserted (usually 0 or 1)

T = actual clock period in ns

D = sum of time for CPU delays, set-up times, etc. This is a constant for a given part type and speed selection. See Table for value.

Device		T_{AC} in nanoseconds for various actual T ($W = 0, T \leq \frac{1}{f_{max}}$)				
Device and Speed Selection	f_{max}	D	T= 250ns (4MHz)	T= 167ns (6MHz)	T= 125ns (8MHz)	T= 100ns (10MHz)
Z8001, Z8002	4MHz	150ns	475	—	—	—
Z8001A, Z8002A	6MHz	95	530	320	—	—
Z8001B, Z8002B	8MHz	75	550	340	238	—
68000-4	4MHz	120	505	—	—	—
68000-8	8MHz	90	535	325	223	—
68000-10	10MHz	80	545	335	233	170
8086-5	5MHz	140	610	—	—	—
8086-8	8MHz	80	670	410	295	—
8086-10	10MHz	60	690	430	315	240

Table 2 Memory Access Times Required

The relative performances computed previously are obviously directly proportional to the clock frequency used. That is, for a given device selection, the relative performance is inversely proportional to T , the actual clock period. The memory access time requirement is also related to the clock period.

$$T_{AC} + D = (K + W) T = K_1 T$$

and,

$$RP = \frac{K_2}{T}$$

Therefore,

$$RP = \frac{K_1 K_2}{T_{AC} + D}$$

and Relative Performance can be plotted against memory access time required, with the clock frequency

being allowed to vary as required, down from the maximum for the part selection. As the clock frequency is reduced, a point is reached where equal performance can be achieved by raising the clock frequency back up and inserting a Wait State. This results in the same performance but a lower memory access time requirement, so it is logical to do so.

Table 3 contains computed data of memory access time requirements as a function of relative performance for each device selection with 0 and 1 Wait States. Figure 2 plots this data and shows the point at which the Wait State can be inserted without reducing performance

Relative Performance




Fig. 2 Relative Performance as a Function of Memory Access Time

Wait States are inserted when they reduce access time requirements without affecting performance (clock frequency is raised).

Relative Performance	Z8000B (f ≤ 8MHz)		Z8000A (f ≤ 6MHz)		Z8000 (f ≤ 4MHz)		68000-10 (f ≤ 10MHz)		68000-8 (f ≤ 8MHz)		iAPX 86/10 (f ≤ 10MHz)		iAPX 86/10 (f ≤ 8MHz)	
	W=0	W=1	W=0	W=1	W=0	W=1	W=0	W=1	W=0	W=1	W=0	W=1	W=0	W=1
3 4														
3 3														
3 2														
3 1														
3 0	243													
2 9	254													
2 8	266													
2 7	279							175						
2 6	292	373						184						
2 5	307	391						195						
2 4	323	410					206	270						
2 3	340	432					219	285						
2 2	359	455	335				233	302	221					
2 1	380	480	356				247	320	235					
2 0	402	508	378	486			264	340	252		240			
1 9	427	538	403	517			282	362	270	354	256			
1 8	455	572	431	551			302	387	290	379	273	349		
1 7	487	610	462	589			324	414	312	406	293	373		
1 6	522	653	496	631			350	445	337	437	315	400	295	
1 5	561	702	536	680	488		378	480	366	472	340	431	320	413
1 4	607	757	581	735	533		411	520	398	512	369	466	349	449
1 3	659	821	633	799	586		449	566	436	559	402	506	382	489
1 2	721	896	694	873	647	827	493	620	479	613	440	553	420	537
1 1	793	984	765	961	719	916	545	684	531	677	485	609	465	593
1 0	880	1090	851	1067	806	1023	608	760	593	753	540	676	520	660

W=0 = No Wait State, W=1 = One Wait State per memory access

Table 3 Required Memory Access Time to Achieve a Given Relative Performance (in nanoseconds)

What This Benchmark Does And Doesn't Tell You

Benchmarks are popular simplifications to compare the performance of different microprocessors. Like all other simplifications, benchmarks must be used with care.

At best they accurately compare the performance of different microprocessors in a limited set of applications, which may or may not be representative of the applications that the user needs.

At worst they are distorted by a manufacturer who wants to "prove" that his device is the best. By choosing examples that favor a particular microprocessor or — more deviously — by writing inefficient code for the competitor's device, any manufacturer can "prove" that his product is superior to the competition's.

Moreover, benchmarks describe only one aspect of the microprocessor: speed (or throughput). Other important technical considerations are:

- Code efficiency
- Ease of programming
- Ease of interfacing to memory and I/O
- Availability of powerful peripheral devices
- Availability of hardware and software support

Finally there are good business reasons for favoring a particular microprocessor:

- Price, availability and multiple sourcing
- Vendor reputation and quality of field application support
- Device reliability and quality level.

Benchmarks tell nothing about these important aspects.

In spite of these limitations, benchmarks are an important tool for adding quantitative data to the complicated task of selecting the right microprocessor.

The soon-to-be-announced 8MHz Z8000B is 11% faster than the soon-to-be-announced 10MHz 68000-10, and the Z8000B achieves this superior performance *even with substantially slower memories.*

The 6MHz Z8000A is 4% faster than the 8MHz 68000-8, and the Z8000A can tolerate memory access times 100ns longer than required by the 68000-8. *The iAPX 86, even in its fastest 10MHz version is no contender.*

The Z8000 is better.

APPENDIX

A. Automated Parts Inspection

Z8002		# of Clock Cycles
	LD R12, PERCENT	,Load Percent Tolerance 7 + 2W
	LD R8, ↑GRAYTAB	,Gray Table Base Address 7 + 2W
	LD R0, 16383	,Number of Scans 7 + 2W
	LD R10, SIGNAL	,Load A/D Converter Address 7 + 2W
	LD R11, XYSCAN	,Load Addresses for the 2 D/A Converters 7 + 2W
	LD R13, REJECT	,Load Reject Port Address 7 + 2W
LOOP	OUT R11, R0	,Write XY Coordinates * 10 + W
	IN R4, R10	,Z=R4 (Read Signal) * 10 + W
	LD R3, R8 ↑	,Z0=R3 (Read Reference) * 7 + 2W
	INC R8, 2	,Inc Reference Pointer * 3 + W
	LD R1, R3	,R1=Z0 * 3 + W
	MUL RR2, R12	,R3=Z0*PERCENT * 70 + W
	DIV RR2, #100	,R3=Z0*PERCENT/100 * 95 + 2W
	SUB R4, R1	,R4=Z-Z0 * 4 + W
	JR GE BYPASS	,R4 ≥ 0 * 6 + W
	NEG R4	,R4 < 0 → R4 = Z-Z0 7 + W
BYPASS	CP R4, R3	, Z-Z0 -Z0 * PERCENT/ 100 * 4 + W
	JR LE ENDTEST	, Z-Z0 < 20 * PERCENT/ 100 * 6 + W
	OUT R13, R4	,Reject Signal 10 + W
ENDTEST	DJNZ R0, LOOP	,Process Next Point * 11 + W
	CONSTANT PERCENT=	,
	CONSTANT SIGNAL=	,
	CONSTANT XYSCAN=	,
	CONSTANT REJECT=	,
	GRAYTAB WORD(16384)	,

On average, of 16384 times through Loop we assume that

8192 times Z-Z0>0

8192 times Z-Z0<0 i.e. we execute NEG R4

1638 times (10% of the cases) we reject the part, i.e. we execute OUT R13, R4

Total Clocks 6(7+2W) + 8192 (229 + 14W) + 8192 (236 + 15W) + 1638(10 + W) = 16422 + 1650W + 8192 (465 + 29W) = 3,825,702 + 239,218W

Z8001		# of Clock Cycles
	LD R12, PERCENT	7 + 2W
	LDL RR8, ↑GRAYTAB	11 + 3W
	LD R0, 16383	7 + 2W
	LD R10, SIGNAL	7 + 2W
	LD R11, XYSCAN	7 + 2W
	LD R13, REJECT	7 + 2W
LOOP	OUT R11, R0	10 + W
	IN R4, R10	10 + W
	LD R3, RR8↑	7 + 2W
	INC R9, 2	3 + W
	LD R1, R3	3 + W
	MUL RR2, R12	70 + W
	DIV RR2, #100	95 + 2W
	SUB R4, R1	4 + 2W
	JR GE BYPASS	6 + W
	NEG R4	7 + W

Z8001 (Continued)		# of Clock Cycles
BYPASS	CP R4, R3	4 + W
	JR LE ENDTEST	6 + W
	OUT R13, R4	10 + W
	ENDTEST DJNZ R0, LOOP	11 + W

Total clocks. 3,825,706 + 239,219 W

Notice that there is practically no performance deterioration due to segmentation

68000		# of Clock Cycles
	MOVEW D0, #16383	,Number of scans → D0 8 + 2W
	MOVEW D6, #PERCENT	,Percent Tolerance → D6 8 + 2W
	MOVEL A3, #GRAYTAB	,Gray Table → A3 12 + 3W
	MOVEW A5, #XYSCAN	,D/A Address → A5 8 + 2W
	MOVEW A6, #REJECT	,Address of Reject Message → A6 8 + 2W
	MOVEW A4, #SIGNAL	,A/D Address → A4 8 + 2W
LOOP	MOVEW (A5), D0	,Write XY Coordinates 9 + 2W
	MOVEW D4, (A4)	,Read Signal D4 8 + 2W
	MOVEW D3, (A3) +	,Read Reference D3 8 + 2W
	MOVEW D1, D3	4 + W
	MULU D3, D6	,D3=D3*D6 70 + W
	DIVU D3, #100	,D3=D3*D6/100 144 + 2W
	SUBW D4, D1	,D4=Z-Z0 4 + W
	BGE BYPASS	,D4<0 8/10 + W
	NEGW D4	,D4<0 → D4 Z-Z0 4 + W
BYPASS	CMPW D4, D3	, Z-Z0 -Z0 * PERCENT/100 4 + W
	BLE ENDTEST	, Z-Z0 < 20 * PERCENT/100 8/10 + W
	MOVEW (A6), D4	,Reject Signal 8 + 2W
	ENDTEST DBF D0, LOOP	,Loop to Next Call 14 + 3W/10 + 2W

Total clocks. 52 + 13W + 8192 (285 + 11W) + 8192 (287 + 18N) + 1638 (8-2+2W)=52 + 13W + 8192 (572 + 35W) + 1638(6 + 2W)=4,695,576 + 290,009W

iAPX 86/10		# of Clock Cycles
	XOR CX, CX	,ZERO X and Y 3
	MOV SI, OFFSET(GDATA)	,INIT POINTER 4 + W
	CLD	,DF=FORWARD 2
AGAIN	MOV AX, CX	,OUTPUT X 2
	OUT DTOA, AX	,AND Y 10 + W
	LODS GDATA	,GET Z0 12 + W

iAPX 86/10 (Continued)		# of Clock Cycles
MOV	BX,AX	,STORE Z0 IN BX 2
MUL	PERCNT	,Z0 PERCNT 130 + W
OUT	CONVRT,AX	,START A/D CONVERTER 10 + W
DIV	HUNDRD	,Z0*PERCNT/ 100 161 + W
MOV	DX, AX	,DX=TOLER 2
IN	AX,ATOD	,INPUT Z FROM A/D 10 + W
SUB	AX,BX	,DELTA-Z-Z0 3
JA	CMPARE	,JUMP IF POSITIVE 4/16 + W
NEG	AX	,DELTA=-DELTA 3
CMPARE	CMP AX,DX	,DELTA<= TOLER? 3
JBE	INCCX	,JUMP IF YES 4/16 + W
OUT	REJECT,AX	,REJECT PART 10 + W
JMP	SHORT(NEXT)	, 15 + W
INCCX	INC CX	,INC X & Y 2
CMP	CX,4000H	,DONE ? 4 + W
JNE	AGAIN	,NO, PROCESS 4/16 + W
		,NEXT POINT

NEXT

HUNDRD. DW 100

Total number of clock cycles 6,680,000 + 400W,

Block Translate — Destructive (Special feature for Z8000)

	# of Clock Cycles
LD R0,COUNT	,Get Length of EBCDIC String 7 + 2W
LD R3, ↑EBCBUF	,Address of EBCDIC String 7 + 2W
LD R5, ↑TRTAB	,Address of Translation Table 7 + 2W
TRIRB R3 ↑, R5↑,RD,	,Translate EBCDIC String 11 + 2W + +(14+3W)132

Total Clocks: 1880 + 404W

B. Block Translate Benchmark — Destructive

Z8002	# of Clock Cycles
TRTAB	,CICEBD-ASCII Translation Table
EBCBUF	,EBCDIC-String
CONSTANT EBCEOT=03	,EOT in EBCDIC
CONSTANT COUNT=132	,
CONSTANT ASCEOT=04	,EOT in ASCII

Z8002 (Continued)	# of Clock Cycles
LD R3, EBCBUF	,Address of EBCDIC String → R3 7 + 2W
LD R2,EBCEOT	,EDT Char → R2 7 + 2W
LD R0, COUNT	,R0=COUNT 7 + 2W
LD R1 R0	, 3 + W
CPIRB R2,R3↑,R0,EQ	,R0=COUNT-∞ 11 + 2W+132(9+W)
SUB R1, R0	,R1=R1-R0=∞ ;4 + 2W
LD R3,↑EBCBUF	,Address of EBCDIC String ,7 + 2W
LD R5,↑TRTAB	,Address of Translation Table 7 + 2W
TRIRB R3↑,R5↑,R1	11 + 2W + 132(14+3W)
LDB R3↑, ASCEOT	,Write ASCEOT 11 + 3W

Total clocks 3111 + 547W

This is the worst possible case since the scanning of the string is actually done only for characters (until the encounter of EOT)

Z8001 # of Clock Cycles

TRTAB	,
EBCBUF	,
CONSTANT EBCEOT=3	,EOT in EBCDIC
CONSTANT COUNT=132	,
CONSTANT ASCEOT=04	,EOT in ASCII
LDL RR2,↑EBCBUF	11 + 3W
LD R4,EBCEOT	7 + 2W
LD R0,COUNT	7 + 2W
LD R1,R0	3 + W
CPIRB R4, RR2↑,R0,EQ	11 + 2W + 132(9+W)
SUB R1,R0	4 + W
LDL RR2,↑EBCBUF	11 + 3W
LDL RR6,↑TRTAB	11 + 3W
TRIRB RR2 ,RR6↑,R1	11 + 2W + 132(14+3W)
LDB RR2↑,ASCEOT	11 + 3W

Total clocks. 3123 + 550W

68000 # of Clock Cycles

MOVEB	D2,#EOT	,Get EOT 8 + 2W
MOVEW	D0,#COUNT	,Get Length of EBCDIS String 8 + 2W
B _{E0}	DONE	,Length=0 Ext 10/8 + W
MOVEL	A3,#EBCBUF	,A3=Address of EBCDIC String 12 + 3W
MOVEL	A5,#TRTAB	,A5=Address of Translation Table 12 + 3W
LOOP	MOVEB D1,(A3)	,Get EBCDIC Character 8 + 2W
MOVEB	(A3),A5(0,D1)	,Replace it by ASCII Translation 19 + 4W
CMPB	D2,(A3)+	,EOT? 8 + 2W

68000 (Continued)		# of Clock Cycles
B _{EQ}	DONE	,Yes - Exit 10/8 + W
DB _F	D0,LOOP	,No - Loop 10 + 2W/14 + 3W
DONE		
Total clocks 48 + 11W + 132(57 + 12W) - (4 + W) = 44 + 10W + 7524 + 1584W = 7568 + 1594W		

iAPX 86/10		# of Clock Cycles
MOV BX,OFFSET(TABLE)	,INIT TRANSLATION PTR	4
MOV SI,OFFSET(EBCBUF)	,INIT EBCDIC BUFR PTR	4
MOV DI,OFFSET(ASCBUF)	,INIT ASCII BUFR PTR	4
MOV CX,COUNT	,INIT COUNT	14 + W
CLD	,DF=FORWARD	2
JCXZ FINISH	,JUMP IF COUNT=0	6/18 + W
NEXT LODS EBCBUF	,GET EBCDIC CHAR	12 + W
XLAT TABLE	,TRANSLATE TO ASCII	11 + W
STOS ASCBUF	,STORE IN ASCII BUFR	11 + W
CMP AL,EOT	,CHAR=EOT?	4
LOOPNE NEXT	,LOOP IF NE OR CX < > 0/5/19 + W	
FINISH		
Total Number of clock cycles. 7,400 + 800W		

C. Bubble Sort

Z8002		# of Clock Cycles
BSORT	LD R4,ADR	,Load Starting Address 9 + 3W
	LD R5,COUNT	,Load Word Count 9 + 3W
	DEC R5	,Set Number of Compares 4 + W
10 {	INIT RESB RL6,0	,Clear Exchange Flag 4 + W
	LDL RR2,RR4	,Copies of Adr and Count 5 + W
*	COMP LDL RR0, R2↑	,Fetch 2 words in R0,R1 11 + 2W
*	CP R0,R1	,Out of Order? 4 + W
*	JR LE DECCNT	,No-Continue 6 + W
	EX R0,R1	,Yes-Swap them 6 + W
	LDL R2↑,RR0	,Store Back 11 + 2W
	SETB RL6,0	, 4 + W
*	DECCNT INC R2,2	,Point to Next Pair 4 + W
*	DEC R3	,Decr. Word Count 4 + W
*	JR GT COMP	,Done? 6 + W
10 {	BITB RL6,0	,Exchange Flag = 1? 4 + W
	JR NZ INIT	,Yes-Start Next Pass 6 + W
		,No-Done
Total clocks 22 + 7W + 10 (19 + 4W) + $\sum_{m=1}^{10} [(10-m)(56+11W) + (M-1)(35+7W)] = 212 + 47W + 45(91 + 18W) = 4307 + 857W$		

Z8001		# of Clock Cycles
		LS SS
BSORT	LDL RR12, ADR	15 + 4W/13 + 3W
	LD R5, COUNT	9 + 3W
	DEC R5	4 + W
10 {	INIT RESB RL6,0	4 + W
	LDL RR2,RR12↑	5 + W
	LD R4,R5	3 + W

Z8002 (Continued)		# of Clock Cycles
COMP:	LDL RR0,RR12	11 + 2W
	CP R0,R1	4 + W
	JR LE DECCNT	6 + W
	EX R0,R1	6 + W
	LDL RR2↑,RR0	11 + 2W
	SETB RL6,0	4 + W
DECCNT	INC R3,2	4 + W
	DEC R4	4 + W
	JR GT COMP	6 + W
	BITB RL6,0	4 + W
	JR NZ INIT	6 + W
10 {		
(SS) Total clocks:	26 + 7W + 10[(19 + 4W) + (3 + W)] + 45(91 + 18W) = 4341 + 867W	
(LS) Total clocks:	28 + 8W + 10[(19 + 4W) + (3 + W)] + 45(91 + 18W) = 4343 + 868W	

68000		# of Clock Cycles
BSORT	MOVEAL A1,400	,Start Address → A1 12 + 3W
	MOVEW D3,404	,Count → D3 12 + 3W
	SUBQ D3,#1	4 + W
	CLR.B D1	,Exchange Flag = 0 4 + W
10 {	INIT MOVEAL A0,A1	,Copy Start Address into A0 4 + W
	MOVEW D0,D3	,Copy Count into D0 4 + W
*	COMP MOVEW D2,(A0)+	,Fetch word 8 + 2W
*	CMP (A0),D2	,Next word greater? 8 + 2W
*	BLS.S DECCNT	,Yes. Continue 8/10 + W
	MOVEW (A0)(-2),(A0)	,No. Exchange these 17 + 4W
	MOVEW (A0),D2	,two words 9 + 2W
	TAS D1	,Exchange Flag=1 4 + 3W
*	DECCNT DB _E	,Done? 10 + 2W/14 + 3W
10 {	NOT.B D1	,No. Test Exchange Flag 4 + W
	BPL.S INIT	, 8/10 + W
Total clocks: 32 + 8W + 10(22 + 4W) - 2 + $\sum_{m=1}^{10} [(10-m)(68+15W) + (m-1)(40+8W) - 10(4 + W)] = 5070 + 1072W$		

iAPX 86/10		# of Clock Cycles
	MOV BL,OFFH	,EXCHANGE=TRUE 4
A1	CMP BL,OFFH	,EXCHANGE=TRUE? 4
	JNE A4	,NO, FINISHED 4/16 + W
	XOR BL,BL	,EXCHANGE=FALSE 3
	MOV CX,COUNT	,CX=COUNT-1 14 + W
	DEC CX	2
	XOR SI,SI	,SI=0 3
A2:	MOV AX,ARRAY(SI)	,ARRAY(I) > 17 + W
	CMP AX,ARRAY(SI+2)	,ARRAY(I+1) ? 18 + W
	JLE A3	,NO 4/16 + W
	XCHG ARRAY(SHZ),AX	,EXCHANGE ELEMENTS 6 + W
	ARRAY(SI),AX	18 + W

IAPX 86/10 (Continued)		# of Clock Cycles
MOV BL,OFFH	; EXCHANGE=TRUE	4
A3: INC SI	; SI=SI+2	2
INC SI		2
LOOP A2	; DEC CX & LOOP IF <> 0	5/17 + W
JMP A1		15 + W
A4:		

Total number of clock cycles. 9,120 + 950W

D. Computer Graphics XY Transformation

Z8002		# of Clock Cycles
	Cycles	
LD R2,COUNT	;INIT COUNT	9 + 3W
LD R3,↑ARRAY	;INIT ARRAY POINTER	7 + 2W
LD R4,X0	;INIT X0	9 + 3W
LD R5,Y0	;INIT Y0	9 + 3W
LD R6,L2	;INIT L2	9 + 3W
LD R7,L1	;INIT L1	9 + 3W
XYSCAL LD R1,R3↑	;GET X ELEMENT	7 + 2W
SUB R1,R4	;X-X0	4 + W
MULT RR0,R6	;(X-X0)*L2	70 + W
DIV RR0,R7	;(X-X0)*L2/L1	95 + W
LD R3↑,R1	;STORE ELEMENT	8 + 2W
INC R3,2	;INC POINTER	4 + W
LD R1, R3↑	;GET Y ELEMENT	7 + 2W
SUB R1,R5	;Y-Y0	4 + W
MULT RR0,R6	;(Y-Y0)*L2	70 + W
DIV RR0,R7	;(Y-Y0)*L2/L1	95 + W
LD R3↑,R1	;STORE ELEMENT	8 + 2W
INC R3,2	;INC POINTER	4 + W
DJNZ R2,XYSCAL	;DEC R2 & LOOP IF R2<>0	11 + W

Total clock cycles = 52 + 17W + 16384 (387+17W)
= 6,340,660 + 278,545W

Z8001		# of Clock Cycle
	Cycles	
LD R2,COUNT	;INIT COUNT	9 + 3W
LD R3,X0	;INIT X0	10 + 3W
LD R4,Y0	;INT Y0	10 + 3W
LD R5,L2	;INIT L2	10 + 3W
LD R6,L1	;INIT L1	10 + 3W
LDL RR8,↑ARRAY	;INIT ARRAY POINTER	11 + 2W
XYSCAL: LD R1, RR8↑	;GET X ELEMENT	7 + 2W
SUB R1,R3	;X-0	4 + W
MULT RR0,R5	;(X-X0)*L2	70 + W
DIV RR0,R6	;(X-X0)*L2/L1	95 + W
LD RR8↑,R1	;STORE ELEMENT	8 + 2W
INC R9,2	;INC POINTER	4 + W
LD R1, RR8↑	;GET Y ELEMENT	7 + 2W
SUB R1,R4	;Y-Y0	4 + W
MULT RR0,R5	;(Y-Y0)*L2/L1	70 + W
LD RR8↑,R1	;STORE ELEMENT	8 + 2W
INC R9,2	;INC POINTER	4 + W
DJNZ R2,XYSCAL		11 + W

Total clocks: 60 + 17W + 16384(387 + 17W) = 6,340,668
+ 278,545W

68000		# of Clock Cycles
MOVEW D2,COUNT	;INIT COUNT	12 + 3W
MOVEW A3#ARRAY	;INIT ARRAY POINTER	8 + 2W

68000 (Continued)		# of Clock Cycles
MOVEW D4,X0	;INIT X0	12 + 3W
MOVEW D5,Y0	;INIT Y0	12 + 3W
MOVEW D6,L2	;INIT L2	12 + 3W
MOVEW D7,L1	;INIT L1	12 + 3W
XYSCAL: MOVEW D1,(A3)	;GET X	8 + 2W
SUBW D1,D4	;X-X0	4 + W
MULU D1,D6	;(X-X0)*L2	70 + W
DIVU D1,D7	;(X-X0)*L2/L1	140 + W
MOVEW (A3)+,D1	;STORE & INC POINTER	8 + 2W
MOVEW D1,(A3)	;GET Y	8 + 2W
SUBW D1,D5	;Y-Y0	4 + W
MULU D1,D6	;(Y-Y0)*L2	70 + W
DIVU D1,D7	;(Y-Y0)*L2/L1	140 + W
MOVEW (A3)+,D1	;STORE & INC POINTER	8 + 2W
DBF D2,XYSCAL		14 + 3W/10 + 2W

Total clocks: 64 + 16W + 16386 (474 + 17W) = 7,766,016
+ 278,544W

IAPX 86/10		# of Clock Cycles
MOV CX,COUNT	;INIT COUNT	14 + W
MOV SI,OFFSET(ARRAY)	;INIT ARRAY POINTER	4
MOV DI,SI	;INIT ARRAY POINTER	2
CLD	;DF=FORWARD	2
XYSCAL LODS ARRAY	;GET X ELEMENT	12 + W
SUB AX,X0	;X-X0	15 + W
MUL L2	;(X-X0)*L2	130 + W
DIV L1	;(X-X0)*L2/L1	161 + W
STOS ARRAY	;STORE ELEMENT	11 + W
LODS ARRAY	;GET Y ELEMENT	12 + Y
SUB AX,Y0	;Y-Y0	15 + W
MUL L2	;(Y-Y0)*L2	130 + W
DIV L1	;(Y-Y0)*L2/L1	161 + W
STOS ARRAY	;STORE ELEMENT	11 + W
LOOP XYSCAL	;DEC CX & LOOP IF CX<>0	5/17 + W

Total number of clock cycles = 11,200,000 + 320,000W

E. Reentrant Procedure

Z8002		# of Clock Cycles
PUSH R15↑,R8	;R8=PARAM1	9 + 2W
PUSH R15↑,PARAM2	;PUSH PARAM2	13 + 4W
PUSH R15↑,PARAM3	;PUSH PARAM3	13 + 4W
CALR PROC1		10 + W
INC R15,6	;Remove PARAM1-3 from the Stack	4 + W
PROC1 PUSH R15↑,R14	;Save R14	9 + 2W
LD R14,R15	;Initialize R14	3 + W
SUB R15,6+16	;Set up Local Storage	7 + 2W

Z8002 (Continued)	# of Clock Cycles
LDM R15↑,R0,8	;Save Registers R0-7 25 + 10W
,PROCEDURE BODY	
LD R0,8(R14)	,Get PARAM1 10 + 3W
ADD R0,6(R14)	,ADD PARAM2 10 + 3W
ADD R0,4(R14)	,ADD PARAM3 10 + 3W
LD -2(R14),R0	,Store in LOCAL1 12 + 3W
,PROCEDURE RETURN	
LDM R0,8,R15↑	,Restore General Registers 35 + 10W
ADD R15,6+16	;Restore SP to Point to R14 7 + 2W
POP R14,R15↑	;Restore R14 18 + 2W
RET	
Total clocks: 205 + 55W	

Z8001	# of Clock Cycles
PUSH RR14↑,R8	,R8=PARAM1 9 + 2W
PUSH RR14↑,PARAM2	,Push PARAM2 14 + 4W/16 + 5W
PUSH RR14↑,PARAM3	,Push PARAM3 14 + 4W/16 + 5W
CALR PROC1	15 + 3W
INC R15,6	,Remove PARAM1-3 from stack 4 + W
PROC1 PUSHL RR14↑,RR12	,Save RR12 12 + 3W
LDL RR12,RR14	,Initialize RR12 5 + W
SUB R15,6 + 16	,Setup Local Storage 7 + 2W
LDM RR14↑,R0,8	,Save R0-7 35 + 10W
,PROCEDURE BODY	
LD R0,12(RR12)	,Get PARAM1 14 + 3W
LD R1,10(RR12)	,Add PARAM2 14 + 3W
ADD R0,R1	, 4 + W
LD R1,8(RR12)	,Add PARAM3 14 + 3W
ADD R0,R1	, 4 + W
LD -2(RR12),R0	,Store in LOCAL1 14 + 3W
,PROCEDURE RETURN	
LDM R0,8,RR14↑	;Restore R0-7 35 + 10W
ADD R15,6+16	,Restore SP to Point to RR12 7 + 2W
POPL RR12,RR14↑	,Restore RR12 12 + 3W
RET	10 + W
Total clocks (Short segmentation): 243 + 60W	
Total clocks (Long segmentation) 247 + 62W	

68000	# of Clock Cycles
MOVEW -(SP),DO	,DO=PARAM1 9 + 2W
MOVEW -(SP),PARAM2	,Push PARAM2 17 + 3W
MOVEW -(SP),PARAM3	,Push PARAM3 17 + 3W

68000 (Continued)	# of Clock Cycles
BSR SUB	20 + 4W
ADDQ SP,#6	;Remove PARAM1-3 from the Stack 4 + W
SUB LINK A6,#6	;A6=Framepointer 18 + 4W
MOVEMW OFFO,-(SP)	,Save A3-0,D7-4 on Stack 48 + 10W
,PROCEDURE BODY	
MOVEW D0,A6(+10)	,Get PARAM1 12 + 3W
ADDW D0,A6(+8)	;Add PARAM2 12 + 3W
ADD W D0,A6(+6)	;Add PARAM3 12 + 3W
MOVEW A6(-2),D0	,Store in LOCAL1 9 + 3W
,PROCEDURE RETURN	
MOVEMW (SP)+,OFFO	;Restore A3-0,D7-4 44 + 11W
UNLK A6	,Restore A6 12 + 3W
RTS	16 + 4W
Total clocks 250 + 58W	

iAPX 86/10	# of Clock Cycles
PUSH AX	,PUSH PARAM1 10 + W
PUSH PARAM2	22 + W
PUSH PARAM3	22 + W
CALL PROC1	19 + W
,PROCEDURE ENTRY	
PROC1 PUSH BP	;SAVE BP 10 + W
MOV BPSP	;INITIALIZE BP 2
SUB SP,6	,SETUP LOCAL STORAGE 4
PUSH AX	,SAVE GENERAL 10 + W
PUSH BX	,REGISTERS 10 + W
PUSH CX	10 + W
PUSH DX	10 + W
PUSH SI	10 + W
PUSH DI	10 + W
,PROCEDURE BODY	
MOV AX,(BP+8)	,GET PARAM1 17 + W
ADD AX,(BP+6)	;ADD PARAM2 18 + W
ADC AX,(BP+4)	,ADD PARAM3 18 + W
MOV (BP-2),AX	,STORE IN LOCAL1 18 + W
,PROCEDURE RETURN	
POP DI	,RESTORE GENERAL 8 + W
POP SI	,REGISTERS 8 + W
POP DX	8 + W
POP CX	8 + W
POP BX	8 + W
POP AX	8 + W
MOV SP,BP	,RESTORE SP 2
POP BP	;RESTORE BP 8 + W
RET 6	20 + W
Total number of clock cycles = 310 + 35W	



OPERATING SYSTEM SUPPORT— THE Z8000 WAY

All processor architectures are not created equal when it comes to providing designers with the tools they need for effective system resource management

by Richard Mateosian

Operating systems are responsible for allocation, deallocation, and protection of processing and storage elements, external interfaces, programs, and program status. They manage communication and sharing, and define, facilitate, and enforce protocols, conventions, and policy. Several kinds of architectural support facilitate the operating system's task in a wide range of applications: restriction of central processing unit and memory use, memory mapping, sharing of programs and data, program relocation, stacks, context switching, input/output system and interrupts, distributed control, and support for conventions.

Operating system support is an important feature of Z8000* architecture. Special consideration was given to that function during design of the Z8000 central processing unit (CPU), the Z-BUS* component interconnect, and their support chips. In this discussion, "operating system" will comprise the portion of the computer application—both hardware and software—that is devoted to managing hardware and software resources.

Richard Mateosian, Z8000 specialist at Zilog, Inc, 1315 Dell Ave, Campbell, CA 95008, is the author of Programming the Z8000 (Sybex 1980) and Inside BASIC Games (Sybex 1981). Formerly employed in the development of minicomputer based turnkey systems, he has a BS in mathematics from Rensselaer Polytechnic Institute and a PhD from the University of California at Berkeley.




Fig 1 Hardware block diagram of arcade game system. Essential elements include CPU, memory, input and display devices, and clock circuits.

To show how the Z8000 provides operating system support, an application of the hardware and software similar to that used in a popular arcade game will be described. Fig 1 shows the game's hardware configuration; the system elements are pieces of hardware including CPU, memory, realtime clock, input and display units, and integrated circuits for interface to the CPU. Arrows represent electrical connections through which data and control signals are passed among the elements. Configuration of the hardware elements alone, however, provides little insight into the game's operation.

In the game's software architecture (Fig 2), system elements are pieces of software "in action" on the data defining the state of play at any time. Connecting

*Z8000 and Z-BUS are registered trademarks of Zilog, Inc




Fig 2 Software block diagram of arcade game application. Essential elements are functions, or tasks, that provide for graphics generation, horizontal and vertical synchronization, and realtime scorekeeping.

arrows represent the paths and directions of inter-process communications (messages). The software configuration gives a good idea of how the game works. Fig 3 lists system elements supporting the hardware and software function outlined in Fig 1 and Fig 2. These software components allow manipulation of hardware and applications software, and represent system services that all operating systems must supply.




Fig 3 Underlying operating system elements required by arcade game application. All elements support software functions. Hardware support is provided by interrupt/trap handler, clock manager, and utility elements.

Restriction of CPU access

The operating system must allocate the CPU to a process while protecting itself and other processes. In other words, the operating system must be able to turn the CPU over to a process that will not perform potentially destructive actions. To this end, the Z8000 incorporates a system/normal (S/N) bit in its flag/control word (FCW) register, which corresponds to the program status word (PSW) in other machines. (See Fig 4.) The S/N bit determines whether the CPU executes in system or normal mode. In normal mode, the portion of the FCW containing S/N is inaccessible; the only way to enter system mode is through execution of a system call (SC) instruction.

The refresh and program status area pointer (PSAP) control registers and the system mode stack register are all inaccessible from normal mode. The normal mode stack register is accessible from system mode under the alias normal stack pointer (NSP), so that normal mode programs can pass arguments to system mode programs on the normal mode stack. When the S/N bit is

in the normal state, privileged instructions—ie, I/O, interrupt return, nonmemory synchronization, control register manipulation, and halt—cannot be executed; operating system tasks are executed in the system mode.

Another protective feature is associated with the S/N bit. There are two copies of the implied stack register, one for interrupt and one for subroutine returns. One is used when the CPU is executing in system mode, the other when it is in normal mode. Programs executing in normal mode have no access to the system mode stack register.

Passing between system and normal modes requires a change to the FCW, which is accomplished through a privileged instruction or automatically in response to an interrupt or trap. Privileged instructions are load from control register (LDCTL), interrupt return (IRET), and load program status (LDPS). A system call trap, which is a 1-word instruction with eight programmable bits, allows a normal mode program to call one of 256 system mode programs.

The arcade game illustrates how system and normal modes can be used. All of the application software processes seen in Fig 2 can run in normal mode, while the operating system elements in Fig 3 can run in system mode. Calls to the operating system elements from the applications software processes are made using the 256 system calls. For example, the defender guns process can execute the instruction SC #createprocess in order to fire a rocket. The constant, createprocess, is a number from 0 to 255 encoding one of the system functions—namely, the one that creates processes. Programs and data that constitute the initial state of the new process can be passed to the process creation program in registers or on a stack.




Fig 4 Z8000 system/normal operation. S/N bit of flag/control word determines execution mode, system or normal, of CPU.

Memory management

Existence of a user mode and privileged instructions does not solve the entire protection problem; the other half of the solution involves restriction of memory use. Most CPU designs call for a comprehensive memory management facility to unify the approach to restriction of memory use, memory mapping, program relocation, sharing of programs and data, and stack use.

The Z8000 uses an external memory management unit (MMU) that is integrated with a segmented addressing scheme in the CPU. The MMU translates addresses, checks attributes, and interrupts the CPU if an invalid access occurs. Sets of attributes are checked against access rights implicitly or explicitly associated with each process. Then, for example, if a program in user mode attempts to access a memory address whose attributes do not match the program's access rights, the CPU will trap to a system routine designed to deal with such invalid accesses. CPU addressing scheme and the MMU determine which sets of attributes can be associated with portions of the memory address range. Typically, attributes are associated with a segment in a machine that uses 2-dimensional, or segmented, addressing. In a machine with linear addressing, attributes are usually associated with fixed size blocks of addresses called pages.

The arcade game probably does not need memory mapping or virtual memory, since the total memory space of such an application is small. Access restriction, relocation, and sharing of programs and data can be useful in any application, however. On the other hand, UNIX and UNIX-like operating systems, in which there are many small processes, are well suited to the Z8000's segmented addressing and memory management.

Use of stacks

Stacks are important tools for meeting the operating system's responsibilities. A stack is a last in, first out memory associated with two operations: pushing (adding

an item) and popping (removing an item). Stacks are explicitly or implicitly used by the operating system to allocate memory in a flexible way, which, in connection with based addressing, allows programs needing non-register storage to be reentrant and position independent. A special case of this is storage of return addresses for subroutine calls and machine state for interrupt processing. In the arcade game, the use of stacks to allow reentry of programs plays an important role. Rocket processes, for example, can all share a common processing routine while each uses a different set of data.

Z8000 architecture calls for the placement of stacks as arrays in memory with an address register marking the top of the stack and providing, through based addressing, access to items at locations relative to the top of the stack. The stack register is a dedicated (special purpose) register in some architectures. In the Z8000, any of the registers R1 to R15 can be used as a stack register, although the architecture determines which stack register is to be used for saving returns from a subroutine or the machine state on interrupts.

The implementation of stacks as arrays in memory and the use of general purpose address registers for stack registers make provision for overflow and underflow protection difficult. The Z8000 provides stack limit protection through use of the attribute specification associated with memory protection. Other architectural features are desirable for the support of stacks, including the ability to designate one or more stacks for program use, single- and multiple-argument push and pop instructions, and automatic warning (traps) of impending stack overflow or underflow.

Context switching

One difficulty that arises when several processes run concurrently is the overhead associated with context switching. The context of a process is that portion of its state which occupies shared resources. For example, since all processes must share the program counter (PC), each process's PC value is part of its context. The Z8000 has a single set of general purpose registers, control registers, CPU status registers, and so forth. Thus, when the same processing element (CPU) is allocated to more than one process, the process contexts must include the contents of any register that is used. Context switching saves the context of one process and recalls the stored context of another process.

Automatic context switching is provided for interrupts and traps. When an interrupt occurs, the current CPU status (FCW and PC) is saved on the system mode stack, along with a "reason" read from the address data lines AD15 to AD0 during the interrupt acknowledge cycle. Then new values for the FCW and PC are taken from the program status area (PSA). The IRET instruction restores PC and FCW to the preinterrupt state and discards the reason, leaving the stack as it was before the interrupt. Architectural features that expedite context switching include automatic saving of CPU state on interrupts, single-instruction block register saving and restoring, and access to all necessary control registers.

The Z8000 interrupt and trap handling facility provides an automatic, rapid context switch from the executing program to the interrupt processing routine using interrupt vectors stored in a memory table (the PSA). The FCW, PC values, and a reason are saved on the

system mode stack, and new FCW and PC values are set from the PSA entry (vector) corresponding to the interrupt type. The IRET instruction restores the CPU to the preinterrupt state, while at the same time removing the saved information from the stack.

Context switching involving general purpose registers is facilitated in the architecture by block register saving and restoring instructions. These can be used to simulate pushing or popping a block of registers to or from any stack. For example, the eight registers R0 to R7 can be saved on the stack controlled by register RR14 by executing

```
DEC R15,#16      !Make room on stack!  
LDM @RR14,R0,#8 !Save the registers!
```

These two instructions require 39 clock cycles of execution time, or less than 4 μ s at 10 MHz.

Stacks are an important tool for meeting the operating system's responsibilities.

In some cases, the values of control registers are essential to the context of a process; the normal mode stack register and the flags register, which contains the bits that define condition codes such as "less than or equal to," are obvious examples. A load control register instruction allows the transfer of any of these registers to or from a general purpose register, permitting them to be saved and restored.

I/O system and interrupts

Operating system responsibilities in the I/O system and interrupts vary greatly with the type of application. Architecture of a general purpose CPU must provide the flexibility necessary to accommodate the I/O requirements of a wide range of applications.

One of the operating system's most difficult tasks is control of access to I/O resources. Unlike memory, which can be divided into large, relatively homogeneous blocks, the elements of the I/O space require special purpose management, protection, and access techniques. In addition, device timing requirements and externally set policies for conflict resolution make hardware support of I/O mechanisms mandatory.

Architectural features that support the I/O system and interrupts are a vectored interrupt scheme; specification under program control of the CPU state to be established for each type of interrupt; and a rapid, automatic context switching mechanism in response to interrupts. Also desirable are a means of defining conflict resolution policies and interruptibility of interrupt processing; a coherently designed family of components, compatible interconnection bus, and established set of bus protocols to allow future family growth; block I/O instructions and direct memory access; and restricted access to I/O facilities.

A vectored interrupt scheme allows the CPU state to be switched immediately to an appropriate processing routine without the need for software to ascertain the interrupt type and call the appropriate routine. This is done on the basis of either the port of connection or the contents of a vector supplied by the interrupting device.

The PSA block of memory stores interrupt vectors (ie, the new CPU status) for each type of interrupt and trap. In addition to separate lines for nonvectored and vectored interrupts, as well as a nonmaskable interrupt for situations that cannot wait, there is a table of PC values to be indexed by an 8-bit vector placed on the AD bus by the interrupting device. The block of memory used for the PSA is not fixed, as it is in some CPUs; it can be anywhere in memory, and a pointer to it (the PSAP register) can be set using the privileged LDCTL instruction.

Conflict resolution is achieved through a simple scheme. The three levels of interrupt—nonmaskable, nonvectored, and vectored—are assigned three levels of priority by the CPU. Using the privileged disable/enable interrupt (DI/EI) instruction, the vectored and nonvectored interrupt lines can be masked so that interrupts wait until the unmasking of the associated line. When interrupts arrive simultaneously on more than one line, priority determines which will be processed first. The processing routine for one interrupt type can be interrupted by the routine for another if the corresponding line has not been masked. Whether other lines are to be masked or not can be determined automatically by specifying the appropriate mask bit in the FCW portion of the PSA entry. Otherwise, the determination can be made by the program, which can bracket interrupt sensitive code between DI and EI instructions.

A priority scheme is daisy chained through devices attached to the CPU on the same interrupt line. In this way devices closer to the CPU can interrupt the processing of more remote device interrupts unless the given line is masked during all or part of the processing. This approach allows any priority resolution scheme to be implemented externally.

Block I/O instructions and direct memory access are important and straightforward performance improvement features. Block I/O instructions require careful implementation; they must use general purpose registers continuously to save their current state so that they can be interrupted. Direct memory access functions require the development of bus control protocols and a means of protecting partially loaded or saved memory blocks from access by concurrently executing programs. A key aspect of the Z8000 I/O system is the protection privileged instructions provide, allowing an operating system to manage the I/O interfaces without interference from normal mode programs.

Distributed control

When processes to which separate processing units may have been allocated share a common memory, guarded commands and semaphores are used. Basic architectural support for these techniques is atomic test and set (TSET), a CPU instruction that tests a memory location for the value "available" and simultaneously sets the value to "not available." "Atomic" refers to the fact that there can be no other access to the given memory location between the test and set portions of the instruction. This prevents two concurrently running processes from finding the location set to "available" simultaneously.

Architecture provides synchronizing procedures, both for processes that share memory and for those that do not. In the case of shared memory, the TSET instruction

provides the basis for synchronization. In the case of nonmemory synchronization, the Z-BUS specification includes a set of lines and a protocol for resolving simultaneous requests for shared resources while the CPU provides instructions to support the bus connection and protocol.

Support for conventions

In the design of a CPU, consideration must be given to whether architecture should support all conventions equally or encourage specific conventions through special features. For instance, should a CPU be designed with general support for high level languages, or should it be designed to optimize Pascal at the expense of FORTRAN programming efficiency? Should it provide special features that make a subroutine argument passing convention using the stack especially efficient at the expense of the efficiency of other argument passing conventions? Z8000 design supports many conventions, including a segmented addressing scheme, message passing for interprocess communication, component and backplane bus protocols, and interrupt protocols for all components.

A message is a set of characters (or words) emitted by one process and received, asynchronously, by another. The processes do not need to know whether they have been allocated the same or different processing elements. Message passing support includes block I/O instructions in the Z8000 CPU; asynchronous inter-processor connection in the Z-FIO (first in, first out) buffer chip; acceptance of commands from and delivery of messages to the master CPU in designated message

registers by the universal peripheral controller (Z-UPC); and allowance for high speed direct access to memory from external devices (eg, a Z-FIO chip) through the direct memory access chip.

Summary

Several kinds of architectural support are available to system designers for meeting the requirements of the modern operating system. Restriction of access to CPU facilities, restriction of memory use, memory mapping, sharing of programs and data, program relocation, stacks, context switching, an I/O system and interrupts, and distributed control and support for conventions are all tools that can expedite effective system resource management.

The performance of two addressing mechanisms on three different microprocessors is examined. One of the mechanisms—and one of the micros—provided superior performance.

A Performance Comparison of Three Contemporary 16-bit Microprocessors

Martin De Prycker*

University of Ghent

The choice of a new computer system is influenced by considerations of various importance: compatibility with the former system, software availability, cost, maintenance, and system performance.¹ To a great extent, the system's performance depends on the central processor's architecture. To study the performance of a particular architecture, two methods are frequently used. One is that which was used in the CFA project,²⁻⁴ in which three architectural parameters were defined and compared for a set of machine language routines. The other method consists of measuring the execution times of assembly language benchmarks on different processors, as was done at Carnegie-Mellon⁵ and by Nelson and Nagle.⁶ Other contributions to architecture evaluation have been made by Shustek,⁷ who compared instruction execution times, and by Lunde,⁸ who evaluated an ISP description of the processors. However, in order to obtain performance figures with any of these methods, the actual processor, or a simulator, has to be available.

The above-mentioned methods involve comparisons of performance made at a low level; here, I compared the performances of processors executing high-level-language programs. In block-structured high-level languages, a major part of execution time is spent on procedure and block entry/exit. (This has been noted by Batson, Brundage, and Kearns,⁹ Tanenbaum,¹⁰ and Blake.¹¹) When we also include the execution time of variable addressing, it is clear that a large amount of the

execution time of block-structured high-level-language programs is spent on procedure and block entry/exit and variable addressing. The overall system performance is thus strongly influenced by the implementation of the addressing mechanism. Therefore, several variable addressing mechanisms have been proposed, e.g., the display mechanism introduced by Dijkstra¹² and the addressing mechanism presented by Tanenbaum.¹⁰

In a recent paper,¹³ I analyzed a method for describing variable addressing implementation performance, one that employs three independent parameter sets: a set of program statistics determined by high-level-language benchmarks, a set of architectural parameters based on the processor architecture and the variable addressing mechanism, and a set of technology-dependent parameters. The usefulness of this model lies in the independence of the three sets, and in the fact that the processor is available in neither physical nor virtual (i.e., simulated) form. Hence, a complete performance analysis can be done analytically. In addition, in order to evaluate the program statistics, the high-level-language benchmarks can be run on any computer system.

Using this analytical model, I compared the addressing mechanisms implemented on a number of processors. I chose three comparable 16-bit micros—the Intel i8086,¹⁴ the Zilog Z8000,¹⁵ and the Motorola MC68000.¹⁶

In the next section I will explain the performance model, as adapted to processors with an instruction prefetch pipeline.¹⁷ I describe a set of Algol and Pascal benchmarks in the third section of this article and

*Now with Bell Telephone Manufacturing Company, Antwerp, Belgium

Addressing mechanisms that implement the block structure in high-level languages

In block-structured high-level languages, program statements can be recursively grouped into composite statements by means of two block delimiters (begin-end and procedure-return). The recursive program structure so generated can be represented by a *program tree* (Figure 1). Each composite statement or block can thus be given a number, its *static lexical level*, which is the depth at which the block definition is located in the program tree.

Hence, the lexical level of a block is always determined by the level of the (static) surrounding block: A *begin* generates a lexical level which is one level higher than the surrounding block; a corresponding *end* returns the level of the block to the surrounding level. A *procedure call* generates a lexical level which is one higher than the level at which the procedure is declared; a *return* puts the level back to the calling level.

Variables may be accessed only when they are declared within the same block or in *static* surrounding blocks, that is, when they reside at a lexical parent level. With respect to the program tree, this means that we can access all variables declared in path nodes from the root to the actual active node. This also means that *scope rules* are fully determined by the static program structure known at compile time. Within a block, each variable gets a *sequence number*, and a *lexical address* is formed by the pair (lexical level, sequence number). When a block ends (by an end or return), all variables within that block are no longer visible.

For the implementation of the scope rules of a block-structured language, one needs two stacks: a stack with static information (known at compile time), and a stack with dynamic information (known only at run time). Generally, one combines these stacks with the evaluation/allocation stack on which the defined variables and the temporary results are stored. The three stacks are merged into one stack via a linked-list technique. The stack of static and dynamic environments is implemented through *marker words* that are linked. Among other information, each marker contains two pointers: a static link, pointing to its parent static environment, and a dynamic link, pointing to the previous dynamic environment. The top-most stack marker serves as the base address of




Figure 1. Lexical level and program tree.

the allocation/evaluation stack of the current environment. For the sake of efficiency, the latter stack is implemented contiguously.

It is clear that, with the above simple structure, accessing variables in parent static environments necessitates tracing down the static pointer chain, possibly to a depth of several levels. In order to lessen or avoid this run-time overhead, two mechanisms have been proposed, namely the display mechanism and Tanenbaum's proposal.

The display mechanism. In order to provide fast access to any lexical level, this scheme uses an extra stack (display). Each display location contains a pointer to the base of a visible environment. When a variable at lexical level i is accessed, DISPLAY[i] is used as base for level i . Thus, only one level of indirection is needed to access a variable at any static level. The main benefit of the display mechanism is that the address of any variable can be determined very easily: $\text{address} = \text{DISPLAY}[i] + \text{sequence number}$. Thus, the variable access time is independent of the lexical level.

During the execution of statement Q in our example, the display and data stack appear as shown in Figure 2. Variables are accessible through the display: All variables in the three levels can be reached.

Tanenbaum's mechanism. In order to reduce the overhead associated with display rebuilding—which must be done after every procedure return—Tanenbaum reduced the display to two pointers: a local pointer LP and a global pointer GP. Local and global variables can be reached through these pointers, and intermediate variables must be accessed by tracing the static pointer chain through indirections. The rationale behind this approach is that the addressing of variables at levels between the current level and the global level (i.e., intermediate variables) is a relatively rare event.

In our example the data stack during the execution of statement Q will appear as shown in Figure 3. Local (e, f) and global (a, b) variables can be addressed directly; intermediate variables (c, d) can be reached only by tracing the static pointer chain.




Figure 2. Display and stack during statement Q.




Figure 3. Pointers and stack during statement Q.

discuss their statistical parameters. In the fourth section Dijkstra's and Tanenbaum's addressing mechanisms, as implemented on the three microprocessors, are compared. It is shown that Tanenbaum's mechanism always performs better than Dijkstra's display mechanism. In the last section, I compare the relative performance of the three microprocessors, as a function of memory speed. I conclude by ranking the processors according to their performance. The correspondence with low-level performance analyses performed elsewhere is striking, not only qualitatively but also quantitatively. I also discuss a cost/performance model.

Variable addressing implementation model

In an earlier work,¹³ I expressed overall system performance as a function of three independent factors: the high-level-language programs (benchmarks); the processor architecture, i.e., the instruction set and register organization; and the technology. Here, I will examine this model as it has been adapted to processors with instruction prefetch buffers of different lengths.¹⁷

The overall system execution cost K , induced by procedure and block entry/exit and variable addressing, can be written as a product of three independent arrays: one composed of high-level-language program statistics S , one determined by the processor's architecture M , and one influenced by the technology K_T . That is,

$$K = K_T \cdot M \cdot S^T, \quad (1)$$

where the superscript T denotes array transposition.

This model was obtained in a very straightforward way: The execution cost of any high-level-language program can be determined as a weighted sum of the execution costs of the individual high-level-language instructions, with the frequency of these instructions in the test program as the weight factor. Thus, we can write

$$K = T \cdot S^T. \quad (2)$$

The array S contains high-level-language program statistics concerning variable addressing, and thus is independent of either architecture or technology. The statistics which make up the S array comprise the following:

- The number of block entry/exits (n_b).
- The number of procedure call/returns (n_p).
- The number of variables accessed in the program (n_v).
- The number of local variables accessed (n_l). Local variables are variables which are accessed at the same level at which they are declared.
- The number of global variables accessed (n_g). Global variables are variables which are declared at the outermost level.
- The number of intermediate variables accessed (n_i). Intermediate variables are nonglobal variables

which are accessed at a higher lexical level than that at which they are declared.

- The total lexical-level difference of intermediate variables (dl_i), that is, the sum of the lexical-level differences between declaration and access.
- The total lexical-level difference between declaration and access of procedures (dp_i)

The operations described here can be viewed as "generic instructions," and each high-level-language program can thus be written as a sequence of these generic instructions.

In Equation 2, T denotes an array of execution costs T_i of the generic instructions i , or

$$T = (T_1 \dots T_i \dots T_n). \quad (3)$$

One possible description of the execution cost K is the execution time of the test program. Since my study involves only microprocessors, this execution time can be expressed in terms of the number of clock cycles, because of the indivisibility of the clock cycle time t_c (in nanoseconds).

The number of clock cycles T_i needed to execute each generic instruction i depends on various parameters:

- The number of clock cycles TC_i needed to execute each generic instruction i . It is assumed that the memory is fast enough (no wait states) and the instruction pipeline is always full.
- The number of extra clock cycles needed to perform a memory read (TMR_i) and a memory write (TMW_i) and used by slower memory.
- The number of extra clock cycles in the delay TPC_i . This delay is caused by an empty pipeline resulting from the execution of a sequence of instructions when not enough memory is free.
- The number of clock cycles in the delay TPS_i . This delay is caused by a memory that is slower than specified in the user's manual; hence, extra wait states are introduced in order to have a full pipeline.

The total number of cycles T_i can thus be written as a sum of clock cycles:

$$T_i = TC_i + TMR_i + TMW_i + TPC_i + TPS_i. \quad (4)$$

The value of each of these parameters is determined by the processor's architecture and technology. If we express each parameter as a product of a technology-dependent part and an architecture-dependent part, then Equation 1 will be satisfied, since the technological parameters are independent of i :

$$TC_i = C_i \cdot K_C \quad (5a)$$

$$TMR_i = MR_i \cdot K_{MR} \quad (5b)$$

$$TMW_i = MW_i \cdot K_{MW} \quad (5c)$$

$$TPC_i = PC_i \cdot K_{PC} \quad (5d)$$

$$TPS_i = PS_i \cdot K_{PS} \quad (5e)$$

If we define a technological array K_T and an architectural array M_i as

$$K_T = (K_C \ K_{MR} \ K_{MW} \ K_{PC} \ K_{PS}) \quad (6)$$

and

$$M_i = (C_i \ MR_i \ MW_i \ PC_i \ PS_i)^T, \quad (7)$$

then we can rewrite Equation 4:

$$T_i = K_T \cdot M_i \quad (8a)$$

or

$$T = K_T \cdot M \quad (8b)$$

if

$$M = (M_1 \ \dots \ M_i \ \dots \ M_n). \quad (9)$$

Applying Equation 8b to Equation 2 finally leads to the basic model of Equation 3.

For each of the five parameters of Equation 5, the question of whether to separate them into technology-dependent and architecture-dependent parts must be individually determined.

Execution time in the optimal case. When the memory is fast enough (no wait states) and the instruction pipeline is full, the total number of clock cycles needed for each generic instruction i is the sum of the number of clock cycles C_{ij} needed for the machine instructions j which compose the generic instruction i . These numbers C_{ij} can be easily found in the microprocessor user's manual.

Influence of slower memory on data memory operations. The read/write timing diagrams of the typical user's manual give the minimum number of clock cycles needed by the processor to execute a memory read or write. We call these values m_r and m_w . Let us denote the memory access time as x (in nanoseconds). The memory is fast enough if $x/t_c \leq m_r$ for a data read—no wait states have to be introduced. The number of clock cycles to be inserted depends on the memory speed, e.g., when $m_r < x/t_c \leq m_r + 1$, only one cycle has to be introduced. The number of clock cycles to be inserted can thus be written as

$$D_r = \max\{0, [x/t_c - m_r]\}, \quad (10)$$

where $[z]$ denotes the smallest integer greater than or equal to z . A similar expression D_w exists for data write operations.

This delay occurs for each data memory operation. The total number of memory operations required for each generic instruction i is the sum of the number of memory operations required for the individual machine instructions j (R_{ij} read operations, W_{ij} write operations).

Pipeline influence. The number of clock cycles required for each machine instruction, as described in the user's manual of a microprocessor with an instruction pipeline, is only the number of clock cycles needed to "really" execute the instruction. It is assumed that the instruction word is already prefetched and available in the pipeline buffer. However, since the memory bus is not always free to fill the pipeline, sometimes the pipeline buffer is empty. This causes a delay so that the buffer can be filled before the instruction is executed. Microprocessor manufacturers give a typical value of 5 to 10 percent for this delay, but note that the value can be much higher, depending on the instruction sequence.

To determine this delay TPC_i exactly, the internal microcode of each processor would have to be available. However, since no information on this microcode was available, I used a best/worst-case analysis to determine an upper and lower bound for TPC_i .

In the *best case* I assumed that all free clock cycles in one machine instruction were grouped consecutively. For instance, when an instruction needed eight clock cycles and two memory operations of three cycles each, I supposed that the two free clock cycles were contiguous, as shown in Figure 1. Only one cycle needed to be inserted to do the prefetch.

The number of cycles to be inserted for each machine instruction can be determined by using the values of R_{ij} , W_{ij} , and I_{ij} (the number of clock cycles for that instruction), and a table. One such relation for the Z8000, which has a pipeline length of one word, is shown in Table 1.

In the *worst case* I assumed that the free bus cycles were *not* grouped, as shown in Figure 2. In this example, two clock cycles have to be inserted. The number of cycles to be inserted can again be determined using a table, as shown for the Z8000 in Table 2.




Figure 1. Memory operation in the best-case model.

Table 1.
Number of clock cycles to be inserted in the Z8000 for the best-case model.

	I_{ij}											
	1	2	3	4	5	6	7	8	9	10	11	
$R_{ij} + W_{ij}$												
0	2	1	0	0	0	0	0	0	0	0	0	0
1	-	-	3	2	1	0	0	0	0	0	0	0
2	-	-	-	-	-	3	2	1	0	0	0	0
3	-	-	-	-	-	-	-	-	3	2	1	0

Influence of slower memory on the use of a pipeline.

When the memory is slower than specified, problems can arise in filling the pipeline buffer during instruction execution. These problems cause a delay TPS_i that is dependent on the memory speed v . Again, information on the microcode would be needed to determine this delay exactly, and again I used a best/worst-case analysis to find bounds for this delay.

In the *best case* I took into account only the instructions Q which have just enough free clock cycles to do the prefetch without delay when fast memory is used. This is a lower bound, since I eliminated the instructions which operate without delay even when the memory is slower, i.e., instructions which have at least one free

clock cycle available. The number of cycles to be inserted for these instructions Q depends on the memory speed and is equal to D , (Equation 10).

In the *worst case* I assumed that every instruction causes a delay of D , clock cycles, except the instructions which use the memory data bus very little and thus have enough free cycles. However, since in principle infinitely slow memory can be used, no instruction will have enough free cycles. Therefore I reduced the minimum memory speed to a practical value. This minimum is obtained for a maximum access time v_M . Thus an instruction which causes no delay in doing a prefetch must have at least Z free cycles, with

$$Z = \max\{m_r, \lceil X_M/t_c \rceil\} - m_r. \quad (11)$$




Figure 2. Memory operation in the worst-case model.

Table 2.
Number of clock cycles to be inserted in the Z8000 for the worst-case model.

	I_j											
	1	2	3	4	5	6	7	8	9	10	11	
$R_j + W_j$												
0	2	1	0	0	0	0	0	0	0	0	0	0
1	-	-	3	2	2	2	2	2	2	2	2	2
2	-	-	-	-	-	3	2	2	2	2	2	2
3	-	-	-	-	-	-	-	-	3	2	2	2

Table 3a.
 M for the display mechanism, implemented on the Z8000 for the best and worst cases.

$M_{BEST} =$	$\begin{bmatrix} 85 & 194 & 24 & 48 \\ 3 & 11 & 2 & 2 \\ 4 & 7 & 1 & 1 \\ 0 & 0 & 0 & 0 \\ 3 & 6 & 0 & 0 \end{bmatrix}$	$M_{WORST} =$	$\begin{bmatrix} 85 & 194 & 24 & 48 \\ 3 & 11 & 2 & 2 \\ 4 & 7 & 1 & 1 \\ 12 & 30 & 3 & 8 \\ 13 & 31 & 4 & 6 \end{bmatrix}$
--------------	---	---------------	---

Table 3b.
 M for Tanenbaum's proposal, implemented on the Z8000 for the best and worst cases.

$M_{BEST} =$	$\begin{bmatrix} 64 & 139 & 14 & 14 & 22 & 18 \\ 3 & 8 & 1 & 1 & 1 & 1 \\ 3 & 6 & 1 & 1 & 1 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 \\ 3 & 5 & 0 & 0 & 1 & 0 \end{bmatrix}$	$M_{WORST} =$	$\begin{bmatrix} 64 & 139 & 14 & 14 & 22 & 18 \\ 3 & 8 & 1 & 1 & 1 & 1 \\ 3 & 6 & 1 & 1 & 1 & 0 \\ 12 & 24 & 2 & 2 & 4 & 2 \\ 11 & 23 & 2 & 2 & 4 & 2 \end{bmatrix}$
--------------	--	---------------	--

This value is maximum (an upper bound) for a minimum value of t_c . This minimum value $t_{c,m}$ means a maximum processor clock frequency.

Given these descriptions, it is easy to determine the M array for both addressing mechanisms in both the best and worst cases; Tables 3a and 3b show M for the Z8000. It is obvious that only the fourth rows of the M arrays differ in the best and worst cases.

The K_T , M , and S values can be applied to Equation 1 to obtain a lower bound K_L for the total number of clock cycles in the best case, and an upper bound K_U for the total number of clock cycles in the worst case. The total execution time of a test program's block-structured and variable addressing instructions, running on a processor with clock cycle time t_c , will always lie in the range $[K_L \cdot t_c, K_U \cdot t_c]$. This range can be used to compare addressing mechanisms and processors, as described in the following sections.

Benchmarks and program statistics

Processors and addressing mechanisms are usually more suited to some languages and applications than to others. In a statistical analysis, one hopes to eliminate this bias by considering different languages and applications. In this study, I was limited to two languages, and I considered only a few applications. However, even with applications belonging to totally different domains, the results were almost language- and application-independent, as is shown in the next two sections. In my system, I used HP Algol,¹⁸ a slightly changed version of Algol 60, and Swedish Pascal,¹⁹ a version of Jensen and Wirth's Pascal.²⁰

The programs tested concern nonhomogeneous applications such as numerical problems, compiler construction, and data manipulation. They were written by graduate and postgraduate students. Let us call the graduate students programmers A and B, and the postgraduate students programmers C and D. DIGFD, DIGFP, and DIGFK are numerical programs used for digital filtering and speech recognition, and BUBBLE is a bubblesort; all were written in Algol. The Pascal programs are TREE, a program that generates the syntax tree of a program, and SPLIT, which generates the LR(0)-items and adds the look-aheads in a syntax-analyzer generator.²¹ The numerical programs were written by programmer C, TREE and BUBBLE by D, and SPLIT by A and B. Dynamic program statistics obviously depend on their input data. Therefore each program was run several times with different input data.

In order to measure the program statistics as described in the preceding section, I developed a measurement system that can analyze any block-structured high-level-language program and measure any high-level-language program statistic.²² In the same work, I identified a set of useful statistics. For a comparative study of variable addressing mechanisms on microprocessors, I needed only a few of these statistics, namely those defined in the section above. These statistics, measured for the programs described above, are shown in Table 4.

A comparison of two variable addressing mechanisms

In order to compare the display mechanism with Tanenbaum's proposal, I applied the M array of each to Equation 1. By doing so, I obtained a measurement proportional to the execution time of programs which implement Tanenbaum's mechanism, and one proportional to the execution time of programs which implement the display mechanism. As stated in the second section of this article, I was also able to analyze the influence of memory speed on these measurements, for the three microprocessors under both the best- and worst-case models.

To compare the two addressing mechanisms, I calculated R , which is the ratio of the execution time of Tanenbaum's proposal to that of the display mechanism:

$$R = K_{TA} \cdot t_c / K_{DI} \cdot t_c. \quad (12)$$

Figures 3a and 3b show this ratio, under both the best- and worst-case models, for an i8086 with a memory fast enough to eliminate wait states. This ratio lies in the range [0.73, 0.86] for Algol programs and in the range [0.57, 0.59] for Pascal programs and is almost independent of program and input data. Both figures show that Tanenbaum's mechanism really performs better than the display mechanism. The better behavior of Tanenbaum's mechanism in the Pascal programs is due to the low use of intermediate variables in Pascal, which is a consequence of the ability to compile Pascal programs separately. Figures and results for the Z8000 and MC-68000 are very similar.

A measurement system for high-level-language program statistics

The measurement system we developed has two important features: It is independent of language and it can be adapted to any program statistic. Such a system needs three types of input:

- (1) a description of the language to be analyzed;
- (2) some indications of the statistics that must be measured; and
- (3) a program in the language to be analyzed.

In contrast, language-dependent measurement systems lack Input 1—i.e., the language description is built-in.

Since both the description of the language and the description of the statistics are intimately connected with the syntactic structure of the language, a formal means of describing this structure can be used to describe both the language and the statistics. In our system we used the BNF notation developed by Backus and Naur.¹

Our measurement system uses the above-mentioned connections between the program syntax and the statistics. The way in which this is done can best be explained by considering the compilation process. A compiler first creates the syntax tree of the program (i.e., by means of a syntax analyzer). Then, this tree is converted to machine code via *semantic* routines, which generate specific pieces of code for each BNF rule. In a high-level-language interpreter system, the semantic routines *directly* execute the semantic functions associated with the syntactic construct.

In our measurement system, things are similar: We first construct the syntax tree of the program, using an automatic-construction parser. Rather than defining a semantic routine for each syntax rule, we append one or more *software probes* to some or all syntax rules. These software probes perform one of the following functions:

- (1) measurement of static statistics,
- (2) insertion of *write* statements in particular places in the test program, or
- (3) insertion of block delimiters (*begin-end*) to keep the test program syntactically correct and semantically unchanged.

When the converted test program is compiled and executed, the inserted *write* statements generate trace files, which will later be analyzed to collect dynamic high-level statistics.

1. P. Naur, "Revised Report on the Algorithmic Language Algol 60," *Comm. ACM*, Vol. 6, No. 1, Jan. 1963, pp. 1-17.




Figure 3. Execution time of Tanenbaum's proposal relative to that of the display mechanism: for Algol programs on the i8086 (a) and for Pascal programs on the i8086 (b).

Analyzing the influence of processor and memory speed on R , I again drew similar conclusions: R is almost independent of processor and memory speed. Figures 4a and 4b show R for the three microprocessors (each with memory that is fast enough) and for an "average" program, i.e., a program exhibiting the average of the statistics shown in Table 4. We see that the ratio is indeed very similar for the three microprocessors. The influence of the memory speed x (in nanoseconds) on a 12-MHz MC68000 is very small (Figure 5). Similar figures can be drawn for the i8086 and the Z8000. Notice also that the influence of memory on slower processors' R is still smaller.

Given these results, I concluded that under both the best- and worst-case models, and for all three microprocessors, both languages, all programs and input data, and any memory speed, Tanenbaum's mechanism

results in considerably better performance than that provided by the classical display mechanism. The gain in performance reaches a value of at least 14 percent for Algol programs and 39 percent for Pascal programs.

Comparison of the three microprocessors

To compare the execution times of procedure and block entry/exit and variable addressing in high-level-language programs running on the three microprocessor systems, I used the model described in the second section of this article. Applying the M arrays for the three processors to Equation 1, I obtained sets of performance figures, one for each processor and one for each addressing mechanism in the best and worst cases, and one for the individual programs. With such figures, one can compare two processors for the different cases mentioned above by examining the ratio of their respective performance values.

In the course of my analysis, I arrived at an important conclusion: *The relationships among the performances of the microprocessors are almost independent of program and input data.* This conclusion can be deduced from Figures 6a and 6b, which describe the performance of each processor relative to the 8086 worst case (assuming that the memory is fast enough), for Algol programs implementing the display mechanism on the Z8000, and for Pascal programs implementing Tanenbaum's proposal on the MC68000. The figures for different programs and input data differ by only a few percent. Notice also that best- and worst-case results lie within a reasonable range. Because of this program and data independence, only the results of "average" Algol or Pascal programs need to be discussed below. Average Algol or Pascal programs are as defined in the preceding section.




Figure 4. K_{TA}/K_{DI} for Algol programs on the three processors (a); K_{TA}/K_{DI} for Pascal programs on the three processors (b).

Table 4.
Program statistics concerning variable addressing.

		n_b	n_p	n_t	n_l	n_g	n_i	d_i	dp_t
DIGFD	1	951	963	71583 6	19331 4	24690 6	27561 6	27561 6	1637 1
	2	851	863	56390 6	15083 2	20225 2	21253 6	21253 6	1467 1
	3	651	663	32061 6	7884 0	13140 0	11037 6	11037 6	1060 8
DIGFK	1	2102	2115	78014 5	19819 9	28675 6	29519 0	29519 0	4230 0
	2	2102	2115	78014 5	19819 9	28675 6	29519 0	29519 0	4230 0
	3	1402	1414	53785 6	13235 2	20556 8	19712 0	19712 0	2828 0
DIGFP	1	2752	2765	115857 0	38067 3	45239 4	32550 3	32550 3	5530 0
	2	2752	2765	115857 0	38067 3	45239 4	32550 3	32550 3	5530 0
	3	1852	1864	79150 0	85640 4	31957 6	21552 8	21552 8	3728 0
BUBBLE	1	2	1	4620 0	2127 0	1572 0	921 0	921 0	0 0
	2	2	1	267 0	117 0	96 0	54 0	54 0	0 0
	3	2	1	420 0	189 0	144 0	114 0	114 0	0 0
	4	2	1	291 0	129 0	105 0	57 0	57 0	0 0
	5	2	1	228 0	96 0	90 0	42 0	42 0	0 0
SPLIT	1	1	10	220000 0	21120 0	198880 0	0 0	0 0	2 0
	2	1	10	110000 0	13310 0	96690 0	0 0	0 0	2 0
	3	1	10	110000 0	13310 0	96690 0	0 0	0 0	2 0
TREE	1	1	380	20802 6	10782 3	10020 3	0 0	0 0	266 0
	2	1	7501	408859 0	210806 2	198052 8	0 0	0 0	5250 7

n_b = NUMBER OF BLOCK ENTRY/EXITS n_g = NUMBER OF GLOBAL VARIABLES ACCESSED
 n_p = NUMBER OF PROCEDURE CALL/RETURNS n_i = NUMBER OF INTERMEDIATE VARIABLES ACCESSED
 n_t = NUMBER OF VARIABLES ACCESSED d_i = TOTAL LEXICAL-LEVEL DIFFERENCE OF INTERMEDIATE VARIABLES
 n_l = NUMBER OF LOCAL VARIABLES ACCESSED dp_t = TOTAL LEXICAL-LEVEL DIFFERENCE BETWEEN DECLARATION AND ACCESS OF PROCEDURES

Figure 7a shows the influence of memory speed on the execution-time ratio $K_{Z8000}/K_{MC68000}$ for an average Algol program, with the display mechanism, implemented on 4, 8, 10, and 12-MHz processors. The same ratio is shown in Figure 7b for Tanenbaum's proposal. Both addressing mechanisms have a better performance when implemented on the Z8000 than when implemented on the MC68000, provided that the memory is fast enough for the processor's clock frequency. With slow memories and high processor clock frequencies, however, the MC68000 performance degrades more slowly than that of the Z8000. Indeed, an MC68000 with a slow memory actually performs better than a Z8000 with a slow memory. This behavior can be easily explained. The Z8000 needs only three clock cycles for a memory operation ($m_r = m_w = 3$), whereas the MC68000 needs four or five cycles ($m_r = 4, m_w = 5$). When fast memories are used, the Z8000 can operate at maximum speed and thus execute a memory operation in only three clock cycles. A better Z8000 performance is thus obtained. When slower memories are used, Z8000 performance begins to degrade as soon as a memory operation requires more than three clock cycles. This is in contrast to the MC68000, the performance of which does not begin to degrade until a memory operation requires more than four clock cycles. Thus, MC68000 performance degrades more slowly than Z8000 performance for memory speeds of at least $3 \cdot t_c$, e.g., 250 nanoseconds for a 12-MHz processor and 300 nanoseconds for a 10-MHz processor (see again Figures 7a and 7b).

Comparing Figures 7a and 7b, we see that the Z8000 is better suited to the display mechanism than to Tanenbaum's proposal, compared to the MC68000. The main reason for this lies in the method of computation of the base address of the lexical level, which is slower in the MC68000. In the display mechanism, this operation is performed at each variable access and thus requires more operations in the MC68000. Again note that the




Figure 5. Influence of memory speed x on K_{TA}/K_{DI} for a 12-MHz MC68000.

best- and worst-case ratios do not differ much: The exact performance ratio lies between tight limits. Similar figures can be derived for an average Pascal program.

Similar conclusions can be reached in comparing the Z8000 to the i8086 (Figures 8a and 8b). One major difference is striking: The performance of the i8086 is much poorer than that of the MC68000.

Since the i8086 and the MC68000 both need an equal number of clock cycles for a data read ($m_r = 4$), and since only the number of memory write cycles is different ($m_w = 4$ for the i8086, $m_w = 5$ for the MC68000), the influence of memory speed on the execution-time ratio $K_{MC68000}/K_{i8086}$ is very small, as is shown in Figures 9a and 9b. Note also that both processors are equally suited to both addressing mechanisms.

Using the results shown in Figures 7, 8, and 9, I made a global performance analysis and compared my results with those from other studies. To obtain one performance value for each processor, I averaged the performances of all the programs in both languages with both variable addressing mechanisms. I also used average performance values from the studies by other researchers; these values were obtained by averaging the performances of all programs, normalized to equal processor clock frequencies. Figures 10a and 10b show the mean performance ratio of programs analyzed by Nelson and Nagle,⁶ by Grappell and Hemenway⁵ and adjusted by Patstone,²³ by Hunter and Ready, Inc.,²⁴ and by Hansen et al.²⁵ They also show an upper and lower bound for my results. The upper bound is obtained by dividing




Figure 6. Relative performance of the Z8000 compared to the i8086 worst case, with the display mechanism implemented for Algol programs (a); relative performance of the MC68000 compared to the i8086 worst case, with Tanenbaum's mechanism implemented for Pascal programs (b).




Figure 7. $K_{Z8000}/K_{MC68000}$ as a function of the memory speed x for the display mechanism on 4, 8, 10, and 12-MHz processors (a) and for Tanenbaum's proposal on 4, 8, 10, and 12-MHz processors (b).




Figure 8. K_{Z8000}/K_{i8086} as a function of the memory speed x for the display mechanism on 4, 8, 10, and 12-MHz processors (a) and for Tanenbaum's proposal on 4, 8, 10, and 12-MHz processors (b).




Figure 9. $K_{MC68000}/K_{i8086}$ as a function of the memory speed x for the display mechanism on 4, 8, 10, and 12-MHz processors (a) and for Tanenbaum's proposal on 4, 8, 10, and 12-MHz processors (b).




Figure 10. Relative performance of the MC68000 to the i8086 as determined in five studies (a); relative performance of the Z8000 to the i8086 as determined in four studies (b).

the best-case results for one processor by the worst-case results for the other. The lower bound is similarly obtained by dividing the worst-case results for the first processor by the best-case results for the second processor. The real performance ratio will always lie in the range defined by these bounds. Note that there is a great resemblance among the studies, even when my performance figures include only the times to execute procedure and block entry/exit and perform variable addressing in high-level-language programs. This proves that the results from an *analytical* model provide great accuracy.

The results can also be combined to provide a cost/performance analysis. Figure 11 shows a global comparison of the three processors with a set of possible clock frequencies. (We assume that each processor is or

will be available with a 4, 8, 10, or 12-MHz clock.) The results depicted are for an average Pascal program having the display mechanism, but similar results will be obtained for an average Algol program and/or Tanenbaum's proposal. Even when programs producing different statistics are used, the results will be similar. Thus, various microprocessor system configurations will yield a relative performance of, say, 3.5: a 12-MHz Z8000 with 395-nanosecond memory, a 12-MHz MC68000 with 445-nanosecond memory, a 10-MHz Z8000 with 380-nanosecond memory, or a 10-MHz MC68000 with 415-nanosecond memory. These solutions are for the worst-case model.

By taking a set of processors T_k with a memory speed xw_k , we can find the lowest-cost configuration, depending on the cost of the processor P_k , the cost of the memory M_k , and the size of the memory S . The processor cost P_k is a function of the processor type T_k , which is characterized by the manufacturer m_k and the clock frequency f_k —thus, $P_k = P(m_k, f_k)$. The memory cost M_k is a function of the memory speed xw_k , i.e., $M_k = M(xw_k)$. Thus, for each possible configuration k we obtain a cost figure C_k :

$$C_k = P(m_k, f_k) + S \cdot M(xw_k). \quad (13)$$

The lowest-cost processor/memory configuration will have the smallest C_k .

Since we used the worst-case model to obtain the memory speed xw_k , we can be sure that the relative performance will be at least minimally acceptable, since the real performance value will always lie in the range [worst case, best case]. Systems using memories with a speed xb_k obtained under the best-case model *can* also have the same performance figure, even with a slower memory, since $xb_k > xw_k$. For instance, a relative performance of 3.5 can be provided by a 10-MHz MC68000 and a memory with access time of 540 nanoseconds (> 415 nanoseconds), if the best-case results are taken. Since the memory is slower, the cost will be lower. However, given a memory speed xb_k , it cannot be *guaranteed* that the performance will actually have the value in mind, since the figures are obtained under best-case models and the real performance value can thus be smaller. The choice of memory speed depends on whether the application is time-sensitive. If it is, the worst-case speed xw_k must be used to ensure that the desired performance will be obtained. If the application is cost-sensitive rather than time-sensitive, the best-case speed xb_k must be used, since it always results in a cheaper configuration than if the worst-case speed is used. Of course, this approach cannot ensure that the desired performance will be obtained.

We have analyzed the performance of addressing mechanism implementations for block-structured high-level languages. The performance measure defined here can be written as a (scalar) product of three arrays, each array depending on one parameter set. These three sets are completely independent—that is, they comprise technological, architectural, and program-statistical sets.




Figure 11. Relative performance of the three 16-bit micros as a function of the memory speed x .

This model provided a basis for comparing, in three contemporary 16-bit microprocessors, the implementation of the traditional display mechanism to the implementation of the mechanism proposed by Tanenbaum. A best/worst-case analysis overcame the lack of information about the microcode and its relationship to instruction prefetch behavior.

The performance figures presented here were consistent with one another and with those derived in other studies. They showed that Tanenbaum's proposal provided a uniformly better performance than the display mechanism. The figures also indicated the relative performance of the three microprocessors—the Z8000 did the best, the MC68000 the second-best, and the i8086 the worst. These results agreed well with earlier data. The methods presented here also showed how to determine the influence of memory speed on performance, and how the results could be used to obtain a cost/performance figure. ■

Acknowledgment

The author wishes to thank Dr. J. Van Campenhout for his many helpful comments and for his thorough proofreading.

References

1. D. Ferrari, *Computer Systems Performance Evaluation*, Prentice-Hall, Englewood Cliffs, NJ, 1978.
2. W. E. Burr and R. Gordon, "Selecting a Military Computer Architecture," *Computer*, Vol. 10, No. 10, Oct. 1977, pp. 16-23.
3. S. H. Fuller and W. E. Burr, "Measurement and Evaluation of Alternative Computer Architectures," *Computer*, Vol. 10, No. 10, Oct. 1977, pp. 24-35.
4. W. B. Dietz and L. Szewerenco, "Architectural Efficiency Measures: An Overview of Three Studies," *Computer*, Vol. 12, No. 4, Apr. 1979, pp. 26-32.
5. R. D. Grappel and J. E. Hemenway, "A Tale of Four Micros: Benchmarks Quantify Performance," *EDN*, Apr. 1, 1981, pp. 179-265.
6. V. P. Nelson and H. T. Nagle, "Digital Filtering Performance Comparison of 16-bit Microcomputers," *IEEE Micro*, Vol. 1, No. 1, Feb. 1981, pp. 32-41.
7. L. J. Shustek, "Analysis and Performance of Computer Instruction Sets," PhD thesis, Stanford University, Stanford, CA, 1978.
8. A. Lunde, "Empirical Evaluation of Some Features of Instruction Set Processor Architectures," *Comm. ACM*, Vol. 20, No. 3, Mar. 1977, pp. 143-153.
9. A. P. Batson, R. E. Brundage, and J. P. Kearns, "Design Data for Algol 60 Machines," *Proc. 3rd Ann. Symp. Computer Architecture*, 1976, pp. 151-154.
10. A. S. Tanenbaum, "Implications of Structured Programming for Machine Architecture," *Comm. ACM*, Vol. 21, No. 3, Mar. 1978, pp. 237-245.
11. R. P. Blake, "Exploring a Stack Architecture," *Computer*, Vol. 10, No. 5, May 1977, pp. 30-38.
12. E. W. Dijkstra, "Recursive Programming," *Numerische Math.*, Vol. 2, 1960, pp. 312-318.
13. M. L. De Prycker, "A Performance Analysis of the Implementation of Addressing Methods in Block-structured Languages," *IEEE Trans. Computers*, Vol. C-31, No. 2, Feb. 1982, pp. 155-163.
14. *The 8086 Family User's Manual*, Intel Corp., Santa Clara, CA, 1979.
15. *Z8000 CPU Technical Manual*, Zilog Corp., Cupertino, CA, 1980.
16. *MC68000 Microprocessor User's Manual*, Motorola Semiconductor Products, Inc., Phoenix, AZ, 1979.
17. M. L. De Prycker, "Representing the Effects of Instruction Prefetch in a Microprocessor Performance Model," to appear in *IEEE Trans. Computers*.
18. *HIP Algol*, Hewlett-Packard Co., Cupertino, CA, 1971.
19. *Pascal for PDP-11 Under RSX/IAS*, Tech. Report S-126 25, L.M. Ericsson Co., Stockholm, Sweden, 1979.
20. K. Jensen and N. Wirth, *Pascal User Manual and Report*, Springer Verlag, Berlin, 1976.
21. A. V. Aho and J. D. Ullman, *Principles of Compiler Design*, Addison-Wesley, Reading, MA, 1977.
22. M. L. De Prycker, "On the Development of a Measurement System for High-Level Language Program Statistics," *IEEE Trans. Computers*, Vol. C-31, No. 9, Sept. 1982, pp. 883-891.
23. W. Patstone, "16-bit Micro Benchmarks: An Update With Explanations," *EDN*, Sept. 16, 1981, pp. 169-203.
24. Hunter and Ready, Inc., "Executive in ROM Fits 8086, 68000," *Electronics*, Jan. 27, 1982, pp. 134-136.
25. P. M. Hansen et al., "A Performance Evaluation of the Intel iAPX 432," *Computer Architecture News* (ACM Sigarch newsletter), Vol. 10, No. 4, June 1982, pp. 17-26.



Martin De Prycker is a systems engineer with Bell Telephone Manufacturing Company, Antwerp, Belgium, where he is involved in long-range development. A member of the ACM and the IEEE, he received the MS in electrical engineering in 1978 from the University of Ghent, Belgium, and the BS and PhD in computer science from the same university in 1979 and 1982.

De Prycker's address is Bell Telephone Manufacturing Company, EA5, Fr. Wellesplein 1, B2000 Antwerpen, Belgium.

A paged-memory management chip brings virtual memory to two 16-bit CPUs. Additionally, a coordinated bus structure makes possible distributed-processing or multitasking, multi-user systems.

16-bit μ Ps get a boost from demand-paged MMU

Faced with applications that demand large programs and extensive data manipulation, micro-computer manufacturers are turning to virtual memory management, an approach originally developed for minicomputers. A single chip uses demand-paged virtual memory to expand the already large memory-addressing capabilities of two new 16-bit microprocessors.

Running the software being developed for those processors—the 8-Mbyte Z8003 and the 64-kbyte Z8004—means using the latest techniques for effective memory management. The technique known as demand-paged virtual memory, chosen for the Z8015 paged-memory management unit (PMMU), keeps the most frequently used codes in fixed-length blocks in RAM, swapping them in and out of disk storage to extend the range of addresses. Such a scheme naturally leads to multitasking and multi-user systems, since the time spent accessing a disk can be used for other tasks. With the Z8015, for example, the Z8003's 8-Mbyte logical address space translates into a 16-Mbyte physical address space.

The Z8015 has the same address translation and access protection features as the Z8010 but is based on 2-kbyte pages rather than the variable-length segments used in the earlier chip. Together, the Z8015 and the Z8003 (or Z8004) bring multitasking and multiuser capabilities to the micro-computer.


In addition, the Z8015's access validation feature protects memory from unauthorized or unintentional access. The memory management unit

also generates an Instruction Abort signal during page faults and at the same time saves sufficient status and information to restart or resume any instruction after the fault is corrected.

One important application of virtual memory is in disk-based multitasking systems. A system of this type can be implemented easily with the Z8003 and the Z8015.

Virtual memory enables a system to execute programs that do not fit into its primary memory. In order to accomplish this, a secondary storage device—usually a disk—is required. When a disk access is required, however, the program in progress must be interrupted. This interruption can cause large and unpredictable delays known as paging overhead, which may become excessive because of the slow access time and transfer rates of floppy disks. For a typical personal computer or a small business computer, these delays might slow a system sufficiently to make virtual memory management impractical.

Hard-disk systems, on the other hand, are faster; therefore, the paging overhead will be shorter and



Richard Mateosian,* Marketing Manager
Zilog Inc.
1315 Dell Ave.
Campbell, Calif. 95008

*Now with National Semiconductor Corp.

therefore acceptable. When a CPU must access a rigid disk fairly often—a condition called thrashing—even the comparatively fast disk can produce too much delay.

Fortunately, the paging overhead of a virtual memory can be minimized with multitasking operating systems that allow one task to run while another waits for access to the disk. Such multitasking operating systems can be single-user systems, like MP/M, or multi-user systems, like Unix.

Virtual memory and multiprocessors

A distributed processing system—such as a local-area network or an intelligent terminal—places computing power and data where they are used, rather than at a central host computer. Supplying each processor in such a system with its own semiconductor or magnetic memory would be prohibitively expensive. Virtual memory management, however, permits resources to be shared among all the devices in a system.

The entire Z8000 family, which uses extensively programmable VLSI components, is geared to distributed processing strategies. Furthermore, a variety of features built into the Z-Bus—the interconnection protocol that all Z8000 family components are designed to use—reduces the chances of bus conflicts and data collisions while multiple pro-

cessors are being employed.


One such feature is the Bus Lock Status signal that accompanies a Test and Set instruction in the Z8003 or the Z8004. That instruction prevents access to a shared memory by another CPU or DMA controller. In that way, two CPUs, using a flag (semaphore) stored in shared memory, keep track of which processor currently has access to a resource. The Bus Lock Status lets other potential bus masters know that a resource is about to be requested.

The Test and Set instruction consists of two separate bus cycles: a memory read, followed by a memory write (Fig. 1a). When asserted, the Bus Lock status replaces Data Read during both cycles (Fig. 1b).

Given the general picture of how the Bus Lock Status is used to implement semaphores, the question of what applications can benefit from the distributed processing approach still remains. One answer is peripheral controllers.

Software and memory management

Most complex peripheral devices are governed by microprocessor-based controllers, and it is natural for a controller CPU and the main CPU to communicate through a shared memory. In such a configuration, semaphore locations can be used to manage access to message buffers, with the Bus Lock Status being used to generate these semaphores.



1. To share any resource, multiple processors must first test a location in memory, called a semaphore, during a Test and Set instruction (a). Access then depends on the semaphore's contents. In addition, a Bus Lock Status signal is issued (b). This signal keeps other potential bus masters from accessing the resource while it is being tested by the controller.

In addition to controlling access to shared resources, another aspect of virtual memory management is handling faults: CPU requests to those memory locations which are not in the physical memory space.


Every memory management scheme involves translating logical addresses into physical addresses. Additionally, most schemes involve both access checking—to prevent invalid accesses—and usage recording to assist in implementing memory allocation algorithms.

For example, consider the flow of control in a simple virtual memory system. During the execution of the main program, if the CPU issues an address that does not correspond to a physical memory, the memory management unit attempts a

logical-to-physical memory address translation. At this point, the microprocessor's Wait input is asserted and the memory management circuitry performs the necessary actions, including all disk accesses. Afterward, execution of the interrupted instruction resumes.

There are, however, drawbacks to this approach. First, the CPU is idle while the fault is processed and must therefore be isolated from the bus if direct memory access is used for memory management. Second, the entire fault-processing action is carried out by the memory management circuitry, without help from the CPU.

In an alternative approach that is employed by the Z8003 and Z8004, page faults are processed by the CPU's ordinary interrupt-handling mechanism



2. To use virtual memory efficiently, a CPU should take part in page-fault processing. In most cases, however, it is much easier to simply disable the CPU and leave the job to a memory management unit. In the 78000 family, the CPU and MMU share the burden by running fault-processing software (block B) with the CPU's normal interrupt routine (blocks A and C).

Computer System Design: MMU for 16-bit μ Ps

(Fig. 2), which generates an Instruction Abort signal. The signal terminates the instruction that has produced the fault before the contents of any registers are changed. After the fault is corrected, the instruction can simply be restarted.

Because certain instructions perform multiple memory transfers, a fault may occur that requires more than a simple restart. For this reason, the Z8015 is designed to monitor the execution of instructions and to provide accurate restart information to the fault-processing routine. Thus, the fault-processing software restricts itself to correcting the fault and resuming execution. Here again, a benefit of multitasking is in switching tasks when a page fault is being processed—allowing another task to run while the necessary disk accesses are in the process of being carried out.

Multiprocessor systems


Not all multiprocessor or multitasking systems are as complex as the one just described, nor are they all shared-resource designs. Some coprocessor systems, for example, have been designed to run Z80 software in systems based on microprocessors like a 6502, 8088, 68000, or Z8000.

Taking that approach one step further is a system that uses a Z8003 with a Z80 and Z8015, plus dual-ported memory, to run under both Unix and CP/M (Fig. 3).

Since no memory management is used for the Z80, only 64 kbytes of the memory must be dual-ported. The remainder needs to be accessible only to the CPU. However, with memory management there is no difficulty in extending the design to accommodate a multitasking version of CP/M. In that case, as much memory as is needed in a particular application must be dual-ported.

The system forms the nucleus of a high-end personal computer that runs Unix on the Z8003 and CP/M on the Z80. In operation, a CP/M task is initiated through Unix, and a Unix task accepts an I/O request from the CP/M program running on the microprocessor, carries it out, and signals its completion to the system.

The dual-ported memory is a shared resource and is controlled using semaphore locations in memory. As described above, a Bus Lock Status issued during the read cycle of the Z8003 Test and Set instructions protects semaphore locations from access by the associated Z80 microprocessor.



3. Using multiprocessor features and a shared 64-kbyte dual-ported memory, a Z8003 and a Z80 can form the heart of a CP/M- and Unix-based microcomputer. Such a system would use a Share semaphore and a Message flag in a shared-memory to carry out a handshake.

Computer System Design: MMU for 16-bit μ Ps

The 64-kbytes of dual-ported memory can run on the Z8003 under Unix. It is controlled by the Share semaphore—a mechanism that can be easily modified to cover multiple blocks of dual-ported memory. The Share semaphore is used only for Z8003 tasks to control access to the CP/M facility (Fig. 4). In addition, a Start semaphore initiates I/O requests, utility calls, and the Done signal that are passed from the Z80 to the Z8003 by means of a message buffer register.

A Message flag is used for handshaking with this buffer. That flag is set by the Z80, which then waits for it to be cleared before proceeding. The Z8003 clears Message before setting the Start semaphore. Thereafter, its principal loop consists of waiting for message to be set, performing the requested task,

and clearing Message.


The Start semaphore indicates that the Z80 is executing programs in the shared memory and is set by the Z80 only during its power-on initialization. Following that, the Z80 microprocessor only clears the Start flag. Subsequent setting is done by the Z8003 whenever a Z80 program has been loaded into the dual-ported memory of the system and is ready to run the program's instructions. After executing the program, the Z80 clears the Start flag. □

How useful?

Immediate design application
Within the next year
Not applicable

Circle

553
554
555



4. Tasks running on the Z8003 (a) and the Z80 (b) communicate and synchronize their activities through the message buffer, the message flag, and the Start semaphore. The Share semaphore is used only in the Z8003 to allow its tasks to share access to the Z80 and the dual-ported memory.


As memory spaces for microcomputers grow, linear addressing gets cumbersome and error-prone. Segmented addressing solves these problems efficiently, while anticipating 32-bit addresses.

Segmentation advances μ C memory addressing

As a memory model, linear addressing has always presented problems for microcomputers. In addition to invalid accesses, traditional micros have faced four major difficulties: accommodating objects whose sizes vary (e.g., stacks or lists); creating and deleting objects dynamically, causing memory fragmentation; relocating objects after the loader has established linkages among them; and sharing objects among otherwise independent processes. All five major problems—which have increased exponentially as systems have grown—can be avoided by using the abstract addressing model provided by segmentation and implemented in the Z8000 CPU and its memory-management unit.

Segmentation organizes the address space into a collection of independent objects corresponding to the largely separate but interrelated objects found in a typical programming situation. This method works for addressing somewhat like a high-level language: The programmer need not worry about the computer memory's physical implementation. Linear addressing, on the other hand, corresponds to a machine language: The model used for the computer's memory is very close to its actual hardware implementation. Examining some memory-addressing tasks that confront programmers will illustrate the trouble with this "machine language" strategy.

In general, a programmer deals with a variety of objects and their interactions. Depending on how "fine-grained" the picture is to be, a programmer could be said to deal with just two objects, the program and the data. Or, at the other end of the scale, he could be said to deal with a multitude of objects—listing separately each instruction and datum. Between these extremes lies the typical programming situation dealing with largely separate



1. A traditional relocating loader puts the objects that make up a program sequentially into memory space.

Richard Mateoslan, Senior Microprocessor Specialist
Zilog Components Div.
10460 Bubb Rd., Cupertino, CA 95014

Segmentation

but interrelated objects. A chess-playing program, for example, might include:

- Chessboard display program
- Representation of the current position
- Program to generate legal moves
- Routine to evaluate moves
- File of previously evaluated positions
- Handling routines for the previous-position file
- Program to study published games.

This software might run under the control of an operating system, which can also be divided into objects:


- Task scheduler
- Memory allocator
- Secondary-storage interface routines
- Terminal interaction routines
- Process status table
- System stack
- User-process status tables.

Usually, portions of the computer's memory are allocated to each of these objects. A relocating loader might pack the programs together end to end and then allocate fixed areas for data, also end to end, in memory not occupied by the programs (Fig. 1). In the earliest computers, each object received an address directly related to—in fact, usually the same as—the actual memory address at which it was stored. These addresses were all numbers in the range 0 to $N-1$, where N was the total number of memory locations available. Every program that wanted to access any of these objects had to use these addresses. As a result, one problem that has always affected linear addressing is invalid accesses.


This hassle occurs even in the smallest systems and on the smallest computer—a program erroneously uses an address as if it belonged to a certain object. For example, if an array is 1024 bytes long and a program erroneously refers to its 1025th byte, then the reference will actually be to the first byte of the object stored in memory immediately following the 1024-byte array. If the erroneous access is a store operation, then the object following the array will have been damaged (Fig. 2).

Problems stack up

Trouble also crops up with the use of stacks. A common approach in a single-user system is to allocate the lowest memory values to programs and data and the highest ones to a stack, since the push and pop instructions on most computers are designed to make stacks grow “backwards” in memory. The first item placed on the stack is at the highest-numbered address, and the “top” of the stack is at the lowest-numbered address. If program changes cause the program and data areas to expand, less and less remains for the stack. Sooner or later, a



2. The program executes a store-into-array, using an out-of-range index. The result is an invalid access that wipes out part of the program.



3. Program and stack usually grow into memory space from opposite ends. Eventually, they may collide.

stack push will cause the stack to overflow its allotted area and destroy programs or data (Fig. 3).

Such problems are often attacked by creating an “envelope” around the accesses in question. For example, instead of using the computer's indexing capability to access arrays directly, the program might call a subroutine that accepts the index and the identity of the array as arguments and returns a validated memory address for fetching or storing. (The routine might handle the actual fetching or storing as well.) In either case, the routine would validate an access by using the array identity as a key to a set of array attributes, including the array's length and location in memory.

In the case of a stack, a similar envelope would be placed around pushes and pops. Rather than use the machine's push and pop instructions, the program would call subroutines for these operations, generating a large software overhead.

Handling Invalid accesses

Another type of invalid access occurs when several programs or sets of data—not necessarily related to one another—share memory locations. As a result, a program's accesses might be restricted either to its own subroutines and data, or to portions of memory containing data or subroutines that it shares with another program and to which it is only allowed certain kinds of access (such as "read only" or "execute only").

All the discussed software envelopes can be extended to shared-data access, but it is difficult to place such envelopes around program accesses. Furthermore, these envelopes are voluntary; that is, a programmer who wishes to avoid them can usually obtain the information needed to make the accesses directly. To guard against such conflicts, hardware solutions such as limit registers have been introduced.


For example, the operating system might set registers defining the limits of a program ready to run at locations 10000 through 19999. In that case, the program is free to make references of any sort, so long as the address used lies within the given range. An attempt to call a subroutine at any higher address, say at location 20000 would result in a "trap," and control would be returned to the operat-

ing system.

An envelope around push and pop instructions could detect invalid accesses before they occurred, and provide an alarm—but this is not a solution. Figure 3 shows only one stack that doesn't run out of memory until the entire memory is exhausted. However, if many stacks must be managed, it might be best to assign a small amount of memory to each stack and then expand those that were about to overflow (Fig. 4). If all accesses to stacks go through the envelopes that surround the push and pop instruction, the stack can be "continued" elsewhere in memory. Through this operation, the gap in the actual memory addresses between the last location of the original stack and the first location of the extension will be completely concealed from the program using the stack.

Unfortunately, the way in which stacks are ordinarily used is not well suited to this approach. Frequently, a program is allocated a block of stack space, which it then accesses via "based" addressing—i.e., the actual memory address of the first location of a block of stack space is kept in a register, and accesses into the block are made by adding an "index" (obtained, for example, from an instruction) to the "base" address in the register. This common practice is incompatible with the existence of gaps in the set of addresses assigned to the stack.

The traditional solution is to allocate a larger contiguous block of memory to the enlarged stack—either by moving the stack to another part of memory or by moving something else out of its way so that it can be expanded where it is. This approach




4. A PUSH/POP envelope conceals the allocation of the stack into different segments. Lack of such an envelope for based addressing invalidates this scheme.

Segmentation

has two inherent problems. For one thing, moving objects around in memory and keeping the unused memory all in one place increase the processing overhead. For another, all those base addresses for blocks of stack space that the program has in registers or in storage must be exchanged. Save for the most elementary cases, this obstacle is almost insurmountable.

When no memory-management facility is available, the programmer is limited to the static relocation provided by a relocating loader.

Accommodating objects whose sizes vary leads to yet another problem: creating and deleting objects dynamically. It arises even in the simplest single-user systems—for example, “initialization” code might be abandoned after its first execution and the space given to a large data array. Here, too, the difficulties mount rapidly as the system becomes more complex. Because of the difficulty in relocating addresses, objects that should be moved to keep unused memory together often are not. The unused



5. Memory gets fragmented when some original objects are abandoned. Although there are enough memory locations left for object 8, not enough are contiguous to accommodate that object.

memory soon becomes fragmented, which makes it increasingly difficult to find contiguous blocks big enough to accommodate newly created or expanded objects—even when the total amount of unused memory suffices (Fig. 5).

Up to now, the only “solution” has been to leave management of the assigned memory to the user program. The user is provided with tools like chaining commands and overlay structures in some systems but, by and large, the creation and deletion of objects are simply treated as part of the algorithm implemented by the program.

Relocation is no easy task

After the loader has established links among program parts, it becomes almost impossible to move any of these parts. A hardware solution has been provided at several levels.

Dynamic relocation, which occurs after initial program loading, requires a mechanism that allows actual addresses to be determined at run time. One solution is provided by various kinds of based addressing, usually in the form of relative addressing: Calls, jumps, and loads of program constants are specified by an offset that is added to the actual program-counter value. Data references, too, are made via offsets that are to be added to a stack pointer or other address register. Relocation by based addressing is called “user-controlled” relocation, since the running program controls setting of the stack pointer or of another address register.

From the standpoint of reliability, “system-controlled” relocation is usually a better solution. Its simplest form, memory mapping, is a translation mechanism that converts the addresses used by the running program (*logical* addresses) into the actual memory addresses (now called *physical* addresses). With memory mapping, the program always uses a fixed set of addresses, and relocation is achieved by a change to the translation mechanism. For example, a translation mechanism for a value set into a base register automatically adds that value to any address used in the program. This approach is similar to based addressing, which, however, uses an explicit reference to the base register in the instruction. In memory mapping, the base register is used to translate addresses completely independently of the program that generates them (Fig. 6).

One natural outgrowth of memory mapping is a mechanism for sharing objects among otherwise independent processes, even though the mapping mechanism must be more sophisticated than a simple base register. If different blocks of logical addresses are mapped independently of one another, a program or data area in physical memory can correspond to different logical addresses for dif-

ferent processes. Thus, the shared program or data can reside at a convenient location in the logical address space of each process. And the mapping mechanism will cause references from each process to be mapped by that process's mapping scheme into the given physical locations.

Segmentation offers better solutions


Memory mapping, which provides the means for dealing with two major problems plaguing linear addressing, ironically must be part of any segmented-addressing scheme, since physical memories are not usually organized in segments. Moreover, all five major problems stemming from a linear-addressing model can be avoided.

The segmented addressing model assigns to each object in the address space a "name" that is really a binary number. Calling it a name emphasizes that there is no relation between objects regardless of any numerical relationship between their "names."


In the chess-playing example, the chessboard dis-

play program could be assigned the name "1," the current-position representation could be "2," the legal-move generation program could be "3," and so forth. The address of any location within the chessboard display program would then consist of the name, 1, and an address within object 1's linear address space. If this program occupied 2048 bytes, then the addresses within object 1 would range from (1, 0) to (1, 2047). The length of 2048 bytes would be an attribute of object 1 and the mechanism responsible for the interpretation of segmented addresses would cause an appropriate error indication if an address like (1, 2049) or higher were ever used (Fig. 7).

Consider the case of the current-position program —object 2 in Fig. 7. Suppose that this representation takes the form of an array of 256 bytes. The addresses of these bytes would be (2, 0), (2, 1)... (2, 255). One way to refer to items of this array is indexed addressing. The address of the desired item would be specified by giving the array base address of



6. Memory mapping becomes simple with a base register: Its "value" is automatically added to the logical addresses.



7. With segmented addressing, the attributes of all objects are known, and error messages prevent an illegal access before it can do any harm.

Segmentation

(2, 0) in one place—say, in the instruction or in a register—and an index (also called an offset) in a register. The index is simply a number to be added to the second component of the segmented address. If the index were 17, then the item address would be (2, 17); the address manipulation cannot affect the object-name portion of the address, only the linear address within the object.

In object 1 of Fig. 7—the display program—the mechanism responsible for address interpretation performs a similar computation for addressing relative to the program counter. If the program contains a branch to “current location + 1264,” for example, then the offset given in the instruction is applied to the second part of the address. If the call were made from location (1, 562), then adding 1264 to 562 would yield (1, 1826).

Preventing invalid accesses

Suppose that a programming error causes the current-position representation array to be addressed with an index value of 257. In a linear addressing scheme, the result would be a reference to the second byte of whatever object follows the

current-position representation array in memory. If the legal-move generation program happened to follow the array in memory, half of its first word would be overwritten. With segmented addressing, the mechanism that interprets addresses would discover that (2, 257) is incompatible with the declared length of the array (256 bytes); an appropriate error indication would be generated.

Once the mechanism to check accesses against declared object size has been established, it takes but a small step to add the checking of other object attributes. Problems like protecting one process's data or program from accesses by another process or allowing “read only” or “execute only” accesses to a section of data or program can be solved by checking attributes associated with the objects in question. A write into a “read-only” object, a user access to a “system-only” object, and other such invalid accesses can be identified and prevented.


This capability is available in the segmented-addressing model built into the Z8001. Its 32-bit addresses contain two fields, the segment-name field and the “offset”; the latter is added to the physical memory address of the segment “base” to obtain the physical address of the element in question (Fig. 8). For example, if segment 5 has a base address in physical memory of 1024, then the physical memory location addressed by the segmented address (5, 26) is 1050, because $1024 + 26 = 1050$.

Enter the memory manager

The Z8001 is designed to work with an external circuit called a memory-management unit (MMU), which keeps track of the base addresses corresponding to the various segments, and computes the actual physical addresses. This MMU can also associate a variety of attributes with each segment, so it can perform the corresponding access checking and generate an error interrupt (called a “segmentation trap”) in the event of an invalid access.

Another feature of this implementation is that seven bits have been assigned to the segment-name field and 16 bits to the offset. The result is up to 128 segments, each of them presenting a linear address space of 64 kbytes. Furthermore, the external MMU circuit is designed only to translate the uppermost eight bits of the offset; the eight low-order bits are passed directly to the physical memory. Consequently, all segment-base addresses in physical memory must be a multiple of 256 (since the eight low-order bits are zeroes), and the size of a segment—one of the attributes that the MMU checks—must be a multiple of 256 bytes.

One problem with the Z8001's segmentation scheme is that no object can exceed 64 kbytes in size unless it consists of more than one segment. For-



8. The Z8000's memory-management unit (MMU) speeds up address translation by forwarding the low-offset byte directly, while adding the high byte to the segment value in hardware.

tunately, this rather infrequent problem can be solved by software with very little overhead. For example, to access the byte with an index kept in R3 of the array whose base is in RR2, one must replace the instruction


```
LD RL1, RR2 (R4)
```

with the sequence

```
EXB R4      !move high-order index to
             segment field!
ADD R3, R5   !add low-order index to
             offset field!
ADCB RH2, RH4 !add (w. carry) high-order
             index to segment field!
LD RL1, @RR2
```

where RR4 takes the place of R3. These instructions place several segments "end-to-end" and treat the segment name like a number.

However, the MMU implementation has a twofold



9. When data begin to fill the top 256 bytes of assigned stack space, a nonfatal warning is generated to prevent possibly destructive overflow.

speed advantage:

1. Since the segment-name field is not involved in the address computations of indexed, based, or relative addressing, this field can be output to the MMU one cycle earlier than the offset portion of the address, thus giving the MMU a one-cycle head start on the address translation.

2. The eight low-order bits of the offset, which go directly to the memory untranslated, are the bits needed first by the memory, which enables the memory to get a small head start on the transaction.

As a result, an external MMU circuit entails very little time penalty in memory addresses. The true independence of the segment-name field from the offset in all address computations means that off-chip memory mapping can be achieved with very little overhead.

The architectural advantage of the Z8000 family becomes clear by comparing its economical implementation with the method by which a non-segmented CPU might achieve memory management. Undoubtedly, the approach will take the form of paging.

In a paged system, the uppermost bits of the linear address are treated like a segment-name field *after* the address computation is complete. Until the computation is complete, these bits are treated like part of a monolithic linear address—they can be changed in the course of the computation. Thus, while a paging scheme permits memory mapping and attribute checking, it suffers from many of the problems of linear addressing. In addition, it cannot achieve the overlap of MMU and CPU computational time that is available via the Z8000's segmentation scheme. The only antidote to the computation overhead of an off-chip MMU for a linear-addressed machine is to design an on-chip MMU; but with the current technology, this approach is likely to require the sacrifice of other features.

One more noteworthy point to be made about the way the Z8001/MMU combination implements segmented addressing concerns the use of stacks. The most difficult problem associated with dynamically expanding stacks involves the correction of pointers into the stack when a stack is moved to another location. Naturally, this problem goes away with memory mapping, since the logical addresses of the locations already used on the stack don't change when the stack is physically relocated in memory. Furthermore, the MMU accepts as one of the attributes of a segment that it is to be used for a stack.

Consequently, as Fig. 9 shows, a nonfatal stack-warning interrupt occurs when the stack is nearly full—i.e., when an access is made into the last 256 words allocated to the stack. Moreover, the employed method for memory-address computation and size

Segmentation

specification takes into account that stacks grow downward in memory, from the highest addresses toward the lowest.

Segmented vs linear

Just as there are some who argue that higher-level languages are "inefficient" and deny the programmer the total control of assembly-language programming, a few designers adamantly reject segmentation and cling to linear addressing. In fact, their argument has some merit. Just as high-level languages may be inappropriate for very small systems, segmentation may represent overkill in a small memory space. The Z8000's answer to this problem is to provide segments large enough to accommodate a small application completely in one segment. One of the Z8000's addressing modes consists only of offsets, so that no references occur outside the 64-kbyte linear address space of one segment. In fact, for such applications, a smaller package is available that lacks the eight pins dedicated to segment-name output and segment-error interrupt input; this smaller version cannot enter the segmented mode of operation at all.

Drawing the line

Where does one draw the line between systems that are too small for segmentation, systems in which segmentation is desirable but inessential, and systems that are so large that segmentation is mandatory? It is a matter of judgment. The Z8000 architecture provides a 16-bit linear address space; in its 23-bit address space, clever, well disciplined programmers can handle unrestricted linear addressing; in its ultimate 32-bit address space, segmentation is undoubtedly the only viable approach.

This concern for the future expansion to 32-bit address spaces greatly influenced the decision to use segmented addressing in the 23-bit version. The Z8000 represents a break from the architecture of the Z80; it seemed shortsighted to ask designers moving from 8-bit to 16-bit or 23-bit systems to face one architectural break today and another in a few years (not to mention the huge investment in already-developed software). By developing his system around a Z8000, a designer will not have to face another architectural upheaval when segmentation is introduced—which, if the address space increases to 32 bits, seems inevitable. □

Initializing the Z8001 CPU for Segmented Operation with the Z8010 MMU

Zilog

Application Note

September 1981

INTRODUCTION

This application note explains how a Z8001 CPU, to which at least one Z8010 MMU is attached, is initialized for segmented operation. Described are the specification of the initial CPU status to be established in response to RESET, execution of the first program out of unmapped memory, and initialization of the first, and possibly the only, MMU.

While an attempt has been made to make this application note self-contained, a general familiarity with the Z8001 CPU and the Z8010 MMU is assumed. For further details, the reader is referred to the technical manuals describing these components (Z8000 CPU Technical Manual, document #00-2010-C, and Z8010 MMU Technical Manual, document #00-2015-A).

INITIALIZING SEGMENTED PROGRAMMING

In response to a RESET signal, the Z8001 CPU establishes the CPU status specified in locations 2 through 6 of segment 0 (see Figure 1). Meanwhile, the Z8010 MMU, which is assumed to be connected to the CPU as shown in Figure 2, enters a state in which it passes the SN_6 - SN_0 and AD_{15} - AD_8 lines directly through to its A_{22} - A_8 address output lines and asserts a 0 on A_{23} . The practical effect of this is that the first initialization instructions to be executed are taken from specific addresses in physical (unmapped) memory.

Operation of the Z8001 CPU in segmented mode depends on the setting of the SEG bit (bit 15) in the Flag/Control Word (FCW) control register. The initial FCW setting is taken from location 2 of segment 0, so the contents of location 2 must have bit 15 set to direct the CPU to enter segmented operating mode.

The example shown in Figure 1 also has bit 14 set. Bit 14 is the S/N bit, which controls the CPU's choice of system or normal mode operation. The setting of S/N bit directs the CPU to enter system mode. The CPU must begin operation in system mode, since the first order of business is to establish an initial setting for the System mode stack register and to initialize the MMU, which requires the execution of privileged I/O instructions.

The initial setting of the EPU bit (bit 13) in the example shown in Figure 1 is 0; if an EPU is present, this bit can be set initially, but it is also possible for the CPU to determine the appropriate setting of the bit as part of its initialization.

The interrupt enable bits (bits 12 and 11) are initially set to 0 by the FCW specified in Figure 1. This is mandatory during the initialization process, because there is no automatic initialization of the System mode stack register; the System mode stack is used in the processing of all traps and interrupts.

The initial PC value of segment 0, offset 8 given in the example in Figure 1 is a convenient one, since it means that the initialization programs can follow the initial CPU status in memory. Also, the CPU status and the initialization program are in the same area of memory, so only a small part of the physical memory address space needs to be committed to a specific use.

- The addresses of the initial CPU status and the initialization program are logical addresses, but at the time of execution of a reset or power-on sequence, there is no assurance that the MMUs have been initialized to perform address translation. The Z8010 MMU, however, has been designed to enter

a mode after a reset or power-on sequence in which it passes addresses directly to physical memory untranslated. (More precisely, it performs a simple, well-defined translation: segment N offset K is translated to physical address $K + N \times 2^{16}$.) Thus, the initial CPU status is taken from physical addresses 2 through 6, and in the example shown in Figure 1, the initialization program begins at physical address 8. One of the tasks that the initialization program must perform is to initialize MMU mapping tables. Ultimately the initial CPU status and initialization code can be removed entirely from the logical address space, remaining in physical memory, that can be left inaccessible until another reset or power-on sequence occurs.

Figure 3 shows an initialization program that continues the example begun in Figure 1. The program carries out three steps:

- (1) Initialize the Stack register (RR14) and Program Status Area Pointer (PSAP) to point at a small temporary stack and a skeleton Program Status Area, both in known locations in physical (unmapped) memory. (The perma-

nent PSA and stack will be established in mapped memory after initialization of memory mapping.)

- (2) Call the SETMMU routine (Figure 5) to initialize memory mapping, leaving the locations in segment 0 used by the initialization sequence still mapped to the same physical locations they were using before MMU initialization.
- (3) Initialize the Stack register and PSAP to address the "real" stack and Program Status Area in mapped memory.

After carrying out these steps, the program transfers to the SYSTART routine (not in segment 0) to continue initialization of the specific application. The routine at SYSTART is free to establish a new mapping for segment zero, rendering the initialization code inaccessible; another reset makes it available again.

The routine at STARTUP, the skeleton Program Status Area at INITPSA (Figure 4), and the SETMMU routine and its associated table at MMTAB (Figure

CPU Status for RESET Instruction Memory, Segment 0, Offsets 2-6

Offset	Contents (hexadecimal)	Meaning
0	Irrelevant	
2	C000	Initial FCW: SEG (bit 15) and S/N (bit 14) set; all others 0
4	0000	Initial PC: segment 0 (bits 14-8); all other bits must be zero
6	0008	Initial PC: offset 8 (16 bits)
8	(Start of startup program)	

The values shown are a possible setting for the initial CPU status to be established when a RESET signal is received. The FCW setting is taken from segment 0, offset 2. The value C000 shown here results in the setting of segmented operating mode (bit 15) and System mode (bit 14). Bit 13 is 0, indicating that no EPU is present, and bits 12 and 11 are 0, indicating that neither vectored nor nonvectored interrupts are enabled. The settings of the FLAGS bits (bits 7-2) and the unused bits (bits 1-0) are irrelevant in this example.

The PC segment number and offset are taken from segment 0, offsets 4 and 6, in the standard two-word segmented address format. Any address can be specified. The value of segment 0, offset 8 shown here allows the startup program to begin at the next location of segment 0.

If MMUs are part of the system, they must handle the initial instruction fetches properly, even though the CPU has not yet initialized the MMU translation tables.


Figure 1. Locations 2-6 of Segment 0 Determine Initial CPU Status

4) all reside in ROM, whereas the temporary stack (which need not exceed 10 words in length as the present program is written) must reside in RAM, preferably in "physical segment 0", i.e., in the first 65,536 bytes of physical memory. In fact, using the MMTAB entry for segment 0 shown in Figure 4, the temporary stack should reside in the first 784 bytes of physical memory. Since all of the instructions and tables shown in Figures 1 through 5 occupy less than 512 bytes, a physical memory whose first 784 addresses refer to 512 bytes of ROM and 256 bytes of RAM (usable later for other purposes) will suffice.

The skeleton PSA shown in Figure 4 needs little explanation. Only the segmentation trap and the nonmaskable interrupt must be provided for, since no other interrupts or traps can occur in the

course of executing the programs shown in Figures 1 through 5. (Of course, a memory error could lead to an unimplemented instruction or system call trap, and a faulty CPU could do practically anything.) Both of the interrupt routines provided do nothing but halt. The segmentation trap routine could do something more intelligent if it had access to a means of communicating error information to the "outside world."

The MMU initialization program shown in Figure 5 is easily understood by anyone familiar with the contents of the Z8010 MMU Technical Manual. It begins by transmitting a set of segment descriptors to the MMU; then it enables address translation by the MMU. Two "programming tricks" and a convention must be understood.



This diagram shows the convention adopted in this application note for the connection of the first (possibly only) MMU. This MMU will translate references to segments 0 through 63 ($SN_6 = 0$). Its Chip Select (\overline{CS}) signal is activated by a 0 on AD_1 , which means that any special I/O transaction whose I/O address has a lower byte in which bit 1 is zero will be recognized as a command by this MMU. The reason for using the complement of the given A/D line to select the chip is an artifact of the behavior of 3-state logic. The "floating" value shows up as a High on \overline{CS} during a reset. Allowing the Reset line to be input to \overline{CS} causes this MMU to pass addresses to the memory untranslated after a reset.

In multiple-MMU configurations, the Reset line needs to be tied to \overline{CS} for only one of the MMUs. MSEN is set and TRNS is cleared in that MMU, allowing it to pass the initial memory accesses untranslated. All other MMUs will 3-state their outputs. The form of connection shown here is the same as for MMU #1 in the examples in the Z8010 MMU Technical Manual (doc #00-2015-A).

Figure 2. MMU Is Connected as MMU #1

The first programming trick is the use of a computation to determine the number of bytes to be transferred to the MMU by the SOTIRB instruction. The required number is the difference between the offset portions of two addresses: the first descriptor byte and the first byte past the descriptors.

The second programming trick is the inclusion of the initial SAR and mode register values in the table of descriptor values. This programming trick is useful because the two best instructions to perform the one-byte transfers are SOUTB and SOUTIB. The only alternative to the last two instructions before the RET, for example, is

```
LDB RHO,#%C2
SOUTB %000D,RHO
```

That alternative is perfectly acceptable in this case, but in cases where the identity of the MMU to be addressed is not known in advance, the alternative shown in Figure 5 is preferable.

The convention that must be understood concerns the way in which the special I/O instructions are used to select MMU operations. The MMU opcode or internal register address is represented in the high-order byte of the special I/O space address, while an MMU selection code (decoded by special

circuitry) is contained in the lower byte. In the example in Figure 4, the register R4 contains the special I/O address. The low-order byte (RL4) contains the complement of the value 3 (bit 1 clear, all other bits except bit 0 set), which is the selection code for MMU #1. The upper byte (RH4) first contains 1 (the "address" of the MMU's internal SAR register), then 2 (the opcode for "transmit descriptor and increment SAR"); then 0 (the "address" of the MMU's internal mode register).

The table at MMTAB (Figure 5) can be easily understood. The first entry, a single byte of 0, is used to initialize the SAR (segment address register), an internal MMU register used to determine which of the 64 segment descriptor registers is being addressed by the command to the MMU.

The next $4 \cdot (n+1)$ bytes are the values used to initialize the descriptors for segments 0 through n. This is done using a block I/O transfer to the MMU "address" that loads a descriptor register (four bytes) and then increments the SAR to address the next descriptor register.

The final byte is used to set the MMU mode register ID field to 0 and the bits MSEN and TRNS to 1; this is a change from the values

! This is the initialization program transferred to after a reset of the Z8001 CPU, assuming the settings shown in Figure 1 for locations 2-6 of segment 0. The FCW shown in Figure 1 results in entry to this routine in segmented system mode.

!

```
$ABS <0>8 !Program begins at segment 0, offset 8!
STARTUP: LDA RR14,INITSTACK      !Initialize system stack register!
          LDA RRO,INITPSA        !Initialize PSAP!
          LDCTL PSAPSEG,R0
          LDCTL PSAPOFF,R1
          CALR SETMMU            !Initialize memory mapping!
          LDA RR14,REALSTACK     !Initialize system stack!
          LDA RRO,REALPSA       !Initialize PSAP!
          LDCTL PSAPSEG,R0
          LDCTL PSAPOFF,R1
          JP SYSTART
```

This start-up program conducts a "bootstrap" operation. It first sets the Stack register (RR14) and the Program Status Address Pointer (PSAP) to values in the unmapped physical memory area used by the initialization routine. It then calls the SETMMU program to initialize memory mapping. Finally, it sets RR14 and the PSAP to their correct values in the mapped memory and jumps to the address SYSTART in mapped memory to continue the initialization process. At this point, the space in physical memory used by STARTUP and the temporary PSA and stack, which was not remapped by the SETMMU routine, can be released.

Figure 3. Startup Code Initializes Interrupt Vectors and Memory Mapping

established by the RESET: MSEN set, TRNS zero. MSEN (master enable) must be set to enable the MMU to emit addresses (otherwise its address output lines remain 3-stated). If MSEN is set, the TRNS bit determines whether address translation is performed (TRNS = 1) or addresses are passed through as 23-bit patterns (TRNS = 0). The other settable bits of the mode register, which are left clear by the value shown in Figure 4, are URS, MST and NMS. URS (upper range select) allows the MMU to respond to segment numbers 64-127 rather than 0-63 on the CPU output lines SN₆-SN₀. MST (multiple segment tables) allows selective enabling of address translation by the given MMU (\overline{CS} is used to enable command recognition by the MMU but has no effect on address translation). If MST is set, then matching the NMS (normal mode select) value with the MMU's N/ \overline{S} input line serves as an enabling criterion for address translation.

Setting the ID field of the MMU's mode register to 0 directs the MMU to respond to the segment trap

acknowledge status output of the CPU by asserting AD₈ (8 + value of the ID field) and leaving AD₁₅-AD₉ 3-stated. Using the conventions given in the Z8010 MMU Technical Manual, this identifies the MMU as MMU #1 in the "reason" placed on the stack when a segment trap occurs.

The number and values of the descriptor settings in the table at MMTAB depend on the details of the specific application and are not discussed further here. The additional initialization code at SYSTART also depends on the specific application. Typically, this code initializes peripheral device handling, enables interrupts, and starts user processes. The details are not discussed here.

This concludes the discussion of the specific details common to the initialization of any Z8001 CPU/Z8010 MMU system. Variations are possible, but, in most cases, the general form of initialization shown here is followed.

! This is the Program Status Area used temporarily during the stage of initialization that precedes the initialization of memory mapping. It resides in physical memory directly following the STARTUP routine.

!

```
INITPSA:  word      0,0,0,0      !Unused entry!
          word      0,0,0,0      !Unimplemented instruction trap!
          word      0,0,0,0      !Privileged instruction trap!
          word      0,0,0,0      !System Call trap!
          word      0,%C000      !Segmentation trap!
          address    SEGTRAP
          word      0,%C000      !Nonmaskable interrupt!
          address    NMISTOP
```

! No more of the PSA is required. Processing routines can reside in immediately following locations.

!

```
NMISTOP:  HALT
SEGTRAP:  HALT
```

This is the bootstrap PSA used for the orderly handling of unexpected interrupts during the phase of the initialization process that precedes initialization of memory mapping. The two processing routines, NMISTOP and SEGTRAP simply halt. More effective actions can be taken in an actual system if appropriate routines exist at known locations in physical memory.

Figure 4. Initial PSA Has Few Real Entries

! This is the MMU initialization routine called from the STARTUP program; it assumes a single-MMU system. First, up to 64 of the MMU's segment descriptor registers are loaded from a table in memory. Then address translation is enabled. The only restriction on the address translation set up this way is that the addresses of STARTUP must continue to be mapped to the same physical locations.

```

!
SETMMU  LDB RL4,#3           !Select MMU #1 and assure Bit 0 = 1!
        COMB RL4            !Use complement to activate CS!
        LDA RR2,MMTAB       !Address of information for MMU!
        I DR RH4,#1        !Address of SAR in MMU!
        SOUTIB @R4,@RR2,R1  !Initialize SAR!
        LDA RRO,MMTABX      !Next byte past descriptor table!
        SUB R1,R3           !Number of bytes in descriptor table!
        LDB RH4,#%F        !Opcode for descriptor transfer!
        SOTIRB @R4,@RR2,R1 !Transmit descriptor table to MMU!
        LDB RH4,#0         !Opcode for "set mode reg"!
        SOUTIB @R4,@RR2,R1 !Enable address translation!
        RET

MMTAB:  byte 0              !Initial value (segment number) of SAR!
        word 0             !Segment 0: starts at physical address 0!
        byte 2            !      784 bytes long      !
        byte %A          !      Execute only      !
        .
        .
        .
        word BASEn        !Segment n (<63): starts at 256*BASEn!
        byte SIZEn       ! 256*(SIZEn + 1) bytes long !
        byte ATTRIBUTESn ! attributes as specified !

MMTABX: byte %CO          !MMU mode register value: MSEN, TRNS; ID = 0!

```

This MMU initialization routine transmits the table of segment descriptors at MMTAB to the MMU addressed by special I/O instructions with a lower byte in which the value of bit 1 is 0 (MMU #1 using the conventions suggested in the Z8010 MMU Technical Manual). Finally, it transmits a mode register value in which the MSEN and TRNS bits are set and all others are 0.

Figure 5. A Few Instructions Initialize the MMU

Non-Segmented Z8001 CPU Programming

Zilog

Application Note

September 1981

INTRODUCTION

The Z8001 CPU, which is designed to operate with 8M byte segmented memory address spaces, can also be operated in a nonsegmented mode. Thus the user gets the best of two worlds: the flexibility and power of 8M byte segmented memory address spaces, and the economy of 16-bit addresses. Furthermore, the Z8000 CPU Family has been designed in such a way that operation of the Z8001 CPU in nonsegmented mode is compatible, to the extent possible, with operation of the Z8002 CPU, which is designed to be used exclusively in nonsegmented mode.

This application note first describes in detail the differences in memory and register space requirements and in instruction execution times between segmented and nonsegmented Z8001 CPU operation. It then enumerates and discusses the few points of incompatibility between Z8002 CPU operation and nonsegmented Z8001 CPU operation. The Z8003 CPU is identical to the Z8001 CPU for the purposes of this note.

One of the trickier points in dealing with nonsegmented Z8001 CPU operation is the mixing of nonsegmented and segmented programs within an application. Several ways to handle such mixing are discussed. Finally, to make parts of the discussion completely specific, a means of handling the system call (SC) trap is shown with actual Z8001 CPU programs, and several utility routines designed to be invoked through the SC mechanism are presented.

This application note deals very specifically with "esoteric" details of Z8001 CPU operation. The reader is assumed to have read the Z8000 CPU Technical Manual (00-2010-C) and to be familiar with the general ideas of segmented memory addressing on the Z8001 CPU and with interrupt and trap handling in the Z8001 CPU Family.

ECONOMIES OF NONSEGMENTED Z8001 CPU OPERATION

All Z8001 CPU memory addresses are 23 bits long. In the segmented mode of operation, each address is specified completely, using 32-bit representations in instructions and registers. In nonsegmented mode, all address representations assume implicitly the 7-bit segment number field of the Program Counter (PC), so that only 16 bits are required to represent any address.

The ability to use 16-bit address representations when operating the Z8001 CPU in nonsegmented mode results in economies of both space and time. The economies of space derive from the smaller memory and fewer registers used for 16-bit address representations. The economies of time, generally speaking, derive from the fact that there is no need to fetch or store a second word of address representations in instructions, in registers, or on a stack. Thus, for example, a RET instruction requires an additional three clock cycles of execution time in segmented mode, because an extra word must be popped from the stack. The space and time economies of nonsegmented mode Z8001 operation are summarized in Table 1.

**Table 1. Economies of Z8001
Nonsegmented Operation**

Function	Space Economy	Time Economy (clock cycles)
Instructions using direct addressing (compared with full segmented address)	1 word of instruction memory	3 cycles
Instructions using direct addressing (compared with short segmented address)	----	1 cycle
Instructions using indexed addressing (compared with full segmented addresses)	1 word of instruction memory	3 cycles
Storage of an address in a register	1 word register	----
Moving an address	----	Difference in timing between word and long word version of LD, PUSH, POP, etc.
CALL or CALR	1 word of stack	5 cycles
RET	----	3 cycles
LDPS	2 words of data memory	3-4 cycles
Loading to or from PSAP or NSP control register	1 word register	7 cycles
JP using indirect register mode (@) if jump is taken	1 word register	5 cycles
Use of indexed addressing to simulate based addressing	Fewer instructions for many operations	2-4 cycles for Load instruction; added savings when shorter programs result.

Table 1 can also be regarded as summarizing the "segmentation penalty" if nonsegmented operation is taken as the standard. It is clear from the table that among common operations the only difference in size between segmented and nonsegmented mode instructions is the extra word required by direct or indexed addressing using full (as opposed to short segmented) addresses in the instructions. Most large programs avoid direct addressing, except for CALL instructions and references to global variables, both of which can use short segmented addressing in a large proportion of cases.

The table also shows that among common operations not involving direct or indexed addressing, the only difference in instruction execution time between the segmented and nonsegmented Z8001 CPU operating modes is in subroutine calling and returning. This difference is due to the saving and restoring of 32-bit return address representations.

A major savings that is difficult to measure quantitatively results from the use of indexed addressing in nonsegmented mode to simulate based addressing. Thus, for example, it is possible to write

ADD R0,4(R15)

to add the third word of the stack to the contents of R0. In this construction, the offset (4) plays the role of the address, and the address (the contents of R15) plays the role of the offset. Since each is 16 bits long, there is no difference; they are added together to obtain the 16-bit offset portion of the argument address; the segment number portion is derived from the PC. Thus, based

addressing, which is essential for the handling of stack-based data, is available with most instructions.

There is one pitfall to watch for when using indexed addressing to simulate based addressing. Indexed references never result in "stack reference" status on ST₃-ST₀, since this status only occurs when the Stack register (R15) is used as an address register. In indexed addressing, the address comes from the instruction, and the register contains an offset. Thus, if data and stack memories are distinguished by the ST₃-ST₀ status outputs, then indexed addressing cannot be used to access stack elements

Z8002 Compatibility

The road between the Z8002 CPU and nonsegmented Z8001 CPU operation is a two-way street: programs can migrate in either direction. For example, a Z8001-based development system can be used to develop and check programs whose target system is Z8002-based. Conversely, a Z8002-based application can be easily evolved into a Z8001-based application by using a nonsegmented Z8001 operation as a first step. Furthermore, utility routines or other parts of a program developed for one of these CPUs could be integrated with programs developed for the other. All of these possibilities illustrate the importance of writing nonsegmented code for the Z8001 CPU.

There are very few differences between Z8002 code and nonsegmented Z8001 code; all of them are associated with interrupt processing (see Table 2).

**Table 2. Differences Between Z8002 and
Nonsegmented Z8001 CPU Operation**

Z8002 Operation	Z8001 Operation
Interrupts and traps, including SC, cause a 3-word CPU status to be saved on the stack in the format:	Interrupts and traps, including SC, cause a 4-word CPU status to be saved on the stack in the format:
SP ---> reason FCW 16-bit PC	SP ---> reason FCW PC - segment number PC - offset
The 256 possible interrupt vector byte values correspond to legal vectored interrupts.	The 128 even-numbered interrupt vector byte values correspond to legal vectored interrupts.
The Z8002 CPU uses a Program Status Area (PSA) format in which one word is dedicated to each FCW and each PC. No entry is required for the "segmentation trap" vector.	The Z8001 CPU, regardless of the mode in which it is operating, uses a PSA format in which two words are dedicated to each FCW and each PC.
The Z8002 CPU must be placed in system mode before the IRET instruction is executed.	The Z8001 CPU must be placed into segmented system mode before the IRET instruction is executed.

The practical effect of these differences is very small in many applications. The PSA differs between the Z8002 and Z8001 versions, but the differences are only in the sizes of the vector entries--four words for the Z8001, two words for the Z8002. The Z8001 restriction to even-numbered vectored interrupt devices limits the number of devices to 128, which is ample for most applications. The interrupt and trap routines can be almost identical for the two versions, unless they access the saved PC value or anything "deeper" in the stack. Since the "reason" and the saved FCW are the top two words of the stack in either case, the instructions that access these items can be the same in both versions. The Z8001 versions of the interrupt routines can be written in nonsegmented form. The SEG bit must be set to zero in the corresponding PSA entry's FCW value, and the CPU must be placed into segmented mode before execution of the IRET instruction. A good approach to this is to dedicate one of the SC instructions (e.g., SC #0) to the performance of this kind of segmented IRET. The details of this will be explained in a later section; the advantage of the approach is that it provides a one-word replacement for the IRETs of a Z8002-based program.

When the Z8001 CPU is operating in nonsegmented mode, R14 refers to the same register in both System and Normal modes, just as in Z8002 CPU operation. This is not anomalous or surprising, but many new Z8000 programmers have been confused by the requirement that interrupts be processed in segmented mode. If an interrupt occurs when the Z8001 CPU is operating in nonsegmented System mode, the CPU immediately enters the segmented System mode of operation. At that time, R14 begins to refer to the segment portion of the stack register, and the register previously referred to as R14 is accessible now only by using the LDCTL instruction with the NSPSEG operand. This situation remains in effect until the CPU returns to nonsegmented operation, which could happen before the execution of the first instruction of the interrupt-processing routine if the FCW loaded from the PSA does not have the SEG bit set.

COMBINING SEGMENTED AND NONSEGMENTED CODE FOR THE Z8001

Segmented and nonsegmented programs can be mixed to any extent desired, since any program running in System mode can carry out the required setting or clearing of the SEG bit in the FCW. If such switching of modes is to be done at many points, or if it is to be done by programs running in Normal mode, two of the 256 SC instructions can be dedicated to the FCW changes.

Programs that access data or call programs in another segment must consist wholly or partially of segmented code. Programs that make no references outside of their own segments can consist entirely of nonsegmented code.

One point to consider when mixing segmented and nonsegmented code is that operation of the RET instruction depends on the mode in which the CPU is operating when the RET is executed, whereas the operating mode on entry to a subroutine is that of the calling program. Thus, special steps must be taken to assure that subroutines called by programs running in either mode behave properly. One approach is to enter such routines through the SC mechanism. Another approach is to allocate two of the SC instructions to subroutine entry and exit functions. The first of these SC instructions is executed as the first instruction of a subroutine to save the caller's operating mode; the second replaces the RET instruction and causes the CPU to enter the proper mode before returning. Furthermore, there can be two versions of the first of these SC instructions; each can save the caller's operating mode, then place the CPU into the mode appropriate for the given subroutine.

A Systems/Application Distinction

One separation of segmented and nonsegmented code is on the basis of the System/Normal operating mode. A set of general utility programs can be written to be executed in segmented System mode, and self-contained application programs can run in nonsegmented Normal mode, using the SC mechanism to make calls on the utility programs. An approach such as this, which centralizes control of the mixing of segmented and nonsegmented programs, avoids the complications of uncontrolled mixing of modes.

THE SC MECHANISM

The preceding discussion includes several references to the use of SC instructions. To allow these examples to be understood at a more concrete level, one of the many possible ways to handle SC traps is elaborated here.

Figure 1 shows a program to be executed each time an SC trap occurs; that is, it is assumed that the address SCHAND will be stored in the PC field of the SC entry (vector) of the PSA. The program at SCHAND is assumed to be segmented, and it accesses the System mode stack, so the SEG and S/N bits must be set in the FCW field of the SC entry of the PSA. Furthermore, the VIE and NVIE bits of the FCW field of the SC entry in the PSA must be 0, for reasons to be discussed shortly.

```

SCHAND: DEC R15,#14      !Room for new status & 3 registers!
        LDM @RR14,R0,#3  !Use R0-R2 for working space!
        LD R1,RR14(#14)  !Get SC instruction (reason)!
        CLRB RH1         !Low byte is index to table!
        MULT RRO,#6      ! of 6-byte entries      !
        LD R2,TABLE(R1)  !Get FCW entry from TABLE!
        INC R1,#2
        LDL RRO,TABLE(R1) !Get PC entry from TABLE!
        LDL RR14(#10),RRO !Put PC entry into new status!
        LD R1,RR14(#16)  !Get previous FCW entry!
        AND R1,#%1800    !Save VIE,NVIE settings!
        AND R2,#%E7FF    !Zero VIE,NVIE in FCW from TABLE!
        OR R2,R1         !Put saved bits into new FCW!
        LD RR14(#8),R2   !Put FCW into new status!
        LDM R0,@R14,#3   !Restore registers used!
        INC R15,#6      !Bring new status to top of stack!
        IRET

```

This SC-handling routine allows each of the 256 SC instructions to be written as if it had its own separate interrupt. An array of 3-word entries called TABLE contains the FCW and PC values to be established for each, except that the VIE and NVIE (interrupt enable) bits in the FCW are taken from the saved status of the program executing the SC instruction.

The Program shown here has not been optimized for speed. Multiplication of the low byte of the reason by 6, for example, can be accomplished in fewer clock cycles than are required for the CLRB and MULT instructions shown here.

Figure 1. A Flexible SC-handling Scheme

The program at SCHAND simulates a "vectored interrupt" facility for SC instructions, but the VIE and NVIE values are taken from the saved status of the program executing the SC instruction, not from the "vector" for that instruction. This assures that the routines invoked by SC instructions, which can be called from a variety of priority levels, won't have the side effect of enabling any previously disabled interrupts. For this reason, the FCW entry for SC must leave both VI and NVI disabled.

Given this mechanism, several of the uses of the SC instructions suggested earlier can now be made concrete. Figure 2 shows possible assignments for the first three SC instructions; Figure 3 shows the corresponding TABLE entries and implementing programs. A reader who has difficulty understanding these programs or the program in Figure 1 should review the material on interrupt and trap handling in the Z8000 CPU Technical Manual.

SC Instruction	Function
SC #0	Perform segmented IRET
SC #1	Set SEG bit in FCW
SC #2	Clear SEG bit in FCW

Figure 2. Possible SC Instruction Functions

```

TABLE:  word %C000      !SC #0: SEG, S/N set!
        long  SEGIRET
        word %C080      !SC #1: SEG, S/N, C set!
        long  SEGSET
        word %C000      !SC #2: SEG, S/N set!
        long  SEGSET
        .
        .
        .
SEGIRET: INC R15, #8      !Remove SC-related stack items!
        IRET

SEGSET:  LD @RR14,R0      !Save R0, use reason as scratch!
        LD R0,RR14(#2)   !Get saved FCW from the stack!
        JR C,$1          !C distinguishes SC #1 from SC #2!
        RES R0,#15       !C = 0 for clearing SEG!
        JR $2
$1:     SET R0,#15       !C = 1 for setting SEG!
$2:     LD RR14(#2),R0   !Replace altered FCW on stack!
        LD R0,@RR14      !Restore R0!
        IRET

This section of TABLE and the associated programs implement the
three SC instructions shown in Figure 2. The program at SEGIRET
is operating in segmented mode because of its entry in TABLE, so
all it needs to do is return the stack register to its value
before execution of the SC #0 and to perform the IRET.

The program at SEGSET implements both the setting and the
clearing of SEG. The C bit setting in TABLE distinguishes the
two functions. The change to SEG is made in the saved FCW on the
stack, which is the source of the status that will be established
by the IRET instruction.

```

Figure 3. Implementation of Three SC Instructions

Calling Conventions For The Z8000™ Microprocessor

Zilog

Software Interface Specification

February 1982

1.0 INTRODUCTION

The Z8000 Calling Conventions allow programs written in various languages for the Z8000 microprocessor to communicate with each other and to share common libraries. The conventions include argument passing, Stack Pointer status, and register assignments on entry to and exit from a routine. The conventions described here apply to all programming languages supported by the Z8000 microprocessor.

Calling conventions were developed that:

- Satisfy the requirements of languages such as C, PLZ/SYS, FORTRAN, and PASCAL.
- Do not introduce undue call and return overhead in code generated by one language processor at the expense of another.
- Minimize the complexity of the code generators.
- Allow passing of structured parameters by value.
- Encourage efficiency by allowing local variables to be kept in registers and parameters to be passed in registers.

The calling convention has three parts which are described in the following sections. These three parts describe:

- How registers may be used by procedures and what happens to the register contents when calling or returning.

- How the stack must be organized when entering, executing in, and returning from a procedure.
- Where parameters must be when entering or returning from a procedure.

2.0 REGISTER USAGE

As shown in Figure 1, the Z8000's general-purpose register set is divided into three groups for the purposes of this calling convention.




Figure 1. Z8000 Register Usage

The first group is called the scratch registers and consists of R0-R7. These registers will contain value or reference parameters when entering a procedure and result parameters when returning from a procedure. While executing, the

procedure may use these registers in any way and does not need to restore them to their original values when it returns.

The second group is called the safe registers and consists of R8-R14 for nonsegmented programs and R8-R13 for segmented programs. The values in these registers must be the same when a procedure returns as they were when the procedure was entered. This means a safe register can hold the value of a local variable, because procedure calls will not alter its value. If a procedure changes the value of a safe register, it must save the value of that register when it is entered, and restore it when it returns.

The third group consists of the stack pointer (SP), which is R15 for nonsegmented programs and R14 and R15 for segmented programs. The stack pointer always points to the top of the stack.

The calling convention also allows for, but does not require, the use of a frame pointer to point to the current stack frame (described in the next section). When a frame pointer is used, it is always the highest safe register, R14 for a nonsegmented program, R12 for a segmented program.

The Z8000 Floating-Point Registers (either simulated in software by the Z8070 emulation package or provided in hardware by the Z8070 arithmetic processing unit) are similarly divided into two groups as shown in Figure 2.




Figure 2. Z8000 Floating-Point Register Usage

The first group is the floating scratch registers, FR0-FR3. These registers will contain floating-point value parameters upon entering a procedure

and floating-point result parameters when returning from a procedure. While executing, the procedure may use these registers in any way and does not need to restore them to their original values.

The second group is the floating safe registers, FR4-FR7. These registers are used in the same way as the general-purpose safe registers and thus the values in these registers must be the same when a procedure returns as they were when the procedure was entered.

3.0 STACK ORGANIZATION

Figure 3 shows how the top of the stack must look when a procedure is entered. The return address must be on the top of the stack (pointed to by the stack pointer), followed by any parameters that must be passed in on the stack. This figure also shows the stack after the same procedure has returned. The only difference is that the return address has been popped off the stack.




Figure 3. The Stack Upon Entry To and After Return From a Procedure

During the execution of a procedure, the stack will contain a data area called the stack frame (also known as the activation record) for that procedure. The stack frame is allocated on the stack by the procedure and contains saved values,

local variables, and temporary locations for the procedure. Figure 4 shows the stack while a procedure is executing.




Figure 4. The Stack During Procedure Execution

The called procedure may or may not use the frame pointer as shown. If no frame pointer is used, the size of the stack frame must not change while the procedure is executing. Thus parameters passed in storage by calls from this procedure must be accommodated in temporary locations at the bottom of the stack frame, and not pushed onto the stack. This organization of the stack substantially shortens the subroutine entry and exit sequence.

If a frame pointer is used, then the calling procedure's frame pointer must be saved on the stack by the called routine as shown in Figure 4. If a frame pointer is used, the size of the stack frame can vary, and thus parameters can be pushed onto the stack if desired.

The calling convention allows procedures with and without a frame pointer to be mixed on the stack from this point of view, the frame pointer is just a safe register that is used in an agreed upon way by certain procedures.

If a procedure modifies the contents of any of the safe registers or floating safe registers while it

executes, then it must save the values of these registers in its stack frame when it is entered so that it can restore them when it returns. The highest safe register not used as a frame pointer should be saved at the top of the activation record (nearest the return address) with lower number registers saved at lower addresses. This is the same order used by the LDM instruction. Only those safe registers actually modified by the procedure need to be saved.

Any floating safe registers that are modified by the procedure are saved in the activation record just below the last general purpose safe register. Higher numbered floating registers are saved toward the top of the activation record.

4.0 PARAMETERS

Parameters provide a substitution mechanism that permits a procedure's activity to be repeated, varying its arguments. Parameters are referred to as either formal or actual. Formal parameters are the names that appear in the definition of a procedure. Actual parameters are the values that are substituted for the corresponding formal parameters when the procedure is called.

The Z8000 parameter-passing conventions cover three kinds of parameters: value, reference, and result. Value and reference parameters are passed from the calling routine to the called routine. For value parameters, the value of the actual parameter is passed. For reference parameters, the address of the actual parameter is passed. For result parameters, the value of the formal parameter in the called routine is passed to the corresponding actual parameter of the calling routine when the called routine returns.

Each kind of parameter has a length given in bytes (denoted as length(p) for a parameter p). For value and result parameters, this is the length of the declared formal parameter as determined by its type. For languages that do not declare formal parameters or when the procedure declaration is not accessible when the call is being compiled, the length is the same as the length of the actual parameter. For reference parameters, the length is the length of an address, in other words, two bytes in nonsegmented mode and four bytes in segmented mode.

In addition to a parameter's length, the calling convention distinguishes between parameters of floating-point type and parameters of all other types.

The kind, type and length of a parameter are determined by the conventions of the language in which the calling and the called procedures are written. The user must ensure that these conventions match when making interlanguage calls.

4.1 THE PARAMETER REGISTER ASSIGNMENT ALGORITHM

This section describes an algorithm that assigns every parameter in a parameter list to either a general-purpose register, floating point register, or storage offset. The parameter assigned to a register is passed in that register during a call. A parameter assigned to storage offset is passed in a storage location whose address is the given offset from the Stack Pointer on entry to the called routine. The algorithm assigns as many parameters to general-purpose registers r2-r7 and floating-point registers fr0-fr3 as possible.

The algorithm makes the following assumptions:

There are four kinds of general-purpose registers:

- Byte (denoted as rln, rhn, n = 0...15)
- Word (denoted as rn, n = 0...15)
- Long Word (denoted as rrn, n = 0, 2, 4, 6, 8, 10, 12, 14)
- Quad Word (denoted as rqn, n = 0, 4, 8, 12)
- The length of a general-purpose register r [(denoted length(r)] is 1 for a byte register, 2 for a word register, 4 for a long word register, and 8 for a quad word register.
- Each general-purpose register has a set of underlying byte registers as follows:
 - The underlying register of byte register is the register itself.
 - The underlying registers of a word register (rn) are the byte registers rln and rhn.
 - The underlying registers of a long word register (rrn) are rln, rhn, rln+1, and rhn+1.

- The underlying registers of a quad word register (rqn) are rln rhn, rln+1, rhn+1, rln+2, rhn+2, rln+3. and rhn+3.

This is illustrated in Figure 5:




Figure 5. The Underlying Registers

- If $n > m$, general-purpose register rxn or rn is higher than a general-purpose register rxm or rm. A byte register rln is higher than a byte register rhn.
- There are eight floating-point registers, fr0-fr7, each capable of holding one floating point value of any precision.
- A floating register frn is higher than a floating register frm if $n > m$.

The algorithm starts by processing each value or reference parameter in left-to-right order. If there are unused registers of the same size and type as the parameter, the parameter is assigned to the highest of these registers; otherwise, it is assigned to the next available storage location. Once a parameter is assigned to storage, all the parameters in the parameter list that follow it are also assigned to storage. The same thing is then done for the result parameters, except they are assigned to the lowest available registers in sequence r2, r3, r4, .., r7 (or fr0, fr1, fr2, fr3), whereas the other parameters are assigned to the registers in sequence r7, r6, r5, ..., r2 (or fr3, fr2, fr1, fr0). The result parameters can overlap value or reference parameters in registers, but not in storage.

The algorithm marks byte registers and floating-point registers as available or unavailable to keep track of which registers have been assigned to parameters, and it uses a variable, current offset, to indicate which storage offsets have been assigned parameters.

4.2 THE ALGORITHM

This algorithm assigns parameters to registers and storage. The phrases in bold are defined in detail in Table A.

1. Mark all byte registers underlying r2-r7 as available, and mark all other byte registers as unavailable. Mark floating-point registers fr0-fr3 as available and mark all other floating-point registers unavailable.
2. Initialize current offset to 4 if in segmented mode or to 2 if in nonsegmented mode (this allows for the return address to which the stack pointer points).
3. For every value or reference parameter in left-to-right order in the parameter list, do the following:
 - a. **Determine whether p will fit into a register.**
 - b. If p will fit into a register, **assign p to a value/reference register.**
 - c. If p will not fit into a register, **assign p to storage** and mark all available byte and floating-point registers as unavailable.
4. Mark all byte registers underlying r2-r7 as available and all other byte registers as unavailable. Mark floating-point registers fr0-fr3 as available and all other floating-point registers as unavailable.
5. For every result parameter in left-to-right order in the parameter list, do the following:
 - a. **Determine whether p will fit into a register.**
 - b. If p will fit into a register, **assign p to a result register.**
 - c. If p will not fit into a register, **assign p to storage** and mark all available byte and floating-point registers as unavailable.

Table A. Definition of Algorithm Elements

1. Determine whether p will fit into a register:

If p is a floating-point value or result parameter, then p will fit into a register if there is a floating-point register which is available. Otherwise, p will fit into a register if there is a register r such that $\text{length}(p) = \text{length}(r)$ and all byte registers underlying r are available.

2. Assign p to a value/reference register:

If parameter p is a floating-point value parameter then:

- a. Assign p to the highest available floating-point register r.
- b. Mark floating-point register r as unavailable.

Otherwise:

- a. Find the highest general-purpose register r such that $\text{length}(p) = \text{length}(r)$ and all byte registers underlying r are available.
- b. Assign parameter p to register r.
- c. Mark all byte registers underlying r as unavailable, and mark any higher available byte registers as unavailable.

3. Assign p to a result register:

If parameter p is a floating-point result parameter then:

- a. Assign p to the lowest available floating-point register r.
- b. Mark floating-point register r as unavailable.

Otherwise:

- a. Find the lowest general-purpose register r such that $\text{length}(p) = \text{length}(r)$ and all byte registers underlying r are available.
- b. Assign parameter p to register r.
- c. Mark all byte registers underlying r as unavailable, and mark any lower available byte registers as unavailable.

4. Assign p to storage:

- a. If $\text{length}(p) > 1$ and current offset is odd, then add 1 to current offset.
- b. Assign parameter p to storage at offset current offset.
- c. Add $\text{length}(p)$ to current offset.

APPENDIX A

This appendix gives an example of using the Z8000 calling conventions for a C language routine, "caller", which calls another routine, "called".

Figure 6 shows the C code, and Figure 9 shows the corresponding assembly language code. Figure 7 shows the registers upon entry to "called" (just after executing line 25 in Figure 9) and after returning from routine "called" (just after executing line 13 in Figure 9). Figure 8 shows how the stack looks during execution of "called" (line 11 in Figure 9).

```

long called (a,b,c,d,e)
/*called routine - returns long */

    long b,c;
    int a,d,e;
    {
        long y;
        return y;
    }
caller () /* calling routine */
    {
        long a2, a3, x;
        int a1, a4, a5;

        x = called (a1, a2, a3, a4, a5);
    }

```

Figure 6: A Sample C Program




Figure 7. Registers Upon Entry To and Return From Routine Called




Figure 8. The Stack Frame When the Routine Called (From the Sample C Program) is Executing.

```

1 modul MODULE
2  $SEGMENTED
3  CONSTANT
4    fp    :=r15;
5  EXTERNAL
6    stkseg LABEL          !stack segment!
7                                code for routine called
8  GLOBAL
9  called PROCEDURE
10   ENTRY
11   dec    fp,#4           !Allocate called's stack frame!
12   ld1   rr2,|stkseg|(fp) !Assign local variable y to return register!
13   inc   fp,#4           !Deallocate stackframe!
14   ret
15   END    called

                                code for routine caller
16 caller PROCEDURE
17 ENTRY
18 sub    fp,#22           !Allocate caller's stackframe!
19 ld    r2,|stkseg+4+14|(fp)
20 ld    |stkseg|(fp),r2   !Move a4 to overflow parameter area!
21 ld    r2,|stkseg+4+16|(fp)
22 ld    |stkseg+2|(fp),r2 !Move a5 to overflow parameter area!
23 ld    r7,|stkseg+4+12|(fp) !Move a1 to r7!
24 ld1   rr4,|stkseg+4|(fp) !Move a2 to rr4!
25 ld1   rr2,|stkseg+4+4|(fp) !Move a3 to rr2!
26 call  called
27 ld1   |stkseg+4+8|(fp),rr2 !Assign returned value to x!
28 add   fp,#22           !Deallocate caller's stackframe!
29 ret
30 END caller

30 END modul

```

Figure 9. Actual Z8001 Code for Program of Figure 4

APPENDIX B

SPECIAL TREATMENT OF FLOATING POINT PARAMETERS

For programs which will run on a Z8000 without a Z8070 arithmetic processing unit or Z8070 software emulator, floating-point value and result parameters should be treated just like non-floating-point parameters.

Until September 1982, all Zilog compilers will pass floating-point parameters in the same way as non-floating-point parameters. Thereafter, the full standard given here will be used.

September 1981

The Z8000 CPUs are equipped with instructions that allow memory-to-memory transfers to proceed at speeds usually associated with DMA equipment. This application brief shows how to use the two different mechanisms available in Z8000 CPUs for block moves; then it compares their performance for long and short blocks.

The two block-moving facilities in the Z8000 CPUs are the LDIR instruction (and its alter ego, the LDDR instruction) and the LDM instruction. With LDIR, words are moved from one memory area to another at a basic rate of 9 clock cycles per word, using two address registers and a 16-bit counter register. With LDM, words are moved from memory into registers, then from registers into the new memory area. The basic rate for this kind

of transfer is 6 clock cycles per word. In either case, there is overhead associated with setup and looping. The differences in overhead make LDM more effective with small blocks and LDIR more effective with large blocks. In either case, only blocks of words, aligned on word boundaries, are considered. For blocks of bytes, there is a byte version of the LDIR instruction but no byte version of LDM.

Figure 1 shows a comparison of the two methods in moving a block of eight words. The method using LDIR requires 88 clock cycles, while the method using LDM requires only 70 clock cycles. At clock rates of 10 MHz, these result in transfer rates of 1.82M bytes per second for the LDIR method and 2.29M bytes per second for the LDM method.

!Assume that RR12 contains the address THERE and RR10 contains the address HERE. The following sections of Z8001 instruction move a block of 8 words from HERE to THERE.

!

!LDIR version: !

LDR R9,#8	5 cycles
LDIR @RR12,@RR10,R9	<u>83 cycles</u>
	88 cycles = 8.8 us @10 MHz or 1.82 M bytes/sec

!LDM version: !

LDM R0,@RR10,#8	35 cycles
LDM @RR12,R0,#8	<u>35 cycles</u>
	70 cycles = 7.0 us @10 MHz, or 2.29 M bytes/sec

In this case, the LDM version is faster--taking 80% of the execution time of the LDIR version. Other differences are:

- (1) The LDIR version uses R9 for a counter and modifies RR10 and RR12.
- (2) The LDM version modifies R0-R7 but leaves all other registers unchanged.

In some applications, the modification of RR10 and RR12 may be desirable, in others it may not.

Figure 1: LDM outperforms LDIR in an 8-word transfer.

Figure 2 shows a comparison of the methods in moving a block of 128 words. In this case the LDIR method is faster, requiring only 1170 cycles as opposed to the 1415 cycles required for the LDM method. At clock rates of 10 MHz, the LDIR method gives a transfer rate of 2.19M bytes per second, while the LDM method achieves a rate of 1.81M bytes per second.

In summary, for large or small blocks of data the Z8000 CPUs are capable of effecting memory-to-memory transfers at rates in excess of 2M bytes per second using CPU instructions, without the need for a DMA device.

```

!Assume that RR12 contains the address THERE and RR10 contains the address HERE. Each of the
two following sections of Z8001 instructions moves 128 words from HERE to THERE.
!
!LDIR version: !
      LD R9,#128                7 cycles
      LDIR @RR12,@RR10,R9      1163 cycles
                               1170 cycles = 117 us @10 MHz, or 2.19 M bytes/sec

!LDM version: !
      LD R9,#16                7 cycles
LP:   LDM R0,@RR10,#8          35 cycles
      LDM @RR12,R0,#8          35 cycles
      INC R11,#16              4 cycles
      INC R13,#16              4 cycles
      DEC R9                    4 cycles
      JR GT,LP                 6 cycles
                               }-x16

      7 + 16 x 88 = 1415 cycles = 141.5 us @10 MHz, or 1.81 M bytes/sec

In this case, the overhead of the loop associated with the LDM version outweighs the speed
advantage of the LDM instruction. In fact, even if the LDM version consisted of 16
repetitions of the sequence LDM, LDM, INC, INC (without the INCs on the final sequence), the
LDM version would still require 1240 cycles--70 more than the LDIR version.


```

Figure 2: LDIR outperforms LDM in a 128-word transfer

CHARACTER STRING TRANSLATION: Z8000 vs 68000 vs 8086

Task: Translate a string of 1000 characters from one code to another, e.g., EBCDIC TO ASCII.

**EXECUTION TIME (μ SEC)
(ALL CPUs AT 10 MHz)**



CASE 1: STRING LENGTH IS KNOWN

CASE 2: STOP IF A SPECIAL CHARACTER IS ENCOUNTERED

PROGRAM LISTINGS

Z8000*	68000	8086
<p>CASE 1:</p> <pre> LD R3,#1000 LD R6,#STRING LD R8,#TABLE TRIRB @R6,@R8,R3 </pre>	<pre> MOVE.L #1000,D3 LEA.L STRING,A1 LEA.L TABLE,A2 CLR.L D0 LOOP MOVE.B (A1),D0 MOVE.B 0(A2,D0),(A1) + DBF D3,LOOP </pre>	<pre> CLD MOV CX,1000 MOV SI,STRING MOV DI,SI MOV BX, TABLE LOOP LODSB XLAT STOSB LOOPNZ LOOP </pre>
<p>CASE 2:</p> <pre> LDB RL0,#EOS LD R1,#1000 LD R2,R1 LD R3,#STRING LD R4,R3 LD R5,#TABLE CPIRB RL0,@R3,R1,EQ SUB R2,R1 TRIRB @R4,@R5,R2 </pre>	<pre> MOVE.L #EOS,D4 MOVE.L #1000,D3 LEA.L STRING,A1 LEA.L TABLE,A2 CLR.L D0 BRA ENTER LOOP MOVE.B 0(A2,D0),(A1) + ENTER MOVE.B (A1),D0 CMP.B D4,D0 DBEQ D3,LOOP </pre>	<pre> CLD LES DI,STRING MOV BX, TABLE LDS SI,STRING MOV CX,1001 MOV AH,EOS JMP ENTER LOOP XLAT STOSB LODSB CMP AH,AL LOOPNE LOOP </pre>

*Code and timing applies to Z8001, Z8002, Z8003, and Z8004.
 For Z8001 and Z8003 in Segmented mode, add five μ sec, and four bytes.

Z8002[®] CPU Small Single- Board Computer

Zilog

Application Note

August 1982

INTRODUCTION

This application note describes the design of a system using a Z8002 CPU and Z-BUS peripherals. This system was designed to demonstrate that a Z8002 system is easy to design and build, and to provide a vehicle for the demonstration and evaluation of Z-BUS peripherals. The system includes:

- Z8002 CPU
- Z-SCC Serial Communications Controller
- Z-CIO Counter-Timer Parallel Input/Output Unit
- Z-FIO FIFO Input/Output Unit
- Z6132 Memory
- 2732 EPROM

Basic goals of this system design were:

- It should be simple, with minimum parts count.
- It should use Z-BUS-compatible components wherever possible.
- It should be expandable

With these goals in mind, the next step in the system design was to select the major devices in the system.

The Z8002 CPU was selected because of its high performance and because its 64K byte addressing range capably handles this application. This allows a system that is hardware compatible with all Z-BUS peripherals and memories, and thus keeps the system cost down.

The peripherals were chosen to demonstrate Z-BUS peripherals currently available (Z-SCC, Z-CIO, and Z-FIO) and because of their ability to support functions necessary for running this system. The Z-SCC provides two channels of serial communications, one for a terminal and one for a link to a host computer, such as the System 8000/Z-LAB. The Z-CIO and Z-FIO are included so that the user of this system will have one of each Z-BUS peripheral available on the board.

The Z6132 memories were chosen because they interface easily to the Z8002 and provide 4K bytes of storage per package. In a simple system such as this, large amounts of dynamic RAM would be overkill. The Z6132 provides all the storage needed in a convenient, easily interfaced device.

The 2732 EPROM was chosen because of its density and speed. The 2732 is twice as dense as a 2716 and is available in higher speeds than the 2716. The higher speed EPROMs would be necessary if this system were to operate at 6 MHz.

The system was designed to allow the use of a modified software monitor from the Z8002 Development Module. Modifying the Software Monitor is accomplished by simply rewriting the serial I/O drivers for connection to a Z-SCC rather than a Z80 SIO, and by rewriting the single-step code, which uses different hardware in the new system. Starting from an existing monitor considerably reduced the time necessary to complete the software.

HARDWARE DESIGN

The Z8000 CPU architecture is based on the machine cycle as its fundamental unit of execution. All hardware interface logic must be aware of what kind of machine cycle is being executed so that, for example, operations intended for memory affect

memory only, and not input/output devices. In order to differentiate between the different machine cycles, logic was included in this system to decode the four CPU status lines, ST_0 - ST_3 , and to produce status signals to be used in other parts of the system.

STATUS DECODING

U37 (see the schematics attached to end of application note) is an octal decoder (74LS138) that decodes the first eight status codes (those codes for which $ST_3 = 0$). Two sections of U15 (a 74LS00) are used to derive a signal called \overline{MREF} which is valid for any memory access, regardless of the type of address space (code, data, or stack). \overline{MREF} is represented by this logic equation:

$$\overline{MREF} = ST_3 * (\overline{ST_1 * ST_2})$$

It would have been possible to include another 74LS138 to decode the upper eight status codes and to OR the three status codes for code, data, and stack memory accesses, but that would have added additional chips, and would have been contrary to the goal of minimum chip count. In addition to this status decoding, one section of U15 and three sections of U16 (a 74LS32) are used to generate a signal that is the combination of Data Strobe from the Z8002 and a status signal for stack references. This signal is used to drive the single-step logic, which is discussed later.

MEMORY INTERFACE LOGIC

The memory interface logic is divided into two major parts, the RAM interface (for the Z6132s), and the EPROM interface (for the 2732s).

RAM INTERFACE

The RAM interface logic consists of even/odd bank decoding, and chip select decoding. The even/odd bank selection is done by one half of a 74LS157 multiplexer (U12). It takes as its inputs the byte/word signal (B/\overline{W}), the read/write signal (R/\overline{W}), and Address/Data bit 0 (AD_0) from the Z8002 CPU. For any read operation, both outputs are active. For write operations, if the byte/word line indicates a word write, both outputs are active. For write operations in which the byte/word line indicates a byte write, only the even or odd output is active, depending on the state of

AD_0 . In essence, for byte write operations, $\overline{ENAEVEN}$ is active if $AD_0 = 0$ and \overline{ENAODD} is active if $AD_0 = 1$. For any other operation, both outputs are active. This decoding is necessary because, for byte write operations, however, the data appears on both halves of the Address/Data bus, so there must be some way of allowing writes to only one bank of the memory.

The RAM chip select logic is composed of two 74LS138 decoders: one for the even byte (U4) and one for the odd byte (U3). The decoders have as inputs the uppermost three address bits (AD_{15} - AD_{13}), the \overline{MREF} signal decoded from the status lines, and either $\overline{ENAEVEN}$ or \overline{ENAODD} . Each Z6132 is connected to one of these chip select lines, depending on the address desired and whether it is the even or odd bank device for the address.

EPROM INTERFACE

The EPROM interface logic is simpler, because the EPROMs have no requirement for even/odd bank select because they do not respond to write operations. The EPROM chip selection is done by U5, a 74LS138 decoder. This decoder is enabled by the \overline{MREF} signal and uses as select inputs AD_{15} - AD_{13} (the 2732s are 4K x 8 devices). This gives EPROM select signals that allow EPROMs to be placed anywhere within the 64K byte address space of the Z8002. Because there is no even/odd selection, both even and odd byte devices at a given address are wired to the same EPROM select signal.

WAIT STATE GENERATION

To accommodate slower memory devices, which are often used for reasons of cost, separate wait state generators are included for the RAMs and for the EPROMs. Each generator takes the chip select signals used on the board and ORs them together. This ORed chip select is then gated with Address Strobe (active High). The resulting signal presets a 74LS74 flip-flop, causing the \overline{Q} output to go Low. This signal is used as the wait input to the CPU. The first falling edge of PCLK clocks the flip-flop with the "D" input Low, causing the \overline{Q} output to go High again. This allows the generated wait signal to be recognized once, adding one wait state to that memory access. The outputs of both wait state generators go through DIP switches to two sections of a 74LS32, which

combines these wait signals with the $\overline{\text{BUSY}}$ outputs of the Z6132s into one $\overline{\text{WAIT}}$ output that is fed to the $\overline{\text{WAIT}}$ input of the Z8002. The $\overline{\text{BUSY}}$ outputs of the Z6132s must be included because they may need to generate one or more wait states in order to perform their internal refreshing. The DIP switches allow the user to select one wait state for RAM accesses, EPROM accesses, or both. More elegant wait-state generators are possible with selectable numbers of wait states, but the single wait state circuits were used because of their low parts count and simplicity.

PERIPHERAL INTERFACE

Using Z-BUS-compatible peripherals eliminates all external interface logic except the chip select circuitry. This function is handled by U21 and U6. U21 is used to detect the case in which the upper-most five address bits are all 1s. This signal is fed into one of the enable inputs of U6, a 74LS138 decoder. This decoder is also enabled by the status line indicating an I/O machine cycle. This one decoder gives eight chip select signals derived from the upper eight bits of the Address bus. Because Z-BUS peripherals are byte-wide devices on the low byte of the Address/Data bus, it is wise to perform the chip selection with the bits not used by the peripheral for addressing internal registers. By selecting only on the basis of the upper eight bits, the design avoids conflict with any peripheral, because one device may use the lower six bits while another may use the lower seven bits. To make these chip select signals compatible with other devices, the latched address lines LA₉-LA₁₅ are used to drive the decode logic. In this way the chip select outputs are valid throughout the machine cycle. Z-BUS peripherals latch the chip select input on the rising edge of Address Strobe, so a longer chip select signal is not necessary. However, because compatibility with devices other than Z-BUS parts is desirable, and, because using the longer cycle does not add any additional logic (the latched addresses are already needed for addressing the EPROMS), the longer chip select signal was incorporated.

INTERRUPTS

Proper interconnection of Z-BUS peripheral interrupt signals is easily accomplished with the logic already in the system.

The Z-BUS interrupt structure is based on a priority daisy chain for resolving conflicts when

several devices interrupt at the same time. In order to allow experimentation with different interrupt input to the CPU (in this case $\overline{\text{VI}}$, the vectored interrupt input, was used), and the interrupt acknowledge back to the peripherals ($\overline{\text{VIACK}}$). The interrupt input is a wired-ORed signal, since all peripherals have open-drain outputs for this signal. The interrupt acknowledge output of the status decoder is used to feed all of the peripherals; the priority daisy chain resolves for which peripheral the acknowledge is intended.

SINGLE-STEP LOGIC

The single-step logic is composed of three flip-flops (U22 and U28). The single-step logic is enabled ("armed") by writing to an I/O port address (in this case F900). Writing to this port address sets the first flip-flop (which is connected as a set/reset latch). This then enables the chain of two flip-flops (U28) to count stack operations. Several gates are used to generate a signal valid for any stack reference; this signal is ANDed with Data Strobe.

The instruction sequence for single-stepping is to arm the chain with an I/O write to the single-step port and to follow this instruction immediately with an Interrupt Return Instruction (IRET). The stack has already been set up to return to the next instruction in the user program. The two stack operations in the IRET instruction are counted and a nonvectored interrupt is generated. This interrupt is not generated until the rising edge of Data Strobe during the last machine cycle of the IRET instruction, so it is not recognized during that instruction. It is recognized during the next instruction, which is the next instruction of the user program. This instruction executes to completion, and then the interrupt acknowledge sequence starts.

After one instruction of the user program is executed, control is returned to the monitor. This allows user instructions to be executed one at a time under software control. This method of single instruction execution was used instead of a method that uses hardware control of the CPU so that the monitor could be used to examine and alter memory and register contents between execution of user instructions.

BUFFERING

In the hardware design of this system, an important question was whether or not to buffer

the Address/Data bus and the control signals. Several items were considered in order to answer this question.

When considering the dc loads on the CPU outputs, the only devices that present significant dc loads are the "LS" series devices. A Z8002 output drives at least four LS-series inputs. The memories and peripherals are all MOS devices, and as such have negligible dc loading.

The capacitance of inputs is another item that must be considered. The outputs of the Z8002 are specified at a capacitance of 100 pF, so that the sum of the input capacitances of the devices on the bus must be less than 100 pF. The memory devices have a 5-10 pF input capacitance and the peripherals are typically 10-15 pF. With the number of peripheral and memory devices in this system, there is no problem driving these inputs directly from the Z8002.

Considering the present loading, the status and control signals were buffered by a 74LS244, although Address Strobe, Data Strobe, and read/write also go directly to the peripherals. The status outputs are fed to a number of LS-series devices, so buffering helps the loading here. Status is not critical to timing, so the small delay the buffer introduces has no effect. The Address/Data bus was not buffered so that slower access time memories could be used, but if the system were expanded, it would be advisable to buffer the Address/Data lines with 74LS245 bidirectional buffers.

SOFTWARE DESIGN

The monitor on the Z8002 Small Single Board Computer (SSBC) is a modified version of the monitor used on the Zilog Z8002 Development Module. The commands are the same, except that the TAPE and PUNCH commands have been deleted.

The syntax interpretation for Z8002 SSBC monitor commands is:

<address> := <number_in_16_bit_range>

The following notation is used in the command descriptions:

< > Angle brackets are used to enclose descriptive names for the quantities to be entered, and are not actually to be entered.

[] Square brackets are used to denote optional quantities, and are not actually to be entered.

| Bar is used to denote "OR." For example, W|B means either of the characters W or B may be used.

(CR) Carriage return.

All commands can be abbreviated to their first letter. Commands and options can be entered in either upper or lower case. All numbers are represented in hexadecimal notation and must begin with a numeric digit. The first character typed on a new line identifies the command being invoked. If the command is not understood, a "?" is printed on the terminal and a new command is requested.

SUMMARY OF COMMANDS:

BREAK <address> [<n>]

Set and clear breakpoint.

COMPARE <address1> <address2> <n>

Compare memory blocks.

DISPLAY <address> [<# of long words/words/bytes>]
[L|W|B]

Display and alter memory.

FILL <address1> <address2> <word_data>

Fill memory.

GO

Branch to last PC.

IOPORT <port_address> [W|B]

I/O port read/write.

JUMP <address>

Branch to address.

LOAD <filename>

Load file from host system.

MOVE <address1> <address2> <n>

Move memory block.

NEXT [<n>]

Step instruction.

QUIT

Enter transparent (terminal) mode.

REGISTER [<register_name>]
Display and alter registers.

SEND <filename> <start_address> <ending_address>
[<entry_address>]
Send file to host system

NOTE

All outputs in monitor mode can be suspended with the XOFF character (CONTROL S), and resumed with the XON character (CONTROL Q).

COMMAND DESCRIPTIONS:

BREAK

Syntax:

BREAK <address> [<n>]

Description

The BREAK command is used to set a breakpoint at the given even address.

If n is specified, the user program execution is not interrupted until the nth time the breakpoint instruction is encountered. The value for n should be in the range %0001 - %FFFF. If n is not given, 1 is assumed. If the BREAK command is issued with no parameters, it clears any previously set breakpoint. This action should be performed before setting the current breakpoints.

When user program execution is suspended by the BREAK command, the monitor prints a message informing the user of the break and the address at which it occurred.

COMPARE

Syntax:

COMPARE <address1> <address2> <n>

Description:

The COMPARE command is used to compare the contents of two blocks of memory.

Locations <address1> and <address2> specify the starting addresses of the two blocks of memory;

<n> specifies the number of bytes to be compared. If any locations of the two blocks differ, the addresses and contents of those locations are displayed on the terminal.

DISPLAY

Syntax:

DISPLAY <address> [<# of long
words/words/bytes>]
[L|W|B]

Description:

Displays the contents of specified memory locations on the terminal, starting at the given address, for the given number of bytes.

If the number (#) of long words/words/bytes parameter is specified, the contents of the desired locations are displayed, both in hexadecimal notation and as ASCII characters.

If the number of long words/words/bytes is not specified, the memory locations are displayed one at a time, with an opportunity to change the contents of each location. For each location, the address is displayed, followed by the contents, followed by a space. If the contents at that location must be changed, the new contents are entered at this time. A carriage return, either alone or after the new contents, causes the next sequential location to be displayed.

If the [L|W|B] parameter is not specified, data is displayed in word format.

A "Q" followed by a carriage return terminates the command.

FILL

Syntax:

FILL <address1> <address2> <word_data>

Description:

The FILL command is used to store the given data word into sequential memory locations starting at <address1> up to and including <address2>. The command addresses must be even hexadecimal numbers.

GO**Syntax:**

GO

Description:

This command is used to branch to the current PC, thus continuing program execution from where it was last interrupted.

All registers and the FCW are restored before branching. Before executing a GO command, ensure that the FCW is set to the appropriate value.

IOPORT**Syntax:**

IOPORT <port_address> [W|B]

Description:

This command is used to read data from the given port address, display the data on the terminal, and write new data to that port address.

After the current port data is displayed, the user can either enter a "Q" followed by a carriage return to terminate the command, or enter a series of bytes or words (maximum 128 characters per line). Bytes or words should be blank delimited with a carriage return at the end. This allows multiple writes to a port without scrolling the terminal screen excessively. If the [W|B] parameter is not specified, byte data is read and written to the I/O port. If a carriage return alone is entered, a zero value is written to the port.

JUMP**Syntax:**

JUMP <address>

Description:

The JUMP command is used to branch unconditionally to the given even address.

All registers and the FCW are restored before branching. Before executing a JUMP, ensure

that the FCW is set to an appropriate value.

LOAD DATA FROM HOST**Syntax:**

LOAD <filename>

Description:

This command is used to download a Z8000 program from a host system into the SSBC memory.

The monitor program transmits the command line to the host system exactly as entered. The monitor assumes the host system recognizes this command line. When the SSBC is connected to either a PDS-8000 or a System-8000, this command causes the file <filename> to be opened, the data is converted to Tektronix hex format and transmitted to the SSBC.

The monitor program verifies the two checksum values in each record and stores the data in RAM memory at the address specified in the record. An acknowledgement from the SSBC causes the host to send the next record.

A non-acknowledge from the SSBC causes the host to retransmit the current record up to 10 times, after which a record with an error message is sent and the command aborted.

After successful completion of the loading process, the entry point received in the last record is printed on the terminal. An ESCAPE key is used to abort the LOAD command. Any set breakpoints from a previous program must be cleared before loading a new program.

MOVE**Syntax:**

MOVE <address1> <address2> <n>

Description:

This command is used to move the contents of a block of memory from the source address specified by <address1> to the destination address specified by <address2>. The value <n> is the number of bytes to be moved.

NEXT

Syntax:

NEXT [<n>]

Description:

The NEXT command causes the execution of the next n user instructions, starting at the current PC, and displays the contents of all registers after each instruction is executed.

The value <n> should be in the range %001 - %FFFF. If <n> is not specified, 1 is assumed.

QUIT

Syntax:

QUIT

Description:

The QUIT command is used to enter the Transparent mode (terminal mode) from Monitor mode.

In Transparent mode, all keyboard input is passed to the host serial port, and all input from the host serial port is passed to the terminal. The baud rate of the host serial port is controlled by three switches of the eight position DIP switch (U11).

The NMI switch on the SSBC is used to return to Monitor mode.

REGISTER

Syntax:

REGISTER [<register_name>]

Description:

The REGISTER command is used to examine and alter registers.

The following are valid register names:

- Any of the sixteen 16-bit registers named R₀, R₁, R₂...R₁₅
- Any of the sixteen 8-bit registers named RH₀, RL₀, RH₁, RL₁...RH₇, RL₇
- Any of the eight 32-bit registers named RR₀, RR₂, RR₄...RR₁₄

- Program counter register named RPC
- Flag and control word register named RFC

If no register name is given, the contents of all registers are displayed. If a register name is given, the specified register name is displayed, followed by its contents, followed by a space.

If the contents of that register are to be changed, the new contents can be entered at this time. A carriage return, either alone or after the new data, causes the next register.

A "Q" followed by a carriage return terminates the command.

SEND DATA TO HOST

Syntax:

SEND <filename> <start_address> <ending_address>
[<entry_address>]

Description:

The SEND command is used to transfer the contents of memory of the SSBC to a file on the host system.

The monitor sends the command line to the host system exactly as received. The SEND command on PDS-8000 or a System-8000 opens a file name <filename> and sends an acknowledge (ASCII 0) to the SSBC to start transmission.

If the file cannot be opened, an abort-acknowledge (ASCII 9) is sent to the monitor and the SEND command is aborted.

The monitor formats the contents of memory specified by <start_address>, and <ending address> into Tektronix hex format and transmits this data to the host system. The monitor then waits for an acknowledge before sending the next record.

A nonacknowledge (ASCII 7) received by the monitor causes the same record to be resent up to ten times. If this record is still not sent successfully, a record with double slash characters (//), followed by a carriage return, is sent to the host system to abort the SEND program in the host. The two slash characters are also sent if the ESCAPE key is pressed by the user to abort the SEND process.

The address specified by <entry_address> is sent in the last record as the entry address for that file. If no entry address is specified, an address of %0000 is assumed.

RECORD FORMAT FOR LOAD/SEND COMMANDS:

The record format for the LOAD and SEND commands is Tektronix hex format, which uses ASCII characters only. Each record contains two checksum bytes, a starting address, and a maximum of 30 bytes of data. The format of the record is shown below:

For Records 1 to n:

```
/<address(4)><count(2)><checksum1(2)><data(2)...  
<data(2)><checksum2(2)><(CRC)>
```

<address(4)> The address of the 1st byte of data in the record (address is represented as 4 ASCII characters).

<count(2)> The number of data elements (<data(2)> is one data element) in the current record (2 ASCII characters).

<checksum1(2)> The checksum for the address and count field (2 ASCII characters).

<data(2)> Data element. This is a byte of data represented in two ASCII characters.

<checksum2(2)> The checksum for the data portion of the record (2 ASCII characters).

For the last record:

This record has a 00 in the count field and indicates the end of the load data.

```
/<entry_address(4)>00<checksum(4)><(CR)>
```

<entry_address> The starting address for the program (4 ASCII characters).

<checksum> The checksum for the entry address (4 ASCII characters).

For records with error messages:

If either the host system or the SSBC aborts a LOAD or SEND process, it may send a record of the form:

```
//<error_message_in_ASCII_text><(CR)>
```

ACKNOWLEDGE

After each record is received from the host system while loading, an acknowledge (ASCII 0) is sent if the checksum values are verified.

A non-acknowledge (ASCII 7) causes the host system to load the same data record up to 10 times. After the tenth try, the monitor program returns to Monitor mode for the next command, and the host system aborts the LOAD command.

An abort-acknowledge (ASCII 9) is sent to the host system if the user decides to abort the LOAD or SEND process by pressing the ESCAPE key. This action also causes the host system to abort its program. The monitor returns to Monitor mode for the next command.

The address used in the data record during the loading process is specified when the object file is originally created on the host system. This address must be greater than %4500 (%4000 - %44FF is used by the monitor program).

For the SEND command, data is formatted and sent to the host system in Tektronix hex format. An ASCII 0 response from the host causes the next data record to be sent.

The same data record is sent again if ASCII 7 is received. The SEND command resends the same record up to ten times before it aborts the sending process.

An ASCII 9 response from the host system indicates that the input file already exists, or that an error occurred during a disk access.

MONITOR I/O PROCEDURES

The SSBC monitor contains subroutines to do character I/O to and from the terminal. These subroutines can be called by a user program in order to do terminal I/O. A description of each

subroutine follows, along with details of which registers, if any, are affected by calling the routines. The hex address in parenthesis next to the subroutine name is address to which the user should do a CALL instruction to use that routine. For example, to output a carriage return and line feed to the terminal, a user should execute the following instruction:

```
CALL %0FD4 !output CR/LF. R0 is lost !
```

TYIN (%0FA0)

Get a character from the keyboard buffer. If the buffer is empty, this procedure waits for a character to appear. The character is stored in RLO, and the contents of RHO are destroyed.

TYWR (%0FC8)

Display a character in RLO on the terminal. The character is not displayed if the XOFF character is received before this procedure is executed. This procedure waits until an XON character is received to display the character in RLO. If the display character is a carriage return, the zero flag is set and RHO is destroyed.

PUTMSG (%0FC0)

Send a character string to the terminal. Register R2 should contain the address of the character string buffer, and the first byte in the buffer should be the number of characters to be displayed. If there is no carriage return in the string, the entire string specified is displayed, otherwise the string is displayed up to and including the first carriage return. Registers R0, R1, and R2 are destroyed.

TTY (%0FDC)

Receive and echo at the terminal a line of characters up to the first carriage return. The

string is stored in a buffer pointed to by R2. R1 contains the size of the buffer. If the size of the string received exceeds the size of the buffer, the zero flag is set. All lower case alpha characters are converted to upper case before being stored in the buffer. R1 returns the actual number of characters received from the terminal. The contents of R0 and R2 are destroyed.

CRLF (%0FD4)

Output a carriage return followed by a line feed to the terminal. R0 is destroyed.

EXPANSION

Chip decoding for extra EPROM and RAM and I/O devices exists. To connect additional Z-BUS peripherals, for example, the device is wired to the Z-BUS signals required and an unused chip select line is connected to the chip select input of the peripheral. Other peripheral devices can be connected, but they may require additional circuitry in order to interface to the Z-BUS.

Additional Z6132 RAM devices can be connected directly to the Z-BUS in parallel with the existing RAMs; the only difference being the chip select lines, which should be selected from currently unused outputs. Extra EPROMs can be added in a similar manner. There is enough EPROM decoding to fill the entire 64K byte address space with 2732 EPROMs, and enough RAM decoding to do the same with Z6832 RAMs. The user can select either RAM or EPROM.

Any expansion beyond two additional peripheral chips should be accompanied by the addition of 74LS245 buffers on the Address/Data lines. Buffering is already present on \overline{AS} , \overline{DS} , R/\overline{W} , B/\overline{W} and ST_0 - ST_3 . If 74LS245 buffers are added, their direction should be controlled so that they drive from the CPU to the outside world except during the time that Data Strobe is active during a read operation.




Figure 1a. SSBC Schematic




Figure 1b. SSBC Schematic




Figure 1c. SSBC Schematic




Figure 1d. SSBC Schematic

Interfacing the Z8500 Peripherals to the 68000

Zilog

Application Note

October 1982

INTRODUCTION

This application note discusses interfacing Zilog's Z8500 family of peripherals to the 68000 microprocessor. The Z8500 peripheral family includes the Z8536 Counter/Timer and Parallel I/O Unit (CIO), the Z8038 FIFO Input/Output Interface Unit (FIO), and the Z8530 Serial Communications Controller (SCC). This document discusses the Z8500/68000 interfaces and presents hardware examples and verification techniques. One of the three hardware examples given in this application note shows how to implement the Z8500/68000 interface using a single-chip programmable logic array (PAL).

This application note about interfacing supplements the following documents, which discuss the individual components of the interface.

- Z8036 Z-CIO/Z8536 CIO Technical Manual (document number 00-2091-01)
- Z8038 Z-FIO Technical Manual (document number 00-2051-01)
- Z8030/Z8530 SCC Technical Manual (document number 00-2057-01)
- Motorola 16-Bit Microprocessor User's Manual, 3rd ed. Englewood Cliffs, N.J., Prentice-Hall, Inc. 1979.
- Monolithic Memories Bipolar LSI 1982 Databook

This application note is divided into four sections. The first section gives a general description of the Z8500 family and discusses pin functions, interrupt structures, and the programming of operating modes. The second section discusses

the Z8500 interface itself. It shows how the different Z8500 control signals are generated from the 68000 signals and summarizes the critical timings for the three types of bus cycle. The third section shows three examples of implementing the 68000-to-Zilog-peripheral interface. The fourth section suggests methods of verifying the interface design by checking the three different types of bus cycle: Read, Write, and Interrupt Acknowledge.

GENERAL Z8500 FAMILY DESCRIPTION

The Z8500 family is made up of programmable peripherals that can interface easily to the bus of any nonmultiplexed CPU microprocessor, such as the 68000. The three members of this family, the CIO, SCC, and FIO, can solve many design problems. The peripherals' operating modes can be programmed simply by writing to their internal registers.

Programming the Operating Modes

The CPU can access two types of register: Control and Data. Depending on the peripheral, registers are selected with either the A_0 , A_1 , A/\bar{B} , or D/\bar{C} function pins.

Peripheral operating modes are initialized by programming internal registers. Since these registers are not directly addressable by the CPU, a two-step procedure using the Control register is required: first, the address of the internal register is written to the Control register, then the data is written to the Control register. A state machine determines whether an address or data is being written to the Control register. Reading an internal register follows a similar two-step

procedure: first, the address is written, then the data is read.

The Data registers that are most frequently accessed, for example, the SCC's transmit and receive buffer, can be addressed directly by the CPU with a single read or write operation. This reduces overhead in data transfers between the peripheral and CPU.

GENERATING Z8500 CONTROL SIGNALS

This section shows how to generate the Z8500 control signals. To simplify the discussion, the section is divided into two parts. The first part takes each individual Z8500 signal and shows how it is generated from the 68000 signals. The second part discusses the Z8500 timing that must be met when generating the control signals.

Z8500 Signal Generation

The right-hand side of Table 1 lists the Z8500 signals that must be generated. Each of these signals is discussed in a separate paragraph.

A₀, A₁, A/ \bar{B} , D/ \bar{C} . These pins are used to select the peripheral's Control and Data registers that program the different operating modes. They can

be connected to the 68000 A₁ and A₂ Address bus lines.

\bar{CE} . Each peripheral has an active Low Chip Enable that can be derived by ANDing the selected address decode and the 68000's Address Strobe (\bar{AS}). The active Low \bar{AS} guarantees that the 68000 addresses are valid.

D₀-D₇. The Z8500 Data bus can be directly connected to the lowest byte (D₀-D₇) of the 68000 Data bus.

IEI and IEO. The peripherals use these pins to decide the interrupt priority. The highest priority device should have its IEI tied High. Its IEO should be connected to the IEI pin of the next highest priority device. This pattern continues with the next highest priority peripheral, until the peripherals are all connected, as shown in Figure 1.

\bar{INT} . The interrupt request pins for each peripheral in the daisy chain can be wire-ORed and connected to the 68000's ILP_n pins. The 68000 has seven interrupt levels that can be encoded into the ILP₀, ILP₁, and ILP₂ pins. Multiple 68000 interrupt levels can be implemented by using a multiplexer like the 74LS148.

Table 1. Z8500 and 68000 Pin Functions

68000 Signals		Z8500 Signals	
Mnemonic	Function	Mnemonic	Function
A ₁ -A ₂₃	Address bus	A ₀ , A ₁ , A/ \bar{B} , D/ \bar{C} *	Register select
\bar{AS}	Address Strobe	\bar{CE}	Chip Enable
CLK	68000 clock (8 MHz)	D ₀ -D ₇	Data bus
D ₀ -D ₁₅	Data bus	IEI, IEO	Interrupt daisy chain control
\bar{DTACK}	Data Transfer Acknowledge	\bar{INT}	Interrupt Request
FC ₀ -FC ₂	Processor status	\bar{INTACK}	Interrupt Acknowledge
ILP ₀ -ILP ₂	Interrupt request	PCLK	Peripheral Clock
R/ \bar{W}	Read/Write	\bar{RD}	Read strobe
\bar{VMA}	Valid Memory Address	\bar{WR}	Write strobe
\bar{VPA}	Valid Peripheral Address		

* The register select pins on each peripheral have different names.

INTACK. The INTACK pin signals the peripheral that an Interrupt Acknowledge cycle is occurring. The following equation describes how INTACK is generated:

$$\overline{\text{INTACK}} = \overline{(\text{FC}_0) \cdot (\text{FC}_1) \cdot (\text{FC}_2) \cdot (\text{AS})}$$

The 68000 FC₀-FC₂ are status pins that indicate an Interrupt Acknowledge when they are all High. They should be ANDed with inverted AS to guarantee their validity. The INTACK signal must be synchronized with PCLK to guarantee set-up and hold times. This can be accomplished by changing the state of INTACK on the falling edge of PCLK. If the INTACK pin is not used, it must be tied High.

PCLK. The SCC and CIO require a clock for internal synchronization. The clock can be generated by dividing down the 68000 CLK.

RD. The Read strobe goes active Low under three conditions: hardware reset, normal Read cycle, and an Interrupt Acknowledge cycle. The following equation describes how RD is generated:

$$\overline{\text{RD}} = \overline{[(\text{R}/\overline{\text{W}}) \cdot (\text{AS}) + \text{RESET}]}$$

The Read strobe timing must meet both the Read timing and Interrupt Acknowledge timing discussed in the following section. In addition to enabling the Data bus drivers, the falling edge of RD sets the Interrupt Under Service (IUS) bits during an Interrupt Acknowledge cycle.

WR. This signal strobes data into the peripheral. A data-to-write setup time requires that data be valid before WR goes active Low. The equation for generating the WR strobe is made up of two components: an active reset and a normal Write cycle, as shown in the following equation:

$$\overline{\text{WR}} = \overline{[(\text{R}/\overline{\text{W}}) \cdot (\text{AS}) + \text{RESET}]}$$

Forcing RD and WR simultaneously Low resets the peripherals.

Z8500 Timing Cycles

This section discusses the timing parameters that must be met when generating the control signals. The Z8500 family uses the control signals to communicate with the CPU via three types of bus cycle: Read, Write, and Interrupt Acknowledge.




Figure 1. Peripheral Interrupt Daisy Chain

The discussion that follows pertains to the 4 MHz peripherals, but the 6 MHz devices have similar timing considerations.

Although the peripherals have a standard CPU interface, some of their particular timing requirements vary. The worst-case parameters are shown below; the timing can be optimized if only one or two of the Z8500 family devices are used.

Read Cycle

The Read cycle transfers data from the peripheral to the CPU. It begins by selecting the peripheral and appropriate register (Data or Control). The data is gated onto the bus with the \overline{RD} line. A setup time of 80 ns from the time the register select inputs (A/\overline{B} , C/\overline{D} , A_0 , A_1) are stable to the falling edge of \overline{RD} guarantees that the proper register is accessed. The access time specification is usually measured from the falling edge of \overline{RD} to valid data and varies between peripherals. The SCC specifies an additional register select to valid data time. The Read cycle timing is shown in Figure 2.

Write Cycle

The Write cycle transfers data from the CPU to the peripheral. It begins by selecting the peripheral and addressing the desired register. A setup time of 80 ns from register select stable to the falling edge of \overline{WR} is required. The data must be valid prior to the falling edge of \overline{WR} . The \overline{WR} pulse width is specified at 400 ns. Write cycle timing is shown in Figure 2.

Interrupt Acknowledge Cycle

The Z8500 peripheral interrupt structure offers the designer many options. In the simplest case, the Z8500 peripherals can be polled with interrupts disabled. If using interrupts, the timing shown in Figure 2 should be observed. (Detailed discussions of the interrupt processing can be found in the Zilog Data Book, document number 00-2034-02.) An interrupt sequence begins with an \overline{INT} going active because of an interrupt condition. The CPU acknowledges the interrupt with an \overline{INTACK} signal.




Figure 2. Z8500 Interface Timing (4 MHz)

A daisy-chain settle time (dependent upon the number of devices in the chain) ensures that the interrupts are prioritized. The falling edge of RD causes the IUS bit to be set and enables a vector to go out on the bus.

The table given in Figure 1 can be used to calculate the amount of settling time required by a daisy chain. Even if there is only one peripheral in the chain, a minimum settling time is still required because of the internal daisy chain. The first column specifies the amount of settling time for only one peripheral. If there are two peripherals, the time is computed by adding together the times shown in the first and the last columns. For each additional peripheral in the chain, the time specified in the middle column is added.

Recovery Time

The read/write recovery time specifies a minimum amount of time between Read or Write cycles to the same peripheral. The recovery time differs among peripherals and is summarized in Figure 3. In most cases, this parameter is met because of the time required for instruction fetches. The recovery time specification does not have to be met if \overline{CE} is deselected when Read or Write occurs.


68000 INTERFACE EXAMPLES

This section shows three examples, presented in increasing order of complexity, for interfacing

Zilog's 4 MHz Z8500 peripherals to an 8 MHz 68000. Faster CPUs or peripherals can be used by modifying some of the timing. These examples suggest possible ways of implementing the interface but may require some modifications to operate properly. They were chosen because they give the user a variety of interface design ideas. The first example uses a minimum amount of TTL logic to implement the interface because the Valid Peripheral Address (VPA) cycle meets the Z8500 timing requirements. In this mode the 68000 accepts only nonvectored interrupts. The second example uses the Data Transfer Acknowledge (DTACK) pin. This interface allows faster operation and makes use of the Z8500's 8-bit vectored interrupts. The third example also uses a DTACK cycle and is similar to the second, except the external logic is integrated into a single chip, the PAL20X10 programmable array logic.

EXAMPLE 1: A TTL Interface Using a VPA Cycle

The 68000 has a special input pin, Valid Peripheral Address (\overline{VPA}), that can be activated by the Z8500 chip select logic at the beginning of the cycle to indicate to the 68000 that a peripheral is being accessed. This generates a special Read/Write cycle that meets the peripheral timing requirements. This cycle allows the Z8500 control signals to be generated easily. The 68000 responds to interrupts using an autovector and the Z8500 can be programmed not to return a vector.



NOTE: The diagram shows that the recovery time is measured between consecutive reads and writes only if the peripheral is selected

Figure 3. Recovery Time

Figure 4 shows how the hardware can be implemented. PCLK is generated by dividing down the 68000 CLK. RD, WR, and INTACK are simply ANDed 68000 signals. The worst-case daisy-chain settle time is 450 ns. Connecting INT to IPL₀ generates

a level 1 interrupt. The internal registers are accessed by A₀, A₁, D/C, and A/B, which can be the 68000 lowest order addresses. The timing is shown in Figure 5.




Figure 4. Interface Using the VPA Cycle




Figure 5. VPA Cycle Timing

Functional Description

\overline{VPA} is pulled Low at the beginning of the cycle and the CPU automatically inserts Wait states until E is synchronized.

$$VPA = [(AS) \cdot (CE)]$$

$$RD = [(CE) \cdot (VMA) \cdot (R/\overline{W})]$$

$$WR = [(CE) \cdot (VMA) \cdot (\overline{R/\overline{W}})]$$

$$INTACK = [(\overline{FC0}) \cdot (FC1) \cdot (FC2) \cdot (AS)]$$

EXAMPLE 2: A TTL Interface Using DTACK Cycles

Using the 68000 Data Transfer Acknowledge (\overline{DTACK}) cycle is a second way of interfacing to the Z8500 peripherals. The 68000 inserts Wait states until the \overline{DTACK} input is strobed Low to complete the transfer. In addition to generating the control signals, the interface logic must also generate \overline{DTACK} .

The timing shown in Figure 6 can be generated by the hardware shown in Figure 7. The 8-bit Shift

register (74LS164) is used to generate the proper timing. At the beginning of each cycle, Q_A (Figure 7) is set High for one PCLK cycle and then reset. This pulse is shifted through the Q_A - Q_H outputs and is used to generate \overline{RD} , \overline{WR} , and \overline{DTACK} signals. Some of the extra Wait states can be eliminated by tapping the Shift register sooner (e.g., Q_C).

EXAMPLE 3: Single-Chip Pal Interface

This example illustrates how to interface the 4 MHz Z8500 peripherals to the 8 MHz 68000 using a PAL20X10 device to generate all the required control signals. The PAL reduces the required interface logic to a single chip, thus minimizing board space. This interface offers flexibility because the internal logic can be reprogrammed without changing the pin functions. The PAL uses 68000 signals to generate Read, Write, and Interrupt Acknowledge cycles. In addition to generating the Z8500 control signals, the PAL also generates a \overline{DTACK} to inform the 68000 of a completed data transfer cycle. This allows the 68000 to use the peripheral's vectored interrupts.




Figure 6. Timing for \overline{DTACK} Interface




Figure 7. Hardware Diagram for \overline{DTACK} Interface

Functional Description

Figure 8 shows the PAL's pin functions. The PAL generates five control signals, of which four (\overline{WR} , \overline{RD} , C_0 , and \overline{INTACK}) go to the Z8500 and one (\overline{DTACK}) goes to the 68000. The remaining signals are used internally to generate these outputs.

Timing diagrams for the Read, Write, and Interrupt Acknowledge cycles are shown in Figure 9.

The PAL uses a 4-bit downcounter to generate the proper placement of the control signals where C_0 is the least-significant bit and C_3 is the




Figure 8. PAL Pinout

most-significant bit. All of the PAL is clocked with the rising edge of the 68000's CLK. The counter toggles between counts 14 and 15 and starts counting down when \overline{AS} goes active. The counter goes back to toggling when \overline{AS} goes

inactive. CYC goes active Low at the same time the counter starts counting down. The equations in Figure 10 can be entered into a development board to program the PAL.




Figure 9. PAL Interface Timing

PAL20X10
P7089 (10)
MC68000 TO ZILOG PERIPHERAL INTERFACE
MMI, SUNNYVALE, CA
CLK /CS NC TEST /AS RW
FC2 FC1 FCO /RESET NC GND
/OE /C3 /C2 /C1 /CO /CYC
NC /DTK /RD /WR /ACK VCC

PAL DESIGN SPECIFICATION

```

CO := /CO*/TEST ; COUNT/HOLD (LSB)

C1 := /RESET*AS*C1 ; HOLD
   += /RESET*AS*CO ; DECREMENT

C2 := /RESET*AS*C2 ; HOLD
   += /RESET*AS*CO*C1 ; DECREMENT

C3 := /RESET*AS*C3 ; HOLD
   += /RESET*AS*CO*C1*C2 ; DECREMENT

DTK := /RESET*/ACK*CYC*C3*/C2*/C1* CO*CS ; DTACK FOR RD/WR CYCLE
   + /RESET* ACK*CYC*C3*/C2* C1*/CO ; DTACK FOR INTERRUPT
   ; OPERATION

CYC := /RESET*AS*/CYC*CO ; NEW CYCLE STARTED
   + /RESET*AS* CYC ; PROCESSING OF CYCLE
   += /RESET*CYC*DTK ; END OF CYCLE

RD := /RESET*CYC*/ACK*RW* C3*/C2*CS ; NORMAL READ OPERATION
   + /RESET*CYC*/ACK*RW*/C3*C2*C1*CO*CS ; NORMAL READ OPERATION
   += /RESET*CYC* ACK*RW* C3 ; READ DURING OPERATION
   + RESET

WR := /RESET*CYC*/ACK*/RW* C3*/C2*CS ; WRITE
   + /RESET*CYC*/ACK*/RW*/C3* C2*C1*CO*CS ; WRITE
   += RESET

ACK := /RESET*FC0*FC1*FC2*AS* CYC*/CO ; INTERRUPT ACKNOWLEDGE
   + /RESET*FC0*FC1*FC2*CYC ; INTERRUPT ACKNOWLEDGE

```

Figure 10. PAL Equations

Hardware Diagram

The hardware diagram of the PAL interface is shown in Figure 11. The 68000 signals CLK, CS, AS, R/W, FC₀, FC₁, and FC₂ are used to generate the Z8500 control signals. The control signals are synchronous with the rising edge of the 68000's CLK. TEST and \overline{OE} must be grounded. CS is used to

enable \overline{DTACK} , \overline{RD} , and \overline{WR} as shown in the equations. The Z8500 \overline{INT} is connected to \overline{ILP}_0 , which generates a 68000 level 1 interrupt. The peripherals are memory-mapped into the highest 64K byte block of memory, where A₁₇-A₂₃ equals "FFH". Addresses A₄-A₆ are used to select the peripheral; A₁-A₃ select the internal registers. Table 2 shows the peripheral's memory map.




Figure 11. PAL Hardware Diagram

Table 2. Peripheral Memory Map

Peripheral	Register	Hex Address
SCC (Z8530)	Channel B Control	FF0020
	Channel B Data	FF0022
	Channel A Control	FF0024
	Channel B Data	FF0026
CIO (Z8536)	Port C's Data Register	FF0010
	Port B's Data Register	FF0012
	Port A's Data Register	FF0014
	Control Register	FF0016
FIO (Z8038)	Data Registers	FF0000
	Control Registers	FF0002

INTERFACE VERIFICATION TECHNIQUES

This section suggests possible ways of verifying the Read, Write, and Interrupt Acknowledge cycles.

Read Cycle Verification

The Read cycle should be checked first because it is the simplest operation. The Z8500 should be hardware reset by simultaneously pulling RD and WR Low. When the peripheral is in the reset state, the Control register containing the reset bit can be read without writing the pointer. Reading back the FIO or CIO Control register should yield a 01H.

The SCC's Read cycle can be verified by reading the bits in RRO. Bits D₂ and D₆ are set to 1 and bits D₀, D₁, and D₇ are 0. Bits D₃-D₅ reflect the input pins DCD, SYNC, and CTS, respectively.

Write Cycle Verification

The Write cycle can be checked by writing to a register and reading back the results. Both the CIO and FIO must have their reset bits cleared by writing 00H to their Control registers and reading back the result. The SCC can be checked by writing and reading to an arbitrary read/write register, for example, the Time Constant register (WR12 or WR13).

Interrupt Acknowledge Cycle Verification

Verifying an Interrupt Acknowledge ($\overline{\text{INTACK}}$) cycle consists of several steps. First, the peripheral makes an Interrupt Request ($\overline{\text{INT}}$) to the CPU. When the processor is ready to service the interrupt, it initiates an Interrupt Acknowledge ($\overline{\text{INTACK}}$) cycle. The peripheral then puts an 8-bit vector on the bus, and the 68000 uses that vector to get to the correct service routine. This test checks the simplest case.

First, load the Interrupt Vector register with a vector, disable the Vector Includes Status (VIS), and enable interrupts (IE = 1, MIE = 1, IEI = 1). Disabling VIS guarantees that only one vector is put on the bus. The address of the service routine corresponding to the 8-bit vector number must be loaded into the 68000's vector table.

Initiating an interrupt sequence in the FIO and CIO can be accomplished by setting one of the interrupt pending (IP) bits and seeing if the 68000 jumps to the service routine (setting a breakpoint at the beginning of the service routine is an easy way to check if this has happened).

Initiating an interrupt sequence in the SCC is not quite as simple because the IP bits are not as accessible to the user. An interrupt can be generated indirectly via the CTS pin by enabling the following: CTS IE (WR15 20), EXT INT EN (WR1 01), and MIE (WR9 08). Any transition on the CTS pin can initiate the interrupt sequence. The interrupt can be re-enabled by RESET EXT/STATUS INT (WRO 10) and RESET HIGHEST IUS (WRO 38).

CONCLUSION

Zilog's Z8500 family of nonmultiplexed Address/Data bus peripherals can interface easily with the 68000 and provide all the support required in a high-performance microprocessor system. The many features offered by the SCC, FIO, and CIO solve many system design problems by making interfacing to the external world easy. These intelligent peripherals also greatly enhance the system performance by relieving the CPU of many burdensome overhead tasks. Additionally, the powerful interrupt structure allows the 68000 to use vectors and reduce interrupt response time.

Interfacing the Z-BUS® Peripherals to the 8086/8088

Zilog

Application Note


July 1982

INTRODUCTION

Microcomputer systems based on Intel's 8086 and 8088 CPUs can take advantage of the advanced features of Zilog's Z8000 series of microprocessor peripherals with a minimal amount of external logic. These devices are easily integrated and can satisfy many of the peripheral support requirements in a typical 8086/8088-based system. This Application Note discusses a general design that enables the 8086/8088 to interface with Zilog's Serial Communications Controller (Z8030 Z-SCC), Counter/Timer - Parallel I/O Unit (Z8036 Z-CIO), and FIFO I/O Controller (Z8038 Z-FIO). Discussions of the Z8500 peripherals (non-multiplexed address and data bus versions) can be found in other Zilog documents.

BUS INTERFACE

The Z8000 peripherals (also called Z-BUS peripherals) lend themselves conveniently to 8086/8088 - based designs because of the multiplexed address/data bus architecture. There is no need for an external address latch because the Z8000 peripherals latch addresses internally at the beginning of each bus cycle. Furthermore, the peripherals allow the CPU direct access to all of their data and control registers. Figure 1 shows the interface logic that translates the signals generated by the 8086/8088 into the necessary Z-BUS signals, and Table 1 gives a description of each signal.



Note.

1. The source of PCLK can, but need not, be derived from the System CLK.
2. Does not apply to Z-FIO
3. AD₀-AD₇ and A₈-A₁₅ on 8088.
4. I/O/M on 8088.

Figure 1. Interface Logic

Table 1. Signal Descriptions

8086/8088 Signals

$\overline{MN}/\overline{MX}$	Minimum/Maximum. This input is pulled high so that the CPU will operate in the "Minimum Mode."
$\overline{DT}/\overline{R}$	Data Transmit/Receive. $\overline{DT}/\overline{R}$ is high on write operations and low on read operations.
ALE	Address Latch Enable. ALE is used to latch addresses during the first T state of each bus cycle so that the bus can then be free to transfer data.
\overline{RD}	Read. \overline{RD} strobes data into the CPU on read operations.
\overline{WR}	Write. \overline{WR} strobes data out of the CPU on write operations.
$\overline{AD}_0\text{--}\overline{AD}_{15}$	This is the 16-bit, multiplexed address/data bus on the 8086. The 8088 has a low order address/data bus, $\overline{AD}_0\text{--}\overline{AD}_7$, and a high order address bus, $\overline{A}_8\text{--}\overline{A}_{15}$.
$\overline{M}/\overline{IO}$	Memory/Input-Output. This output distinguishes between memory and I/O accesses. On the 8086 it is high on memory accesses and low on I/O accesses. On the 8088, the polarity is reversed ($\overline{IO}/\overline{M}$).

Z-BUS Signals

$\overline{R}/\overline{W}$	Read/Write. This input tells the peripheral whether the present access is a read or write. It is generated by inverting $\overline{DT}/\overline{R}$ of the 8086/8088.
\overline{AS}^*	Address Strobe. \overline{AS} is the main clock signal for the Z-BUS peripherals. It is used to initiate bus cycles by latching the address along with \overline{CS}_0 and \overline{INTACK} . It is generated by inverting ALE of the 8086/8088.
\overline{DS}^*	Data Strobe. When the Z-BUS peripheral is selected, \overline{DS} gates data onto or from the bus, depending on the state of $\overline{R}/\overline{W}$. It is generated from the 8086/8088 signals \overline{RD} and \overline{WR} as shown in Figure 1.
\overline{INTACK}	Interrupt Acknowledge. When low, this signal tells the peripheral that the present cycle is an Interrupt Acknowledge cycle.
$\overline{AD}_0\text{--}\overline{AD}_7$	Address/Data Bus. This bus is connected directly to $\overline{AD}_0\text{--}\overline{AD}_7$ of the 8086/8088. It is possible to connect it to $\overline{AD}_8\text{--}\overline{AD}_{15}$ of the 8086 as long as the 8086 doesn't expect to read an interrupt vector from the peripheral during interrupt acknowledge transactions.
$\overline{CS}_0, \overline{CS}_1$	Chip selects. \overline{CS}_0 is active low and is latched with the rising edge of \overline{AS} . \overline{CS}_1 is active high and is unlatched. In this interface, \overline{CS}_1 is pulled high while \overline{CS}_0 is generated from the address decode logic.
PCLK	Peripheral Clock. This signal does not apply to the Z-FIO. It can also be omitted from the Z-CIO interface if the chip is not used as a timer, its REQUEST/WAIT logic is disabled, and it does not employ deskew timers in its handshake operations. The maximum frequency of PCLK is 4 or 6 MHz, depending on the grade of the component, and it can be asynchronous to the system clock.

*A hardware reset of a Z-BUS peripheral is performed by driving \overline{AS} and \overline{DS} low simultaneously.


BUS TIMING

Each 8086/8088 bus cycle begins with an ALE pulse, which is inverted to become Address Strobe (\overline{AS}). The trailing edge of this strobe latches the register address, as well as the states of $\overline{CS_0}$ and INTACK within the peripheral. \overline{DS} is then used to gate data into (write) or from (read) the selected register, provided that an active $\overline{CS_0}$ has been latched. To assure proper timing, the AC Characteristics of both the 8086/8088 and the Z-BUS peripherals, must be examined. The paragraphs that follow discuss all of the significant timing considerations that pertain to Read/Write operations in this interface.

ADDRESS AND CHIP SELECT ($\overline{CS_0}$) SETUP TIMES. The 4 MHz Z-BUS peripherals require that the stable address setup time prior to \overline{AS} be at least 30 ns. Since the 5 MHz 8086/8088 is guaranteed to provide valid addresses at least 60 ns before Address Latch Enable (ALE) goes low, this requirement is easily satisfied. The $\overline{CS_0}$ setup time is of no concern because the Z8000 peripherals require no $\overline{CS_0}$ setup time prior to \overline{AS} .

ADDRESS AND CHIP SELECT ($\overline{CS_0}$) HOLD TIMES. The Z-BUS specifications require that the address and $\overline{CS_0}$ remain valid a certain period of time after the rising edge of \overline{AS} . These minimum values are 50 and 60 ns respectively for the 4 MHz devices. At 5 MHz, the 8086/8088 will hold its addresses at least 60 ns after ALE goes inactive. Although this is equal to the minimum $\overline{CS_0}$ hold time, a safe margin will be maintained if the propagation delay between the address going invalid to $\overline{CS_0}$ rising, exceeds the propagation delay between ALE falling and \overline{AS} rising.


ADDRESS STROBE (\overline{AS}) TO DATA STROBE (\overline{DS}) DELAY. The 4 MHz peripherals need a 60 ns delay between \overline{AS} rising and \overline{DS} falling. This parameter is of no concern on write cycles because the D-flop will delay \overline{DS} until the beginning of T_3 (See Figure 2). On read cycles, \overline{DS} follows \overline{RD} , so the delay between \overline{AS} and \overline{DS} is approximately equal to the delay between ALE and \overline{RD} . If ALE falls at its latest possible point in time and \overline{RD} falls at its earliest point, the time between these two edges would be about 60 ns. This result is unrealistic, however, because a delay in the termination of ALE



Note:

1. All timing in ns.
2. $A_{15}-A_0$ and AD_7-AD_0 on 8088.
3. 6 PCLK cycles + 200 ns for Z-SCC. This parameter only applies to consecutive accesses to the same device.

Figure 2. Write Cycle Timing



Note:

1. All timing in ns.
2. $A_{15}-A_0$ and AD_7-AD_0 on 8088.
3. 6 PCLK cycles + 200 ns for Z-SCC. This parameter only applies to consecutive accesses to the same device.

Figure 3. Read Cycle Timing

will always lead to a delay in the activation of \overline{RD} . The actual time between the two edges is well over 100 ns.

ADDRESS SETUP TIME TO DATA STROBE (\overline{DS}). The 4 MHz Z-CIO and Z-FIO require that the stable address setup time to \overline{DS} be at least 130 ns. Since the delay between \overline{AS} rising and \overline{DS} falling is well over 100 ns, and since the address setup time to \overline{AS} is at least 60 ns, this requirement is easily satisfied.

DATA STROBE (\overline{DS}) LOW WIDTH. The minimum Data Strobe Low Width of the 4 MHz Z-BUS peripherals is 390 ns. On read cycles, \overline{DS} will have the same width as \overline{RD} , which is at least $325 + 200N_w$ ns, where N_w is the number of wait states in the bus cycle. On write cycles, the D-flop will shorten this minimum width to $210 + N_w 200$ ns. One wait state (T_w) in the bus cycle will ensure a sufficiently wide Data Strobe for both types of bus cycles. A discussion of wait state generation is presented in the next section.

WRITE DATA SETUP AND HOLD TIMES. On write cycles, the Z-BUS peripherals require the CPU to put valid data on the bus at least 30 ns before \overline{DS} goes active, and to hold it there at least 30 ns after \overline{DS} terminates. D-flip-flop in Figure 2 guarantees the setup time by delaying the falling edge of \overline{WR} until the next falling edge of SYS CLK (Figure 2.). The Hold Time is also guaranteed because the 8086/8088 will hold valid data at least 90 ns after the termination of \overline{WR} .

READ DATA SETUP AND HOLD TIMES. When the 8086/8088 reads from memory or peripherals, it requires them to put valid data on the bus at least 30 ns before the falling edge of SYS CLK at the beginning of T_4 . It also requires them to hold the valid data at least 10 ns after this edge. Since the Z-BUS peripherals will provide valid data early in T_w and will hold it until after \overline{DS} terminates, these parameters are well within the specifications.

VALID ACCESS RECOVERY TIME. This parameter refers to the time between consecutive accesses to a given peripheral. If the 4 MHz Z-SCC is accessed twice, then the time between \overline{DS} rising in the first access and \overline{DS} falling in the second access, must be at least 6 PCLK cycles plus 200 ns (i.e. 1700 ns for a 4 MHz PCLK). The Valid Access Recovery Time for the 4 MHz Z-CIO and Z-FIO is 1000 ns, and this can't possibly be violated with a 5 MHz 8086/8088 since there will always be at

least one instruction fetch cycle in between I/O accesses, and 1000 ns translates into only 5 clock cycles at 5 MHz.

WAIT STATE GENERATION

The previous section explained why the 4 MHz Z8000 peripherals need to place a wait state in I/O bus cycles when interfaced to the 5 MHz 8086/8088. The following two examples illustrate how wait state generation can be implemented. Since 8086/8088 - based systems typically use an 8284 Clock Chip, which synchronizes the CPU's READY input with the system clock, the task reduces to designing a circuit that will control the RDY1 input of the 8284 (RDY2 is assumed to be grounded).

SINGLE WAIT STATE GENERATION. For the processor to enter a wait state after T_3 , the RDY1 input must be low during the falling edge of SYS CLK at the end of T_2 . Then, for the processor to enter T_4 after the wait state, RDY1 must be high during the next falling edge of SYS CLK. To make sure that these levels are well-established during their sampling windows, the single wait state generator should toggle RDY1, using the clock edges that precede the sampling edges (Figure 4). The circuit in Figure 5 performs this function and generates a single wait state when one of the \overline{CS}_i inputs is active.




Figure 4. RDY1 Timing for Single Wait State




Figure 5. Single Wait State Generator

MULTIPLE WAIT STATE GENERATION. Though Read/Write operations require only one wait state, Interrupt Acknowledge transactions need multiple wait states to allow for daisy-chain settling, which is explained in the next section. The following discussion introduces a multiple wait state generator and serves as a basis for understanding the subsequent Interrupt Acknowledge Circuit.

In the preceding discussion of the single wait state generator, we established that RDY1 must be high at the end of T_3 for the processor to enter T_4 after the wait state. In general, the 8086/8088 will continue to insert wait states until RDY1 is driven high. In fact, the number of wait states will be equal to the number of clock cycles that RDY1 is held low after the rising clock edge in T_2 .

A convenient way to implement a multiple wait state generator is to use a serial shift register such as a 74LS164. Figure 6 shows a wait state generator that requests one wait state on Read/Write cycles, and up to seven wait states on Interrupt Acknowledge cycles. When \overline{RD} , \overline{WR} , or \overline{INTA} goes active, the 74LS164 is taken out of the clear state and logic "ones" are allowed to shift sequentially from Q_A to Q_H . On Read/Write cycles, RDY1 is held low until the leading "one"

appears at Q_B , and on Interrupt Acknowledge cycles, RDY1 is held low until the leading "one" appears at Q_H . The next section shows how \overline{INTACK} can be generated and discusses the complete interrupt interface.

INTERRUPTS

In Figure 1 the \overline{INTACK} input to the Z-BUS peripherals is pulled high. This does not mean that the peripheral can't interrupt the CPU; it just means that it won't respond to the CPU's interrupt acknowledge. The designer can, however, implement a circuit that will drive \overline{INTACK} , and allow the 8086/8088 to properly acknowledge the interrupts of the Z-BUS peripherals. This section examines the interrupt acknowledge protocols of the Z-BUS peripherals and the 8086/8088, then proceeds to show how they can be made compatible.

Z-BUS INTERRUPT ACKNOWLEDGE PROTOCOL. The Z-BUS peripherals typically use the daisy-chain technique of priority interrupt control. In this scheme the peripherals are connected together via an interrupt daisy chain formed with their IEI (Interrupt Enable Input) and IEO (Interrupt Enable Output) pins (Figure 7). The interrupt sources within a device are similarly chained together, with the overall effect being a daisy chain connecting all of the interrupt sources. The daisy chain allows higher priority interrupt sources to preempt lower priority sources and, in the case of simultaneous interrupt requests, determines which request will be acknowledged.

In each bus cycle the Z-BUS peripherals use the rising edge of \overline{AS} to latch the state of \overline{INTACK} . If a low \overline{INTACK} is latched, then the present cycle is an Interrupt Acknowledge cycle and the daisy chain determines which interrupt source is being acknowledged in the following way. Any interrupt source that has an interrupt pending and is not masked from the chain will hold its IEO low.




Figure 6. Multiple Wait State Generator




Figure 7. A Z-BUS Interrupt Daisy Chain

Similarly, sources that are currently under service (i.e. have their IUS bit set) will also hold their IEO lines low. All other interrupt sources make IEO follow IEI. The result is that only the highest priority, unmasked source with an interrupt pending will have a high IEI input; only this peripheral will be allowed to transfer its vector to the system bus when the Data Strobe is issued during the Interrupt Acknowledge cycle.

To make sure that the daisy chain has settled by the time \overline{DS} gates the vector onto the bus, the Z-BUS peripherals require a sufficient delay between the rising edge of \overline{AS} and the falling edge of \overline{DS} in INTACK cycles. The amount of delay required can be calculated using Table 2. For a particular daisy chain, the minimum delay is: T_{high} for the highest priority device, plus T_{low} for the lowest priority device, plus T_{mid} for each device in between.

Table 2. Daisy Chain Settling Times for the Z-BUS Peripherals (in ns)

	T_{high}		T_{mid}		T_{low}	
	4MHz	6MHz	4MHz	6MHz	4MHz	6MHz
Z-SCC	250	250	120	100	120	100
Z-CIO	350	250	150	100	100	70
Z-FIO	350	250	150	100	100	70

8086/8088 INTERRUPT ACKNOWLEDGE PROTOCOL. If the 8086/8088 receives an interrupt request (via its INTR pin) while its Interrupt Flag is set, then it

will execute an Interrupt Acknowledge sequence. The sequence consists of two identical INTA bus cycles with two idle clock cycles in between (Figure 8). In both bus cycles, \overline{RD} and \overline{WR} remain inactive while an \overline{INTA} strobe is issued with the same timing as a \overline{WR} strobe. The 8086/8088 requires an interrupt vector to appear on $AD_0 - AD_7$ at least 30 ns before the beginning of T_4 in the second INTA cycle. This protocol is normally used to read vectors from the 8259A Interrupt Controller but it can easily be adapted to the Z-BUS Interrupt Acknowledge Protocol, as illustrated in the following paragraphs.

INTERRUPT ACKNOWLEDGE COMPATIBILITY. The first function of the Interrupt Acknowledge circuit, shown in figure 9, is to generate the Z-BUS \overline{INTACK} signal using \overline{INTA} from the 8086/8088. Since \overline{INTA} goes active after ALE has terminated, the peripherals will not latch an active \overline{INTACK} during the first INTA cycle. However, if the rising edge of \overline{INTA} is used to toggle \overline{INTACK} , then an active \overline{INTACK} latches with the rising edge of \overline{AS} in the second INTA cycle. Thus a rising-edge triggered toggle flip-flop, as configured in Figure 9, can be used to generate \overline{INTACK} . Figure 10 shows the timing relationship between \overline{INTA} and \overline{INTACK} .

The next function of the Interrupt Acknowledge circuit can be broken down into three operations: first, it must cause the CPU to enter a series of wait states after T_3 in the second INTA cycle; then, it must activate \overline{DS} after a sufficient daisy chain settling time; lastly, it must bring the CPU out of the wait state condition when the vector is available on the bus.




Figure 8. 8086/8088 INTA Sequence




Figure 11. Hardware Reset

SUMMARY

The Z-SCC, Z-CIO, and Z-FIO can easily be designed into 8086/8088 - based systems. Their data and control registers can be mapped directly into the I/O address space, and the Z-BUS control signals can be generated with a minimal amount of external logic. The user can also take advantage of the devices' interrupt control capabilities because a simple interface circuit makes their interrupt structure compatible with that of the 8086/8088.

Z8016 Z8000™ DTC DMA Transfer Controller

Zilog

Application Note

February 1983

INTRODUCTION

Direct Memory Access (DMA) is a data transfer method that uses special hardware to transfer data between system memory and the outside world (e.g., a peripheral I/O device) without the intervention of a Central Processing Unit (CPU).

A transfer controller usually handles all aspects of a data transfer: it provides read or write control signals and addresses to the system, updates the addresses, counts the number of words or bytes in the transfer, and signals the end of an operation. The advantage of DMA is speed. Transfers can proceed at the memory's maximum speed rather than waiting for the CPU to fetch and decode the instructions, move the data, update the addresses, and count the words or bytes. The DMA

controller performs these tasks at hardware speed and reduces CPU overhead costs.

The Z8016 DMA Transfer Controller (DTC) is a high-performance 16-bit peripheral interface device designed for Z8000 processor systems. Each of the DTC's two channels can perform the following kinds of transfer: memory-to-peripheral, memory-to-memory, peripheral-to-memory, and peripheral-to-peripheral. For all DMA operations (i.e., Transfer, Search, and Transfer-and-Search), the DTC operates with either word or byte data sizes and provides a packing/unpacking capability. To eliminate the overhead needed to load the internal registers, the DTC provides an auto-chaining operation to load and reload the 13 channel registers (Figure 1b). The CPU need only load the address of the control parameter table into the




Figure 1a. Z8016 DTC Block Diagram

Chain Address register and issue a Start Chain command to load the control parameters from memory into the channel's control registers.

The DTC is Z-BUS compatible and operates within the Z8000 daisy-chain, vectored-priority interrupt scheme. Additionally, a demand interleave operation is supported, which allows the DTC to surrender the system bus to the external system or to alternate between internal channels. This capability allows for parallel operations between the two channels or between a DTC channel and the CPU.

INTERFACING

A block diagram of the Z8016 DTC (Figure 1) shows the internal configuration. The internal registers are defined in Figures 2 and 3 and listed in Table 1. Figure 4 shows the interface signals. All of the input and output signals (except the clock input) are directly TTL compatible. All outputs source at least 250 μ A at 2.4 V and sink up to 3.2 mA at 0.4 V.






Figure 1b. Z8016 DTC Block Diagram, Channel Registers


MASTER MODE REGISTER



COMMAND REGISTER




INTERRUPT SAVE REGISTER




CHAIN CONTROL REGISTER


(CHAIN LOADABLE ONLY)
(WRITE ONLY)




BASE AND CURRENT ADDRESS REGISTERS A AND B




STATUS REGISTER




TEMPORARY REGISTER




PATTERN AND MASK REGISTERS



BASE AND CURRENT OPERATION COUNT REGISTERS



INTERRUPT VECTOR REGISTER



CHAIN ADDRESS REGISTER




Figure 2. Z8016 DTC Internal Registers

DATA OPERATION FIELD

<u>Code/Operation</u>	<u>Operand Size</u>		<u>Transaction Type</u>
	<u>ARA</u>	<u>ARB</u>	
Transfer			
0001	Byte	Byte	Flowthrough
100X	Byte	Word	Flowthrough
0000	Word	Word	Flowthrough
0011	Byte	Byte	Flyby
0010	Word	Word	Flyby
Transfer-and-Search			
0101	Byte	Byte	Flowthrough
110X	Byte	Word	Flowthrough
0100	Word	Word	Flowthrough
0111	Byte	Byte	Flyby
0110	Word	Word	Flyby
Search			
1111	Byte	Byte	N/A
1110	Word	Word	N/A
101X	Illegal		

TRANSFER TYPE FIELD AND MATCH CONTROL FIELD

<u>Code</u>	<u>Transfer Type</u>	<u>Match Control</u>
00	Single Transfer	Stop on No Match
01	Demand Dedicated/Bus Hold	Stop on No Match
10	Demand Dedicated/Bus Release	Stop on Word Match
11	Demand Interleave	Stop on Byte Match




Figure 3. Z8016 DTC Channel Mode Register

Table 1. Z8016 DTC Internal Registers

Register	Chain Control Bit	Port Address(Hex)			
		Channel 1	Channel 2		
DEVICE REGISTERS					
Master Mode register			38		
Command register			2C		
Chain Control register			--		
Temporary register			--		
CHANNEL REGISTERS					
Address registers, chainable					
		Segment/Tag	Offset	Segment/Tag	Offset
Current Address - A	9	1A	0A	18	08
Current Address - B	8	12	02	10	00
Base Address - A	6	1E	0E	C	0C
Base Address - B	5	16	06	14	04
Chain Address	0	26	22	24	20
Control registers, chainable					
Current Op-Count	7		32		30
Base Op-Count	4		36		30
Channel Mode* - High	1		56		54
Channel Mode* - Low	1		52		50
Pattern*	3		4A		48
Mask*	3		4E		4C
Interrupt Vector*	2		5A		58
Status/Save registers, Non-chainable					
Status register			2E		2C
Interrupt Save register			2A		28

*Slow-readable registers.




Figure 4. Z8016 DTC Pin Functions

The interface signals and pin assignments are listed in Table 2. Some of the signals are three-state, i.e., they are high-impedance when not under bus control. The open-drain pins require a pullup resistor of 3.3K ohms or more. The DTC decodes the status lines (ST₀-ST₃) for the Interrupt Acknowledge signal and generates status for data transactions. The multiplexed input $\overline{CS}/\overline{WAIT}$ serves as an active Low Chip Select (\overline{CS}) signal when the DTC is a bus slave, and serves as an active Low Wait (\overline{WAIT}) signal when the DTC is bus master and the control bit in the Master Mode register is enabled. The multiplexed output SN₇/MMUSYNC is driven Low when the DTC is not in control of the system bus and the MM1 bit of the Master Mode register is set. SN₇/MMUSYNC floats to a high-impedance state when the DTC is not in control of the system bus and the MM1 bit is cleared. When the DTC is in control of the system bus and is operating in logical address space, this line outputs an active High MMUSYNC pulse prior to each memory transaction cycle. In physical address space, this line outputs SN₇,

which is the 24th address bit in the linear address space.

If a peripheral device requires DMA service, it issues a request to the DTC by asserting DREQ. If the channel receiving the request is enabled and the BUSREQ and BA_i lines are High, the DTC issues a bus request to the CPU by driving the \overline{BUSREQ} line Low. When the CPU relinquishes bus control, a Bus Acknowledge signal is output to the DTC by driving the \overline{BAi} line Low, indicating that the request for bus control has been granted. Upon receipt of the Bus Acknowledge signal, the DTC issues a DMA Acknowledge signal to the peripheral by lowering the \overline{DACK} output; it then issues the control signals and addresses necessary to effect the transfer. When the transfer is completed or terminated, \overline{DACK} is driven High and the DTC begins the termination procedure. The \overline{DACK} output can be programmed as level or pulsed for Flyby transactions and as level or inactive for Flowthrough transactions via the CM₁₈ bit of the Channel Mode register.

Table 2. Z8016 DTC Interface Signals

Interface Signal	Pin Number	Input/Output	Three-State	Open-Drain
AD ₀ -AD ₁₅	5-20	In/Out	Yes	No
\overline{AS}	44	In/Out	Yes	No
\overline{BAI}	1	In	No	No
\overline{BAO}	3	Out	No	No
\overline{BUSREQ}	2	In/Out	No	Yes
B/ \overline{W}	35	Out	Yes	No
$\overline{CS}/\overline{WAIT}$	42	In	No	No
$\overline{DACK}_1, \overline{DACK}_2$	39,40	Out	No	No
$\overline{DREQ}_1, \overline{DREQ}_2$	36,37	In	No	No
\overline{DS}	43	In/Out	Yes	No
\overline{EOP}	38	In/Out	No	Yes
IEI	46	In	No	No
IEO	48	Out	No	No
\overline{INT}	47	Out	No	Yes
N/ \overline{S}	30	Out	Yes	No
R/ \overline{W}	41	In/Out	Yes	No
SN ₀ -SN ₆	21-25,28,29	Out	Yes	No
SN ₇ /MMUSYNC	27	Out	Yes	No
ST ₀ -ST ₃	31-34	In/Out	No	No
CLK	45			
GND	26			
+5V	4			

To establish DMA operation, the internal registers can be loaded under software by the CPU. The registers are addressed via the low byte of the Address/Data bus (AD₇-AD₀). The high byte of the Address/Data bus (AD₁₅-AD₈) is decoded with the user's chip select logic. Chip Select (\overline{CS}) must be valid prior to the rising edge of \overline{AS} to allow the CPU to write to, or read from, the DTC's registers. During a DMA transfer, the DTC generates control signals (R/ \overline{W} , B/ \overline{W} , N/ \overline{S} , and ST₀-ST₃) to indicate the transfer direction, the data size, and the type of space and transaction. It also generates \overline{AS} , \overline{DS} , \overline{DACK} , and MMUSYNC signals to synchronize timing and to demultiplex the Address/Data lines. Additionally, it generates addresses (SN₇-SN₀ and AD₁₅-AD₀ for physical addressing space or SN₆-SN₀ and AD₁₅-AD₀ for logical addressing space) of the source and destination of the transfer; samples the \overline{DREQ} , \overline{WAIT} , and \overline{EOP} lines; stores the data for the Flow-through transaction; and issues an \overline{EOP} Low signal when the transfer is terminated. Upon termination, the DTC performs either an interrupt, base-to-current reloading, chaining, or does nothing, under the control of Channel Mode register (i.e., bits CM₇-CM₁₅).

To relinquish bus control, the DTC drives its \overline{BUSREQ} line High and allows \overline{BAO} to follow \overline{BAI} .

The CPU regains bus control upon sampling its \overline{BUSREQ} input; if inactive, the CPU drives its \overline{BUSACK} output inactive. Whenever both \overline{BAI} and \overline{BUSREQ} are High and no DMA requests are pending, the DTC passes the High signal through \overline{BAO} to the lower-priority device, enabling it to request bus control. This procedure allows the CPU to regain bus control whenever an interrupting device releases bus control. See the Zilog 1982/83 Data Book* for more details on the Zilog Z-BUS.

INITIALIZATION

After a hardware reset (i.e., \overline{AS} and \overline{DS} are simultaneously Low) or a software reset (i.e., a reset command is issued to the Command register), take the following steps to initialize the system:

- Clear the Master Mode (MM) register to disable the DTC.
- Set the Chain Abort (CA) and Non-Auto Chaining (NAC) bits in each channel's Status register.
- Load each channel's Chain Address register.
- Issue Start Chain command.

*(document number 00-2034-02)

to minimize interaction with the host CPU, the DTC loads its own control parameters from memory into each channel (i.e., performs chaining). The CPU need to only program the Master Mode register and each channel's Chain Address register (Figure 5). All other registers are loaded by the channels themselves from a reload table located in system memory and pointed to by the Chain Address register. During chaining, the N/\bar{S} and B/\bar{W} lines are driven Low and the ST_3 - ST_0 outputs are set to 1000 (i.e., Memory Transaction for Data).

The first word in the reload table, the reload word, specifies which registers in the channel are to be reloaded. Bits 0 through 9 in the reload word relate to either one or two registers in the channel (Table 3). When a reload word bit is 1, the register or registers corresponding to that bit are reloaded. The data loaded into the selected registers follow the reload word in memory at successively larger addresses.

The reload table is of variable length. For example, when the contents of the segment and offset fields of Channel 1's Chain Address register are 0000_H and 1020_H, the reload table is started at location 1020_H. Thus, the data stored at location 1020_H is the reload word. If the reload word is 03FF_H, all of Channel 1's registers are loaded with the data in locations 1022_H through 1042_H (a total of 17 words). If

the reload word is 0203_H, only Current Address register A (Current ARA), Channel Mode register, and Chain Address register are reloaded with the data in locations 1022_H through 102C_H (a total of six words), and the remaining registers are not changed. When loading the address registers, the segment and tag word must precede the offset word (e.g., the segment and tag word of Current Address register A is located at 1022_H, while the offset word is located at 1024_H).

After the Master Mode bit MM_0 is set, a Start Chain command causes the selected channel to clear the NAC bit in its Status register and to start chaining. The control parameters of the channel are reloaded and the channel is ready to perform the DMA operation. DMA operation can be initiated in one of the following three ways:

- By software request--issue a Set Software Request command.
- By hardware request--apply a Low signal on the channel's DREQ input; the Hardware Request Mask bit (CM_{19}) in the Channel Mode register must be cleared.
- By chaining--load a Software Request bit ($CM_{20} = 1$) into the Channel Mode register during chaining.

0100	2101	0000	LD	R1,#0000	;RESET
0104	3B16	002C	OUT	%002C,R1	
0108	8D07		NOP		
010A	2101	0000	LD	R1,#0000	;LOAD SEGMENT/TAG OF CHANNEL 1'S
010E	3B16	0026	OUT	%0026,R1	;CHAIN ADDRESS REGISTER
0112	8D07		NOP		
0114	2101	1020	LD	R1,#1020	;LOAD OFFSET OF CHANNEL 1'S
0118	3B16	0022	OUT	%0022,R1	;CHAIN ADDRESS REGISTER
011C	8D07		NOP		
011E	2101	0001	LD	R1,#0001	;LOAD MASTER MODE REGISTER TO
0122	3B16	0038	OUT	%0038,R1	;ENABLE DTC
0126	8D07		NOP		
0128	2101	00A0	LD	R1,%00A0	;LOAD START CHAIN COMMAND
012C	3B16	002C	OUT	%002C,R1	;
0130	8D07		NOP		

Figure 5. Initialization of the Z8016 DTC

Table 3. Example of Chain Control Tables

Memory	Data	Register	Remarks
1020	03FF	Chain Control register	Chaining all registers
1022	0000	Segment/Tag of Current Address Register A	System data mem, increment, 0 waits
1024	1F00	Offset of Current Address Register A	Starting address
1026	0074	Segment/Tag of Current Address Register B	I/O, hold, 2 waits
1028	FF01	Offset of Current Address Register B	Peripheral address
102A	00A0	Current Op-Count	160 transfers
102C	0000	Segment/Tag of Base Address Register A	System data, increment, 0 waits
102E	2F00	Offset of Base Address Register A	Starting address
1030	0074	Segment/Tag of Base Address Register B	I/O, hold, 2 waits
1032	FF01	Offset of Base Address Register B	Peripheral address
1034	0100	Base Op-Count Register	256 transfers
1036	1234	Pattern register	0001001000110100 as pattern
1038	F000	Mask register	1111000000000000 as mask
103A	0002	Interrupt Vector register	Vector = 02
103C	0004	Channel Mode High	Pulsed \overline{DACK}
103E	3042	Channel Mode Low	Chain at EOP, Base to Current at TC, Address Register A to Address Register B Demand/Bus release, word-to-word flyby
1040	0000	Segment/Tag of Chain Address	
1042	1080	Offset of Chain Address	Address of next chain control word
.	.		
.	.		
1080	0182	Chain Control register	Chaining three registers
1082	0076	Segment/Tag of Current Address Register B	I/O, hold, 4 waits
1084	FF02	Offset of Current Address Register B	Peripheral address
1086	0050	Current Op-Count	80 transfers
1088	0010	Channel Mode High	Software request during chaining
108A	0240	Channel Mode Low	Interrupt at TC, Address Register A to Address Register B, word flow-through

When DMA operation is initiated by either software or hardware request, the DTC drives the \overline{BUSREQ} line Low and performs the DMA operation after it receives an active Low \overline{BAI} signal. When DMA operation is initiated by chaining, the DTC performs the DMA operation as soon as chaining ends if the MM_2 bit (CPU Interleave Enable bit) is clear. If the MM_2 bit is set, the channel gives up bus control after chaining and before DMA operation.

DMA OPERATIONS

There are three types of DMA operation: transfer, transfer-and-search, and search, each of which can occur in either a Flowthrough or Flyby transaction. They are controlled by programming

bits 0 through 3 of the Channel Mode register. The Flip bit (CM_4) is used to control the transfer direction. Figure 6 shows state diagrams for the various types of operations. Table 4 lists the operation codes.

Flowthrough Transfer and Flowthrough Transfer-and-Search operations consist of both read and write transactions. When bit CM_4 is clear, the DTC reads data from the location specified by the Current Address Register A (ARA) (i.e., the source), stores the data in the Temporary register, compares the data with the unmasked pattern, and then writes the data into the location specified by the Current Address Register B (ARB) (i.e., the destination). When bit CM_4 is set, the source location is specified by the




Figure 6a. Flowthrough Transfer and Flowthrough Transfer-and-Search Operations





Figure 6b. Flyby Transfer and Flyby Transfer-and-Search Operations

Current ARB, and the destination is specified by the Current ARA.

Flyby Transfer and Transfer-And-Search operations consist of a single Read cycle or a single Write cycle. When CM_4 is clear, the DTC reads the data

from the location specified by the Current ARA and the \overline{DACK} signal strobes the data to the flyby peripheral. In Transfer-and-Search operations, the data is also stored in the Temporary register and compared with the unmasked pattern.




Figure 6c. Search Operation

Table 4. Operation Codes And Programming Suggestions

Operation	Operation Code CM ₇ -CM ₀ *	Size	Suggestions
Flowthrough	0	W - W	If CM ₄ = 0 then ARA to ARB; if CM ₄ = 1 then ARB to ARA
Transfer	1	B - B	If CM ₁₈ = 0 then level DACK; if CM ₁₈ = 1 then DACK inactive
Flyby	2	W - W	If CM ₄ = 0 then ARA to ARB; if CM ₄ = 1 then ARB to ARA
Transfer	3	B - B	If CM ₁₈ = 0 then level DACK; if CM ₁₈ = 1 then pulsed DACK
Flowthrough	4	W - W	CM ₄ , CM ₁₈ same as flowthrough transfer
Transfer & Search	5	B - B	If CM ₁₇ = 0 then stop on no match; if CM ₁₇ = 1 then stop on match
Flyby	6	W - W	CM ₄ , CM ₁₈ same as flyby transfer
Transfer & Search	7	B - B	If CM ₁₇ = 0 then stop on no match; if CM ₁₇ = 1 then stop on match
Flowthrough	8	B - W	Byte at ARA, word at ARB
Funneling	9		If CM ₄ = 0 then byte-to-word; if CM ₄ = 1 then word-to-byte If CM ₁₈ same as transfer Operation count = number of words
Flyby	C	B - W	
Funneling	D		
Search	E	W - W	If CM ₄ = 0 then source at ARA; if CM ₄ = 1 then at ARB
	F	B - B	If CM ₁₇ = 0 then stop on no match; if CM ₁₇ = 1 then stop on match

Operation	Operation Code CM ₆	CM ₅	Suggestions
Single Operation	0	0	Each Software Rec. command causes one operation; Each $\overline{\text{DREQ}}$ falling edge causes one operation**
Demand with Bus Hold	0	1	Each Software Req. command causes block operation***; Operating when $\overline{\text{DREQ}}$ Low; Hold bus when $\overline{\text{DREQ}}$ High
Demand with Bus Release	1	0	Each software Req. command causes block operation***; Operating when $\overline{\text{DREQ}}$ Low; Release bus when High
Demand Interleave	1	1	Each Software Req. command causes block operation***; Operating when $\overline{\text{DREQ}}$ Low; Release bus to other channel or CPU after each operation

*CM (Channel Mode) register's bit.

**The $\overline{\text{DREQ}}$ falling edge must meet the timing requirement.

***If MM2 (Master Mode) bit is set (CPU interleave is enabled), the DTC releases the bus after each operation when the channel is not in Bus Hold mode.

When Flip bit CM_4 is set, the DTC activates \overline{DACK} to the flyby peripheral, which enables the data onto the A/D bus, writes the data into the location specified by the Current ARB, stores it in the Temporary register, and compares it with the unmasked pattern.

The Search operation consists of a Read cycle only. The DTC reads data from the source location (specified by the Current ARA when $CM_4 = 0$ and by Current ARB when $CM_4 = 1$), stores the data in the Temporary register, and compares it with the unmasked pattern. No data is written into any location or peripheral. Channel Mode register bits CM_{17} - CM_{16} are the match control field for programming the Stop condition.

Channel Mode bits CM_6 - CM_5 select the channel's response to the request to start a DMA operation. There are four types of response: single operation, demand dedicated with bus hold, demand dedicated with bus release, and demand interleave. These responses are detailed below. Figure 7 shows flow charts for each of these responses. Interleave operations between the CPU and the DTC, and between DTC channels, are shown in Figure 8.

The setting of bits CM_6 and CM_5 are described as follows:

a) Single operation ($CM_6 = 0$, $CM_5 = 0$). In response to a software request or active $DREQ$ High-to-Low transition, the channel performs a single DMA iteration. The DTC relinquishes bus control after each transaction unless a second High-to-Low \overline{DREQ} transition meets the timing requirement.

b) Demand Dedicated with Bus Hold ($CM_6 = 0$, $CM_5 = 1$). In response to a software request, the channel acquires bus control, performs a DMA operation until termination occurs (i.e., TC, MC or \overline{EOP} occurs), and then relinquishes bus control.


In response to an active Low \overline{DREQ} , the channel acquires bus control, performs DMA operations while $DREQ$ is active Low, retains bus control when \overline{DREQ} is High but does nothing, resumes DMA operation when $DREQ$ is Low again and only relinquishes bus control when the operation terminates (i.e., TC, MC, or \overline{EOP} occurs). If the $DACK$ signal is programmed as level ($CM_{18} = 0$), it will be active Low from the time the channel acquires bus control to when it relinquishes control.

c) Demand Dedicated with Bus Release ($CM_6 = 1$, $CM_5 = 0$). In response to a software request the channel performs DMA iterations until TC, MC, or \overline{EOP} occurs. In response to a hardware request, the channel performs DMA iterations until \overline{DREQ} goes inactive. The contents of the Current Address registers and the Current Operation Count register will not be reloaded until TC, MC, or \overline{EOP} occurs.


d) Demand Interleave ($CM_6 = 1$, $CM_5 = 1$). Demand Interleave varies, depending on the setting of Master Mode register bit MM_2 . If MM_2 is set (CPU interleave is enabled), the DTC relinquishes bus control after each DMA iteration and then re-requests it. This permits the CPU and other devices to gain bus control during DMA operations. If MM_2 is clear (CPU interleave is disabled), control can pass from one channel to the other without releasing bus control. If only one channel is programmed in Demand Interleave mode, the other channel will retain control until termination or until $DREQ$ goes inactive, at which time control is returned to the other channel.

Channel Mode register bit CM_{18} selects the waveform of $DACK$. The pulsed \overline{DACK} ($CM_{18} = 1$) is used only in Flyby transactions. It is inactive during Non-Flyby transactions when CM_{18} is set.


Byte-word funneling allows packing and unpacking of byte data to facilitate high-speed transfers between byte-oriented peripherals and word-organized memory. The funneling option can be used only in Flowthrough transactions. For transfers from a byte source to a word destination, two consecutive byte reads are performed to move data from the source location. These bytes are assembled in the Temporary register. The Temporary register data is then written into the destination location as a word. For word-to-byte funneling, word data is read from the source location into the Temporary register. This word is then written to the destination in two consecutive byte writes. The byte address must be programmed in the Current ARA and the word address must be in the Current ARB. Bit CM_4 in the Channel Mode register is used to specify the transfer direction. It is set to 0 to specify byte-to-word funneling and to 1 for word-to-byte funneling. To access the high byte of the word first, bit IG_3 of the Current ARB must be cleared. Bit IG_3 of the Current ARB is set when accessing the low byte of the word first, after which the ARB address increments. Figure 9 shows two examples of data funneling.




(A) Single operation



(C) Demand dedicated with bus release
(hardware request)



(B) Demand operation when
software requesting



(D) Demand dedicated with
bus hold (hardware request)

Figure 7. Flow Charts of DMA Operations




Figure 8. Flow Charts of Interleave Operations

A) Byte-to-Word Funneling: Data is moved from the byte source addressed at FA70 to the word destination addressed from 1600.

Current ARA: 0010-FA70 (Segment = 00, Offset = FA70, Address hold)
 Current ARB: 00xx-1604 (Segment = 00, Offset = 1604, Address hold/change)
 Current Op-Count: 0003 (Three words)
 Flip bit (CM₄): 0 (Data from "ARA" to "ARB")

Destination Data Distribution

ADDRESS	TG ₄ ,TG ₃				
	00	01	10	11	
00-1600	*	FFEE	*	*	
00-1602	*	DDCC	*	*	
00-1604	AABB	BBAA	EEFF	FFEE	
00-1606	CCDD	*	*	*	
00-1608	EEFF	*	*	*	
00-160A	*	*	*	*	
NOTES	ARB	INC.	DEC.	HOLD	HOLD
	WRITE FIRST	HIGH	LOW	HIGH	LOW

Source Data String

AA
 BB
 CC
 DD
 EE
 FF

B) Word-to-Byte Funneling: Data is moved from the word source addressed from 1800 to the byte destination addressed from 1A00.

Current ARA: 0000-1A00 (Segment = 00, Offset = 1A00, Address increment)
 Current ARB: 00xx-1800 (Segment = 00, Offset = 1800, Address hold/change)
 Current Op-Count: 003 (three words)
 Flip bit (CM₄): 1 (Data from "ARB" to "ARA")

Destination Data Distribution

ADDRESS	TG ₄ ,TG ₃				
	00	01	10	11	
00-1A00	AA	BB	AA	BB	
00-1A01	BB	AA	BB	AA	
00-1A02	CC	99	AA	BB	
00-1A03	DD	88	BB	AA	
00-1A04	EE	77	AA	BB	
00-1A05	FF	66	BB	AA	
00-1A06	*	*	*	*	
00-1A07	*	*	*	*	
00-1A08	*	*	*	*	
NOTES	ARB	INC.	DEC.	HOLD	HOLD
	READ FIRST	HIGH	LOW	HIGH	LOW

Source Data Distribution

Address	Word Data
00-17FA	
00-17FC	6677
00-17FE	8899
00-1800	AABB
00-1802	CCDD
00-1804	EEFF
00-1806	

*Data unchanged

Figure 9. Examples of Byte/Word Funneling

Z8016 DTC-TO-Z8000 CPU INTERFACE

CPU and DTC On Same Board

The Address/Data bus and control signals of the Z8000 CPU and those of the Z8016 DTC are directly connected. The \overline{AS} , \overline{DS} , and \overline{BUSACK} signals of the CPU are connected through the reset logic to the \overline{AS} , \overline{DS} , and \overline{BAI} signals of the DTC. $\overline{CS}/\overline{WAIT}$ demultiplexing logic is required for the $\overline{CS}/\overline{WAIT}$ input of the DTC if hardware waits are necessary. The \overline{DREQ} lines are connected to the request outputs of peripheral devices. The \overline{DACK} lines are connected to the corresponding enable inputs of the peripheral devices.

When programming for Flyby transactions, the R/\overline{W} input of the flyby peripheral should be inverted internally by the peripheral or externally by special logic. R/\overline{W} High indicates that the flyby peripheral should accept data, and R/\overline{W} Low indicates that the flyby peripheral should drive data onto the bus. The memory or non-flyby peripheral uses the R/\overline{W} High signal to indicate that it should drive data onto the A/D bus, and it uses the R/\overline{W} Low signal to indicate that it should accept the data from A/D bus.

When reading a slow-readable register (e.g., the Channel Mode register), external logic for inserting hardware Wait states is required. The worst-case \overline{DS} low width for the slow-readable registers is approximately 2000 ns for a 4 MHz Z8016 DTC. The interrupt vector is supplied by the Interrupt Save register (a fast-readable register), therefore, the \overline{DS} Low width for Interrupt Acknowledge does not require hardware Wait states.

Figure 10 shows the interface of the Z8000 CPU and the Z8016 DTC when located on the same board. No buffer is required for \overline{BUSREQ} . The pins of \overline{BUSREQ} , \overline{EOP} and \overline{INT} require 3.3k or larger pullup resistors. When more than one DTC or other peripherals are used, the $\overline{BAI}-\overline{BA0}$ and IEI-IE0 daisy chains are used to determine priorities for bus control and the interrupt service.

CPU and DTC on Different Boards

When the DTC and CPU are located on different boards, the address/data and control signals pass through the system bus. The system bus must provide:

- Multiplexed Address/Data lines (AD_0-AD_{15})
- Bus timing lines [Address Strobe (\overline{AS}), Data Strobe (\overline{DS})]
- Read/Write (R/\overline{W}) status signal
- Bus control lines [Bus Request (\overline{BUSREQ}) and Bus Acknowledge (\overline{BUSACK})]
- Interrupt Request lines
- Status lines (ST_0-ST_3)
- Ready (RDY) line

The \overline{BUSREQ} pin of the DTC requires special bidirectional buffer logic to prevent competition between buses. The other connections are the same as those made when the CPU and DTC are located on the same board.

Figure 11 shows the interface configuration for a Z-BUS system used with the Z8016 DTC.




Figure 11. DTC-to-Z-BUS System Interface Configuration

Z8016 DTC-TO-8086 CPU INTERFACE

To control data transactions the 8086 CPU provides \overline{RD} and \overline{WR} signals and the Z8016 DTC provides \overline{DS} and R/\overline{W} signals. The R/\overline{W} signal is valid and stable at the T1 state, whereas \overline{RD} and \overline{WR} are valid at the T2 state. Therefore, the use of \overline{RD} or \overline{WR} to generate a R/\overline{W} signal violates the R/\overline{W} -valid-to- \overline{DS} falling edge setup time requirement. To avoid this, the DT/R signal of the 8086 CPU can be used to generate the R/\overline{W} signal for programming the DTC. This interface configuration between the Z8016 DTC and the 8086 CPU is shown in Figure 12.

External logic provides and controls the status signals ST_0 - ST_3 . See the Interface Support Logic section of this application note for details.

Z8016 DTC-TO-Z8030 Z-SCC INTERFACE

The Z8030 Serial Communications Controller (Z-SCC) functions as a serial-to-parallel, parallel-to-serial converter/controller. Address and data transactions through the Z-SCC are activated by controlling the \overline{CS}_0 and CS_1 inputs. The CS_1 must remain active High throughout the data transaction. The \overline{CS}_0 Low allows the address of the internal register to be accessed. Figure 13 shows the DTC-to-Z-SCC interface configuration.

When interfacing with the Z-SCC, the DTC should be programmed for:

- Single operation or Demand operation
- Byte-to-byte flowthrough transfer, transfer-and-search, or search. An FIO is necessary in Flyby mode due to recovery time parameters.
- One wait state insertion for accessing the Z-SCC and three wait states for the memory cycle. This is to meet the SCC recovery time.

For example, to transfer data from the Z-SCC (addressed as 00-FFBx) to memory (e.g., 00-2000 to 00-20FE), the ARA, ARB, Op-Count and Channel Mode registers are:

ARA: 0000 - 2000
ARB: 0072 - FF80
Op-Count: 0100
Channel Mode: 0000 - 1001

Because of the write to \overline{DS} falling edge setup time requirement, Flyby transactions are not recommended unless the memory access time is fast enough to meet this requirement. The Z-SCC requests a DMA transfer by pulling the $\overline{DTR}/\overline{REQ}$ output Low.

Z8016 DTC-TO-Z8038 Z-FIO INTERFACE

The Z8038 FIFO I/O Port (Z-FIO) provides an asynchronous, 128-byte FIFO buffer. This buffer is expandable in both width and depth. The data transfer logic of the Z-FIO is especially designed to work with DMA controllers in high-speed transfers. Figure 14 shows the DTC-to-Z-FIO interface configuration. The \overline{DACK} output of the DTC is connected to the \overline{DMASTB} input of the Z-FIO. When \overline{DACK} is active Low, it masks the \overline{CS} for Flyby DMA operations. The following rules apply when programming the DTC to transfer data between the A/D bus and the Z-FIO.

- (1) The time between the rising edge of \overline{DS} and the next falling edge of \overline{DS} in the DTC must meet the valid access recovery time of the Z-FIO. In Demand Block transfer operations, the delay of two \overline{DS} signals equals approximately two DMA clock cycles. Therefore, Demand Interleave transfer or Single transfer operations are suggested.
- (2) The pulsed \overline{DACK} bit (CM_{18}) of the Channel Mode register must be set.
- (3) For Flowthrough operations, \overline{CS} of the Z-FIO must be activated.
- (4) For word-to-word transfers, two FIOs must be used.




Figure 12. Z8016 DTC-to-8086 CPU Interface Configuration




Figure 13. DTC-to-Z-SCC Interface Configuration




Figure 14. DTC-to-Z-FIO Interface Configuration

Z8016 DTC-TO-Z8010 MMU INTERFACE

The Z8010 Memory Management Unit (MMU) contains a table of access attributes that are individually programmable for each segment. The attributes provided are read-only, System-mode-only, DMA-only, execute-only, and CPU-only. If the MMU detects a memory access that violates one of the attributes of a segment, the MMU interrupts the CPU or DMA to inhibit an illegal memory access.

Figure 15 shows the DTC-to-MMU interface configuration. The MMUSYNC output of the DTC ORed with the BUSACK signal of the CPU is connected to the DMASync input of the MMU. The MMUSync pin of the


DTC is multiplexed with SN₇. If bit MM₁ of the Master Mode register is set (Logical Addressing mode), this pin outputs an MMUSync active High pulse prior to each DMA cycle when the DTC is in control of the system bus; when the DTC is not in control of the system bus it outputs a Low level. If the MM₁ is clear (Physical Addressing mode), this pin outputs the SN₇ when the DTC is a bus master and is driven with high-impedance off when the DTC is not in control of the system bus.

The SUP output of the MMU is connected to the EOP pin of the DTC so that DMA operation will be terminated whenever a violation is detected.


INTERFACE SUPPORT LOGIC

shown assumes a timeout feature such as on the AMZ8127 clock chip. Figure 17 shows the logic for decoding the status lines to generate the $\overline{\text{MREQ}}$, $\overline{\text{IORQ}}$, and $\overline{\text{M/IO}}$ signals.

Figure 16 shows the external logic for multiplexing $\overline{\text{CS}}$ and $\overline{\text{WAIT}}$ (or $\overline{\text{RDY}}$) signals for the $\overline{\text{CS/WAIT}}$ input of the Z8016 DTC. The slow circuit



(A) $\overline{\text{WAIT}}$, $\overline{\text{CS}}$ Multiplexing Logic



(B) $\overline{\text{RDY}}$, $\overline{\text{CS}}$ Multiplexing Logic

Figure 16. Multiplexing Logic For $\overline{\text{CS/WAIT}}$ Input




Figure 17. Status Lines Decoding Logic

Initializing The CIO

Zilog

Application Note

October 1982

INTRODUCTION

Zilog's Z8536 Counter/Timer and Parallel I/O Unit (CIO) and Z8036 (Z-CIO) can provide convenient solutions to many microprocessor-based design problems. Their handshake control, bit manipulation, pattern recognition, and interrupt control capabilities extend the range of applications far beyond that of traditional counter/timer and parallel I/O circuits. This application note gives a generalized procedure for initializing the CIO, as well as an initialization example for one particular application. All comments in this document referring to "the CIO" apply to both the Z8036 and Z8536. References to the Z-CIO refer only to the Z8036.

ACCESSING THE REGISTERS

From the programmer's point of view, the only difference between the Z8036 and the Z8536 is the way the registers are accessed. In the Z8036, they are mapped directly into the CPU's I/O address space, and the Right Justified Address (RJA) bit in the Master Interrupt Control register determines which address bits are used to select them. When RJA = 0, bits AD₆-AD₁ are decoded, and when RJA = 1, bits AD₅-AD₀ are decoded.

The Z8536 uses only A₀ and A₁ to select the registers and thus occupies only four bytes of I/O address space. The Data registers for each port are accessed directly using A₀ and A₁. The Control registers (as well as the Data registers) can be accessed using the following two-step sequence with A₀ = A₁ = 1: first, write the address of the target register to an internal 6-bit pointer register; then read from or write to the target register. An internal state machine determines

whether a given access refers to the pointer or the target register.

SOFTWARE RESET

A software reset is performed by writing a 1 to the Reset bit in the Master Interrupt Control register. This causes all control bits to be reset to 0, all port I/O lines to be at high impedance, the Interrupt pin to be inactive, and the Interrupt Enable Output (IEO) pin to follow the Interrupt Enable Input (IEI) pin. A reset disables all functions except a read or write to the Reset bit; therefore the Reset bit must be cleared before any other control bits can be programmed.

INITIALIZATION

Once the CIO has been reset and, in the Z-CIO, the RJA bit has been programmed, it can easily be initialized for a given application by using the procedures outlined in the flowcharts of Figures 1 through 7. These flowcharts are intended to serve more as a logical guide than as a sequential algorithm. The actual sequence of initialization is unimportant, except that a few basic rules must be observed:

- The ports and counter/timers should be enabled only after their functions have been completely specified.
- When Ports A and B are linked, Port B should be enabled before, or simultaneously with, the enabling of Port A. Also, the Port Link Control (PLC) bit in the Master Configuration Control register should be set before either port is enabled.

- The counter/timers should be triggered only after they have been enabled.
- When Counter/Timers 1 and 2 are linked, the functions of both must be specified and the Counter/Timer Link Control (LC) bits (in the Master Configuration Control register) must be programmed before either counter/timer is enabled.
- The Master Interrupt Enable (MIE) bit in the Master Interrupt Control register should be set only after the functions of the CIO's interrupt sources have been completely specified.




Figure 1. Port A or B Initialization

Table 1. Z8036/Z8536 CIO Register Summary

Internal Address (Binary)	Read/Write	Register Name
A₅...A₀		
Main Control Registers		
000000	R/W	Master Interrupt Control
000001	R/W	Master Configuration Control
000010	R/W	Port A Interrupt Vector
000011	R/W	Port B Interrupt Vector
000100	R/W	Counter/Timer Interrupt Vector
000101	R/W	Port C Data Path Polarity
000110	R/W	Port C Data Direction
000111	R/W	Port C Special I/O Control
Most Often Accessed Registers		
001000	*	Port A Command and Status
001001	*	Port B Command and Status
001010	*	Counter/Timer 1 Command and Status
001011	*	Counter/Timer 2 Command and Status
001100	*	Counter/Timer 3 Command and Status
001101	R/W	Port A Data**
001110	R/W	Port B Data**
001111	R/W	Port C Data**
Counter/Timer Related Registers		
010000	R	Counter/Timer 1 Current Count (MS Byte)
010001	R	Counter/Timer 1 Current Count (LS Byte)
010010	R	Counter/Timer 2 Current Count (MS Byte)

* All bits can be read and some bits can be written.

** Also directly addressable in Z8536 using pins A₀ and A₁.

Table 1. Z8036/Z8536 CIO Register Summary--Continued

Internal Address (Binary)	Read/Write	Register Name
Counter/Timer Related Registers (continued)		
010011	R	Counter/Timer 2 Current Count (LS Byte)
010100	R	Counter/Timer 3 Current Count (MS Byte)
010101	R	Counter/Timer 3 Current Count (LS Byte)
010110	R/W	Counter/Timer 1 Time Constant (MS Byte)
010111	R/W	Counter/Timer 1 Time Constant (LS Byte)
011000	R/W	Counter/Timer 2 Time Constant (MS Byte)
011001	R/W	Counter/Timer 2 Time Constant (LS Byte)
011010	R/W	Counter/Timer 3 Time Constant (MS Byte)
011011	R/W	Counter/Timer 3 Time Constant (LS Byte)
011100	R/W	Counter/Timer 1 Mode Specification
011101	R/W	Counter/Timer 2 Mode Specification
011110	R/W	Counter/Timer 3 Mode Specification
011111	R	Current Vector
Port A Specification Registers		
100000	R/W	Port A Mode Specification
100001	R/W	Port A Handshake Specification
100010	R/W	Port A Data Path Polarity
100011	R/W	Port A Data Direction
100100	R/W	Port A Special I/O Control
100101	R/W	Port A Pattern Polarity
100110	R/W	Port A Pattern Transition
100111	R/W	Port A Pattern Mask
Port B Specification Registers		
101000	R/W	Port B Mode Specification
101001	R/W	Port B Handshake Specification
101010	R/W	Port B Data Path Polarity
101011	R/W	Port B Data Direction
101100	R/W	Port B Special I/O Control
101101	R/W	Port B Pattern Polarity
101110	R/W	Port B Pattern Transition
101111	R/W	Port B Pattern Mask





Figure 2. Bit Port Initialization



*Deskew Timers Are Used Only For Output Ports

Figure 3. Handshake Port Initialization




Figure 3. Handshake Port Initialization (continued)





Figure 4. Port C Initialization



*For linked operation C/Ts 1 and 2 must both be initialized before they are enabled

Figure 5. Counter/Timer Initialization




Figure 6. Interrupt Initialization




Figure 7. Pattern Recognition Initialization

APPLICATION EXAMPLE

Figure 8 shows the Z8036 configured to function as:

- An input handshake port
- A priority interrupt controller
- A squarewave generator
- A watchdog timer
- A general-purpose timer

In addition, there are two bits left over to function as bit-addressable output lines. The following sections discuss the specific initialization procedures used to program each of the functions.




Figure 8. Z-CIO Application Example

Port A as an Input Handshake Port

In Figure 8, Port A is an input port with 2-Wire Interlocked Handshake. (The CIO also supports Strobed Handshake, Pulsed Handshake, and IEEE 3-Wire Handshake.) Port C provides the handshake control signals, with PC₂ as $\overline{\text{ACKIN}}$ (Acknowledge Input) and PC₃ as RFD (Ready For Data) output.

Port A is specified as an input handshake port by writing a 0 to bit D₇ and a 1 to bit D₆ of the Port A Mode Specification register. Writing a 1 to bit D₅ and a 0 to bit D₄ of the same register specifies the double-buffered mode and allows the port to interrupt the CPU when both the Buffer register and Input Data register are full. Since the ports reset to Interlocked Handshake, the Port A Handshake Specification register need not be programmed in this example.

If Port A is to place an interrupt vector on the system bus during Interrupt Acknowledge transactions, then the Port A Interrupt Vector register should be programmed with the appropriate value. The Port A interrupt logic is enabled by writing 1s to bits D₇ and D₆, and a 0 to bit D₅ of the Port A Command and Status register. This encoded command sets the Port A Interrupt Enable (IE) bit.

The programmer should specify the correct data direction for the handshake bits, as well as the initial state of RFD. Writing F4 (hexidecimal) to the Port C Data Direction register programs PC₃ (RFD) as an output bit, PC₂ ($\overline{\text{ACKIN}}$) as an input bit, and allows PC₁ and PC₀ to function as bit-addressable output lines. PC₀, PC₁, and PC₃ can be programmed with their initial values by writing to the Port C Data register. In this example, PC₃ (RFD) is initially High, signaling that Port A is ready for data.

Port B as a Priority Interrupt Controller

The priority interrupt controller is implemented using the OR-Priority Encoded Vector (OR-PEV) mode of pattern recognition. When any of the six inputs (PB₁-PB₅ and PB₇) are High, Port B's Pattern Match Flag and Interrupt Pending (IP) bits are set. If no higher priority interrupt sources (e.g., Port A) are under service, and if Port B's interrupts are enabled, the CIO interrupts the CPU. If no higher priority interrupts are pending at the time of the next Interrupt Acknowledge cycle, then Port B places its interrupt vector on the bus. Encoded within this vector is the value of the highest priority interrupt request at Port B (with PB₇ as the highest priority input). The CPU can then automatically branch to the appropriate service routine.

To function as a priority interrupt controller, Port B must be specified as a bit port with OR-PEV pattern match; hence a 06H must be loaded into the Port B Mode Specification register. PB₁-PB₅ and PB₇ must be programmed as input bits by writing 1s to bits D₁-D₅ and D₇ of the Port B Data Direction register. The polarity of the interrupt request signals can be specified independently in the Port B Pattern Polarity register and the sources can be individually masked using the Port B Pattern Mask register. In this example, all of the interrupts are active High and bits PB₀ and

PB₆ are masked off; FF_H is therefore loaded into the Port B Pattern Polarity register, and BE_H is loaded into the Port B Pattern Mask register. Transition pattern specifications should not be used in the OR-PEV pattern match mode, so the Port B Pattern Transition register should not be programmed.

The base interrupt vector should be loaded into the Port B Interrupt Vector register, and the Port B interrupt logic is enabled by writing 1s to bits D₇ and D₆, and a 0 to bit D₅ of the Port B Command and Status register. Also, the Port B Vector Includes Status (VIS) bit should be set so that unique vectors can be generated for each of the interrupt sources (this can be done at the same time the MIE bit is set).

Counter/Timer 1 as a Watchdog Timer

In this example, Counter/Timer 1 acts as a watchdog timer, interrupting the CPU whenever a 10 ms interval elapses without the occurrence of a rising edge on its trigger input (PB₆). Each time the timer is triggered (i.e., with each rising edge on PB₆), it reloads its time constant and begins counting down toward the terminal count. Since the Counter/Timer 1 Time Constant is programmed to provide a timeout interval of 10 ms, a terminal count condition always indicates that at least 10 ms has elapsed since the last rising edge on PB₆.

The programmer must set bits D₂ and D₄ of the Counter/Timer 1 Mode Specification register. Bit D₂ is the Retrigger Enable (REB) bit, and D₄ is the External Trigger Enable (ETE) bit. All other bits in this register can remain reset to 0. Since PB₆ is the designated external trigger input whenever Counter/Timer 1's ETE bit is set, Port B must be programmed as a bit port and PB₆ must be programmed as an input bit.

Since Counter/Timer 1 is in the Timer mode (i.e., it does not have an external count input), it counts the pulses of the internal clock signal (PCLK/2). Assuming a 4 MHz PCLK, the Time Constant should be 20,000₁₀ for a 10 ms timeout interval. This can be achieved by loading 4E_H to the most-significant byte of Counter/Timer 1's Time Constant, and 20_H to the least-significant byte of Counter/Timer 1's Time Constant.

The base interrupt vector should be loaded into the Counter/Timer Interrupt Vector register, and the Counter/Timer 1 interrupt logic is enabled by writing 1s to bits D₇ and D₆, and a 0 to bit D₅ of the Counter/Timer 1 Command and Status register. Also, the Counter/Timer VIS bit should be set so that Counter/Timers 1 and 2 can generate unique vectors. (This can be done at the same time the MIE bit is set.)

Counter/Timer 2 as a Squarewave Generator

While Counter/Timer 1 uses PB₆ as its trigger input, Counter/Timer 2 can use PB₀ as its output. The squarewave duty cycle is selected by writing a 1 to bit D₁ and a 0 to bit D₀ of the Counter/Timer 2 Mode Specification register. Setting bits D₇ and D₆ of the same register specifies the Continuous mode with an external output. Since PB₀ is the designated Counter/Timer 2 output whenever Counter/Timer 2's External Output Enable (EOE) bit is set, Port B must be programmed as a bit port and PB₀ must be programmed as an output bit.

In the Squarewave mode, the timeout interval should be equal to half the period of the desired squarewave (see the CIO Technical Manual, section 4.2.5, document number 00-2091-01). A frequency of 100 KHz corresponds to a period of 10 μs, and therefore, a timeout interval of 5 μs. With a 4MHz PCLK, the period of the input clock signal (PCLK/2) is 0.5 μs, and therefore the necessary Time Constant is 10₁₀ or 000A_H. This value should be loaded into the Counter/Timer 2 Time Constant registers. Since the squarewave generator does not interrupt the CPU, there is no need to enable Counter/Timer 2's interrupt logic.

Counter Timer 3 as a General-Purpose Timer

For Counter/Timer 3 to interrupt the CPU periodically, the user must specify the Continuous mode by setting bit D₇ of the Counter/Timer 3 Mode Specification register. All other bits in this register can remain reset to 0. Loading 4E20_H to the Counter/Timer 3 Time Constant registers specifies a 10 ms timeout interval. Writing 1s to bits D₇ and D₆, and a 0 to bit D₅ of the Counter/Timer 3 Command and Status register enables the Counter/Timer 3 interrupt logic.

When all of their functions have been completely specified, the ports and counter/timers can be enabled simultaneously by writing F4_H to the Master Configuration Control register. At this point, the counter/timers can be started by setting the Gate Command (GCB) and Trigger Command

(ICB) bits in each of their Command and Status registers. Finally, setting the MIE bit, along with the appropriate VIS bits, completes the initialization. Table 2 summarizes the initialization sequence for this application example.

Table 2. Initialization Sequence for Application Example

Step	Register Programmed	Address AD ₇ -AD ₀	Hex Value Loaded	Comments
1.	Master Interrupt Control	X0000000*	01	Reset Z-CIO.
2.	Master Interrupt Control	X000000X	00	Clear Reset.
3.	Port A Mode Specification	X100000X	60	Double-buffered input port, interrupt on two bytes.
4.	Port A Interrupt Vector	X000010X	VV	Interrupt vector depends on user's system.
5.	Port A Command and Status	X001000X	C0	Port A Interrupt Enable.
6.	Port C Data Direction	X000110X	F4	PC ₂ is input PC ₀ , PC ₁ and PC ₃ are output.
7.	Port C Data	X001111X	48	RFD is initially High. PC ₀ and PC ₁ are initially Low.
8.	Port B Mode Specification	X101000X	06	Bit port, OR-PEV pattern match.
9.	Port B Data Direction	X101011X	FE	PB ₀ is output. PB ₁ -PB ₇ are input.
10.	Port B Pattern Polarity	X101101X	FF	Interrupt inputs are active High.
11.	Port B Pattern Mask	X101111X	BE	PB ₀ and PB ₆ are masked off.
12.	Port B Interrupt Vector	X000011X	VV	Interrupt vector depends on user's system.
13.	Port B Command and Status	X001001X	C0	Port B Interrupt Enable.
14.	Counter/Timer 1 Mode Specification	X011100X	14	Single cycle, External Trigger Enable, Retrigger Enable.
15.	Counter/Timer 1's Time Constant-MSBs	X010110X	4E	Time Constant = (20,000) ₁₀ for a 10 ms timeout.
16.	Counter/Timer 1's Time Constant-LSBs	X010111X	20	

* If the initial state of the RJA bit is unknown, then the first access to the Master Interrupt Control register must be performed with AD₀ = 0.

Table 2. Initialization Sequence for Application Example--Continued

Step	Register Programmed	Address AD₇-AD₀	Hex Value Loaded	Comments
17.	Counter/Timer Interrupt Vector	X000100X	VV	Interrupt vector depends on user's system.
18.	Counter/Timer 1 Command and Status	X001010X	C0	Counter/Timer 1 Interrupt Enable.
19.	Counter/Timer 2's Mode Specification	X011101X	C2	Continuous, External Output Enable, Squarewave duty cycle.
20.	Counter/Timer 2's Time Constant MSBs	X011000X	00	
21.	Counter/Timer 2's Time Constant LSBs	X011001X	0A	Time Constant = (10) ₁₀ for 5 μs timeout.
22.	Counter/Timer 3 Mode Specification	X011110X	80	Continuous, no external enable.
23.	Counter/Timer 3 Time Constant MSBs	X011010X	4E	Time Constant = (20,000) ₁₀ for a 10 ms timeout.
24.	Counter/Timer 3's Time Constant LSBs	X011011X	20	
25.	Counter/Timer 3 Command and Status	X001100X	C0	Counter/Timer 3 Interrupt Enable.
26.	Master Configuration Control	X000001X	F4	Enable all ports and counter/timers.
27.	Counter/Timer 1 Command and Status	X001010X	06	Trigger and Gate commands.
28.	Counter/Timer 2 Command and Status	X001011X	06	Trigger and Gate commands.
29.	Counter/Timer 3 Command and Status	X001100X	06	Trigger and Gate commands.
30.	Master Interrupt Control	X000000X	8C	Master Interrupt Enable, Port B Vector Includes Status, Counter/Timer Vector Includes Status.

Using SCC With Z8000 In SDLC Protocol

Zilog

Application Note

October 1982

This application note describes the use of the Z8030 Serial Communications Controller (Z-SCC) with the Z8000™ CPU to implement a communications controller in a Synchronous Data Link Control (SDLC) mode of operation. In this application, the Z8002 CPU acts as a controller for the Z-SCC. This application note also applies to the non-multiplexed Z8530.

One channel of the Z-SCC communicates with the remote station in Half Duplex mode at 9600 bits/second. To test this application, two Z8000 Development Modules are used. Both are loaded with the same software routines for initialization and for transmitting and receiving messages. The main program of one module requests the transmit routine to send a message of the length indicated by the 'COUNT' parameter. The other system receives the incoming data stream, storing the message in its resident memory.

DATA TRANSFER MODES

The Z-SCC system interface supports the following data transfer modes:

- **Polled Mode.** The CPU periodically polls the Z-SCC status registers to determine if a received character is available, if a character is needed for transmission, and if any errors have been detected.
- **Interrupt Mode.** The Z-SCC interrupts the CPU when certain previously defined conditions are met.
- **Block/DMA Mode.** Using the Wait/Request ($\overline{W}/\overline{REQ}$)

signal, the Z-SCC introduces extra wait cycles in order to synchronize the data transfer between a controller or DMA and the Z-SCC.

The example given here uses the block mode of data transfer in its transmit and receive routines.

SDLC PROTOCOL

Data communications today require a communications protocol that can transfer data quickly and reliably. One such protocol, Synchronous Data Link Control (SDLC), is the link control used by the IBM Systems Network Architecture (SNA) communications package. SDLC is a subset of the International Standards Organization (ISO) link control called High-Level Data Link Control (HDLC), which is used for international data communications.

SDLC is a bit-oriented protocol (BOP). It differs from byte-control protocols (BCPs), such as Bisync, in that it uses only a few bit patterns for control functions instead of several special character sequences. The attributes of the SDLC protocol are position dependent rather than character dependent, so the data link control is determined by the position of the byte as well as by the bit pattern.

A character in SDLC is sent as an octet, a group of eight bits. Several octets combine to form a message frame, in which each octet belongs to a particular field. Each message contains: opening flag, address, control, information, Frame Check Sequence (FCS), and closing flag (figure 1).




Figure 1. Fields of the SDLC Transmission Frame

Both flag fields contain a unique binary pattern, 01111110, which indicates the beginning or the end of the message frame. This pattern simplifies the hardware interface in receiving devices so that multiple devices connected to a common link do not conflict with one another. The receiving devices respond only after a valid flag character has been detected. Once communication is established with a particular device, the other devices ignore the message until the next flag character is detected.

The address field contains one or more octets, which are used to select a particular station on the data link. An address of eight 1s is a global address code that selects all the devices on the data link. When a primary station sends a frame, the address field is used to select one of several secondary stations. When a secondary station sends a message to the primary station, the address field contains the secondary station address, i.e., the source of the message.

The control field follows the address field and contains information about the type of frame being sent. The control field consists of one octet that is always present.

The information field contains any actual transferred data. This field may be empty or it may contain an unlimited number of octets. However, because of the limitations of the


error-checking algorithm used in the frame-check sequence, however, the maximum recommended block size is approximately 4096 octets.

The frame check sequence follows the information or control field. The FCS is a 16-bit Cyclic Redundancy Check (CRC) of the bits in the address, control, and information fields. The FCS is based on the CRC-CCITT code, which uses the polynomial $(x^{16} + x^{12} + x^5 + 1)$. The Z8030 Z-SCC contains the circuitry necessary to generate and check the FCS field.

Zero insertion and deletion is a feature of SDLC that allows any data pattern to be sent. Zero insertion occurs when five consecutive 1s in the data pattern are transmitted. After the fifth 1, a 0 is inserted before the next bit is sent. The extra 0 does not affect the data in any way and is deleted by the receiver, thus restoring the original data pattern.


Zero insertion and deletion insures that the data stream will not contain a flag character or abort sequence. Six 1s preceded and followed by 0s indicate a flag sequence character. Seven to fourteen 1s signify an abort; 15 or more 1s indicate an idle (inactive) line. Under these three conditions, zero insertion and deletion are inhibited. Figure 2 illustrates the various line conditions.

A. ZERO INSERTION



ADDRESS = 10101011
CONTROL = 01111111

B. ABORT CONDITION



C. IDLE CONDITION

xxxx1111111111111111.....

Figure 2. Bit Patterns for Various Line Conditions

The SDLC protocol differs from other synchronous protocols with respect to frame timing. In Bisync mode, for example, a host computer might temporarily interrupt transmission by sending sync characters instead of data. This suspended condition continues as long as the receiver does not time out. With SDLC, however, it is invalid to send flags in the middle of a frame to idle the line. Such action causes an error condition and disrupts orderly operation. Thus, the transmitting device must send a complete frame without interruption. If a message cannot be transmitted completely, the primary station sends an abort sequence and restarts the message transmission at a later time.

SYSTEM INTERFACE

The Z8002 Development Module consists of a Z8002 CPU, 16k words of dynamic RAM, 2k words of EPROM monitor, a Z80A SIO providing dual serial ports, a Z801 CTC peripheral device providing four counter/timer channels, two Z80A PIO devices providing 32 programmable I/O lines, and wire wrap area for prototyping. The block diagram is depicted in Figure 3. Each of the peripherals in the development module is connected in a prioritized daisy chain configuration. The Z-SCC is included in this configuration by tying its IEI line to the IEO line of another device, thus making it one step lower in interrupt priority compared to the other device.




Figure 3. Block Diagram of Z8000 DM

Two Z8000 Development Modules containing Z-SCCs are connected as shown in Figure 4 and Figure 5. The Transmit Data pin of one is connected to the Receive Data pin of the other and vice versa. The Z8002 is used as a host CPU for loading the modules' memories with software routines.




Figure 4. Block Diagram of Two Z8000 CPUs

The Z8002 CPU can address either of the two bytes contained in 16-bit words. The CPU uses an even address (16 bits) to access the most significant byte of a word and an odd address for the least significant byte of a word.

When the Z8002 CPU uses the lower half of the Address/Data bus (AD_0-AD_7 , the least significant byte) for byte read and write transactions during I/O operations, these transactions are performed between the CPU and I/O ports located at odd I/O addresses. Since the Z-SCC is attached to the CPU on the lower half of the A/D bus, its registers must appear to the CPU at odd I/O addresses. To achieve this, the Z-SCC can be programmed to select its internal registers using lines AD_1-AD_5 . This is done either automatically with the Force Hardware Reset command in WR9 or by sending a Select Shift Left Mode command to WROB in channel B of the Z-SCC. For this application, the Z-SCC registers are located at I/O port address 'FExx'. The Chip Select signal (CS_0) is derived by decoding I/O address 'FE' hex from lines AD_8-AD_{15} of the controller.

To select the read/write registers automatically, the Z-SCC decodes lines AD_1-AD_5 in Shift Left mode. The register map for the Z-SCC is depicted in Table 1.

Table 1. Register Map

Address (hex)	Write Register	Read Register
FE01	WROB	RR0B
FE03	WR1B	RR1B
FE05	WR2	RR2B
FE07	WR3B	RR3B
FE09	WR4B	
FE0B	WR5B	
FE0D	WR6B	
FE0F	WR7B	
FE11	B DATA	B DATA
FE13	WR9	
FE15	WR10B	RR10B
FE17	WR11B	
FE19	WR12B	RR12B
FE1B	WR13B	RR13B
FE1D	WR14B	
FE1F	WR15B	RR15B
FE21	WROA	RR0A
FE23	WR1A	RR1A
FE25	WR2	RR2A
FE27	WR3A	RR3A
FE29	WR4A	
FE2B	WR5A	
FE2D	WR6A	
FE2F	WR7A	
FE31	A DATA	A DATA
FE33	WR9	
FE35	WR10A	RR10A
FE37	WR11A	
FE39	WR12A	RR12A
FE3B	WR13A	RR13A
FE3D	WR14A	
FE3F	WR15A	RR15A

INITIALIZATION

The Z-SCC can be initialized for use in different modes by setting various bits in its write registers. First, a hardware reset must be




Figure 5. Z8002 With SCC

performed by setting bits 7 and 6 of WR9 to one; the rest of the bits are disabled by writing a logic zero.

SDLC protocol is established by selecting a SDLC mode, sync mode enable, and a x1 clock in WR4. A data rate of 9600 baud, NRZ encoding, and a character length of eight bits are among the other options that are selected in this example (Table 2).

Note that WR9 is accessed twice, first to perform a hardware reset and again at the end of the initialization sequence to enable interrupts. The programming sequence depicted in Table 2 establishes the necessary parameters for the receiver and transmitter so that they are ready to perform communication tasks when enabled.

Table 2. Programming Sequence for Initialization

Register	Value (hex)	Effect
WR9	C0	Hardware reset
WR4	20	x1 clock, SDLC mode, sync mode enable
WR10	80	NRZ, CRC preset to one
WR6	AB	Any station address e.g. "AB"
WR7	7E	SDLC flag (01111110) = "7E"
WR2	20	Interrupt vector "20"
WR11	16	Tx clock from BRG output, $\overline{\text{TRxC}}$ pin = BRG out
WR12	CE	Lower byte of time constant = "CE" for 9600 baud
WR13	0	Upper byte = 0
WR14	03	BRG source bit = 1 for PCLK as input, BRG enable
WR15	00	External Interrupt Disable
WR5	60	Transmit 8 bits/character SDLC CRC
WR3	C1	Rx 8 bits/character, Rx enable (Automatic Hunt mode)
WR1	08	RxInt on 1st char & sp. cond., ext int. disable
WR9	09	MIE, VIS, status Low

The Z8002 CPU must be operated in System mode to execute privileged I/O instructions. So the Flag and Control Word (FCW) should be loaded with system normal (S/N), and the Vectored Interrupt

Enable (VIE) bits set. The Program Status Area Pointer (PSAP) is loaded with the address %4400 using the Load Control instruction (LDCTL). If the Z8000 Development Module is intended to be used, the PSAP need not be loaded by the programmer because the development module's monitor loads it automatically after the NMI button is pressed.

Since VIS and Status Low are selected in WR9, the vectors listed in Table 3 will be returned during the Interrupt Acknowledge cycle. Of the four interrupts listed, only two, Ch A Receive Character Available and Ch A Special Receive Condition, are used in the example given here.

Table 3. Interrupt Vectors

Vector (hex)	PS Address* (hex)	Interrupt
28	446E	Ch A Transmit Buffer Empty
2A	4472	Ch A External Status Change
2C	4476	Ch A Receive Char. Available
2E	447A	Ch A Special Receive Condition

*Assuming that PSAP has been set to 4400 hex, "PS Address" refers to the location in the Program Status Area where the service routine address is stored for that particular interrupt.

TRANSMIT OPERATION

To transmit a block of data, the main program calls up the transmit data routine. With this routine, each message block to be transmitted is stored in memory, beginning with location 'TBUF'. The number of characters contained in each block is determined by the value assigned to the 'COUNT' parameter in the main module.

To prepare for transmission, the routine enables the transmitter and selects the Wait On Transmit function; it then enables the wait function. The Wait On Transmit function indicates to the CPU whether or not the Z-SCC is ready to accept data from the CPU. If the CPU attempts to send data to the Z-SCC when the transmit buffer is full, the Z-SCC asserts its Wait line and keeps it low until the buffer is empty. In response, the CPU extends its I/O cycles until the Wait line goes inactive, indicating that the Z-SCC is ready to receive data.

The CRC generator is reset and the Transmit CRC bit is enabled before the first character is sent, thus including all the characters sent to the Z-SCC in the CRC calculation.

The Z-SCC's transmit underrun/EOM latch must be reset sometime after the first character is transmitted by writing a Reset Tx Underrun/EOM command to WRO. When this latch is reset, the Z-SCC automatically appends the CRC characters to the end of the message in the case of an underrun condition.

Finally, a three-character delay is introduced at the end of the transmission, which allows the Z-SCC sufficient time to transmit the last data byte and two CRC characters before disabling the transmitter.

RECEIVE OPERATION

Once the Z-SCC is initialized, it can be prepared to receive the message. First, the receiver is enabled, placing the Z-SCC in Hunt mode and thus setting the Sync/Hunt bit in status register RRO to 1. In Hunt mode, the receiver searches the incoming data stream for flag characters. Ordinarily, the receiver transfers all the data received between flags to the receive data FIFO. If the receiver is in Hunt mode, however, no data transfer takes place until an opening flag is received. If an abort sequence is received, the receiver automatically re-enters Hunt mode. The Hunt status of the receiver is reported by the Sync/Hunt bit in RRO.

The second byte of an SDLC frame is assumed by the Z-SCC to be the address of the secondary stations for which the frame is intended. The Z-SCC provides several options for handling this address. If the Address Search Mode bit D2 in WR3 is set to zero, the address recognition logic is disabled and all the received data bytes are transferred to the receive data FIFO. In this mode, software must perform any address recognition. If the Address Search Mode bit is set to one, only those frames with addresses that match the address programmed in WR6 or the global address (all 1s) will be transferred to the receive data FIFO. If the Sync Character Load Inhibit bit (D1) in WR3 is set to zero, the address comparison is made across all eight bits of WR6. The comparison can be modified so that

only the four most significant bits of WR6 need match the received address. This alteration is made by setting the Sync Character Load Inhibit bit to one. In this mode, the address field is still eight bits wide and is transferred to the FIFO in the same manner as the data. In this application, the address search is performed.

When the address match is accomplished, the receiver leaves the Hunt mode and establishes the Receive Interrupt on First Character mode. Upon detection of the receive interrupt, the CPU generates an Interrupt Acknowledge Cycle. The Z-SCC returns the programmed vector %2C. This vector points to the location %4472 in the Program Status Area which contains the receive interrupt service routine address.

The receive data routine is called from within the receive interrupt service routine. While expecting a block of data, the Wait On Receive function is enabled. Receive read buffer RR8 is read and the characters are stored in memory location RBUF. The Z-SCC in SDLC mode automatically enables the CRC checker for all data between opening and closing flags and ignores the Receive CRC Enable bit (D3) in WR3. The result of the CRC calculation for the entire frame in RR1 becomes valid only when the End Of Frame bit is set in RR1. The processor does not use the CRC bytes, because the last two bits of the CRC are never transferred to the receive data FIFO and are not recoverable.

When the Z-SCC recognizes the closing flag, the contents of the Receive Shift register are transferred to the receive data FIFO, the Residue Code (not applicable in this application) is latched, the CRC error bit is latched in the status FIFO, and the End Of Frame bit is set in the receive status FIFO. When the End Of Frame bit reaches the top of the FIFO, a special receive condition interrupt occurs. The special receive condition register RR1 is read to determine the result of the CRC calculation. If the CRC error bit is zero, the frame received is assumed to be correct; if the bit is 1, an error in the transmission is indicated.

Before leaving the interrupt service routine, Reset Highest IUS (Interrupt Under Service), Enable Interrupt on Next Receive Character, and Enter Hunt Mode commands are issued to the Z-SCC.

If receive overrun error is made, a special condition interrupt occurs. The Z-SCC presents vector %2E to the CPU, and the service routine located at address %447A is executed. Register RR1 is read to determine which error occurred. Appropriate action to correct the error should be taken by the user at this point. Error Reset and Reset Highest IUS commands are given to the Z-SCC before returning to the main program so that the other lower-priority interrupts can occur.

In addition to searching the data stream for flags, the receiver also scans for seven consecutive 1s, which indicates an abort condition. This condition is reported in the Break/Abort bit (D7) in RRD. This is one of many possible external status conditions. As a result

transitions of this bit can be programmed to cause an external status interrupt. The abort condition is terminated when a zero is received, either by itself or as the leading zero of a flag. The receiver leaves Hunt mode only when a flag is found.

SOFTWARE

Software routines are presented in the following pages. These routines can be modified to include various other options (e.g., SDLC Loop, Digital Phase Locked Loop etc.). By modifying the WR10 register, different encoding methods (e.g., NRZI, FMO, FM1) other than NRZ can be used.

Appendix

Software Routines

```

plzasm 1.3
LOC OBJ CODE STMT SOURCE STATEMENT

      1
      2
      3
      SDLC MODULE
$LISTON $TTY
CONSTANT
WROA := %FE21 IBASE ADDRESS FOR WR0 CHANNEL A1
RROA := %FE21 IBASE ADDRESS FOR RR0 CHANNEL A1
RBUF := %5400 IBUFFER AREA FOR RECEIVE CHARACTER1
PSAREA := %4400 ISTART ADDRESS FOR PROGRAM STAT AREA1
COUNT := 12 INO. OF CHAR. FOR TRANSMIT ROUTINE1

0000 GLOBAL MAIN PROCEDURE
ENTRY

0000 7601 LDA R1,PSAREA
0002 4400
0004 7D1D LDCTL PSAPOFF,R1 ILOAD PSAP1
0006 2100 LD R0,%5000
0008 5000
000A 3310 LD R1(%%1C),R0 IPCW VALUE(%5000) AT %%41C FOR VECTORED1
000C 001C IINTERRUPTS1

000E 7600 LDA R0,REC
0010 00D6'
0012 3310 LD R1(%%76),R0 IEXT. STATUS SERVICE ADDR. AT %%4476 IN1
0014 0076 IPSA1

0016 7600 LDA R0,SPCOND
0018 00FA'
001A 3310 LD R1(%%7A),R0 ISP.COND.SERVICE ADDR AT %%447A IN PSA1
001C 007A
001E 5F00 CALL INIT
0020 0034'
0022 5F00 CALL TRANSMIT
0024 008C'
0026 E8FF JR $

0028 AB TBUF: BVAL %AB ISTATION ADDRESS1
0029 48 BVAL 'H'
002A 45 BVAL 'E'
002B 4C BVAL 'L'
002C 4C BVAL 'L'
002D 4F BVAL 'O'
002E 20 BVAL ' '
002F 54 BVAL 'T'
0030 48 BVAL 'H'
0031 45 BVAL 'E'
0032 52 BVAL 'R'
0033 45 BVAL 'E'

0034 END MAIN

```

***** INITIALIZATION ROUTINE FOR Z-SCC *****

```

0034          GLOBAL  INIT PROCEDURE
              ENTRY
0034 2100      LD      R0,#15          !NO.OF PORTS TO WRITE TO!
0036 000F
0038 7602      LDA      R2,SCCTAB     !ADDRESS OF DATA FOR PORTS!
003A 004E
003C 2101      ALOOP: LD      R1,#WROA
003E FE21
0040 0029      ADDB     RL1,@R2
0042 A920      INC      R2
0044 3A22      OUTTB    @R1,@R2,R0   !POINT TO WROA,WRIA ETC THRO LOOP!
0046 0018
0048 8D04      TEST     R0           !END OF LOOP?!
004A EEF8      JR      NZ,ALOOP      !NO,KEEP LOOPING!
004C 9E08      RET
004E 12        SCCTAB: BVAL     2*9
004F C0        BVAL     %C0          !WR9=HARDWARE RESET!
0050 08        BVAL     2*4
0051 20        BVAL     %20          !WR4=X1 CLK,SDLC,SYNC MODE!
0052 14        BVAL     2*10
0053 80        BVAL     %80          !WR10=CRC PRESET ONE,NRZ,FLAG ON IDLE,1
                                   !FLAG ON UNDERRUN!
0054 0C        BVAL     2*6
0055 AB        BVAL     %AB          !WR6= ANY ADDRESS FOR SDLC STATION!
0056 0E        BVAL     2*7
0057 7E        BVAL     %7E          !WR7=SDLC FLAG CHAR!
0058 04        BVAL     2*2
0059 20        BVAL     %20          !WR2=INT VECTOR %20!
005A 16        BVAL     2*11
005B 16        BVAL     %16          !WR11=Tx CLOCK & TRxC OUT=BRG OUT!
005C 18        BVAL     2*12
005D CE        BVAL     %CE          !WR12= LOWER TC=CE!
005E 1A        BVAL     2*13
005F 00        BVAL     0           !WR13= UPPER TC=0!
0060 1C        BVAL     2*14
0061 03        BVAL     %03          !WR14=BRG ON,BRG SRC=PCLK!
0062 1E        BVAL     2*15
0063 00        BVAL     %00          !WR15=EXT INT. DISABLE!
0064 0A        BVAL     2*5
0065 60        BVAL     %60          !WR5=Tx 8 BITS/CHAR, SDLC CRC!
0066 06        BVAL     2*3
0067 C5        BVAL     %C5          !WR3=ADDR SRCH,REC ENABLE!
0068 02        BVAL     2*1
0069 08        BVAL     %08          !WR1=RX INT ON 1ST & SP COND,1
                                   !EXT INT DISABLE!
006A 12        BVAL     2*9
006B 09        BVAL     %09          !WR9= MIE,VIS,STATUS LOW!
006C          END      INIT

```

***** RECEIVE ROUTINE *****

```

1          RECEIVE A BLOCK OF MESSAGE          1
006C          GLOBAL  RECEIVE PROCEDURE
              ENTRY
006C C828      LDB      RL0,%28       !WAIT ON RECV.!
006E 3A86      OUTB     WROA+2,RL0
0070 FE23
0072 6008      LDB      RL0,%A8
0074 00A8
0076 3A86      OUTB     WROA+2,RL0   !ENABLE WAIT PNC. SP. COND. INT!
0078 FE23
007A 2101      LD      R1,#RROA+16
007C FE31
007E 2102      LD      R2,#COUNT+2  !COUNT+2 CHARACTERS TO READ!
0080 000E
0082 2103      LD      R3,#RBUF      !RECEIVE BUFFER IN MEMORY!
0084 5400
0086 3A18      INDRB    @R3,@R1,R2   !READ THE ENTIRE MESSAGE!
0088 0230
008A 9E08      RET
008C          END  RECEIVE

```

```

|***** TRANSMIT ROUTINE *****|
| SEND A BLOCK OF EIGHT DATA CHARACTERS |
| THE BLOCK STARTS AT LOCATION TBUF |

```

```

008C GLOBAL TRANSMIT PROCEDURE
ENTRY
008C 2102 LD R2,#TBUF !PTR TO START OF BUFFER!
008E 0028 LDB RL0,#68
0090 C868 OUTB WROA+10,RL0 !ENABLE TRANSMITTER!
0092 3A86
0094 FE2B LDB RL0,#00 !WAIT ON TRANSMIT!
0096 C800 OUTB WROA+2,RL0
0098 3A86
009A FE23 LDB RL0,#88
009C C888 OUTB WROA+2,RL0 !WAIT ENABLE!
009E 3A86
00A0 FE23 LDB RL0,#80
00A2 C880 OUTB WROA,RL0 !RESET TxCRC GENERATOR!
00A4 3A86
00A6 FE21 LD R1,#WROA+16 !WR8A SELECTED!
00A8 2101 LD R0,#1
00AA FE31
00AC 2100 LDB RL0,#69 !SDLC CRC!
00AE 0001 OUTB WROA+10,RL0 !WR5A-TxCRC ENABLE!
00B0 C869
00B2 3A86 OTIRB @R1,@R2,R0 !SEND ADDRESS!
00B4 FE2B
00B6 3A22 LDB RL0,#C0
00B8 0010 OUTB WROA,RL0 !RESET TxUND/EOM LATCH!
00BA C8C0
00BC 3A86 LD R0,#COUNT-1
00BE FE21
00C0 2100 OTIRB @R1,@R2,R0 !SEND MESSAGE!
00C2 000B
00C4 3A22 LD R0,#926 !CREATE DELAY BEFORE DISABLING!
00C6 0010
00C8 2100
00CA 039E DEL: DJNZ R0,DEL !TRANSMITTER SO THAT CRC CAN BE!
00CC F081 LDB RL0,#0 !SENT!
00CE C800 OUTB WROA+10,RL0 !DISABLE TRANSMITTER!
00D0 3A86
00D2 FE2B RET
00D4 9E08 END TRANSMIT
00D6

```

```

|***** RECEIVE INT. SERVICE ROUTINE *****|

```

```

00D6 GLOBAL REC PROCEDURE
ENTRY
00D6 93F3 PUSH @R15,R3
00D8 93F2 PUSH @R15,R2
00DA 93F1 PUSH @R15,R1
00DC 93F0 PUSH @R15,R0
00DE 3A94 INB RL1,RR0A !READ STATUS REG RR0A!
00E0 FE21
00E2 A690 BITB RL1,#0 !TEST IF Rx CHAR SET!
00E4 E602 JR Z,RESET !YES CALL RECEIVE ROUTINE!
00E6 5F00 CALL RECEIVE
00E8 006C
00EA C838 RESET: LDB RL0,#38
00EC 3A86 OUTB WROA,RL0 !RESET HIGHEST IUS!
00EE FE21
00F0 97F0 POP R0,@R15
00F2 97F1 POP R1,@R15
00F4 97F2 POP R2,@R15
00F6 97F3 POP R3,@R15
00F8 7B00 IRET
00FA END REC

```

!***** SPECIAL CONDITION INTERRUPT SERVICE ROUTINE *****!

```

00FA          GLOBAL SPCOND PROCEDURE
              ENTRY

00FA 93F0          PUSH    @R15,R0
00FC 3A84          INB     RL0,RR0A+2      I READ ERRORS!
00FE FE23          BITB    RL0,#7          I END OF FRAME ?!
0100 A687          I PROCESS OVERRUN,FRAMING ERRORS IF ANY!
              JR        Z,RESE
0102 E603          LDB     RL0,##20
0104 C820          OUTB    WR0A,RL0        I YES,ENABLE INT ON NEXT REC CHAR!
0106 3A86
0108 FE21
010A C830          RESE:  LDB     RL0,##30
010C 3A86          OUTB    WR0A,RL0        I ERROR RESET!
010E FE21
0110 C808          LDB     RL0,##08
0112 3A86          OUTB    WR0A+2,RL0      I WAIT DISABLE,RxINT ON 1ST OR SP COND.!
0114 FE23
0116 C838          LDB     RL0,##38
0118 3A86          OUTB    WR0A,RL0        I RESET HIGHEST IUS!
011A FE21
011C 97F0          POP     R0,@R15
011E 7B00          IRET

0120          END SPCOND

              END SDLC

```

SCC In Binary Synchronous Communication

Zilog

Application Note

October 1982

Zilog's Z8030 Z-SCC Serial Communications Controller is one of a family of components that are Z-BUS™ compatible with the Z8000™ CPU. Combined with a Z8000 CPU (or other existing 8- or 16-bit CPUs with nonmultiplexed buses when using the Z8530 SCC), the Z-SCC forms an integrated data communications controller that is more cost effective and more compact than systems incorporating UARTs, baud rate generators, and phase-locked loops as separate entities.

The approach examined here implements a communications controller in a Binary Synchronous mode of operation, with a Z8002 CPU acting as controller for the Z-SCC.

One channel of the Z-SCC is used to communicate with the remote station in Half Duplex mode at 9600 bits/second. To test this application, two Z8000 Development Modules are used. Both are loaded with the same software routines for initialization and for transmitting and receiving messages. The main program of one module requests the transmit routine to send a message of the length indicated in the 'COUNT' parameter. The other system receives the incoming data stream, storing the message in its resident memory.

DATA TRANSFER MODES

The Z-SCC system interface supports the following data transfer modes:

- **Polled Mode.** The CPU periodically polls the Z-SCC status registers to determine the availability of a received character, if a character is needed for transmission, and if any errors have been detected.
- **Interrupt Mode.** The Z-SCC interrupts the CPU when certain previously defined conditions are met.

- **Block/DMA Mode.** Using the Wait/Request ($\overline{W}/\overline{REQ}$) signal, the Z-SCC introduces extra wait cycles to synchronize data transfer between a CPU or DMA controller and the Z-SCC.

The example given here uses the block mode of data transfer in its transmit and receive routines.

SYNCHRONOUS MODES

Three variations of character-oriented synchronous communications are supported by the Z-SCC: Monosync, Bisync, and External Sync (Figure 1). In Monosync mode, a single sync character is transmitted, which is then compared to an identical sync character in the receiver. When the receiver recognizes this sync character, synchronization is complete; the receiver then transfers subsequent characters into the receiver FIFO in the Z-SCC.




Figure 1. Synchronous Modes of Communication

Bisync mode uses a 16-bit or 12-bit sync character in the same way to obtain synchronization. External Sync mode uses an external signal to mark the beginning of the data field; i.e., an external input pin (SYNC) indicates the start of the information field.

In all synchronous modes, two Cyclic Redundancy Check (CRC) bytes can be concatenated to the message to detect data transmission errors. The CRC bytes inserted in the transmitted message are compared to the CRC bytes computed to the receiver. Any differences found are held in the receive error FIFO.

SYSTEM INTERFACE

The Z8002 Development Module consists of a Z8002 CPU, 16K words of dynamic RAM, 2K words of EPROM

Two Z8000 Development Modules containing Z-SCCs are connected as shown in Figure 3 and Figure 4. The Transmit Data pin of one is connected to the Receive Data pin of the other and vice versa. The Z8002 is used as a host CPU for loading the modules' memories with software routines.

The Z8000 CPU can address either of the two bytes contained in 16-bit words. The CPU uses an even address (16 bits) to access the most-significant byte of a word and an odd address for the least-significant byte of a word.




Figure 2. Block Diagram of Z8000 DM

monitor, a Z80A SIO providing dual serial ports, a Z80A CTC peripheral device providing four counter/timer channels, two Z80A PIO devices providing 32 programmable I/O lines, and wire wrap area for prototyping. The block diagram is depicted in Figure 2. Each of the peripherals in the development module is connected in a prioritized daisy-chain configuration. The Z-SCC is included in this configuration by tying its IEI line to the IEO line of another device, thus making it one step lower in interrupt priority compared to the other device.




Figure 3. Block Diagram of Two Z8000 Development Modules




Figure 4. Z8002 with SCC

When the Z8002 CPU uses the lower half of the Address/Data bus (AD₀-AD₇ the least significant byte) for byte read and write transactions during I/O operations, these transactions are performed between the CPU and I/O ports located at odd I/O addresses. Since the Z-SCC is attached to the CPU on the lower half of the A/D bus, its registers must appear to the CPU at odd I/O addresses. To achieve this, the Z-SCC can be programmed to select its internal registers using lines AD₁-AD₅. This is done either automatically with the Force Hardware Reset command in WR₉ or by sending a Select Shift Left Mode command to WROB in channel B of the Z-SCC. For this application, the Z-SCC registers are located at I/O port address 'FExx'. The Chip Select signal (CS₀) is derived by decoding I/O address 'FE' hex from lines AD₈-AD₁₅ of the controller. The Read/Write registers are automatically selected by the Z-SCC when internally decoding lines AD₁-AD₅ in Shift Left mode. To select the Read/Write registers automatically, the Z-SCC decodes lines AD₁-AD₅ in Shift Left mode. The register map for the Z-SCC is depicted in Table 1.

INITIALIZATION

The Z-SCC can be initialized for use in different modes by setting various bits in its Write registers. First, a hardware reset must be performed by setting bits 7 and 6 of WR₉ to one; the rest of the bits are disabled by writing a logic zero.

Bisync mode is established by selecting a 16-bit sync character, Sync Mode Enable, and a X1 clock in WR₄. A data rate of 9600 baud, NRZ encoding, and a data character length of eight bits are among the other options that are selected in this example (Table 2).

Note that WR₉ is accessed twice, first to perform a hardware reset and again at the end of the initialization sequence to enable the interrupts. The programming sequence depicted in Table 2 establishes the necessary parameters for the receiver and the transmitter so that, when enabled, they are ready to perform communication tasks. To avoid internal race and false interrupt conditions, it is important to initialize the registers in the sequence depicted in this application note.

Table 1. Register Map

Address (hex)	Write Register	Read Register
FE01	WROB	RROB
FE03	WR1B	RR1B
FE05	WR2	RR2B
FE07	WR3B	RR3B
FE09	WR4B	
FE0B	WR5B	
FE0D	WR6B	
FE0F	WR7B	
FE11	B DATA	B DATA
FE13	WR9	
FE15	WR10B	RR10B
FE17	WR11B	
FE19	WR12B	RR12B
FE1B	WR13B	RR13B
FE1D	WR14B	
FE1F	WR15B	RR15B
FE21	WROA	RROA
FE23	WR1A	RR1A
FE25	WR2	RR2A
FE27	WR3A	RR3A
FE29	WR4A	
FE2B	WR5A	
FE2D	WR6A	
FE2F	WR7A	
FE31	A DATA	A DATA
FE33	WR9	
FE35	WR10A	RR10A
FE37	WR11A	
FE39	WR12A	RR12A
FE3B	WR13A	RR13A
FE3D	WR14A	
FE3F	WR15A	RR15A

The Z8002 CPU must be operated in System mode in order to execute privileged I/O instructions, so the Flag Control Word (FCW) should be loaded with System/Normal (S/ \bar{N}), and the Vectored Interrupt Enable (VIE) bits set. The Program Status Area Pointer (PSAP) is loaded with address %4400 using the Load Control instruction (LDCTL). If the Z8000 Development Module is intended to be used, the PSAP need not be loaded by the programmer as the development modules monitor loads it automatically after the NMI button is pressed.

**Table 2. Programming Sequence
for Initialization**

Register	Value (hex)	Effect
WR9	00	Hardware reset
WR4	10	x1 clock, 16-bit sync, sync mode enable
WR10	0	NRZ, CRC preset to zero
WR6	AB	Any sync character "AB"
WR7	CD	Any sync character "CD"
WR2	20	Interrupt vector "20"
WR11	16	Tx clock from BRG output, TRxC pin = BRG out
WR12	CE	Lower byte of time constant = "CE" for 9600 baud
WR13	0	Upper byte = 0
WR14	03	BRG source bit = 1 for PCLK as input, BRG enable
WR15	00	External interrupt disable
WR5	64	Tx 8 bits/character, CRC-16
WR3	C1	Rx 8 bits/character, Rx enable (Automatic Hunt mode)
WR1	08	RxInt on 1st char & sp. cond., ext. int. disable)
WR9	09	MIE, VIS, Status Low

Since VIS and Status Low are selected in WR9, the vectors listed in Table 3 will be returned during the Interrupt Acknowledge cycle. Of the four interrupts listed, only two, Ch A Receive Character Available and Ch A Special Receive Condition, are used in the example given here.

Table 3. Interrupt Vectors

Vector (hex)	PS Address* (hex)	Interrupt
28	446E	Ch A Transmit Buffer Empty
2A	4472	Ch A External Status Change
2C	4476	Ch A Receive Char. Available
2E	447A	Ch A Special Receive Condition

* "PS Address" refers to the location in the Program Status Area where the service routine address is stored for that particular interrupt, assuming that PSAP has been set to 4400 hex.

TRANSMIT OPERATION

To transmit a block of data, the main program calls up the transmit data routine. With this routine, each message block to be transmitted is stored in memory, beginning with location 'TBUF'. The number of characters contained in each block is determined by the value assigned to the 'COUNT' parameter in the main module.

To prepare for transmission, the routine enables the transmitter and selects the Wait On Transmit function; it then enables the wait function. The Wait On Transmit function indicates to the CPU whether or not the Z-SCC is ready to accept data from the CPU. If the CPU attempts to send data to the Z-SCC when the transmit buffer is full, the Z-SCC asserts its Wait line and keeps it low until the buffer is empty. In response, the CPU extends its I/O cycles until the Wait line goes inactive, indicating that the Z-SCC is ready to receive data.

The CRC generator is reset and the Transmit CRC bit is enabled before the first character is sent, thus including all the characters sent to the Z-SCC in the CRC calculation, until the Transmit CRC bit is disabled. CRC generation can be disabled for a particular character by resetting the TxCRC bit within the transmit routine. In this application, however, the Transmit CRC bit is not disabled, so that all characters sent to the Z-SCC are included in the CRC calculation.

The Z-SCC's transmit underrun/EOM latch must be reset sometime after the first character is transmitted by writing a Reset Tx Underrun/EOM command to WR0. When this latch is reset, the Z-SCC automatically appends the CRC characters to the end of the message in the case of an underrun condition.

Finally, a five-character delay is introduced at the end of the transmission, which allows the Z-SCC sufficient time to transmit the last data byte, two CRC characters, and two sync characters before disabling the transmitter.

RECEIVE OPERATION

Once the Z-SCC is initialized, it can be prepared to receive data. First, the receiver is enabled, placing the Z-SCC in Hunt mode and thus

setting the Sync/Hunt bit in status register RRO to 1. In Hunt mode, the receiver is idle except that it searches the incoming data stream for a sync character match. When a match is discovered between the incoming data stream and the sync characters stored in WR6 and WR7, the receiver exits the Hunt mode, resetting the Sync/Hunt bit in status register RRO and establishing the Receive Interrupt On First Character mode. Upon detection of the receive interrupt, the CPU generates an Interrupt Acknowledge cycle. The Z-SCC sends to the CPU vector %2C, which points to the location in the Program Status Area from which the receive interrupt service routine is accessed.

The receive data routine is called from within the receive interrupt service routine. While expecting a block of data, the Wait On Receive function is enabled. Receive data buffer RRB is read, and the characters are stored in memory locations starting at RBUF. The Start of Text (%02) character is discarded. After the End of Transmission character (%04) is received, the two CRC bytes are read. The result of the CRC check becomes valid two characters later, at which time, RR1 is read and the CRC error bit is checked. If the bit is zero, the message received can be assumed correct; if the bit is 1, an error in the transmission is indicated.

Before leaving the interrupt service routine, Reset Highest IUS (Interrupt Under Service), Enable Interrupt on Next Receive Character, and Enter Hunt Mode commands are issued to the Z-SCC.

If a receive overrun error is made, a special condition interrupt occurs. The Z-SCC presents the vector %2E to the CPU, and the service routine located at address %447A is executed. The Special Receive Condition register RR1 is read to determine which error occurred. Appropriate action to correct the error should be taken by the user at this point. Error Reset and Reset Highest IUS commands are given to the Z-SCC before returning to the main program so that the other lower priority interrupts can occur.

SOFTWARE

Software routines are presented in the following pages. These routines can be modified to include various versions of Bisync protocol, such as Transparent and Nontransparent modes. Encoding methods other than NRZ (e.g., NRZI, FMO, FM1) can also be used by modifying WR10.

Appendix

Software Routines

```

plzasm 1.3
LOC OBJ CODE STMT SOURCE STATEMENT

1 B1SYNC MODULE
$LISTON $TTY
CONSTANT
WROA := %FE21 IBASE ADDRESS FOR WRO CHANNEL A1
RROA := %FE21 IBASE ADDRESS FOR RRO CHANNEL A1
RBUF := %5400 IBUFFER AREA FOR RECEIVE CHARACTER1
PSAREA := %4400 ISTART ADDRESS FOR PROGRAM STAT AREA1
COUNT := 12 INO. OF CHAR. FOR TRANSMIT ROUTINE1
GLOBAL MAIN PROCEDURE
ENTRY
0000
0000 7601 LDA R1,PSAREA
0002 4400
0004 7D1D LDCTL PSAPOFF,R1 ILOAD PSAPI
0006 2100 LD R0,%5000
0008 5000
000A 3310 LD R1(%1C),R0 IFCW VALUE(%5000) AT %441C FOR VECTORED1
000C 001C
000E 7600 LDA R0,REC INTERRUPTS1
0010 00F4'
0012 3310 LD R1(%76),R0 IEXT. STATUS SERVICE ADDR. AT %4476 IN1
0014 0076
0016 7600 LDA R0,SPCOND
0018 011E'
001A 3310 LD R1(%7A),R0 ISP.COND.SERVICE ADDR AT %447A IN PSA1
001C 007A
001E 5F00 CALL INIT
0020 0034'
0022 5F00 CALL TRANSMIT
0024 00A6'
0026 E8FF
0028 02 TBUF: JR $
0029 31 BVAL %02 ISTART OF TEXT1
002A 32 BVAL '1' IBVAL MEANS BYTE VALUE. MESSAGE CHAR.1
002B 33 BVAL '2'
002C 34 BVAL '3'
002D 35 BVAL '4'
002E 36 BVAL '5'
002F 37 BVAL '6'
0030 38 BVAL '7'
0031 39 BVAL '8'
0032 30 BVAL '9'
0033 31 BVAL '0'
0034 END MAIN

```

***** INITIALIZATION ROUTINE FOR Z-SCC *****

```

0034      GLOBAL  INIT PROCEDURE
          ENTRY
0034 2100      LD      R0,#15      INO.OF PORTS TO WRITE TO!
0036 000F
0038 7602      LDA      R2,SCCTAB  IADDRESS OF DATA FOR PORTS!
003A 004E'
003C 2101      ALOOP: LD      R1,#WR0A
003E FE21
0040 0029      ADDB     RL1,@R2
0042 A920      INC      R2
0044 3A22      OUTTB    @R1,@R2,R0    IPOINT TO WR0A,WRIA ETC THRO LOOP!
0046 0018
0048 8D04      TEST     R0      IEND OF LOOP?!
004A EFB8      JR      NZ,ALOOP      INO,KEEP LOOPING!
004C 9E08      RET
004E 12      SCCTAB: BVAL    2*9
004F C0      BVAL    %C0      IWR9=HARDWARE RESET!
0050 08      BVAL    2*4
0051 10      BVAL    %10      IWR4=X1 CLK,16 BIT SYNC MODE!
0052 14      BVAL    2*10
0053 00      BVAL    0      IWR10=CRC PRESET ZERO,NR2,16 BIT SYNC!
0054 0C      BVAL    2*6
0055 AB      BVAL    %AB      IWR6=ANY SYNC CHAR %AB!
0056 0E      BVAL    2*7
0057 CD      BVAL    %CD      IWR7=ANY SYNC CHARR %CD!
0058 04      BVAL    2*2
0059 20      BVAL    %20      IWR2=INT VECTOR %20!
005A 16      BVAL    2*11
005B 16      BVAL    %16      IWR11=TxCLOCK & TRxC OUT=BRG OUT!
005C 18      BVAL    2*12
005D CE      BVAL    %CE      IWR12= LOWER TC=%CE!
005E 1A      BVAL    2*13
005F 00      BVAL    0      IWR13= UPPER TC=0!
0060 1C      BVAL    2*14
0061 03      BVAL    %03      IWR14=BRG ON, ITS SRC=PCLK!
0062 1E      BVAL    2*15
0063 00      BVAL    %00      IWR15=NO EXT INT EN.!
0064 0A      BVAL    2*5
0065 64      BVAL    %64      IWR5= TX 8 BITS/CHAR, CRC-16!
0066 06      BVAL    2*3
0067 C1      BVAL    %C1      IWR3=RX 8 BITS/CHAR, REC ENABLE!
0068 02      BVAL    2*1
0069 08      BVAL    %08      IWR1=RxINT ON 1ST OR SP COND!
                                I EXT INT DISABLE!
006A 12      BVAL    2*9
006B 09      BVAL    %09      IWR9= MIE,VIS,STATUS LOW!
006C      END INIT

```

***** RECEIVE ROUTINE *****

```

I          RECEIVE A BLOCK OF MESSAGE          I
I          THE LAST CHARACTER SHOULD BE EOT(%04) I

006C      GLOBAL  RECEIVE PROCEDURE
          ENTRY
006C C828      LDB      RL0,%28      IWAIT ON RECV.!
006E 3A86      OUTTB    WR0A+2,RL0
0070 FE23
0072 6008      LDB      RL0,%A8
0074 00A8
0076 3A86      OUTTB    WR0A+2,RL0    IENABLE WAIT 1ST CHAR,SP.COND. INT!
0078 FE23
007A 2101      LD      R1,#RR0A+16
007C FE31
007E 3C18      INB      RL0,@R1      IREAD STX CHARACTER!
0080 C8C9      LDB      RL0,%C9
0082 3A86      OUTTB    WR0A+6,RL0    IRx CRC ENABLE!
0084 FE27
0086 2103      LD      R3,#RBUF
0088 5400
008A 3C18      READ:  INB      RL0,@R1      IREAD MESSAGE!
008C 2E38      LDB      @R3,RL0      ISTORE CHARACTER IN RBUF!
008E AB30      DEC      R3,#1
0090 0A08      CFB      RL0,%04      IIS IT END OF TRANSMISSION ?!
0092 0404
0094 EFA      JR      NZ,READ
0096 3C18      INB      RL0,@R1      IREAD PAD1!
0098 3C18      INB      RL0,@R1      IREAD PAD2!
009A 3A84      INB      RL0,RR0A+2      IREAD CRC STATUS!
009C FE23

I          PROCESS CRC ERROR IF ANY, AND GIVE ERROR RESET COMMAND IN WR0A I
          LDB      RL0,%0
          OUTTB    WR0A+6,RL0    IDISABLE RECEIVER!
          RET
009E C800
00A0 3A86
00A2 FE27
00A4 9E08
00A6      END RECEIVE

```

```

|***** TRANSMIT ROUTINE *****|
| SEND A BLOCK OF DATA CHARACTERS |
| THE BLOCK STARTS AT LOCATION TBUF |

```

```

00A6 GLOBAL TRANSMIT PROCEDURE
      ENTRY
00A6 2102 LD R2,#TBUF IPTR TO START OF BUFFER!
00A8 0028'
00AA C86C LDB RLO,#%6C
00AC 3A86 OUTB WROA+10,RL0 IENABLE TRANSMITTER!
00AE FE2B
00B0 C800 LDB RLO,#%00 IWAIT ON TRANSMIT!
00B2 3A86 OUTB WROA+2,RL0
00B4 FE23
00B6 C888 LDB RLO,#%88
00B8 3A86 OUTB WROA+2,RL0 IWAIT ENABLE,INT ON 1ST & SP CONDI
00BA FE23
00BC C880 LDB RLO,#%80
00BE 3A86 OUTB WROA,RL0 IRESET TxCRC GENERATOR!
00C0 FE21
00C2 2101 LD R1,#WROA+16 IWR8A SELECTED!
00C4 FE31
00C6 C86D LDB RLO,#%6D
00C8 3A86 OUTB WROA+10,RL0 ITx CRC ENABLE!
00CA FE2B
00CC 2100 LD R0,#1
00CE 0001
00D0 3A22 OTIRB @R1,@R2,R0 ISEND START OF TEXT!
00D2 0010
00D4 C8C0 LDB RLO,#%C0
00D6 3A86 OUTB WROA,RL0 IRESET TxUND/EOM LATCH!
00D8 FE21
00DA 2100 LD R0,#COUNT-1
00DC 000B
00DE 3A22 OTIRB @R1,@R2,R0 ISEND MESSAGE!
00E0 0010
00E2 C804 LDB RLO,#%04
00E4 3E18 OUTB @R1,RL0 ISEND END OF TRANSMISSION CHARACTER!
00E6 2100 LD R0,#1670 ICREATE DELAY BEFORE DISABLING!
00E8 0686
00EA F081 DEL: DJNZ R0,DEL
00EC C800 LDB RLO,#0
00EE 3A86 OUTB WROA+10,RL0 IDISABLE TRANSMITTER!
00F0 FE2B
00F2 9E08 RET
00F4 END TRANSMIT

```

```

|***** RECEIVE INT. SERVICE ROUTINE *****|

```

```

00F4 GLOBAL REC PROCEDURE
      ENTRY
00F4 93F0 PUSH @R15,R0
00F6 3A84 INB RLO,RR0A IREAD STATUS FROM RR0A!
00F8 FE21
00FA A684 BITB RLO,#4 ITEST IF SYNC HUNT RESET!
00FC EE02 JR NZ,RESET IYES CALL RECEIVE ROUTINE!
00FE 5F00 CALL RECEIVE
0100 006C'
0102 C808 RESET: LDB RLO,#%08
0104 3A86 OUTB WROA+2,RL0 IWAIT DISABLE!
0106 FE23
0108 C8D1 LDB RLO,#%D1
010A 3A86 OUTB WROA+6,RL0 IENTER HUNT MODE!
010C FE27
010E C820 LDB RLO,#%20
0110 3A86 OUTB WROA,RL0 IENABLE INT ON NEXT CHAR!
0112 FE21
0114 C838 LDB RLO,#%38
0116 3A86 OUTB WROA,RL0 IRESET HIGHEST IUS!
0118 FE21
011A 97F0 POP R0,@R15
011C 7B00 IRET
011E END REC

```

!***** SPECIAL CONDITION INTERRUPT SERVICE ROUTINE *****!

```
011E          GLOBAL SPCOND PROCEDURE
                ENTRY

011E 93F0          PUSH    @R15,R0
0120 3A84          INB     RLO,RR0A+2      IREAD ERRORS!
0122 FE23

                IPROCESS ERRORS!
0124 C830          LDB     RLO,##30
0126 3A86          OUTB   WROA,RLO        IERROR RESET!
0128 FE21
012A C808          LDB     RLO,##08
012C 3A86          OUTB   WROA+2,RLO      IWAIT DISABLE,RxINT ON 1ST OR SP COND.!
012E FE23
0130 C8D1          LDB     RLO,##D1
0132 3A86          OUTB   WROA+6,RLO      IHUNT MODE,REC. ENABLE!
0134 FE27
0136 C838          LDB     RLO,##38
0138 3A86          OUTB   WROA,RLO        IRESET HIGHEST IUS!
013A FE21
013C 97F0          POP     R0,@R15
013E 7B00          IRET

0140          END SPCOND

                END BISYNC

    0 errors
Assembly complete
```

Z8530 and Z8030 SCC Initialization: A Worksheet and an Example

Zilog

Application Note

September 1982

INTRODUCTION

This application note describes the software initialization procedure for the Zilog Serial Communications Controller; the procedure applies to both the Z-SCC (Z8030) and the SCC (Z8530). Although the Z8030 and Z8530 have different bus interfaces, their registers are programmed in the same order.

A worksheet is provided in this application note to assist with the initialization process. A program example of how the Z8000 initializes the SCC for asynchronous operation is shown in Appendix A. Other operation modes are initialized in a similar manner and are described in the SCC Technical Manual (document number 00-2057-01).

REGISTER OVERVIEW

Each of the SCC's two channels has its own separate Write registers that are programmed to initialize the different operating modes. There are two types of bits in the Write registers: Mode bits and Command bits. Write Register 14,

shown in Figure 1, is an example of a register that contains both types of bits.




Figure 1. Command and Mode Bits

Bits D₄-D₀ are Mode bits that can be enabled or disabled by being set to 1 or reset to 0. Each bit has one function. For example, bit D₀ enables and disables the BR generator.

Bits D₇-D₅ are Command bits, which require the decoding of several bits to enable the function. (Command bits are usually denoted by having boxes drawn around them--see Figure 1.) Functions controlled by the Command bits can only be enabled; they cannot be toggled like the Mode bits. For example, the Search mode is entered by setting bits D₇-D₅ to 001. Each command requires a separate write of the entire register. Care must be taken when issuing a command, so that the Mode bits are not changed accidentally.

INITIALIZATION PROCEDURE

The SCC initialization procedure is divided into three stages. The first stage consists of programming the operation modes (e.g., bits per character, parity) and loading the constants (e.g., interrupt vector, time constants). The second stage entails enabling the hardware functions (e.g., transmitter, receiver, baud rate generator). It is important that the operating modes are programmed before the hardware functions are enabled. The third stage, if required, consists of enabling the different interrupts.

Table 1 shows the order (from top to bottom) in which the SCC registers are to be programmed. Those registers that need not be programmed are listed as optional in the comments column. The bits in the registers that are marked with an "X"

are to be programmed by the user. The bits marked with an "S" are to be set to their previously programmed value. For example, in stage 2, Write Register 3 bits D₁-D₇ are shown with an "S" because they have been programmed in stage 1 and must remain set to the same value.

INITIALIZATION TABLE

Figure 2 provides a worksheet that can be used as an aid when initializing the SCC. The bits that must be programmed as either a 0 or a 1 are filled in; the remaining bits are left blank to be programmed by the user according to the desired mode of operation. The binary value can then be converted to a hexadecimal number and placed in the table after the Write register notation in the column labeled "HEX." When completed, the worksheet in Figure 2 can be used to produce a program initialization table.

RESET CONDITIONS

The SCC should be reset by either hardware or software before initialization. A hardware reset can be accomplished by simultaneously grounding \overline{RD} and \overline{WR} on the Z8530 or \overline{AS} and \overline{DS} on the Z8030. A software reset can be executed by writing a C₀₄ to Write Register 9. The states of the SCC registers after reset are shown in Figure 3.

Table 1. SCC Initialization Order

Register	Data	Comments
Stage 1. Modes and Constants		
WR9	1 1 0 0 0 0 0 0	Hardware reset.
WR0	0 0 0 0 0 0 X X	Select Shift mode (Z8030 only).
WR4	X X X X X X X X	Transmit/Receive control. Selects Async or Sync mode.
WR1	0 X X 0 0 X 0 0	Select W/REQ (optional).
WR2	X X X X X X X X	Program interrupt vector (optional).
WR3	X X X X X X X 0	Selects receiver control. Bit D ₀ (Rx enable) must be set to 0 at this time.
WR5	X X X X 0 X X X	Selects transmit control. Bit D ₃ (Tx enable) must be set to 0 at this time.
WR6	X X X X X X X X	Program sync characters.
WR7	X X X X X X X X	Program sync characters.
WR9	0 0 0 X 0 X X X	Select interrupt control. Bit D ₃ (Master interrupt enable) must be set to 0
WR10	X X X X X X X X	Miscellaneous control (optional).
WR11	X X X X X X X X	Clock control.
WR12	X X X X X X X X	Time constant lower byte (optional).
WR13	X X X X X X X X	Time constant upper byte (optional).
WR14	X X X X X X X 0	Miscellaneous control. Bit D ₀ (BR Generator enable) must be set to 0 at this time.
WR14	X X X S S S S S	This register may require multiple writes if more than one command is used.
Stage 2. Enables		
WR3	S S S S S S S 1	Set D ₀ (Rx Enable).
WR5	S S S S 1 S S S	Set D ₃ (Tx Enable).
WR0	1 0 0 0 0 0 0 0	Reset TxCRC.
WR14	0 0 0 S S S S 1	BR Generator enable. Set bit D ₀ (BR Generator Enable). Enable DPLL.
WR1	X S S 0 0 S 0 0	Set D ₇ , (DMA enable) if required.
Stage 3. Interrupt Enables		
WR15	X X X X X X X X	Enable external interrupts.
WR0	0 0 0 1 0 0 0 0	Reset EXT/STATUS twice.
WR0	0 0 0 1 0 0 0 0	Reset EXT/STATUS twice.
WR1	S S S X X S X X	Enable receive, transmit, and external interrupt master.
WR9	0 0 0 S X S S S	Enable Master Interrupt bit D ₃ .

1 (Set to one)
0 (Set to zero)
X (User choice)
S (Same as previously programmed)

Label of SCC Table: _____

SCC Base Address: _____

Description: _____

	Register	Hex	Binary	Comments											
Modes	WR9	C 0	<table border="1" style="display: inline-table; text-align: center;"><tr><td>D₇</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>D₀</td></tr></table>	D ₇	1	1	0	0	0	0	0	0	0	D ₀	Software reset
	D ₇	1	1	0	0	0	0	0	0	0	D ₀				
	WR0	0	<table border="1" style="display: inline-table; text-align: center;"><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td></td><td></td></tr></table>	0	0	0	0	0	0	0	0				
	0	0	0	0	0	0	0	0							
	WR4	— —	<table border="1" style="display: inline-table; text-align: center;"><tr><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>												
	WR1	— —	<table border="1" style="display: inline-table; text-align: center;"><tr><td>0</td><td></td><td></td><td>0</td><td>0</td><td></td><td>0</td><td>0</td><td></td><td></td></tr></table>	0			0	0		0	0				
	0			0	0		0	0							
	WR2	— —	<table border="1" style="display: inline-table; text-align: center;"><tr><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>												
	WR3	— —	<table border="1" style="display: inline-table; text-align: center;"><tr><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td></tr></table>										0		
										0					
	WR5	— —	<table border="1" style="display: inline-table; text-align: center;"><tr><td></td><td></td><td></td><td>0</td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>				0								
				0											
	WR6	— —	<table border="1" style="display: inline-table; text-align: center;"><tr><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>												
WR7	— —	<table border="1" style="display: inline-table; text-align: center;"><tr><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>													
WR9	— —	<table border="1" style="display: inline-table; text-align: center;"><tr><td>0</td><td>0</td><td>0</td><td></td><td>0</td><td></td><td></td><td></td><td></td><td></td></tr></table>	0	0	0		0								
0	0	0		0											
WR10	— —	<table border="1" style="display: inline-table; text-align: center;"><tr><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>													
WR11	— —	<table border="1" style="display: inline-table; text-align: center;"><tr><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>													
WR12	— —	<table border="1" style="display: inline-table; text-align: center;"><tr><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>													
WR13	— —	<table border="1" style="display: inline-table; text-align: center;"><tr><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>													
WR14	— —	<table border="1" style="display: inline-table; text-align: center;"><tr><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td></tr></table>										0			
									0						
WR14	— —	<table border="1" style="display: inline-table; text-align: center;"><tr><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td></tr></table>										0			
									0						
Enables	WR3	— —	<table border="1" style="display: inline-table; text-align: center;"><tr><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>1</td></tr></table>										1		
										1					
	WR5	— —	<table border="1" style="display: inline-table; text-align: center;"><tr><td></td><td></td><td></td><td>1</td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>				1								
				1											
	WR0	8 0	<table border="1" style="display: inline-table; text-align: center;"><tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>	1	0	0	0	0	0	0	0	0	0	Reset TxCRC	
1	0	0	0	0	0	0	0	0	0						
WR14	— —	<table border="1" style="display: inline-table; text-align: center;"><tr><td>0</td><td>0</td><td>0</td><td></td><td></td><td></td><td></td><td></td><td></td><td>1</td></tr></table>	0	0	0							1			
0	0	0							1						
WR1	— —	<table border="1" style="display: inline-table; text-align: center;"><tr><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>													
Interrupt	WR15	— —	<table border="1" style="display: inline-table; text-align: center;"><tr><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>												
	WR0	1 0	<table border="1" style="display: inline-table; text-align: center;"><tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>	0	0	0	1	0	0	0	0	0	0	Reset Ext/Status	
	0	0	0	1	0	0	0	0	0	0					
	WR0	1 0	<table border="1" style="display: inline-table; text-align: center;"><tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>	0	0	0	1	0	0	0	0	0	0	Reset Ext/Status	
0	0	0	1	0	0	0	0	0	0						
WR1	— —	<table border="1" style="display: inline-table; text-align: center;"><tr><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>													
WR9	— —	<table border="1" style="display: inline-table; text-align: center;"><tr><td>0</td><td>0</td><td>0</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>	0	0	0										
0	0	0													

Figure 2. SCC Initialization Worksheet

HARDWARE RESET								CHANNEL RESET										
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0			
0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	WR0		
0	0	.	0	0	.	0	0	0	0	.	0	0	.	0	0	WR1		
.	WR2		
.	0	0	WR3		
.	1	1	.	WR4		
0	.	0	0	0	0	.	.	0	.	0	0	0	0	.	.	WR5		
.	WR6		
.	WR7		
1	1	0	0	0	0	0	WR9		
0	0	0	0	0	0	0	0	0	.	.	0	0	0	0	0	WR10		
0	0	0	0	1	0	0	0	WR11		
.	WR12		
.	WR13		
1	0	0	0	0	0	1	0	0	0	.	.	WR14		
1	1	1	1	1	0	0	0	1	1	1	1	1	0	0	0	WR15		
0	1	1	0	0	0	1	1	0	0	RR0
0	0	0	0	0	1	1	1	0	0	0	0	0	1	1	1	RR1		
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	RR3		
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	RR10		

Dots (.) are indeterminate, and may be a 1 or a 0.

Figure 3. Register Values After Reset

INITIALIZATION EXAMPLE

The program example in Appendix A shows how the Z8000 initializes the Z-SCC for asynchronous communication. The initialization sequence is stored in a table beginning with the program label SCCTABLE and is used by a subroutine called ZINIT. The same subroutine can use different initialization tables. The table in the program example requires two bytes for each register; the first byte is the register address and the second byte is the data. The ZINIT subroutine takes the data in this table and writes it to the SCC. Three arguments must be set before calling the subroutine:

- The peripheral base address (in R1).
- The address of the beginning of the initialization routine (in R2).
- The number of entries in the table (in R3).

For the Z8000 to use vectored interrupts, the peripherals must be connected to AD₀-AD₇ of the CPU's Address/Data bus.

Appendix A. Z8000 Program Example

plzasm 1.3
LOC OBJ CODE

STMT SOURCE STATEMENT

```
    1 SCC_INIT MODULE
$liston $tty
CONSTANT
```

```
!*****!
!                SCC BASE ADDRESS                !
!                !                                !
! The SCC is I/O mapped at address location      !
!FE00. This is accomplished in hardware by decoding !
!chip enable (CE) from addresses AD8-AD15 and the status !
!lines ST0-ST3. The SCC address is assigned to the !
!label SCCBASE in the following equate statement. !
!*****!
```

```
                SCCBASE :=      %FE00    !Z-SCC base address    !
```

```
!*****!
!                SCC REGISTERS                    !
!                !                                !
! For clarity, the address of the internal registers !
!is assigned a label as shown below in the equate !
!statements. The peripheral's AD0-AD7 pins must be !
!connected to the CPU's AD0-AD7 pins because the !
!CPU reads the interrupt vector from the low-order byte !
!(AD0-AD7) during an Interrupt Acknowledge cycle. !
!To access the peripheral's internal registers, the !
!least significant address bit (A0) in the register !
!addresses must be set to 1, and the Shift Left mode !
!must be selected. !
!*****!
```

```
WROB   :=      %01;    WROA   :=      %21
WR1B   :=      %03;    WRLA   :=      %23
WR2B   :=      %05;    WR2A   :=      %25
WR3B   :=      %07;    WR3A   :=      %27
WR4B   :=      %09;    WR4A   :=      %29
WR5B   :=      %0B;    WR5A   :=      %2B
WR6B   :=      %0D;    WR6A   :=      %2D
WR7B   :=      %0F;    WR7A   :=      %2F
WR8B   :=      %11;    WR8A   :=      %31
WR9B   :=      %13;    WR9A   :=      %33
WR10B  :=      %15;    WR10A  :=      %35
WR11B  :=      %17;    WR11A  :=      %37
WR12B  :=      %19;    WR12A  :=      %39
WR13B  :=      %1B;    WR13A  :=      %3B
WR14B  :=      %1D;    WR14A  :=      %3D
WR15B  :=      %1F;    WR15A  :=      %3F
```

```

0000          GLOBAL MAIN PROCEDURE

!*****!
!          MAIN PROGRAM FLOW          !
!
!   To initialize the SCC, the following four instruct- !
!   ions must be included in the main program. The first !
!   three instructions load arguments into registers      !
!   R1-R3 for use by the initialization subroutine       !
!   ZINIT. The fourth instruction calls the ZINIT        !
!   subroutine.                                          !
!*****!

ENTRY

0000 2101          LD      R1,#SCCBASE      !I/O address of Z-SCC  !
0002 FE00
0004 7602          LDA      R2,SCCTABLE    !Beginning of data table!
0006 001C'
0008 6103          LD      R3,SCCCOUNT    !Size of data table   !
000A 0046'
000C 5F00          CALL     ZINIT          !Call subroutine      !
000E 0010'

0010          END MAIN

```

```

0010          GLOBAL ZINIT PROCEDURE

!*****!
!          INITIALIZATION SUBROUTINE  !
!
!   This routine is called from the main program        !
!   to initialize a Z-BUS peripheral in a Z8000 system. !
!   The following arguments must be set:                !
!   R1 = Base address of peripheral                    !
!   R2 = Pointer to data table                        !
!   R3 = Number of iterations                        !
!*****!

ENTRY

0010 2029          LDB      RL1,@R2        !Load register address !
!from table           !
0012 A920          INC      R2             !Increment the table   !
!pointer             !
0014 3A22          OUTIB   @R1,@R2,R3     !Write data to the SCC !
0016 0318
0018 ECFB          JR      NOV,ZINIT      !Repeat if not at the !
!end of the table    !
001A 9E08          RET                       !Return to main program !

```

```

!*****!
!           SCC INITIALIZATION TABLE           !
!
!   This table is used to initialize the SCC for !
!Asynchronous operation, 8 bits/character, 2 stop bits, !
!no parity, x16 clock, and 9600 baud.           !
!*****!

```

SCCTABLE:

!MODES AND CONSTANTS!

```

001C 33          BVAL   WR9A
001D C0          BVAL   %C0      !Force hardware reset      !
001E 29          BVAL   WR4A
001F 4C          BVAL   %4C      !x16 clock,2 stop bits/character!
!no parity          !

0020 25          BVAL   WR2A
0021 10          BVAL   %10      !Interrupt vector = %10    !
0022 27          BVAL   WR3A
0023 C0          BVAL   %C0      !Rx 8 bits/char;Rx disabled !
0024 2B          BVAL   WR5A
0025 E2          BVAL   %E2      !Tx 8 bits/char;DTR;RTS;Tx off !
0026 2D          BVAL   WR6A
0027 00          BVAL   %0       !null (no sync char)      !
0028 2F          BVAL   WR7A
0029 00          BVAL   %0       !null (no sync char)      !
002A 33          BVAL   WR9A
002B 01          BVAL   %01      !VIS; Status low          !
002C 35          BVAL   WR10A
002D 00          BVAL   %0       !NRZ                       !
002E 37          BVAL   WR11A
002F 56          BVAL   %56      !Tx & Rx clk = BRG;TRxC=BRG out !
0030 39          BVAL   WR12A
0031 06          BVAL   %06      !Time const = 6 (default=9600) !
0032 3B          BVAL   WR13A
0033 00          BVAL   %0       !Time const (high) = 0     !
0034 3D          BVAL   WR14A
0035 02          BVAL   %02      !BRG source = PCLK;BRG off  !

```

!ENABLES!

```

0036 3D          BVAL   WR14A
0037 03          BVAL   %03      !BRG enable                !
0038 27          BVAL   WR3A
0039 C1          BVAL   %C1      !Rx enable                  !
003A 2B          BVAL   WR5A
003B EA          BVAL   %EA      !Tx enable                  !

```

!ENABLE INTERRUPTS!

```

003C 3F          BVAL   WR15A
003D 00          BVAL   %0       !All ext/status rupts off  !
003E 21          BVAL   WR0A
003F 10          BVAL   %10      !Reset Ext/Status interrupts !
0040 21          BVAL   WR0A
0041 10          BVAL   %10      !Reset Ext/Status interrupts !
0042 33          BVAL   WR9A
0043 09          BVAL   %09      !MIE;VIS;Status low       !
0044 23          BVAL   WR1A
0045 10          BVAL   %10      !Rx int on all rx chars or !
!special condition          !

```

SCCCOUNT:

```

0046 0015        WVAL   (($-SCCTABLE)/2)-1

```

```

0048            END ZINIT
            END SCC_INIT

```

The Z-FIO in a Data Acquisition Application

Zilog

Application Note

March 1983

INTRODUCTION

The Z8038 Z-FIO is an intelligent 128x8 FIFO buffer that can link two CPUs or a CPU and a peripheral device. The Z-FIO manages data transfers by assuming Z-BUS, non-Z-BUS (a generalized microprocessor interface), 2-Wire Handshake, and 3-Wire Handshake operating modes. These modes facilitate interfacing dissimilar CPUs, or CPUs and peripherals running under differing speeds or protocols, allowing asynchronous communication and reducing I/O overhead. The width of the buffer can be expanded by connecting multiple Z-FIOs in parallel, and the depth can be expanded by using Z8060 FIFO buffers.

This application note illustrates the use of the Z-FIO in a simple data acquisition application, in which a peripheral device transfers data to a Z8002-based system at a constant rate of one byte every 100 μ s. In this application, it is desirable for the system to record each byte in memory as well as dynamically keep track of the frequency of a certain data pattern. The Z-FIO facilitates this task by allowing the CPU to handle the data in blocks rather than requiring it to service an interrupt every 100 μ s.

For a more complete understanding, this application note should be read in conjunction with the Z-FIO Technical Manual (Document #00-2051-01).

HARDWARE CONFIGURATION

In this application, the Port 1 side of the Z-FIO is connected to the lower byte of the system bus. The Z-BUS Low Byte mode is programmed by connecting M_0 and M_1 to ground. The Port 2 side receives data from the peripheral device using the Interlocked 2-Wire Handshake mode. Figure 1 shows

the Z8038 hardware configuration, and Table 1 gives a description of each signal used in the application.

INITIALIZING THE Z-FIO

Before writing the initialization software, the user should keep in mind that the Z-FIO is connected to the lower byte of the system bus, so all of its registers have odd addresses. Since the least significant address bit, A_0 , must always equal 1 when performing byte-oriented accesses to the Z-FIO, this bit cannot be used to select registers. It is for this reason that the Right Justified Address (RJA) bit in Control Register 0 (CRO) must be reset to 0, requiring the address to be left-shifted by one bit (i.e. bits $A_4 - A_1$ are used to select the registers).

The first step in initializing the Z-FIO is the software reset, performed by writing a 1 to the Reset bit in CRO. Since no hardware reset circuit is employed, it must be assumed that the RJA bit is in an unknown state upon power-up. The first access must be performed with $A_4 - A_0 = 00000$ so that CRO is addressed regardless of the state of the RJA bit. A word-oriented output instruction (OUT) is executed, with the Z-FIO's even base address as the destination. This procedure is detailed in the program listing in the Appendix.

The ZINIT procedure completes initialization. It is called with the Z-FIO's base address in R1, and it uses the information in the table TAB to load the Z-FIO's registers. TAB is a string of byte value pairs, each pair consisting of a target register address offset and a value to be loaded into the corresponding target register. For example, the first two byte values are 01 and 00. ZINIT loads the value 00 to the target register with address offset 01.




Figure 1. Z8038 Hardware Configuration

Table 1. Signal Descriptions

Z-BUS Low Byte: Port 1 Side

AD ₀ - AD ₇ (Address/Data)	Multiplexed, bidirectional Address/Data lines, Z-BUS compatible.
$\overline{\text{DMASTB}}$ (Direct Memory Access Strobe)	Input, active Low, tied High in this example.
$\overline{\text{DS}}$ (Data Strobe)	Input, active Low; provides timing for data transfer to or from Z-FIO.
R/ $\overline{\text{W}}$ (Read/Write)	Input, active High signals CPU read from Z-FIO; active Low signals write to Z-FIO.
$\overline{\text{CS}}$ (Chip Select)	Input, active Low. Enables Z-FIO; latched on the rising edge of $\overline{\text{AS}}$.
$\overline{\text{AS}}$ (Address Strobe)	Input, active Low. Addresses, $\overline{\text{CS}}$ and $\overline{\text{INTACK}}$ sampled while $\overline{\text{AS}}$ Low.
$\overline{\text{INTACK}}$ (Interrupt Acknowledge)	Input, active Low. Acknowledges an interrupt. Latched on the rising edge of $\overline{\text{AS}}$.
IEO (Interrupt Enable Out)	Output, active High. Sends interrupt enable to lower priority device IEI pin.
IEI (Interrupt Enable In)	Input, active High. Receives interrupt enable from higher priority device IEO pin.
$\overline{\text{INT}}$ (Interrupt)	Output, open drain, active Low. Signals Z-FIO interrupt request to CPU.

Z-Wire Handshake: Port 2 Side

D ₀ - D ₇ (Data)	Bidirectional data bus. Input in this example.
RFD/ $\overline{\text{DAV}}$ (Ready for Data/ Data Available)	Output, RFD active High. While port is input, signals that Z-FIO is ready to receive data.
$\overline{\text{ACKIN}}$ (Acknowledge Input)	Input, active Low. Signals that input data is valid. Pull-up resistor ensures that $\overline{\text{ACKIN}}$ is High when handshake is enabled.
FULL	Output, input, open drain, active High. Must be pulled High in this example since the conditions for setting the Full Interrupt Pending (IP) bit are: Buffer is full, and FULL input is High.
EMPTY	Output, input, open drain, active High. Must be pulled High in this example since the conditions for setting the Empty IP bit are: Buffer is empty, and EMPTY input is High.

INTERRUPT CONSIDERATIONS

Essential to this application are the powerful vectored interrupt capabilities inherent in Z-BUS architecture. When the Z8002 $\bar{V}I$ input is pulled Low, a vectored interrupt is requested. If the Vectored Interrupt Enable (VIE) bit in the Flag Control Word (FCW) is set to 1, the Z8002 executes an Interrupt Acknowledge cycle during which it reads a vector from the lower byte of the Address/Data bus. The Z8002 then loads the Program Status registers (which include the FCW and the PC) from the vector table in the Program Status Area.

The Z-FIO interrupts the CPU each time the buffer is full. In servicing the Buffer Full interrupt, the CPU performs the necessary overhead operations and then executes an Input Increment and Repeat Byte (INIRB) instruction to move the data from the Z-FIO to memory.

In order to dynamically count the occurrences of a certain data pattern, the Z-FIO must interrupt the INIRB instruction each time the pattern appears in the Data Buffer register. (INIRB is an iterative instruction and can be interrupted after each execution of the basic operation.) Finally, when the buffer is empty, the Z-FIO interrupts the INIRB instruction again so that a 1 can be loaded into the iteration counter (in this case R0) and the block move can be terminated. This method of inputting data until the Z-FIO is empty is more efficient than inputting a fixed number of bytes, because the block size varies according to the amount of time spent servicing Pattern Match interrupts.

Initializing the Vector Table

The vector table in the Program Status Area consists of an FCW, which is used for all vectored interrupts, and up to 256 word values that can be loaded into the CPU's PC during a Vectored Interrupt Acknowledge cycle. These values correspond to the 256 possible values of the Interrupt Vector that is read on the lower byte of the Address/Data bus. The vector value 0 selects the first PC value, the vector value 1 selects the second PC value, and so on up to the vector value 255.

Though Port 1 has only one Interrupt Vector register, the three interrupt conditions used in this application (Buffer Empty, Buffer Full, and Pattern Match) can generate unique vectors via the Vector Includes Status feature. This feature encodes the interrupt status into bits $D_1 - D_3$ of the vector according to the convention shown in

Figure 2. Assuming a base vector value of 00_H , Table 2 gives the vectors that the interrupt conditions generate, their corresponding PC values, and the byte offsets that address these values in the Program Status Area.




Figure 2. Interrupt Vector Register

Table 2. Interrupt Vectors

Interrupt Condition	Interrupt Vector (hex)	PC Value	Byte Offset (decimal)
Buffer Empty	02	PC ₃	34
Buffer Full	04	PC ₅	38
Pattern Match	0A	PC ₁₁	50

The software routines show how these byte offsets (in conjunction with the PSAP) form indexed addresses to initialize the vector table.

Buffer Full Interrupt

Buffer Full is the only interrupt that interrupts the background task. Since one byte of data is moved to the buffer every 100 μs , it takes $128 \times 100 = 12.8 \mu s$ from the time the buffer is empty until the Buffer Full condition requires service. The primary task of the FULL service routine is to execute the INIRB instruction, which moves the data from the Z-FIO to a memory buffer starting at location BUF (6000_H). Before INIRB is executed, the Pattern Match interrupt is enabled, the Full interrupt is disabled, and the Disable Lower Chain command is issued so that no interrupt sources of lower priority than the Z-FIO can interrupt the FULL routine.

After execution of the INIRB instruction, the destination pointer (R1) is decremented to compensate for the extra iteration that takes place after the buffer goes empty. The Clear Full Interrupt Pending command is issued in case the Full IP bit has been set since the most recent Clear Full IP command (e.g. the peripheral device transferred a byte to the buffer just after the first iteration of the INIRB instruction, thus causing the buffer to go full and the Full IP bit to be set). The Full IE bit is then set so the Z-FIO can cause an interrupt the next time it is full, and the Pattern Match IE bit is cleared to prevent a Pattern Match condition from interrupting the background task. Finally, the lower daisy chain is enabled and control is returned to the background task.

Buffer Empty Interrupt

The Buffer Empty IP bit is set whenever the Z-FIO makes a transition from a "not-empty" state to an empty state. In this application, it is set when the INIRB instruction reads the last byte from the Z-FIO buffer. Since the Buffer Empty interrupt has lower priority than the Buffer Full interrupt, the Full Interrupt Under Service (IUS) bit must be cleared if the Buffer Empty condition is to preempt the FULL service routine. (Z-BUS interrupt sources hold their Interrupt Enable Output (IEO) line Low whenever their IUS bit is set.) The EMPTY service routine loads a 1 into the iteration counter (R0), causing the INIRB instruction to be terminated after the next iteration. The service routine then clears the Empty IP and IUS bits and returns control to the FULL routine.

Pattern Match Interrupt

The Pattern Match interrupt is a higher priority interrupt than the Buffer Full interrupt, and it can preempt the FULL routine if the Pattern Match IE bit is set. The Pattern Match IP bit is set whenever the Data Buffer register contains the pattern (specified as 55_H by the initialization sequence). The PAT service routine simply increments the pattern counter (RL3), clears the Pattern Match IP and IUS bits, and returns control to the FULL routine. The IP and IUS bits are cleared in separate commands to prevent a spurious interrupt caused by IUS being cleared before IP is cleared. The background task can interpret the value in RL3 as the number of times the pattern 55_H appears in the most recently transferred block of data.

APPENDIX

Following is a listing of the software used in this application. It is assumed that the PSAP has been initialized and that the Z8002 is in System mode when it enters the MAIN procedure. The background task is simulated by the "JR \$" instruction.

Under ZINIT, each address offset shown is keyed to the name of the corresponding register, and each loaded value is keyed to the effect of the load.

LOC	OBJ CODE	STMT	SOURCE	STATEMENT
		1	RECEIVE	MODULE
		2	EXTERNAL	ZINIT PROCEDURE
		3	INTERNAL	CONSTANT
		4	BUF	::= %6000 !MEMORY BUFFER!
		5	FIOBASE	::= %FD00 !FIO BASE ADDR!
		6	FDATA	::= %FD1F !FIO DATA REG!
		7	CRO	::= %FD01 !CONTROL REG 0!
		8	ISR1	::= %FD07 !INTR STATUS REG 1!
		9	ISR3	::= %FD0B !INTR STATUS REG 3!
		0		
0000		11	GLOBAL	MAIN PROCEDURE
		12	ENTRY	
		13		
0000	7C01	14	DI	VI !DISABLE VECTORED INTR!
		15		
		16		!INITIALIZE FIO!
0002	BD01	17	LDK	RO,#1
0004	3B06	FD00	18	OUT FIOBASE,RO !RESET FIO WITH EVEN ADDR!
0008	2101	FD00	19	LD R1,#FIOBASE
000C	5F00	0000*	20	CALL ZINIT
		21		
		22		!INITIALIZE VECTOR TABLE!
0010	7D15	23	LDCTL	R1,PSAP !LOAD PROG STATUS AREA PTR!
0012	4D15	001C	24	LD 28(R1),#%4000 !LOAD FCW FOR VECTORED INTR!
0016	4000			
0018	7602	0038'	25	LDA R2,FULL !LOAD ADDR OF FULL PROCEDURE!
001C	6F12	0026	26	LD 38(R1),R2 !ENTER ADDR IN VECTOR TABLE!
0020	7602	0084'	27	LDA R2,PAT !ENTER ADDR OF PAT PROCEDURE!
0024	6F12	0032	28	LD 50(R1),R2 !ENTER ADDR IN VECTOR TABLE!
0028	7602	007A'	29	LDA R2,EMPTY !LOAD ADDR OF EMPTY PROCEDURE!
002C	6F12	0022	30	LD 34(R1),R2 !ENTER ADDR IN VECTOR TABLE!
		31		
		32		
0030	2101	6000	33	LD R1,#BUF !LOAD ADDR OF MEMORY BUFFER!
0034	7C05		34	EI VI !ENABLE VECTORED INTR!
0036	E8FF		35	JR \$!BACKGROUND TASK!
0038		36	END	MAIN
		37		
0038		38	INTERNAL	FULL PROCEDURE
		39	ENTRY	
		40		

LOC	OBJ CODE	STMT	SOURCE	STATEMENT
0038	2100	0CDC	41	LD RO,#%0CDC
003C	3A06	FDD7	42	OUTB ISR1,RHO !SET PATTERN MATCH IE!
0040	3A86	FDD1	43	OUTB CRO,RLO !DISABLE LOWER DAISY CHAIN!
0044	2100	20E0	44	LD RO,#%20E0
0048	3A06	FDD8	45	OUTB ISR3,RHO !CLEAR FULL IP & IUS!
004C	3A86	FDD8	46	OUTB ISR3,RLO !CLEAR FULL IE!
0050	8CB8		47	CLRB RL3 !INITIALIZE COUNT!
0052	2102	FD1F	48	LD R2,#FDATA
0056	7C05		49	EI VI !ENABLE VECTORED INTR!
			50	
0058	3A20	0010	51	INIRB @R1,@R2,RO !READ DATA FROM FIO!
			52	
005C	7C01		53	DI VI !DISABLE VECTORED INTR!
005E	AB10		54	DEC R1
0060	2100	A0C0	55	LD RO,#%A0C0
0064	3A06	FDD8	56	OUTB ISR3,RHO !CLEAR FULL IP!
0068	3A86	FDD8	57	OUTB ISR3,RLO !SET FULL IE!
006C	2100	0E9C	58	LD RO,#%0E9C
0070	3A06	FDD7	59	OUTB ISR1,RHO !CLEAR PATTERN MATCH IE!
0074	3A86	FDD1	60	OUTB CRO, RLO !ENABLE LOWER DAISY CHAIN!
0078	7B00		61	IRET
007A			62	END FULL
			63	
007A			64	INTERNAL EMPTY PROCEDURE
			65	ENTRY
007A	BD01		66	LDK RO,#1 !TERMINATE BLOCK MOVE!
007C	C302		67	LDB RH3,#%02
007E	3A36	FDD8	68	OUTB ISR3,RH3 !CLEAR EMPTY IP AND IUS!
0082	7B00		69	IRET
0084			70	END EMPTY
			71	
0084			72	INTERNAL PAT PROCEDURE
			73	ENTRY
0084	A8B0		74	INCB RL3 !INCREMENT COUNT!
0086	2104	0A06	75	LD R4,#%0A06
008A	3A46	FDD7	76	OUTB ISR1,RH4 !CLEAR PATTERN MATCH IP!
008E	3AC6	FDD7	77	OUTB ISR1,RL4 !CLEAR PATTERN MATCH IUS!
0092	7B00		78	IRET
0094			79	END PAT
			80	END RECIEVE
			1	
			2	ZIN MODULE
0000			3	GLOBAL ZINIT PROCEDURE
			4	
			5	! THIS IS A GENERAL ROUTINE USED !
			6	! TO INITIALIZE A Z-BUS PERIPHERAL !
			7	! IN THIS EXAMPLE IT INITIALIZES !
			8	! THE Z-FIO. !
			9	! !

LOC	OBJ CODE	STMT	SOURCE STATEMENT
		10	! R1 = PERIPHERAL BASE ADDR !
		11	! R2 = ADDR OF TABLE !
		12	! R3 = NO. OF BYTES TO BE OUTPUT !
		13	
		14	ENTRY
0000	7602 0014'	15	LDA R2,TAB
0004	6103 0024'	16	LD R3,COUNT
		17	LOOP:
0008	2029	18	LDB RL1,@R2
000A	A920	19	INC R2
000C	3A22 0318	20	OUTIB @R1,@R2,R3
		21	
0010	ECFB	22	JR NOV,LOOP
0012	9E08	23	RET
		24	
		25	TAB:
0014	01	26	BVAL %01 !CONTROL REGISTER 0!
0015	00	27	BVAL %00 !CLEAR RESET!
0016	01	28	BVAL %01 !CONTROL REGISTER 0!
0017	0C	29	BVAL %0C !INTERLOCKED HS PORT!
0018	15	30	BVAL %15 !CONTROL REGISTER 3!
0019	50	31	BVAL %50 !INPUT TO CPU!
001A	13	32	BVAL %13 !CONTROL REGISTER 2!
001B	03	33	BVAL %03 !ENABLE PORT 2!
001C	1B	34	BVAL %1B !PATTERN MATCH REGISTER!
001D	55	35	BVAL %55 !PATTERN IS 55!
001E	0B	36	BVAL %0B !INTERRUPT STATUS REGISTER 3!
001F	CC	37	BVAL %CC !SET FULL AND EMPTY IE!
0020	01	38	BVAL %01 !CONTROL REGISTER 0!
0021	9C	39	BVAL %9C !SET MIE BIT!
		40	
		41	COUNT:
0022	0008	42	WVAL (($\$-TAB$)/2 -1)
0024		43	END ZINIT
		44	END ZIN

Zilog Sales Offices and Technical Centers

West

Sales & Technical Center
Zilog, Incorporated
1315 Dell Avenue
Campbell, CA 95008
Phone: (408) 370-8120
TWX: 910-338-7621

Sales & Technical Center
Zilog, Incorporated
18023 Sky Park Circle
Suite J
Irvine, CA 92714
Phone: (714) 549-2891
TWX: 910-595-2803

Sales & Technical Center
Zilog, Incorporated
15643 Sherman Way
Suite 430
Van Nuys, CA 91406
Phone: (213) 989-7485
TWX: 910-495-1765

Sales & Technical Center
Zilog, Incorporated
1750 112th Ave. N.E.
Suite D161
Bellevue, WA 98004
Phone: (206) 454-5597

Midwest

Sales & Technical Center
Zilog, Incorporated
951 North Plum Grove Road
Suite F
Schaumburg, IL 60195
Phone: (312) 885-8080
TWX: 910-291-1064

Sales & Technical Center
Zilog, Incorporated
28349 Chagrin Blvd.
Suite 109
Woodmere, OH 44122
Phone: (216) 831-7040
FAX: 216-831-2957

South

Sales & Technical Center
Zilog, Incorporated
4851 Keller Springs Road,
Suite 211
Dallas, TX 75248
Phone: (214) 931-9090
TWX: 910-860-5850

Zilog, Incorporated
7113 Burnet Rd.
Suite 207
Austin, TX 78757
Phone: (512) 453-3216

East

Sales & Technical Center
Zilog, Incorporated
Corporate Place
99 South Bedford St.
Burlington, MA 01803
Phone: (617) 273-4222
TWX: 710-332-1726

Sales & Technical Center
Zilog, Incorporated
240 Cedar Knolls Rd.
Cedar Knolls, NJ 07927
Phone: (201) 540-1671

Technical Center
Zilog, Incorporated
3300 Buckeye Rd.
Suite 401
Atlanta, GA 30341
Phone: (404) 451-8425

Sales & Technical Center
Zilog, Incorporated
1442 U.S. Hwy 19 South
Suite 135
Clearwater, FL 33516
Phone: (813) 535-5571

Zilog, Incorporated
613-B Pitt St.
Cornwall, Ontario
Canada K6J 3R8
Phone: (613) 938-1121

United Kingdom

Zilog (U.K.) Limited
Zilog House
43-53 Moorbridge Road
Maidenhead
Berkshire, SL6 8PL England
Phone: 0628-39200
Telex: 848609

France

Zilog, Incorporated
Cedex 31
92098 Paris La Defense
France
Phone: (1) 334-60-09
TWX: 611445F

West Germany

Zilog GmbH
Eschenstrasse 8
D-8028 TAUFKIRCHEN
Munich, West Germany
Phone: 89-612-6046
Telex: 529110 Zilog d.

Japan

Zilog, Japan K.K.
Konparu Bldg. 5F
2-8 Akasaka 4-Chome
Minato-Ku, Tokyo 107
Japan
Phone: (81) (03) 587-0528
Telex: 2422024 A/B: Zilog J