

Zendex

ZX-200A Single Board

Diskette Controller

Pub.# 98-200A Copyright (c) 1981 Zendex Corporation

> 6644 Sierra Lane Dublin, CA 94566-9990 (415) 828-3000 TWX-910-389-4009

Specifications subject to change without notice. Intel, Intellec and Multibus are trademarks of Intel Corporation.

2X-200A Single Goard

_

exette Controller

96 96 0.0564 10.110 390

88E-016-XW1

Specifications apprect to chemic without a and Austria and Austria de Ladeance of Income Connecto

osileini inteller



6644 Sierra Lane • Dublin, California 94566 • 415/828-3000

WARRANTY

All products are warranted against defects in material and workmanship under normal and proper use and in their original unmodified condition. If found defective by Zendex Corp. within the terms of this warranty, Zendex Corp.'s sole obligation shall be to repair or replace at Zendex Corp.'s option the defective product. If Zendex Corp. determines that the product is not defective within the terms of this warranty, customer shall pay all costs of handling and return transportation. All replaced products become the property of Zendex Corp. As a condition of this warranty, customer must obtain a Zendex Corp. Return Material Authorization Number, and must return all products, transportation prepaid and insured, to Zendex Corp.'s Dublin, CA facility or other specified location.

Transportation charges for the return to customer shall be paid by Zendex Corp. within the contiguous United States only. These warranties outside the contiguous United States are limited to repair or replacement only and exclude all costs of shipping, customs clearance, and other related charges. Except for the express warranties stated above, Zendex Corp. disclaims all warranties on products, including all implied warranties of merchantability and fitness; and the stated express warranties are in lieu of all obligations or liabilities on the part of Zendex Corp. for damages, the use or performance with this product.

Warranty period is one (1) year from date of original shipment. Warranty registration card must be returned to Zendex for warranty to be in effect.

SERVICE POLICY

If a product should fail during the warranty period, it will be repaired for free. There will be a service charge for repair of a product after the warranty period. If a product exhibits misuse, negligence, or user misconnection, the failure will be treated as an out-of-warranty repair.

To return a product for in-warranty repair, first reverify that the unit is indeed at fault. Then, call the factory for Return Material Authorization (RMA) Number. The product should be carefully packaged and shipped prepaid using the provided RMA number on the outside of the package. Include a short statement of the malfunction, along with return address information, and the telephone number of a technical contact, in case the need arises.

For out of warranty repairs, a purchase order for repair charges must also be included.

Items should not be returned freight collect, as they will not be accepted. It is absolutely necessary to return products in the manner stated here, otherwise considerable delay will result in processing the return.

OUT OF WARRANTY REPAIRS

After the warranty has expired, or if no warranty registration is on file, any Zendex board product will be repaired or replaced (at Zendex's option) for a flat fee of \$100, provided, in Zendex's option, the product has not been abused, misused, modified or damaged. Otherwise there will be a time and materials charge for returning it to original condition. This policy is subject to cancellation, modification, and change without notice.

.

FIGHTER

Chapter 1 - General Information	page
Introduction Description Equipment Supplied Compatible Equipment Specifications	1 1 2 2 3
さいについていっきまりと	
Chapter 2 - Preparation for Use	
Introduction Unpacking and Inspection Installation Considerations Jumper/Trace Cut Options	4 4 5 8
Chapter 3 - Operating System	11
Chapter 4 - Programming Information	16
Introduction Operational Modes I/O Parameter Block Disk Commands Channel Commands	16 16 17 25 28
Chapter 5 - Controller	33
Introduction Interrupts I/O Base Address Selection Drive Interface Multibus Interface Board Location Considerations Controller Features	33 33 33 33 36 36 47 44
Appendix	46
Figure A - ZX-85 Minimum Diskette Sy Schematic Comment Card	ystem

Bill of Materials

- i -

Figures

0.13		page
Figure l -	The ZX-200A (photo)	ารวจุษณ์
Figure 2 -	Jumper Adaptions	7
Figure 4.1 -	IOPB Byte 1 - Channel Word	18
Figure 4.2 -	Summary of Byte One of the IOPB	21
Figure 4.3 -	IOPB Byte Two - Diskette Information	21
Figure 4.5 -	Port 7B 8B Read Result Byte	30
Figure 5.1 -	Ribbon Connections	34
Figure 5.2 -	Bus Access Timing	37
Figure 5.3 -	8219 Set-up and Hold Timing	37
Figure 5.4 -	Implemented Serial Priority Network	41
Figure A -	ZX-85 Minimum Diskette System	47

Tables

Squat

Table	1	-	ZX-200 Specifications	3
Table	2	-	Jumper Trace Cut Options	8
Table	3.1	-	Drive Number Assignments	11 G.645
Table	3.2	-	Drive Assignments for MDS-800 & MDS-230	13
Table	4.1	-	Op Code	22
Table	4.2	-	Unit Select, Bit 4-5 Postizidad and is	23
Table	4.3	-	Status Word Constant Status Word Constant Status	29
Table	4.4	-	Read Result Type	30
Table	5.1	-	Signals at Drive Interface Jl	35
			Multibus Pin Assignments	38
Table	5.3	-	Multibus Signal Descriptions	3 9

÷.

Chapter 1 - General Information

1.1 Introduction

The ZX-200A is a single-board floppy disk controller which is able to interface from one to four eight-inch single density (FM) or double density (MMFM) disks to the multibus structure The controller allows up to four single sided drives to be used, thus providing up to two megabytes of storage.

1.2 Description

The ZX-200A utilizes an 8085A microprocessor and 8257 DMA controller to perform all disk controller functions. Single or double density operation is under software control, and full emulation of standard Intel disk systems is possible. The ZX-200A can fully replace the Intel disk controller boards used in the MDS-800 and MDS 220/230 Development Systems, and can operate under ISIS-II software. The ZX-200A uses one Multibus card slot.




Figure 1 - ZX-200A

Zendex Corporation has been licensed by Micromation Corporation to build the ZX-200A using the Micromation MM-SBC-80F Multibus Floppy Disk Controller printed circuit artwork. Thus the layout, configuration, and features of the ZX-200A match the MM-SBC-80F. The Micromation manufactured board sold by Zendex was

known as Model ZX-200

UDIAN JAFTO

1.3 Equipment Supplied

The following equipment is supplied with the ZX-200A:

bean an

ZX-200A Hardware Reference Manual; with Schematic Diagram D200-01A; and Assembly Diagram

1.4 Compatible Equipment

CPU: The ZX-200A is compatible with any CPU, which is multibus compatible and is capable of multimaster operation, such as: ZX-85, 88, 86 SBC-80/10B, 80/20, 80/24, 80/30 CPU: The ZX-200A is compatible with any CPU, which is as: Description: SBC-80/10B, 80/20, 80/24, 80/30

	2A 05, 00, 00	
	SBC-80/10B, 80/20, 80/24, 80/30	
) bae	SBC-86/12A	
	ZX-80/05	
3 5 K 3 - 5 K		

Disk Drive: The ZX-200A is compatible with the following

drives or their equivalents:

Shugart Associates 800/801 Memorex 550/552 CDC 9404

Host Software: The ZX-200A is compatible with the following

MDE-BAN

TI-BIBI

software: ISIS-II (Intel) CP/M for MDS Intel FORTRAN, BASIC UCSD PASCAL for CP/M Intel PLM, RMS-80 (Host)

Emulation: The ZX-200A emulates and can replace the following Intel disk controllers:

Single Density - SBC-201, SBC-211, SBC-212, MDS-2DS, MDS-710 Double Density - SBC-202, MDS-DDS, MDS-720

The ZX-200A when sold in combination with the Zendex ZX-730 Dual Drive Unit, is known as ZX-710/720 Mod 200A.

1.5 Specifications

Table 1

ZX-200 Specifications

Operation Modes	Single Density (FM) Ports 88H-8FH Double Density (MMFM) Ports 78H-7FH
System Bus Interface	Compatible with MULTIBUS specifications See Intel publication 9800083-02
Floppy Disk Dive Interface	Accommodates Shugart 800 Series standard size disk drive (8 inch)
Power Requirement	+5 volts at 2.75A (TYP)
Temperature	0 degrees to 40 degrees Centigrade
Humidity	0 to 90 percent RH non-condensing
Dimensions	l2 inches long 6.75 inches wide 0.50 inches deep (one card slot)
Weight	14 ounces

206.-X3 0d?

Duel Darie Unit

Specifications

7-180 Specificatio

$\int_{-\infty}^{+\infty} (-\infty) d\theta \left[(-\infty) (-\infty) (-\infty) (-\infty) (-\infty) (-\infty) (-\infty) (-\infty)$		the state of the second second provided and the second sec
		Operation A
	ž Taraja – Antonio	
		bysten rua Interface
		 The P control shart pressentiation can address the second statements of the second
8E . II.C	168 Q	Flogory Lis Dive Tates
and the supervised of the second se		
		Power Require
and the particular of the Manufacture and the second of the Alexandra Contract of the Alexandra Contract of the		
12 B 17 1.2		Temperature
December of the data constitution of the data and the dat	-5.45 JK 0.1 U	YaibimuH
	12 chrocer 6.75 incher v 0.56 inches	Dimensions
Description des restrictions of an end of the second of th	1. ouese	Sigis

2.1 Introduction

This chapter provides information on preparing and installing the ZX-200A. Included are instructions on unpacking and inspection as well as information on installation procedure.

2.2 Unpacking and Inspection

Inspect the shipping carton immediately upon receipt for evidence of mishandling during transit. If the shipping carton is severely damaged or waterstained, request that the carrier's agent be present when the carton is opened. If the carrier's agent is not present, and the contents of the carton are damaged, keep the carton and packing material for the agent's inspection.

For repair to a product damaged in shipment, contact Zendex, Inc. to obtain further instructions. A purchase order will be required to complete the repair. A copy of the purchase order should be submitted to the carrier with your claim.

It is suggested that salvageable shipping cartons and packing material be saved for future use in the event the product must be shipped.

Please fill out warranty card immediately and return to Zendex. This is your only way to receive regular ECO information and various updates that may become available.

2.3 Installation Considerations

The ZX-200A is intended to replace the two-board Intel Diskette Controller set (Channel and interface boards). It should be inserted into the card slot that would have held the Intel Diskette Interface Board. In order to ensure that the ZX-200A connects properly to the bus resolving multibus signals (BPRN/, BPRO/, BREQ/), it must occupy an odd-numbered card slot in the MDS-800 only. Series II and III can be in any slot.

The user should be aware of the fact that the Intellec MDS 220 has a single density drive mounted in the cabinet next to the CRT. This drive is controlled by the IO controller board, which is located not in the card cage, but at the back of the cabinet. The ZX-200A can still be plugged into the card cage, however, the original integrated single drive (ISD) will respond as :F4: under ISIS-II, rather than physical drive zero; and physical drive one will also respond as single density drive :F5:.

Before installing the ZX-200A, turn off all system power and remove the front panel (MDS 220/230), or the top panel (MDS 800). If the Intel channel and interface boards are installed, first remove the cable from the interface board, then remove both boards. Allow the ZX-200A to run both the single and double density systems. The Intel disk controller must be removed.


Before installing the ZX-200A, clean off the multibus and disk drive cable edge connector fingers with alcohol and for MDS-800 plug the ZX-200A controller into an odd-numbered slot of the card cage.

If the ZX-200A has been purchased in conjunction with a ZX-710/720 MOD 200 System, all cabling necessary to connect the ZX-200A to the ZX-730 disk drives is supplied. If the ZX-200A is purchased separately, a fifty-pin ribbon cable must be made. This must have a fifty-pin printed circuit connector in place at each end. This can connect the ZX-200A edge connector directly to four disk drives. The ZX-200A connector is pin for pin compatible with Shugart SA800. The cable supplied with the Intellec MDS is of no use and may be set aside.

Refer to Figure 2, for the jumper options required of a Shugart SA80IR for use with the ZX-200A.



Figure 2 - Jumper Adaptions for Si-20





2.4 Jumper/Trace Cut Options

Various jumper and trace cut options are offered to allow maximum flexibility when working with the ZX-200A. These are arranged as follows:

	Jumpers				
Label	Function	Factory Default	Location		
Wl, W2	Drive Assignment Select These two jumpers allow four possible choices with respect to the various drive name and density assignments un- der CP/M or ISIS. How- ever, the present firm- ware does not make use of these jumper posi- tions; therefore, the user may configure these jumpers as desir- ed and allow the soft- ware to read their states and branch ac- cordingly. Remember, the current firmware does not use these jumpers.	Wl in W2 in	Near Ul2		
W3	Reserved for future use	W3 in	Near U43		
(A-B-C)	Disk Drive Buffer En- able. This jumper al- lows the disk drive buffer to be either enabled permanently or to be enabled by the head load signal. Nor- mally, the buffer should be enabled by the head load signal in order to qualify the disk control signals and avoid glitches on the drive select lines.	Head Load	Near Ull		

tigant along survivi

Jumpers (continued)

Label	Function	Factory Default	Location	
TV Daisy Chain Priority Resolution. The ZX-200A can operate either with daisy chain or parallel resolution. To select daisy chain resolution, install a jumper plug from T to V. For paral- lel resolution, leave the jumper plug out.		Installed	Near U67	
G, H, J, K, L, M, N, P, R, and S	System Interrupt. G and H plated through holes are the outputs from the interrupt gen- erator circuitry. A jumper is installed at the factory from G and H, to N (INT2/). This is the standard config- uration. G represents an interrupt associated with addresses 88H to 8FH, while H represents the same from 78H to 7FH.	G-H-N U71-U73	Between	
	Trace Cut	J ASOD	·	
A-B, C-D EAU 189M	Disable Controller for 78H or 88H*. There are four plated through holes in the PCB next to the U43. Each pair of holes is connected with a trace on the co- ponent side when ship- ped from the factory. Cut the trace between the hole pair closest to U43 and the ZX-200A will not respond to addresses 78H to 7FH (usually, but not al- ways for double den- sity). Cut the other trace and the ZX-200A will not respond to addresses 88H to 8FH	AB Connector CD Connector	Near U43 on component side	

Trace Cut (continued)

-

-

Label	Function	Factory Default	Location
Write Enable	Write Protect. There are two plated through holes between Ul2 and Ul3 which are connected by a trace on the solder side. If the trace is cut, the con- troller will not write to any of the disk drives connected to it.	Connected	Between Ul2, Ul3
G-H-J	Advance Acknowledge There are three plated through holes between U69 and U70. The one closest to the 86-pin connector goes to the /AACK backplane signal and nowhere else. The other two holes are connected by a trace on the solder side and are connected to the /XACK backplane signal. Nor- mally, the /XACK signal is the one that should be used, since the /AACK signal is being abandoned by various Multibus standards. However, should the user wish to use /AACK, cut the trace on the solder side and connect a jumper between the middle hole and the one closest to the 86- pin connector.	G-H connected H-J open	Between U69, U70
* Note: In order to have the ZX-200A respond to addresses other than 78H to 7FH or 88H to 8FH, U43, the I/O MAP PROM, MAP23 at U43, must be changed by the user as desired. Zendex does not offer or support alternate PROMs. It should be kept in mind before changing PROMs that the fac- tory PROM is compatible with CP/M and ISIS-II requirements.			

--------~~~ $\overline{}$

Chapter 3 - Operating System

The ZX-200A will run under either the CP/M or ISIS-II operating systems. An important fact, which needs clarification at this point is how the disk drives are numbered according to recording density and operating system. Table 3-1 shows how the drive numbers are assigned.

Physical Drive	ISIS Drive	CP/M Drive	Single Density	Double Density
0	:F0:	A:	<0	Х
1	:Fl:	в:		х
2	:F2:	None		х
3	:F3:	None		х
0	:F4:	C:	X	
1	:F5:	D:	X	

Table 3.1 Drive Number Assignments

In order to bring up the operating system for a particular configuration, the double density system disk must be placed in Drive zero.

In a two drive Zendex or Intel double-density system, drive zero is on the right, drive one is on the left, and for the single density system, drive four is on the right, drive five is on the left. However, the situation becomes more complicated than

this, because a total of five drives could be utilized in an MDS-220 system, where the drive next to the CRT is controlled by the I/O controller in the MDS-220 chassis, and up to four external drives may be controlled by the ZX-200A.

The main thing to remember is that the logical number of a physical drive depends on the density of the diskette inserted in it at the time.

If a drive has a single-density diskette inserted in it, the only possible logical numbers for that drive are either :F4: (C:) or :F5: (D:). If it has a double-density inserted in it, the only possible numbers for that drive are: :F0:(A:), :F1:(B:), :F2:, :F3:. An attempt will be made to illustrate various drive number assignments for MDS-800, MDS-220 and MDS-230 Systems as a function of number of drives, density of diskette inserted. See the table on the following page.

Driv	e Ass	signme	ent Diskette
	RH	LH	Density
MDS-800/ MDS-230	1 5	0 4	DD SD
MDS-800 Two-drive System			
MDS-800/	1 3 5	0 2 4	םם סס
MDS-230	5	4	SD
MDS-800 Four-drive System			
MDS-220	1 3 5	0 2 4*	DD DD SD
MDS-220 Five-drive System			5 E.
MDS-220	1 5	0 4*	DD SD
MDS-220 Three-drive System			α£

Drive Assignments for MDS-800, MDS-220

*Single-density drive #4 always located in CRT chassis

The above illustration assumes that the ZX-200A is the only disk controller in the system aside from the IOC inside the MDS-Series II or III. The maximum number of drives in this case is five; four controlled by the ZX-200A and one controlled by the MDS-220 IOC.

CAUTION: If the CP/M is used with the MDS-220, and the MDS-220 is controlling two external drives, the MDS-220 drive is always single density and with ISIS is drive four. However, with CP/M this drive is invisible to the operating system and is not accessable.

Once the system configuration is well understood, all cabling is in place and the ZX-200A jumpers and trace cuts are understood and implemented, the operating system may be loaded. This is done according to the type of system being used, as follows:

MDS-220/230 (All Series II or III)

(1) Apply power to the MDS-220/230 and to the floppy disk drives. A prompt will appear on the CRT indicating that the system monitor has been entered.

(2) Insert the double density ISIS or CP/M system disk in Drive zero with the label facing up or left depending on horizontal or vertical drive mounting, and close the door.

(3) Press the system RESET button. A disk access will take place, the operating system gets loaded, and the sign-on message and prompt are displayed.

MDS-800 and Zendex Models 835, 838

Turn the power on/off key to the on position.
 Apply power to the drives.

(2) Insert the double density ISIS or CP/M system disk in drive zero with the label facing up or left depending on horizontal or vertical drive mounting, and close the door.

(3) Depress the top of the BOOT push button on the MDS-800 panel. This enables the bootstrap PROM.

this drives in invisio

Re CLEINTER 198

(4) Press the top of the RESET push button. A disk access will take place and the Interrupt two light on MDS-800 will be illuminated.

(5) After the Interrupt two light turns on, hit the space bar of the system terminal device. The Interrupt two light turns off. A Zendex system will sign on at this point.

(6) Press the bottom of the BOOT push button to disable the bootstrap PROM. The operating system is loaded from disk, and the sign-on message and prompt are displayed. 4) Press the top f the RESET push bu disk access will take place of the intertupt two light on MDS-800 on illusinator (5) After the interrupt two light t

the upace par f the system rerminal for The Interruph two turns Sender Astem will sign on a point.

Press tom of the South puth Lukton disable the bootstrop PROM - Par operating system is loaded from dis - and the stole on menande and prompt are disployed.

Chapter 4 - Programming Information

4.1 Introduction

The ZX-200A operates in an Intel Intellec MDS environment and responds to CPU commands issued over the multibus. The ZX-200A therefore, conforms to the software protocol of the Intel controller boards that it replaces.

4.2 Operational Modes

The ZX-200A operates in two modes:

(1) When it hasn't been selected to perform a disk related function, it is in the IDLE MODE. In this mode, it is constantly looping through a routine that checks the status of the disk drives. If a change in the status is noticed (a disk is removed or inserted, for instance), an interrupt is sent to the CPU to register the change.

- (2) During program execution, The ZX-200A is selected
 - to perform diskette reads and writes
 - to be reset
 - to stop prematurely a group of linked disk operations (in single density operation only)
 - to render diskette drive status to the CPU
 - to indicate the result of an operation to the CPU

Each of the above operations is initiated by a CPU input or output to a specific port. There are two base addresses, one for single density operation and one for double density. (Although

the ZX-200A reads or writes in both densities, Intel has separate floppy disk controllers for each density.)

The base address for single density operation is at 88H and the base address for double density operation is 78H.

4.3 I/O Parameter Block (IOPB)

The IOPB consists of ten (in single density operation) or seven (in double density operation) bytes of information which indicate the disk operation to be performed. The former has more bytes per IOPB because the original Intel single density controller permitted the linking of several IOPBs together. Several bits (see the description of the channel word) and bytes are present to accommodate this feature. The Intel double density controller does not include the linking feature.

The ten IOPB bytes are described on the following page. In the description, the first seven commands apply to both single and double density operation. The last three are used in single density only.

(2) Dering program theoriton, The SX-200A is scheded
to perform cuskecte reads and writch
to be read;
to stop promotively a group linked disk courser to (in single density persition (nity))

to reader disketts drive stat to the CPU - to indicite the result of an operation to the CPO

karr of the above operations is initiated by a CPU input o output to a specific port. There are two nose accreases, one fo single density operation and one for deals ty. (Although)


The IOPB is stored in main memory and thus is accessible by both the ZX-200A and the CPU.

The ten* IOPB bytes are:


	Byte	1:	Channel Word
	Byte	2:	Diskette Instruction
	Byte	3:	Number of Records
	Byte	4:	Track Address
	Byte	5:	Sector Address
	Byte	6:	Buffer Address (lower)
	Byte	7:	Buffer Address (upper)
*	Byte	8:	Block Number
*	Byte	9:	Next IOPB Address (lower)
*	Byte	10:	Next IOPB Address (upper)

The host CPU must write the IOPB to main memory. Once written, the host CPU instructs the ZX-200A as to the IOPB locations through I/O ports. These instructions are called channel commands and are explained later.

* Single density operations only.
IOPB Byte 1 - Channel Word



Channel Word



Bit 0, 1 - Wait, Branch on Wait

Bit 1	Bit O	Action
0	0	Immediately perform the current IOPB.
0	1	Idle for ten MS after which the Wait bit (bit 0) is examined. This loop is exe- cuted until the wait bit is reset.
1	0	Illegal
1	1	An unconditional jump to the 16-bit ad- dress pointed to by bytes nine and ten of the IOPB. The next IOPB to be performed must be resident at this address.

Single Density Mode (Port 88):

Double Density Mode (Port 78)

Bits zero and one are not used in the double density mode, since linked IOPBs are not supported in the double density mode. The ZX-200A Controller, therefore, will not wait and will execute only the correct IOPB.

Bit 2 - Sucessor

Single Density Mode (Port 88)

The successor bit (Bit 2) is reset if the current IOPB is the last (or only) one to be executed. Setting this bit indicates that a successor IOPB is to be executed; its address is in IOPB bytes nine and ten. The diskette controller will issue an interrupt when the operation is complete, bit two is reset, and bits four and five of this byte allow interrupt.

Double Density Mode (Port 78H)

Bit two is not used in the double density mode, since linked IOPBs are not supported.

Bit 3 - Data Word Length

Bit three must always be reset to a zero, to specify eight bit word length, since 16-bit word lengths are not allowed on the ZX-200A.

Bit 4	Bit 5	Function
0	0	Generates interrupt: (a) upon completion of an unchained diskette operation; (b) after the last operation in a chain of linked operations; or (c) upon detection of an error in any intermediate operation in a chain of linked operations.
0	1	Disable disk operation complete inter- rupt to CPU.
1	1	Generates disk operation complete inter- rupt to CPU after current operation even though it is not the last in a chain of linked IOPBs. This code is illegal in the double density mode.
1	1	Illegal Code.

Bit 4, 5 - Interrupt Control

Bit 6 - Random Format Sequence

A logical zero in this bit assigns sequential sector addresses when a disk is formatted. A logical one writes the sector addreses according to a pattern listed in a 52 byte memory buffer pointed to by bytes six and seven of the IOPB (see below).

Bit 7 - Lock Override

Single Density Mode (Port 88H)

When set (logical one), this bit prevents the "wait" bit from being set upon completion of the current operation specified in the IOPB. When reset (logical zero), this bit alows the ZX-200A to set the "wait" bit.

Double Density Mode (Port 78H)

This bit is never used in the double density mode, since the ZX-200A never sets the "wait" bit in double density.


The following figure summarizes byte one of the IOPB, the channel word.

Figure 4.2



Single Density Mode (Port 88)

and the



Double Density Mode (Port 78)




Table 4.1 Op Code

0

Bits 0, 1, 2 - OP Code

of brow the

2 Sug

Bits			ž
2	1	0	Operation
0	0	0	No operation
0	0	1	Seek: move the head to the track indicated in byte four of the IOPB.
0	1	0	Format track: write the address marks, gaps ad- dress fields and data fields on the track indi- cated in byte four of the IOPB. This type of format is determined by bit six of byte one as described below.
0	1	1	Recalibrate: move the head to track 00.
1	0	0	Read data: transfer N sectors (N indicated by byte three of the IOPB) from the disk to system RAM. The destination locations in memory start at the address pointed to by bytes six and seven of the IOPB. If the head is not already positioned over the track indicated by byte four of the IOPB, it is moved automatically. A CRC check is performed, which compares the two bytes of CRC written on the disk with the two gener- ated from the data address mark and data field read.
1	0	1	Verify CRC: check the CRC of the indicated sector(s). The operation is similiar to a READ; however, no data is transferred to memory.
1	1	0	Write Data: write N sectors (N specified in byte three of the IOPB) from the contents of memory that starts at the location indicated in IOPB bytes six and seven. As in read, the head is automatically moved to the desired track (from byte four of the IOPB) if it is not already there. Two bytes of CRC are generated and written to the disk. Note that multi-sector writes (N greater than 1) may not extend beyond a single track.
1	1	1	Write "Deleted" Data: write N sectors as described in the preceding operation except write a "deleted data mark" rather than the "normal" data mark.

Bit 3 - Data Word Length

Bit three must always be reset to a zero to specify eightbit word length, since the ZX-200A will not handle 16-bit words.

Bits 4, 5 - Unit Select

Single Density Mode (Port 88H)

Bits	Function
54	
0 0	Drive 0
0 1	Illegal
1 0	Illegal
1 1	Drive 1

Double Density Mode (Port 78H)

· ·	Bits	Function
882294 2012	5 4	312.2
9792		
bseri	0 0	Drive O
ted by byte fea	0 1	<u>Drive l</u>
	1 0	Drive 2
	hiold company	Drive 3
the two bytes the two yeact	hio l c i nger	1

Table 4.2 - Unit Select, Bits 4 and 5

Bits 6, 7 - Reserved

These bits are not used and should be set to zero at all times.

IOPB Byte 3 - Number of Records

Byte 3 indicates the number of records (sectors) to be written/read. The number must be written in binary and may not exceed 26 in single density operation or 52 in double density operation. (Recall from the description of the Op Code above, that a read write operation may not extend beyond a single track.)

-Turking

IOPB Byte 4 - Track Address

A binary code in byte 4 indicates the desired track number. Acceptable values are 00 to 4C hex (0 to 76).

IOPB Byte 5 - Sector Address

This byte specifies the first (or only) sector for operation. In single density mode specify $1-1A_{10}$ (26₁₀) and in double density mode $1-34_{16}$ (52₁₀). Bit five of this word must equal bit five of byte two in single density mode only.

IOPB Bytes 6, 7 - Buffer Address

These bytes specify the address of the disk buffer block for Read/Write/Format operations. Byte six is the least significant eight bits of the address while byte seven is the most significant portion.

Note: The next three IOPB Bytes (8, 9, 10) are used for single density applications only. They are used when a chain of IOPBs is to be executed. Note that this feature is not used frequently. (In fact, Intel dropped this feature from its double density controller.) If chaining is not used, these three bytes have no effect.

IOPB Byte 8 - Block Number (Single Density Only)

The specific number of the current IOPB is specified in this byte. Only six bits (5-0) are used. The block number allows the CPU to associate an I/O complete interrupt request from an intermediate link in a chain of IOPBs with the IOPB which actually caused the interrupt. The block number need only be initialized for linked IOPBs, since there can be no uncertainty when only a

single IOPB exists. This byte and bytes nine and ten are used for linked IOPBs.

IOPB Byte 9 - Next IOPB (Lower Address) (Single Density Only)

The least significant byte of the 16-bit memory address of the next IOPB is entered in this byte.

IOPB Byte 10 - Next IOPB (Upper Address) (Single Density Only)

The most significant byte of the 16-bit memory address of the next IOPB is entered in this byte. If the successor bit (two) of IOPB byte one is set (logical 1), the controller accesses the IOPB starting at this address upon completion of the current operation. If the successor bit is zero, it is assumed that the current IOPB is the last. The controller also looks at the "branch on wait" and "wait" bits in IOPB byte one. If both are set (logical 1), a jump to the IOPB at the address identified here is performed.

4.4 Disk Commands

The ZX-200A is capable of performing seven distinct operations: Recalibrate, Read, Write, Write Deleted Data, Record, Verify CRC, Seek, and Format. To begin any operation, the host CPU should output both bytes of the 16-bit memory address that point to byte one of the IOPB. The operation to be performed is specified in byte two of the IOPB. After the ZX-200A receives the upper byte of the IOPB address, it accesses the IOPB to interpret the operation to be performed and acquire the various parameters necessary to carry out the execution. The ZX-200A will set the

interrupt flip-flop after it has performed the operation or has halted operation due to errors.

The eight diskette operations are explained in more detail in the following paragraphs.

Recalibrate (Opcode 3 of IOPB Byte 2)

This operation will cause the selected unit's head to move over Track zero. Operation is mechanically verified by detectors in the drive itself.

Seek (Opcode 1 of IOPB Byte 2)

This operation will cause the selected drive to position its head over the specified track. Seek Track zero is tested for and, if issued, Recalibrate is executed instead.

Read (Opcode 4 of IOPB Byte 2)

This operation will return the specified number of data records to be written to the buffer, beginning at the given buffer address and continuing upward, starting with the track and sector given in the IOPB.

Write Data (Opcode 6 of IOPB Byte 2)

This operation is the same as Write Data except that each 128 byte data field is preceded with a deleted data address mark.

Verify CRC (Opcode 5 of IOPB Byte 2)

This operation will read the data records to verify the CRC check word. No data is transferred to the buffer.

Format a Track (Opcode 2 of IOPB Byte 2)

This operation is used to initialize a new disk or restore a "wiped-out" track. Prior track contents will be lost.

It should be noted here that a track can be "wiped-out" if the operator shuts off power to the diskette system while the diskette is installed or the reset is hit while heads are loaded. Pop out diskettes BEFORE power-down or reset!

The order sector numbers that are assigned in the formatting of a track will depend on the state of the "Random Format" bit in byte one of the IOPB. If the random format bit is set, the pattern of sector addressing and initial sector data contents will be prescribed by the information in the buffer.

For Random Format the buffer contains the sector numbering, in order of assignment on the track, beginning with the first byte of the buffer and continuing through each odd numbered byte. The even numbered byte (one greater than sector address) will be the data to be initially written to all 128 bytes of the sector.

For example, if the buffer was constructed as:

Byte	Contents (Hex)
1	07
2	20
3	05
4	FF

the first physical sector of the track will be numbered seven with 20 as data in each of its 128 bytes. The second physical sector will be numbered five with all ones as initial data.

If the Random Format bit is reset, the order of sector numbering will be that of the physical sector and the initial data written to all sectors will be that of byte one of the buffer.

No Operation (Opcode 0 of IOPB Byte 2)

The No-Op instruction causes the ZX-200A to execute a read drive status and is intended to verify that the controller is functioning.

4.5 Channel Commands

Diskette status, result, and IOPB information are communicated over a set of I/O channels and are called, as a group, the Channel Command.

Once a proper IOPB has been constructed in main memory the controller must be informed of the IOPB address via Channel Commands. Upon completion, or interrupt, result data is available with error indications by way of Channel Commands.

When the Write IOPB Address Upper is executed the disk system will commence the operation specified in the IOPB. Therefore, the lower portion of address and the entire IOPB must have been properly constructed before this Channel Command is executed.

Out Port 7F 8F - Reset

This output channel command causes all logic in the ZX-200A to be reset to an initialized state. This command is intended to clear hang-ups.

Out Port 79 89 - Write IOPB Address Lower

This channel command outputs the low byte of the 16-bit address pointing to byte one in the IOPB.

Out Port 7A 8A - Write IOPB Address Upper

This channel command outputs the high byte of the IOPB's 16bit address. This command also causes the ZX-200A to begin execution of the IOPB.

1.9 C

Out Port 8B - Stop

The diskette controller will stop operation AFTER completing the current IOPB instruction. It will not proceed to the next IOPB in a link. This channel command has no meaning in double density mode since linked operations are not performed.

In Port 78 88 - Status Input

This input channel command causes the ZX-200A to return the drive and controller ready status.

Table 4.3 - Status Word

Bit	0	Ready Status of Drive 0
Bit	1	Ready Status of Drive l
Bit	2	Interrupt Pending
Bit	3	Controller Present
*Bit	4	Double Density Controller Present
*Bit	5	Ready Status of Drive 2
al *Bit	6	Ready Status of Drive 3
Bit	7	Hard Disk Present

*Active in Port 78 only (double density mode)

Bits zero, one, five and six, allow the host to determine whether the target drive is ready (bit equals one) or not (bit equals zero).

In Port 79 89 - Read Result Type

This input channel command will return a two bit result type (bits 0 and 1) and, for 201 mode only, a block number in bits two through seven. The result type is decoded as:


Bit	1	0	Meaning
	0	0	I/O complete. Result byte contains error bits.
	0	1	Single Density mode only. I/O complete, result byte contains linked error bits.
	1	0	Result byte has drive ready status.
	1	1	Reserved.

Table 4.4 Read Result Type

The Result Type command must be issued to clear the system interrupt and diskette controller interrupt pending bits (which toggle together) in the status word.

In Port 7B 8B - Read Result Byte

The channel command causes the ZX-200A to return eight bits of operation results. The proper interpretation of the result byte depends upon the result type. For result types 00 and 01:





Port 7B-8B Read Result Byte for Result Types 00 and 01

If the host executes a 'read result byte' channel command, the diskette channel will return the result word on the system data bus. The bits are defined as follows:

Not Ready:

Bit seven indicates the selected unit was not ready or the selected unit changed to a not ready status during operation.

Write Error:

Bit six indicates that during a write operation a condition existed which precluded data integrity. An example of a condition causing this error is an attempt to write a 'not ready FDD.'

Write Protect:

Bit five indicates the selected drive contains a diskette, which is not write enabled. This condition is checked on format a track, write data (with data address marks) and write data (with deleted data address marks) operations.

Data Overrun/Underrun Error:

Bit four indicates that the ZX-200A controller was not able to service a byte transfer request from the drive before the next request occurred. The data byte is lost.

Address Error:

Bit three indicates that the disk address received from the CPU is invalid; that is:

- track address > 76_{10}
- sector address = 00
- sector address > 52_{10} (202 mode)
- sector address > 2610 + number of records >5210 (202 mode)
- sector address + number of records > 26_{10} (201 mode)

101 MARKELLER SAME ALSO DESCRIPTION

Seek Error:

Bit two indicates that at the completion of a head movement sequence the head is not positioned over the expected track. This bit indicates the controller and/or FDD are malfunctioning, and a recalibrate diskette operation should be performed. Seek error can occur during any diskette operation.

CRC Error:

Bit one indicates the CRC characters generated during a read data or verify CRC operation were not the same as the two CRC characters appended to the data field when it was originally written on the diskette.

Deleted Record:

Bit zero indicates that a sector addressed during a read data or verify CRC operation was preceded by a deleted data address mark.

Two other error conditions are provided when more than one error bit is true. They are:

ID CRC Error:

If the address error and CRC error (bits 3 and 1, respectively) are true, this indicates the CRC characters generated during the reading of an ID field were not the same as the CRC characters appended to the field when it was written by a format track operation.

Data Mark Error or No Address Mark:

If the address error, seek error, and CRC error (bits 3, 2 and 1, respectively) are true, this indicates no address mark or a data mark error was encountered. This usually means the track has not been formatted.

1965

a hand to a

whited by a format

the real of

Chapter 5 - Controller Operation

5.1 Introduction

This chapter is intended to give a brief description of the ZX-200A hardware operation and its external interfaces.

5.2 Interrupts

The ZX-200A will generate interrupt requests when allowed by certain channel commands (see Chapter 4). Any interrupt (INTO through INT7) may be used, but most operating systems, expecially ISIS, will require INT2/. This may be selected via jumper (see Chapter 2).

5.3 I/O Base Address Selection

The I/O base address is fixed by U43, a bipolar PROM.

For microcomputer development systems using ISIS the required address is 78H - 7FH for logical drives :F0:, :F1:, :F2: and :F3:, which are all double density.


The required address is 88H - 8FH for logical drives :F4: and :F5:, which are both single density, and independently add reusable.

5.4 Drive Interface

The ZX-200A has been designed to interface readily with the Shugart SA800. The 50-pin edge connector is pinned alike with the SA800, thus allowing simple ribbon connectors. More than one

drive may be used by simply paralleling it on a common connector and wire system as shown in the following figure.

noidalegQ leikelled





HUSA raiogi

di Stat buist

Line terminators must be installed for each signal line at the last drive unit to use it. In the figure most lines (except DS1 through DS3) will be terminated at drive one.

The table on the following page lists the signals available at the drive interface connector Jl.

a connectors. Arre that

SAS

Table 5.1 Signals at Drive Interface Connector Jl

SIGNAL NAME	FUNCTION
DS1/-DS4/ J1-26 J1-28 J1-30 J1-32	A low state selects the drive. When active DS1/- DS4/ allows drives 0 through 3 to accept the remaining drive input signals and to gate its out- put back to the ZX-200A.
WRITE ENABLE/ J1-40	A low state will allow the data to be written on the diskette. When this signal is inactive the write electronics are disabled and the drive reads data from the diskette.
STEP/ J1-36	A signal pulsing low will cause the head to step one track, for each low-going, in the direction determined by DIR/.
DIR/ J1-34	When this line is low the step signal will cause the head to move toward the track 76 (step in), and when high the head to step out toward the outer- most track 00.
WR DAT/ J1-38	This is the composite data/clock serial write sig- nal. A high-to-low transition on this line indi- cates a bit to be written on the diskette.
RDY J1-22, 4,6,8	A low on this line indicates the selected drive is ready. This is a radial ready circuit.
WR PROT/ J1-44	An active low on this line indicates a write protected diskette is installed in the selected drive.
TRK0/ J1-42	An active low indicates the selected drive's head is positioned over track 00.
INDEX/ J1-20	A low going pulse is passed on this line that is coincident with the index hole in the diskette.
READ DATA/ J1-46	The composite data and clock signal generated during a diskette read operation. A high-to-low going transition indicates a clock or data one bit.
LOW CURRENT/ J1-2	Signal to the drive to reduce write current through head. Active low for track 43.
FAULT RESET/ J1-4	Reset signal to drive to clear fault indicator.

SIGNAL NAME	FUNCTION
FAULT/ J1-6	Fault detected by drive. Signal is input to con- troller to cause fault routines to execute.
TWO SIDED/ J-10	Signal from FDD to indicate presence of a two sided media.
SIDE SELECT/ J1-14	Signal from FDC to FDD to select which side of a two sided media operation is to be performed.

Table 5.1 Signals at Drive Interface Jl (continued)

Note: 1-49 odd are all signal grounds.


5.5 Multibus Interface

The ZX-200A communicates with the master CPU over the bus through the 86-pin connector Pl. Table 5.1 defines Multibus signals used and Figures 5.1 and 5.2 describe signal timings.

5.6 Board Location Considerations

The ZX-200A is a Multibus bus master and as such must be located in a backplane slot which provides for the BPRN/, BREQ/, BUSY, and BCLK signals. Other bus master cards in a system will consist of the CPU and DMA boards. Provision must be made for the various bus masters to communicate bus requests and grants through card arrangements and connections of the above bus signals. The most common priority resolution scheme is the serial type and is typically used in systems with less than four bus masters. A jumper should be used at wire wrap position T-V to provide BPRO/ output in serial priority schemes.

Figures 5.1 and 5.2 on the following page show bus access timing and 8219 set-up and hold timing.








TABLE 5.2 MULTIBUS PIN ASSIGNMENTS

		BOARD CO	MPONENT SIDE		BOARD CIR	CUIT SIDE				
	PIN	MNEMONIC	DESCRIPTION	PIN	MNEMONIC	DESCRIPTION				
Power Supplies	1 GND 3 +5 5 +5 7 +12 9 -5 11 GND		Signal Ground +5 VDC +5 VDC +12 VDC -5 VDC Signal Ground	2 4 6 8 10 12	GND +5 +5 +12 -5 GND	Signal Ground +5VDC +5 VDC +12 VDC -5 VDC Signal Ground				
Bus Controls	13 15 17 19 21 23 25	BCLK/ BPRN/ BUSY/ MRDC/ IORC/ XACK/ AACK/	Bus Clock Bus Priority In Bus Busy Memory Read Command I/O Read Command Transfer Acknowledge Advance Acknowledge	14 16 18 20 22 24 26	INIT/ BPRO/ BREQ/ MWTC/ IOWC/ INH1/ INH2/	Initialize Bus Priority Out Bus Request Memory Write Command I/O Write Command Inhibit (disable) RAM Inhibit (disable) ROM or EPROM				
	27 29 31 33	BHEN/ CBRQ/ CCLK/ INTA/	Byte High Enable Common Bus Request Constant Clock Interrupt Acknowledge	28 30 32 34	ADR10/ ADR11/ ADR12/ ADR13/	Address Extension Lines				
	35 37 39 41	INT6/ INT4/ INT2/ INT0/	Interrupt Requests	36 38 40 42	INT7/ INT5/ INT3/ INT1/	Interrupt Requests				
Address	43 45 47 49 51 53 55 57	ADRE/ ADRC/ ADRA/ ADR8/ ADR6/ ADR2/ ADR2/ ADR2/ ADR0/	Address Lines	44 46 48 50 52 54 56 58	ADRF/ ADRD/ ADRB/ ADR9/ ADR7/ ADR7/ ADR5/ ADR3/ ADR1/	Address Lines				
	59 61 63 65 67 69 71 73	DATE/ DATC/ DATA/ DAT8/ DAT6/ DAT6/ DAT4/ DAT2/ DAT0/	Data Lines	60 62 64 66 68 70 72 74	DATE/ DATD/ DATB/ DAT9/ DAT7/ DAT5/ DAT3/ DAT1/	Data Lines				
Power Supplies	75 77 79 81 83 85	GND -10 -12 +5 +5 GND	Signal Ground -10 VDC -12 VDC +5 VDC +5 VDC Signal Ground	76 78 80 82 84 86	GND -10 -12 +5 +5 GND	Signal Ground -10 VDC -12 VDC +5 VDC +5 VDC Signal Ground				

Table 5.3 Multibus Signals Descriptions

Signal Mnemonic	Functional Description
AAĊK/	Advanced Acknowledge. This signal is an advanced indication that the requested Read or Write opera- tion will be completed in a specified time (tAACK).
ADR0/-ADRF/	Address. These 16 lines are used to transmit the address of the memory location or I/O port to be accessed. ADRF/ is the most significant bit.
ADR10/-ADR13	Address Extension. These four lines are appended to the address to allow accessing of megabyte memories.
BCLK/	Bus Clock. The high-to-low transition of BCLK/ is used to synchronize bus contention resolution circuits. BCLK/ is asynchronous to the CPU clock. It has a minimum period of 100 nanoseconds and a 35% duty cycle. BCLK/ may be slowed, stopped, or single stepped for troubleshooting.
BHEN/	Byte High Enable. Indicates use of data lines DAT8-F.
BPRN/	Bus Priority In. Indicates to a particular master module that no higher priority module is requesting use of the bus. BPRN/ is synchronized with BCLK/. This signal is not bussed on the backplane.
BPRO/	Bus Priority Out. Used with serial (daisy chain) bus priority resolution schemes. BPRO/ is passed to the BPRN/ input of the master module with the next lower busy priority. BPRO/ is synchronized with BCLK/. This signal is not bussed on the backplane.
CBRQ/	Common Bus Request. Indicates a master module, not currently in control, requests use of the bus.
BUSY/	Bus Busy. This signal is driven by the bus master currently in control to indicate that the bus is in use. BUSY/prevents all other master modules from gaining control of the bus. BUSY/ is synchronized with BCLK/.
CCLK/	Constant Clock. Provides a clock signal of con- stant frequency for unspecified general use by modules on the bus. CCLK/ has a minimum period of 100 nanosconds and a 35% to 65% duty cycle.

Table 5.3 - Multibus Signal Descriptions (continued)

Signal Mnemonic	Functional Description
DAT0/-DATF/	Data. These 16 bi-directional lines transmit or receive information to or from a memory location or I/O port. DATF/ is the most significant bit. In eight bit systems only lines DATO/-DAT7/ are used in which case DAT7/ is the most significant bit.
INH1/	Inhibit RAM. Prevents RAM devices from responding to the memory address on the address lines. INHI/ effectively allows ROM devices to override RAM devices when ROM and RAM are assigned the same address space. INHI/ may also be used to allow memory mapped I/O devices to override RAM.
INH2/	Inhibit ROM. Prevents ROM devices from responding to the memory address on the address lines. INH2/ effectively allows start-up software such as ROM based bootstrap programs to override another ROM device when the two ROMs are assigned the same address space. INH2/ may also be used to allow memory mapped I/O devices to override ROM.
INIT/	Initialization. Resets entire system to a known in- ternal state. INIT/ may be driven by one bus mas- ter or by an external source such as a front panel reset switch.
INTO/-INT7/	Interrupt. Each of these eight lines causes the master processor to generate INTA as defined below. INTO/ has the highest priority; INT7/ has the lowest priority as assigned by an interrupt priority resolution network.
IORC/	I/O Read Command. Indicates that the address of an input port has been placed on the address lines and that the data is to read from the data lines. IORC/ is asynchronous with BCLK/.
MRDC/	Memory Read Command. Indicates the address of a memory location has been placed on the address line a data word (eight or 16 bits) is to be read from the data lines. MRDC/ is asynchronous with BCLK/.
MWTC/	Memory Write Command. Indicates that the address of a memory location has been placed on the address lines and that a data word (eight or 16 bits) has been placed on the data lines. MWTC/ specifies that the data word is to be written into the addressed memory location. MWTC/ is asynchronous with BCLK/.

Table 5.3 - Multibus Signal Descriptions (continued)

Signal Mnemonic

Functional Description

XACK/ Transfer Acknowledge. The required response of memory location or I/O port to indicate that the specified read/write operation has been completed. That is, data has been placed on, or accepted from, the data lines. XACK/ is asychronous with BCLK/.

Figure 5.3 shows an implemented serial priority network. In this type of arrangement the bus master with the highest priority can be identified by its pin 15 (BPRN/) being grounded.




Figure 5.3 Implemented Serial Priority Network

In the above figure, the master in slot Jl will drop BPRO/ low to pass priority grant on to J2 if the master in Jl is NOT requesting the bus. BUSY/ will be high if no master is currently using the bus. If the master J2 doesn't need the bus, it will drop its BPRO/ low to cause J3 BPRN/ to go low and thus grant a J3 request. If J2 requests the bus it will raise its BPRO/ high and wait until its BPRN/ goes low, BUSY/ goes high, and BCLK/ does a negative transition. J2 will then latch BUSY/ low and that will disallow even higher priority master requests until J2 drops its use of the bus. Higher speed and bus contention resolution schemes involving four or more masters use a parallel priority network. BREQ/ signal is output to an SN74148 (typical) priority encoder. Then an SN74S138 (typical) decoder outputs a master's BPRN/ for input grant.

5.7 Controller Features

The Zendex ZX-200A Multibus floppy disk controller emulates and enhances the Intel iSBC 202 Double Density and iSBC 201 Single Density floppy disk controllers. A single CONTROLLER card can replace both sets of boards (each Intel controller consists of two boards, the channel and interface cards) in an Intel Intellec MDS system and interfaces as many as four floppy disk drives. These drives can be single or double sided with single or double density fomat diskettes. The operator does not need to enter any commands to indicate the recording density of the diskette to be read from or written to.

From the system's perspective, the CONTROLLER appears as two separate controllers, one for single density diskettes and one for double density diskettes. Typically, each of the controllers is accessed via a different port address. Usually, these addresses fall in the following ranges:

The resident CONTROLLER firmware decodes the address to determine the recording density of the diskette. However, there are circumstances where the address range for the single density controller is 78 - 7FH. The firmware has been written to accommodate this configuration as well. (See Note on following page.)

Note: the first revision of the CONTROLLER firmware does not support single density operation from port 78H.

Data to be read from or written to the disk is fully buffered. The CONTROLLER contains 1K of static RAM temporarily storing the data for transfer. This means two things to the system designer: (1) the chance of a data overrun or underrun is completely removed, and (2) the controller cannot get control of the system bus in time for a byte of data read from the disk to be transferred to system RAM (data is transferred on a byte by byte basis). Consequently, that byte disappears as the next one is read from the disk and moved to RAM (assuming the controller gets control of the bus in time to transfer this byte). Data underrun is similiar, but occurs during a disk write operation. With the CONTROLLER, the entire sector (128 bytes) is written to the onboard RAM independently of the system bus. Data is transferred to system RAM with a DMA controller. If this gets interrupted by a higher priority component, the DMA controller keeps a record of the last location transferred, so that when it has control of the bus again, it can begin where it left off.

The rate of data exchange is 250K bits per second in single density and 500K bits per second in double density. Single density recording uses the standard IBM 3740 format. This format uses the frequency modulation (FM) recording technique and specifies 26 sectors of 128 bytes of data per track. In double density, MMFM (modified-modified frequency modulation) recording is used with 52 sectors of 128 bytes per track.

5.8 Controller Operation

The ZX-200A CONTROLLER firmware responds to ten I/O addresses output by the CPU. These addresses typically appear between 78 - 7FH for double density operation, 88 - 8FH for single density operation. In some circumstances 78 - 7H is also used for single density. The CONTROLLER firmware can interpret these addresses as well. (Note: these ports can be changed by inserting a different I/O address decode PROM u43). Of the eight available ports in each range, only five are used. The CPU selects one of seven disk-related operations by outputting to the port associated with that operation.

The CONTROLLER operates as a system within the system. It contains a 8085A processor, which executes the requested disk operation via a memory-map. For instance, a read sector command from the CPU requires a number of processes be performed in addition to the read operation (for example, move head to track, synchronize with the disk, read data, read and compare CRC, etc.) Each of these functions is enabled by an output to the port within the CONTROLLER dedicated to it.

When the command requests a disk read or write, two DMA operations follow. First, the seven or ten bytes of the I/O parameter block (IOPB) are moved to a 1K RAM buffer on the CONTRO-LLER RAM buffer. A resident 8257 DMA controller performs this task. Once it has control of the system bus from the CPU, the whole content of the data buffer is transferred to system RAM for a disk read or vice versa for a disk write. The requisite bus signals are generated to access memory. If the controller is

interrupted by a higher priority component in the system, the 8257 "remembers" the last byte transferred. When it has regained control of the bus, the next byte is transferred.

The CONTROLLER operates in two modes:

(1) when it hasn't been selected to perform a disk related function, it is in the IDLE MODE. In this mode, it is constantly looping through a routine, which checks the status of the disk drives. If a change in the status is noticed (a disk is removed or inserted, for instance), an interrupt is sent to the CPU to register the change.

(2) During program execution, the CONTROLLER is selected:

- to perform diskette reads and writes
- to be reset
- to stop permaturely a group of linked disk operations (in single density operation only)
- to render disket drive status to the CPU
- to indicate the result of an operation to the CPU


Each of the above operations is initiated by a CPU output to a specific port. There are two base addresses, one for single density operation and one for double density. (Although the ZX-200A CONTROLLER reads or writes in both densities, Intel has separate floppy disk controllers for each density.)

Note: The base port for the Intel single density controller is address 88H; the base port for the double density controller is at 78H.

1981年代的《Parties 1991年代》 (1894

Appendix





ZX-85 MINIMUM DISKETTE SYSTEM

ZX-200A MAP 23 LISTING

Addr	0	1	2	3	4	5	6	7	8	9	A	B	С	D	E	F	
0000 0010 0020 0030 0040 0050 0060 0070 0080 0090 0080 0090 0080 0080 008	_ FFFFFFFFFFFFFFFF FFFFFFFFFFFFFFFFFFF	_ FFFFFFFFFFFFFFFF FFFFFFFFFFFFFFFFFFF		_ F F F F F F F F F F F F F F F F F F F	- FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF	 FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF	 FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF	- FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF	_ FFFFFFF7AFFFFFFF F			 FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF	- FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF	 FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF			
Addr 0100 0110 0120 0130 0140 0150 0160 0170 0180 0190 01A0 01B0 01C0 01E0 01F0	0 - FFFFFFFFFFFFFFFFFFFFF	1 - FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF	2 - FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF	3 - FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF	4 - FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF	5 - FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF	6	7 - FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF	8 - FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF	9 - FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF	A FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF	8 - FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF	C	D	E FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF		a suit a' suit ann ann ann ann ann ann ann ann ann an

_

MAP 20

Addr	0	1	2	3	4	5	6	7	8	9	Ą	В	С	D	Е	F
0000	DD	DD	DD	DD	DD	DD	DD	DD	DD	DD	DD	DD	DD	DD	DD	DD
0010	DD	DD	DD	DD	DD	DD	DD	DD	DD	DD	EO	EO	EO	EO	EO	EO
0020	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF
0030	FF	FF	FF	FF	$\mathbf{F}\mathbf{F}$	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF
0040	DF	DF	DE	DE	DE	DE	DD	DD	DD	DC	DC	DC	DC	DB	DB	DA
0050	DA	DA	DD	DD	DD	DD	DD	DD	DD	DD	DD	DD	DD	DD	DD	DD
0060	\mathbf{FF}	FF	FF	\mathbf{FF}	FF	\mathbf{FF}	FF	\mathbf{FF}	FF	FF	FF	\mathbf{FF}	\mathbf{FF}	FF	FF	FF
0070	FF	FF	FF	\mathbf{FF}	FF	FF	\mathbf{FF}	FF	FF	FF	FF	\mathbf{FF}	\mathbf{FF}	\mathbf{FF}	FF	FF
0080	DD	DD	DD	DD	DD	DD	DD	DD	DD	DD	DD	DD	DD	DD	DD	DD
0090	DD	DD	DD	DD	DD	DD	DD	DD	DD	DD	EO	E0	E0	E0	E0	E0
0A00	FF	\mathbf{FF}	FF	FF	FF	FF	\mathbf{FF}	FF	FF	FF	FF	FF	FF	FF	\mathbf{FF}	FF
00B0	FF	FF	FF	\mathbf{FF}	FF	FF	\mathbf{FF}	FF	FF	FF	FF	\mathbf{FF}	FF	\mathbf{FF}	FF	FF
00C0	\mathbf{DF}	DF	DE	DE	DE	DE	DD	DD	DD	DC	DC	DC	DC	DB	DB	DA
00D0	DA	DA	DD	DD	DD	DD	DD	DD	DD	DD	DD	DD	DD	DD	DD	DD
00E0	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF
00F0	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF

0-640 0-650

156A

0170

01A0

P.

The st

MAP 21

Addr	0	1	2	3	4	5	6	7	8	9	Α	B	С	D	E	F
0000	DD	5D	DD	5D	5D	DD	5D	D 9	5D	5D	5D	5D	61	El	61	DD
0010	DD	5D	DD	5D	5D	DD	5D	D 9	5 9	5D	5 9	5D	5D	El	5D	DD
0020	FF	FF	FF	\mathbf{FF}	FF	FF	\mathbf{FF}	FF	FF	FF	FF	FF	FF	FF	FF	FF
0030	FF	FF	FF	\mathbf{FF}	\mathbf{FF}	FF	FF	FF	FF	FF	FF	FF	\mathbf{FF}	FF	FF	FF
0040	DD	5D	DF	5B	5D	DD	5D	D9	5D	5D	5D	5D	61	El	61	DD
0050	DB	5F	DD	5D	5D	DD	5D	D9	59	5D	59	5D	5D	El	5D	DD
0060	FF	FF	FF	\mathbf{FF}	FF	FF	FF	FF	FF	\mathbf{FF}	FF	FF	FF	FF	FF	FF
0070	\mathbf{FF}	FF	FF	\mathbf{FF}	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF
0080	5D	5D	5D	5D	5D	DD	5D	D9	5D	5D	5D	5D	61	El	61	DD
0090	5D	5D	5D	5D	5D	DD	5D	D9	59	5D	59	5D	5D	E1	5D	DD
00A0	FF	FF	\mathbf{FF}	\mathbf{FF}	FF	\mathbf{FF}	FF	FF	FF	FF	FF	\mathbf{FF}	FF	FF	FF	FF
00B0	\mathbf{FF}	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF
00C0	DD	5D	DF	5B	5D	DD	5D	D9	5D	5D	5D	5D	61	E1	61	DD
00D0	DB	5F	DD	5D	5D	DD	5D	D 9	5 9	5D	59	5D	5D	E1	5D	DD
00E0	FF	FF	\mathbf{FF}	\mathbf{FF}	FF	FF	FF	FF	\mathbf{FF}	FF	FF	\mathbf{FF}	\mathbf{FF}	\mathbf{FF}	FF	FF
00F0	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	\mathbf{FF}	FF	\mathbf{FF}	\mathbf{FF}	FF

-	CP/M MACR	D ASSEM 2.0	#001	ZX-200A	F.	LOPPY CONTROLLER V1.2		
		;\$	TITLE MACLIB MOD85 XREF	'ZX-200 18085	A 1	FLOPPY CONTROLLER V1.2'		
		; ; ; ;	VERSION LAST MO		UG	1 BY S.R. 6, 1981		
		9 9 9 9 9 9 9 9	6680 SI	CORPORAT IERRA LAN , CA 945 (415)82 TWX 910	E 66 9-	1284		
(, ; • ****			**			501
		, , , , , , , , , , , , , , , , , , ,	ZX-200	A FLOPPY	DI	RGANIZED TO RUN IN THE ZENDEX SK CONTROLLER. THE FIRMWARE IS NGLE 2716 EPROM.		2500 2500 2500
- (2 2 2 2 2	PORT E	QUATES	÷		30355	
	0066 = 0067 = 0067 = 0067 = 0080 = 2000 = 2001 = 2008 = 6100 = 6300 = 6300 = 6401 = 6402 = 6403 = 6403 = 6400 = 65000 = 65000 = 65000 = 65000 = 6500 = 6500 = 6500 = 6500 = 6500 = 650	; **** RDSTAT WRCONT RDRDY WRCNT1 CLRINT DMADDE DMATC DMATC DMAMOE MRKCRC MARK DISKIC WRCRC SYNCPI PORT89 PORT79 PORT79 PORT89 WRCLK	EQU EQU	66H 66H 67H 80H 2000H 2001H 2008H 6000H 6100H 6200H 6300H 6300H 6300H 6401H 6402H 6403H 6400H 6500H		READ FDD I/F STATUS WRITE FDD I/F CONTROL READ INT & FDD READY STATUS WRITE INT CLR & WR ENABLE, HEAD LOAD CLEAR RST INTERRUPT FLIP-FLOP DMA BASE ADDRESS DMA TERMINAL COUNT ADDRESS DMA MODE SET REGISTER READ/WRITE MARK/CRC BYTE READ/WRITE MARK/CRC BYTE READ/WRITE MARK IO DISK DATA WRITE CRC READ SYNC PLO PORT 8B TO HOST PORT 79 TO HOST PORT 7B TO HOST PORT 89 TO HOST WRITE CLOCK	1011 030 330 350040 350040 350040 350040 350040 350040 350040 350040	0045 0047 204 2049 2049
	6500 = 6500 =	RDPRT1		6500H	;	READ 4X4 FILE PORT	0.65.7	
	07FF 07FF 12 0000	ZX202:	ORG DB ORG	7FFH 12H 0	;	SET VERSION STAMP AT LAST ADDRESS FOR VERSION 1.2 BEGIN AT RESET POINT		
	0000 DB8	0	IN	CLRINT	;	CLEAR INTERRUPTS TO HOST		

CP/M MACRO ASSE	M 2.0	# 002	ZX- 2004	FI	LOPPY CONTROLLER V1.2		
0000 45		VD I	名图 <u>,</u>]	ind.	NSSEN TEROPER CONTRACTOR NEEDED	OROAL	M M/40
0002 AF		XRA	A				
0003 310042		LXI			; INITIALIZE STACK POINTER		
0006 210040	DAMOT D.	LXI	H, CHANN	D	; CLEAR BUFFER, FLAGS		
	RAMCLR:						-
0009 77		MOV	M,A				
000A 2C		INR	L				
000B C20900		JNZ	RAMCLR		LOOP TILL BUFFER CLEARED		
000E DB67		IN	RDRDY	;	READ INT. & FDD READY PORT		
0010 E60F		ANI	OFH		·		
0012 321440		STA	RDYBIT	;	READY STATUS		
	DSKCLR:						
0015 3EFF		MVI	A,OFFH				
0017 320D40		STA	UNIT				
001A AF		XRA	A	•	CLEAR HOST INTERRUPTS AND UNLOAD HEAD		
001B D367		OUT	WRCNT1	,	CEDAR HODI INIERROI IS AND CHEORD HERD		
001D C35400		JMP	L54				
0010 035400		JHP	L04				
	;		ישמזוממים				
	;	TRAP IN	TERRUPT				
	;						
	INDEX:	14		;	TRAP INTERRUPT SOURCE FROM FDD INDEX MAP	łK	~
0024	7 4 5 6 3	ORG	24H				· · · · ·
0024 F5	大 2 3 8 3	PUSH	PSW		ж.		
0025 C34A00		JMP	L4A				
	MA78:			;	MEMORY ADDRESS UPPER WRITTEN BY HOST FOR	≀ SD	
002C		ORG	2CH				
002C 2A0165		LHLD	6501H	:	READ IOPB ADDRESS FROM 4X4		
002F DB80		IN	CLRINT		RESET RST F-F		
0031 C3C000	1999年来的人族人名	JMP	LCO		の人 名利人王 名愛自論		
	;						
	:	RESTART	6.5				_
	;						
	MA88:	-			MEMORY ADDRESS UPPER WRITTEN BY HOST FOR	מת ≀	
0034 2A0164		LHLD	PORT8B		READ IOPB ADDRESS FROM 4X4		0066
0037 DB80		IN	CLRINT		RESET RST F-F		0056
0039 C39C00		JMP	L9B	,	REDEI NEI F-F		1200
0023 023000	120.	OMP	гэр				
	L3C: STOP:						0800
0000	SIUP:	OPC	2011	,	STOP OPERATION INTERRUPT FOR SD DRIVES O		00003
003C		ORG	3CH		4		1005
003C F5		PUSH	PSW				8005
003D 3A0040		LDA	CHANWD	;	RESET LINK BIT IN IOPB CHANNEL WORD		
0040 E6FB		ANI	NOT 4				6000
0042 320040		STA	CHANWD		618		
0045 3E10		MVI	A,10H	;	RESET RST 7.5 FF		6200
		SIM					6300
0047+30		DB	30H				6300
0048 F1		POP	PSW		EX 74		6401
0049 C9		RET					6402
	L4A:				1777 4174		
004A 3A1340		LDA	INDXCT	;	DECREMENT INDEX COUNT FLAG BY ONE FOR EA	ICH	6400
004D 3D		DCR	A		REVOLUTION OF DISK, RST SOURCE INDEX MAP		-6500
004E 321340		STA	INDXCT		37 08		6500
		RIM					
0051+20	20 A	DB	20H				0777
0052 F1		POP	PSW				0721
0053 C9		RET					
	L54:						-
							3300

,

-	CP/M MACRO ASSE	M 2.0	# 003	ZX-200A	FI	OPPY CONTROLLER V1.2	ROSE	一省
-	0054 3E08 0056 FB		MVI EI	A,8	;	OPEN UP ALL RST X.5 INTERRUPTS		
			SIM		;	SET INTERRUPT MASK		
(0057+30 0058 DB67		DB	30H				
-	005A 47		IN MOV	RDRDY B,A	;	READ INT. & FDD READY PORT		
	005B E6C0			OCOH	:	ISOLATE INT PND BITS		
	005D C26A00		JNZ	LGA		JUMP IF INT PND		
	0060 78		MOV	A,B				
	0061 E60F		ANI	OFH		ISOLATE DRIVE READY BITS		
	0063 211440 0066 BE		LXI CMP	H,RDYBII M				
	0067 C47400		CMP			SEE IF OLD READY=NEW READY JUMP TO DO UPDATE/INTERRUPT IF NOT		
		L6A:	0112	MD I IM I	,	COM TO DO CIDATES INTERNOLI IF NOT		
	006A 3A1340		LDA	INDXCT	;	INDEX COUNT		
	006D B7		ORA	A		REV COUNT EXPIRED?		
	006E C25400		JNZ	L54		NO, LOOP		
	0071 C31500		JMP	DSKCLR	;	YES, DESELECT DISK UNIT		
		;	TNTERPH	ר אטפע מ	M	READY CHANGE		
		;	INIDANO		/14	KEADI CHANGE		
		RDYINT:						
	0074 4F		MOV	C,A	;	FORMAT UNIT READY BITS		
	0075 OF		RRC					
	0076 OF 0077 47		RRC					
	0078 79		MOV MOV	B,A A,C			,	400
*	0079 07		RLC	л, О				080.0
-	007A 07		RLC					
	007B B0		ORA	В				
	007C F60F		ORI	OFH				
	007E 2F		CMA					
	007F 320164 0082 320364		STA STA			WRPORT 8B, SD RESULT BYTE WRPORT 7B, DD RESULT BYTE		6300
	0085 3E02		MVI	A,2	-	RESULT TYPE = 2		
	0087 320064		STA	PORT89		WRPORT 89 RESULT TYPE SD		
	008A 320264		STA	PORT79		WRPORT 79 RESULT TYPE DD		
	008D 3A0D40		LDA	UNIT	;	TEST FOR INITIALIZATION CODE		
-	0090 3C		INR	A	•	WAS IT FF?		5:402
	0091 CA9600		JZ MVT	L95		RESET WR2D IF INIT		
	0094 3E08	L95:	MVI	A,8	•	SET WR2D SEND BOTH INTERRUPTS TO HOST		
	0096 F6C0		ORI	ОСОН	,	Sand Doin Thishundi 10,10 1001		a súc Droc
	0098 D367		OUT	WRCNT1				
	009A 71		MOV	M,C				
	009B C9		RET					
	0000 54	L9B:		-		DD PROCEDURE		
	009C D1 009D CD3901		POP CALL	D L13A		DISCARD RST CALL RETURN CALL DD DISK OPERATION		
	009D CD3901 00A0 320364		STA	PORT7 B		STORE IN 7B, RESULT BYTE		
	00A3 3E00		MVI	A,0		STORE TYPE O RESULT		
	00A5 320264		STA	PORT79		PORT 79H(HOST)		
	00A8 3E04		MVI	A,04H	;	TURN OFF WRITE ENABLE		EC.
	00AA D367		OUT	WRCNT1				30
\frown	00AC 3E08		MVI	A,8		DELAY DESELECT 8 DISK REVS		
	00AE 321340		STA	INDXCT	,	INDEX COUNT		

х.

CP/M MACRO ASSEM 2.0	#004 ZX-200#	FLOPPY CONTROLLER V1.2	CE/H MACEG AS
00B1 3A0040	LDA CHANWD	; ISOLATE INTERRUPT CONTROL	±
00B4 E610 2TRUES	ANI 10H	王氏 위선님 : 200	
00B6 C25400	JNZ L54	; RETURN TO MAINLINE IF DISABLED	
00B9 3E44	MVI A,44H		
00BB D367	OUT WRCNT1	; OTHERWISE SET INT 78	\bigcirc
00BD C35400	JMP L54	(1) 2016 装装	
LCO:		; SD PROCEDURE	
00C0 D1	POP D	; DISCARD RST CALL RETURN	
LC1:		전제45.	
00C1 F3	DI	; DISABLE ALL BUT INDEX TRAP	
00C2 CD6101	CALL L162	; DO SD DISK OPERATION	
00C5 F5	PUSH PSW	SAVE RESULT CODE ON STACK	
0006 320164		A 1 19 19 10 10 10 10 10 10 10 10 10 10 10 10 10	U
0000 320104	LDA CHANWD	, WALLE RESOLU BILE TO HOST FORT OF	'n
00CC 47	MOV B, A		
		. TON ATE SUCCESSOD DIT	
00CD E604	ANI 4	; ISOLATE SUCCESSOR BIT	
OOCF CAD900	JZ LODA		
00D2 3A0740	LDA BLOCKN	; BLOCK NUMBER	
00D5 07	RLC	; MERGE ADJUSTED BLOCK NUMBER IN RE	SULT TYPE
00D6 07	RLC		
00D7 F603	ORI 3	; EVENTUAL TYPE 2	
LODA:			
00D9 3D	DCR A	; FINAL RESULT TYPE	3 J. 2 March 1
OODA 2F	CMA		8- 8700
00DB 320064	STA PORT89	•	9075 OF
OODE F1	POP PSW	; POP ERROR CODE TO ACC	
OODF B7	ORA A	; ERRORS=NOT O	0 <i>01</i> 1 47
00E0 C43C00	CNZ STOP	; CALL LINK CANCEL IF ERROR	007. 12
00E3 3EOD	MVI A,ODH	; MASK ALL BUT RST 6.5(SD CMD)	2079-07
00E5 FB	EI	133	0.614.07
	SIM	; SET INTERRUPT MASK	001 8 100
00E6+30	DB 30H	. 1h-1	2038 2000
00E7 3E04	MVI A,4	-41,	0078 2F
00E9 D367	OUT WRCNT1	; CLEAR WRITE ENABLE	3072 320164
00EB 3E08	MVI A,8	アビロ風景麗 アリア キョン	4082 320364
00ED 321340	STA INDXCT	; INDEX COUNT	0.085 3502
00F0 78	MOV A,B	; SAVE CHANWD ON STACK	0087 320651
00F1 F5	PUSH PSW	13092%	0084 320264
00F2 07	RLC	; TEST LOCK OVERRIDE BIT	OPEONE DEOD
00F3 DA0701	JC L108	; JUMP IF OVERRIDE SET	08 0803
00F6 2A0B40	LHLD 400BH	; SET WAIT BIT IN HOST IOPB CHANWD	0046YO 1620
00F9 E5	PUSH H		H038 4600
00FA 2643	MVI H,43H	; INDEX 2114 BUFFER	
OOFC OF	RRC	4000 340	0036 2600
00FD F601	ORI 1	; SET WAIT BIT	0098 D367
00FF 77	MOV M, A	; PUT BACK IN 2114 BUFFER	11 1600
0100 E1	POP H	- C (2)	0043-09
0101 010040	LXI B, CHANN	D S	
0104 CDF901		; USE DMAC TO WRITE HOST	10-10-00
L108:	KOT DIMENS	IC J.MC	0090 003901
0107 F1	POP PSW	; POP CHANWD	ADEDSE DADO
0108 47		STORE	
0109 E620	ANI 20H	; ISOLATE INTERRUPT CONTROL	0.045 320264
010B C21D01	JNZ L11E	JUMP IF INTERRUPT NEEDED BY HOST	ゆり冠毛 名ねりひ
010E 2A0840		; NEXT IOPB ADDRESS	06AA D367
0111 78		SERVER DE LE	004C 3E08
	[MUG	o vade 1	COAE 301 44

• :

-	CP/M N	ACRO ASSE	M 2.0	# 005	ZX-200A	FI	LOPPY CONTROLLER V1.2
-	0117	C2C100		ANI JNZ MOV ANI	4 LC1 A,B 10H	;	ISOLATE SUCCESSOR BIT IN CHANWD JUMP IF LINKED ISOLATE INTERRUPT DISABLE BIT
		C25400	L11E:	JNZ	54H	•	JUMP IF INTERRUPTS DISABLED
	011D 011F	3E84 D367	L122:	MVI OUT	A,84H WRCNT1	;	SET INTERRUPT 88
	0121 0124	3A0040 E604	21227	LDA ANI	CHANWD 4	;	ISOLATE SUCCESSOR BIT
-	0126	CA5400 3E0A		JZ MVI SIM	L54 A,OAH		RETURN TO IDLE LOOP IF NOT LINKED SET RST 6.5 MASK
	012B- 012C	-30 DB67		DB IN	30H RDRDY	;	READ INT. & FDD READY PORT
	0133	E680 C22101 2A0840 C3C100		ANI JNZ LHLD JMP	80H L122 NXIOPB LC1	;	ISOLATE INT 88 BIT LOOP TILL FALSE, HOST MUST ACK NEXT IOPB ADDRESS
	013C 013F 0140 0141	OF OF	L13A:	CALL LDA RRC RRC RRC	L1D7 DKINST		FETCH IOPB FROM HOST TO BUFFER LOAD UNIT NO. SELECTED BY HOST
\frown	0145 0146 0148 014A 014D	E603 4F 1E04 3E0B 321640	1450	RRC ANI MOV MVI STA MVI JMP	3 C,A E,4 A,OBH DAMARK A,OFFH L185	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	ISOLATE UNIT NUMBER SAVE IN C SEND DD MODE TO WRCONT1 PORT SPECIFY DD DATA ADDRESS MARK DATA ADDRESS MARK STORE SET DD FLAG MODE GO AROUND L153
~	0155 0156	2A0840 OF DA6101 060A	L153:	LHLD RRC JC MVI	NXIOPB L162 B,OAH	;	NEXT IOPB ADDRESS TEST BRANCH BIT IF SET, BRANCH TO LINKED IOPB OTHERWISE IDLE 10 MS
	•	CDBF02 2A0B40	1 160.	CALL LHLD	DELAY 400BH	;	RESTORE ORIGINAL IOPB ADDRESS
	0164 0167 016A 016B 016E	DA5201 3A0140	L162:	SHLD CALL LDA RRC JC LDA	400BH L1D7 CHANWD L153 DKINST	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	SAVE AS ADDRESS OF IOPB TO EXECUTE MOVE HOST IOPB TO OUR BUFFER FETCH CHANNEL WORD JUMP IF WAIT BIT SET FETCH OPCODE
-	0171 0172 0173 0174 0176 0177	0F 0F E606 4F		RRC RRC ANI MOV RRC	6 C,A		POSITION & ISOLATE UNIT SELECT BITS
\bigcirc	0178			XRA ANI	C 3		COMBINE MASK 00=0, 11=1, 01&10 ILLEGAL

CP/M MACRO ASSEM 2.0	#006	ZX-200A FLOPPY CONTROLLER V1.2	_
017B 4F	MOV	C,A	
017C 1E05	MVI	E,05H ; SEND SD MODE CONTROL TO WRCONT1 PORT	
017E 3EFB	MVI	A,OFBH ; SPECIFY SD DATA ADDRESS MARK, FOR USE LATER	-
0180 321640	STA	DAMARK ; DATA ADDRESS MARK	
0183 AF	XRA	A ; ACC=0, FLAG SD OPERATION	
L185:	211111	A , ACCEV, THAT OF CHARTION 10 S	~
0184 321240	STA	DDSDFL ; STORE SD/DD FLAG PASSED IN ACC.	
0187 21DB01	LXI	H, UNITAB ; DO INDEX TO UNIT SELECT TABLE	
018A 0600	MVI	B,0 ; MSD=0	
018C 09	DAD	B ; DOUBLE INDEX, TWO ENTRIES PER ITEM	
018D 09	DAD	В	
018E 56	MOV	D,M ; MOVE SELECT CODE TO D	
018F DB67	IN	RDRDY ; READ INT. & FDD READY PORT	
0191 A2	ANA	D ; TEST FOR READY ERROR	
0192 3E80	MVI	A,80H ; ANTICIPATE BY WRITING ERROR CODE IN ACC.	
0194 CO	RNZ	; RETURN IF READY ERROR	
0195 C5	PUSH	В	
0196 23	INX	H ; OTHERWISE FETCH NEXT ITEM IN UNIT TABLE	
0197 7E	MOV	A, M	~~~
0198 D366	OUT	WRCONT ; WRITE FDD CONTROL PORT TO SELECT THAT DRIVE	
019A 320A40	STA	400AH ; ALSO SAVE SELECT CODE FOR LATER USE	
019D 3A0D40	LDA	UNIT ; FETCH LAST UNIT CODE	
01A0 B9	CMP	C ; SAME?	
01A1 79	MOV	A,C	
01A2 320D40	STA	UNIT ; SAVE NEW CODE	
01A5 7B 01A6 D367	MOV OUT	A,E ; SET DD OR SD MODE AND HEAD LOAD WRCNT1	_
01A8 0623	MVI	B,23H ; CALL DELAY FOR HEAD TO SETTLE IF NEW UNIT	
01AA C4BF02	CNZ		
01AD C1	POP	P C C C C C C C C C C C C C C C C C C C	
01AE 211A40	LXI	T BOANT	,
01B1 09	DAD	B DESCRIPTION	
01B2 7E	MOV	A,M	
01B3 36FF	MVI	M, OFFH	
01B5 B7	ORA	A	
01B6 CCD502	CZ	RECAL OFBOAL SEL	
01B9 21CB01	LXI	H, CTAB ; BASE INDEX TO COMMAND TABLE	
01BC 3A0140	LDA	DKINST ; FETCH OPCODE	
01BF 07	RLC	; INDEX BY TWO'S	
01C0 E60E	ANI	OEH ; ISOLATE OPCODE BITS	
01C2 5F	MOV	E,A ; ADD TO CTAB BASE ADDRESS	
01C3 1600	MVI DAD	D,0 D	~
01C5 19 01C6 5E	MOV	E M	
0107 23	INX	TT CONTRACTOR OF THE CONTRACTOR OF TONTON OF THE	
0108 56	MOV	D M DESCRIPTION	
01C9 EB	XCHG		
01CA E9	PCHL	; JUMP TO COMMAND PROCEDURE	
CTAB:		; JOMF TO COMMAND PROCEDORE	
01CB 0D02	DW	L2OC ; NOP	
01CD 7C02	DW	SEEK ; SEEK	
01CF 1605	DW	FORMAT ; FORMAT	
01D1 D502	DW	RECAL ; RECALIBRATE	
01D3 F702	DW	READ ; READ	
01D5 F702	DW	READ ; VERIFY CRC	\sim
01D7 0203	DW	WRITE ; WRITE	1

ĺ	CP/M MACRO ASSE	M 2.0	#00 7	ZX-200A	FL	OPPY CONTROLLER V1.2	
	01D9 FB02	UNITAB:	DW	WRITDL	;	WRITE DELETED DATA	
	01DB 01	UNITAD:	DB	1	;	UNIT 1	
_	─01DC BF J1DD 02		DB DB	NOT 40H 2	:	UNIT 2	
	01DE DF		DB	NOT 20H			
	01DF 04 01E0 EF		DB DB	4 NOT 10H	,	UNIT 3	
	01E1 08 01E2 F7		DB DB	8 NOT 8	;	UNIT 4	
_		L1D7:					
	01E3 010980 01E6 CDF901		LXI CALL			SELECT HOST READ, 9 BYTES INVOKE DMA TRANSFER	
	01E9 2643		MVI			ADDRESS ON-BOARD BUFFER	
	01EB 110040		LXI	D, CHANWD		•	
	O1EE OEOA	L1E6:	MVI	C,10	;	MOVE 10 BYTES FROM DMA BUFFER TO IOPB ARRAY	
	01F0 7E		MOV	A,M		READ BUFFER	
	01F1 12 01F2 13		STAX INX	D D		STORE AT IOPB ADJUST POINTERS	
	01F3 2C		INR	L			
	01F4 OD 01F5 C2F001		DCR JNZ	C L1E6	;	DECREMENT COUNTER	
	01F8 C9		RET	L110			
	01F9 97	DMALOD:	SUB	A			
	01FA D365		OUT	65H	;	CLR EXTENDED ADDRESS	
	01FC E5		PUSH	Н		SAVE HL	
	01FD EB 01FE 210020		XCHG LXI	H, DMADDR	2	; SEND TO 8257 DMA REG PORT	
_	0201 73		MOV	M,E	•		
	0202 72		MOV INX	M,D H		; POINT TO TC PORT	
	0203 23 0204 71		MOV	M,C	;	WRITE TC AND CYCLE CODE	
	0205 70		MOV	М,В			
	0206 3E41 0208 320820		MVI Sta	A,41H DMAMOD	;	WRITE MODE WORD, TC STOP BIT & CHAN. O ENABLE	
	020B E1		POP	Н	;	RESTORE DMA ADDRESS	
	0200 09	L20C:	RET				
	020D CD7C02	LZUC:	CALL	SEEK	;	DO SEEK	
	0210 B7		ORA	A		TEST ERROR	
	0211 CO 0212 3A0240		RNZ LDA	NUMRCD		RETURN IF ERROR LOAD # RECORDS	
	0215 E607		ANI	7	,	#	
	0217 07 0218 4F		RLC MOV	C,A			
	0219 0600		MVI	B,0		53	
	021B 212402		LXI	H,L223			
	021E 09 021F 5E		DAD MOV	B E,M			
	0220 23		INX	H			
(0221 56 0222 EB		MOV XCHG	D,M			
_	0223 E9		PCHL		;	EXECUTE PROCEDURE	

CP/M MACRO ASSEM 2.0 #008 ZX-200A FLOPPY CONTROLLER V1.2

_

		L223:									
0224	3402		DW AT	ACL233	STINW ;	JGTINW	DW			01109	-
0226	3B02		DW	L23A				UNITAE:			
0228	4102		DW	L240	TINU ;					0108	
022A	4702		DW	L246		NOA TOM				NIDC	\frown
02 ₂ C	5702		DW	L256	TIMO (aa			31DD	
022E	5002		DW	L25B		1903 TOM	HI.			OIDE	
0230	6302		DW	L262	TIMO ;	1	29			OIDE	
0232	6802		DW	L267		Eat rea	SU			OTEO	
		L233:			CIMU :	8				0161	
0234	110062		LXI	D,DISKIO		: RD DTSK	80			SELO	
0237	1A	L236:			RD DIS						
0238	C33702		JMP	1 226	TOOP			11015			
	000102	L23A:		GAST READ	38. SECEC	H0008.4	TXJ		010980	0183	
023B	110061		LXI	D,6100H ;	RDMRKA	DM2LOB	1.1.4.54		CDF901	OTES	
023F	C33702		JMP	L236 ;	GO TNT	O LOOP	LVSA		2643	01E9	
	033102 (15.)	L240:	ARD MADE	or files ,	do THI	OWRAND, G	17.1		110040		
0211	110062	P540.	US LXI MO	D,DISKIO	SYCH -	; RD DISK	10.000			OTEE	
0211	C34A02		JMP	LOBO		, ND DIGK		: Dát J			
-44	C34A02	L246:		L249 ABTTUE	CAER :	M.A.	¥OM			0170	
02 1177	1 1 0 0 6 1	LZ40;		ALASSAL TA	BOT2	D	XATS			101ET	
0247 024A	110061	TORO	LXI	D, MARK ;	RUMRKA	Œ	XNI			SHO	
		L249:								01F'3	
02 48	CDE602		CALL	WRENBL ;	ENABLE	WRITE CO	NTROLS			OIFA	
024E			POP						CZEDOI		
024F			RZ			IF WRITE				OTES	
0250	3A0440		LDA	SCTADR ;	LOAD S	ECTOR ADD	RESS	UMALOD			
02		L252:		-			SUB	NA W BOLLOG A R	50	OTES	
02 53	12		STAX	D; L252	WRMRK(CRC) 520			D365		
0254	C35302	1050	JMP	L252	EVAS :	H	PUSH			OTEC	
02		L256:			meridae (XCHG		EB	GARC	\frown
02 57	0E00	REG POL	AM JMP S8	C,0 L25D		H, DMADDR	IXJ		210020		
02 59	C35E02			L25D		M.E	VOM			0201	
00'		L25B:				T M	VOM			0202	
02 5C	OEFF		THMI	C,OFFH ;	DMA 25	6 BYTES	INX			20203	
00		L25D:	300h SJ	NY I THEN ON !!	ATING L		2014			4050	
02 5E	0680		MVI	B,80H ;		ROM HOST	RAM				
02.60	C36C02	s Tra	TC STOP	. CHOW HEOM	RTINV :	HTH,A	TVM		1438		
		L262:				COMAMO	STA		038055		
02 63	0E00		MVI JMP	ROCA OMO 38	NO DAT	A TRANSFE	R 909			80507	
0265	C36A02			L269	or a conservation of	**	TER			0200	
00.44		L267:					4 LA 7 h	: DOSJ	7 34		
02:68	OEFF		MVI	C,OFFH	256 BY	TES MEES	CALL	10020	CDTCG2		
<u> </u>		L269:		1.056 h	A 64 67 64 7	10002 100 161					
02'6A	0640		MVI	в,40н;	WRITE	TO HOST R	RNZ MA			0/20	
0.0		L26B:		# RECORDS			AGLI			0211	
02'6C	C5		PUSH	2		NUMRCD			340240		
02'6D	OEFF		MVI	C,OFFH ;	256 BY	TES	ANI		86.07		
	2A0540		LHLD	BUFFER ;	LOAD B	UFFER ADD	RESS				
0272	CDF901		CALL	DMALOD ;	MOVE D	ATA AND	1 .11 3				
02'75			POP	в;	RESTOR	E BC	IVM		06.00		
02'76			XRA	A ;	ACC=0	Constrained for 5.3	IXJ		212402		
02'77			ORA	C		8	DAD			SISO .	
	C26C02		JNZ	L26B ;	JUMP I	F NOT A V	ERIFY CY	CLE		3750	
02'7B			RET			H	XMT NVX		25	0220	
		;****	********	*********	******	********	*******	*******	*********	*****	**
		;	127.0	TE PROCEDUI	internet in		XCHG FCHG			≤222 0223	
			. 25 9								

ZX-200A FLOPPY CONTROLLER V1.2

SEEK A TRACK- THE BYTE IN TRKADR IS USED TO DETERMINE THE THE TARGET TRACK TO STEP TO. IF ZERO RECALIBRATE IS USED INSTEAD. ENTERED DIRECTLY AS A HOST COMMAND OR AS A PRELUDE TO ANOTHER OPERATION FOR IMPLIED SEEK.

MEREA ORDAN MARS

SEEK:

;

;

;

;;;

			SEEK:				
		3A0340		LDA	TRKADR		SEEK OPERATION. FETCH TARGET TRACK ADDRESS
	027F	-		ORA	A	;	ZERO?
	0280	CAD502		JZ	RECAL	;	DO RECAL IF ZERO
	0283	57		MOV	D,A	;	TRK ADR TO D
	0284	FE4D		CPI	4DH	;	TEST FOR ILLEGAL TRACK
-	0286	3E08		MVI	A,8	;.	ANTICIPATE WITH ERROR CODE
	0288	DO		RNC	•		RETURN IF ERROR
	0289	7 A		MOV	A,D		TRK ADR TO ACC.
	028A			CPI	2BH		TRK>43?
		DA9602		JC	S1		JUMP IF NOT
		210A40		LXI	H,400AH	,	
	0292			MOV	A,M		
	0293	-		ANI	OFBH	•	SET LO CURR BIT
~	0295			MOV	M, A	,	bei io ookk bii
	0295	11	S1:	MOV	п, к		
	0206	CDCA02	51.	CALL	TRKREG		SET HL = TRK REG
	0290	CDCAU2	S2:	CALL	IRKREG	9	$SEI \Pi L = IRK REG$
	0000	7.4	52:	NOT			
	0299			MOV	A,D		TRK ADR TO ACC.
	029A			SUB	М		COMPARE TARGET TRACK TO DESTINATION TRACK
	029B			RZ	0.000		RETURN WHEN EQUAL
	10.00	CDA202		CALL	STEP		DO A STEP OF HEAD
	029F	C39902		JMP	S2	;	LOOP
\frown			STEP:		N 0 0 1 7		
		3A0A40		LDA	400AH		LOAD UNIT SELECT
	-	DAAC02		JC	L2AB		JUMP TO DO STEP OUT
	02A8			ANI	OFDH		ELSE STEP IN
	0244	-		INR	M	;	INCREMENT CURRENT TRACK
	02AB	34		INR	М		
			L2AB:				
	02AC			DCR	M		DECREMENT CURRENT TRACK
	02AD	D366		OUT	WRCONT	;	WRITE FDD CONTROL PORT ; STEP=1
	02AF	3D		DCR	A		
-	02B0	00		NOP			
	02B1	D366		OUT	WRCONT	;	WRITE FDD CONTROL PORT, STEP=0
	02B3	00		NOP			
	02B4			ORI	1		
	02B6			OUT	WRCONT	;	WRITE FDD CNT PORT, STEP=1
	02B8			NOP			
		F602		ORI	2		
_		D366		OUT	WRCONT	:	WRITE FDD CONTROL PORT, DIR=1
	0222	2.900	TENMS:	•••			10 MS TIMING FOR STEP RATE
	02BD	0608	1 2011 10 1	MVI	в,8	,	
			DELAY:		-,-		
	02BF	0ED6	DILINI .	MVI	С.0D6Н	:	DELAY LOOP
	02 DI		L2B9:		0,00011	,	
	02C1	П		DCR	С		
		C2C102		JNZ	L2B9		
	0202			DCR	B		· · · · · · · · · · · · · · · · · · ·
24.2		C2BF02		JNZ	DELAY		E
	0200			RET	DUUNI		35 1954
	0209	69		1121			

	CP/M MACRO ASSEM	12.0	# 010	X-200A FLOPPY CO	NTROLLER V1.2	MACRO ASSEM 2.0	图/40 ·
	२. घ्	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	ADDRESS IN HL.	URRENT UNIT'S TR	ACK ADDRESS REGISTE	R, POINTER RETUR	NED _
	02CA 210E40 02CD 3A0D40 02D0 4F 02D1 0600 02D3 09 02D4 C9	TRKREG:	LDA MOV MVI	JNIT ; FETCH R C,A ; ADD TO 3,0	TRACK REGISTER, UN EQUESTED UNIT NUMBE INDEX ADDED TO BASE= TAR	R	_
		;******	*******		***************	******	
		, , , , ,			0. THE FDD IS STEP E FROM THE FDD I/F.	PED UNTIL	1950 1951 1951
	02D5 CDCA02	; RECAL: L2D0:	CALL	; RECALIE TRKREG ; SET HL=	RATE COMMAND TRK REG		iser Ber Ber
	02D8 3600 02DA DB66 02DC E640 02DE C8 02DF 37 02E0 CDA202		MVI IN ANI RZ STC CALL	OH ; ISOLATE ; RETURN	D STATUS PORT TRK O SIGNAL FROM WHEN TRK=0 G FOR STEP	FDD	
	02E3 C3D802	; ; ; ; ;	JMP ********** WRENBL- WRITE PF	2D0 SET WRITE ENABLE		RETURN ZERO	1950) 1950) 1950) 1950) 1951)
	02E6 3A1240	; WRENBL:	LDA	DDSDFL			
	02E9 2F 02EA E601 02EC F606 02EE D367	0	CMA ANI ORI OUT IN ANI MVI	I ; ISOLATE 5 ; SET WRE VRCNT1 ; WRITE C RDSTAT ; READ FD	SD/DD BIT NA & HEAD LOAD BITS ONTROL PORT D STATUS PORT WRITE PROTECT LINE		
	02F6 C9	:******	RET ********		WITH FLAGS SET	*************	
, .		, , , , ,	ADDRESS	NG AND RECORD COU	RWFLG, SEEK THE TRA NT. RETURN WITH ADD CD) TOO LARGE (MULT	RESS ERROR IF	0215 0219 0219 0219 0219 0219 0219 0219 0219
	02F7 AF 02F8 C30803	READ:	XRA JMP	A ; READ, V L300	ERIFY CRC COMMAND		88 05
	02FB 211640 02FE 7E 02FF E6F8	WRITDL:	LXI MOV ANI	H,4016H ; FIX FLA A,M NOT 7	G, WRITE DELETED CO		020 020 020

-

	CP/M MACRO ASSE	M 2.0	#011	ZX-200A	FLOPPY CONTROLLER V1.2	CR/M MAGRO
	0301 77	WRITE:	MOV	M, A	A REAL POINTS OF	5 TAF 1320
	0302 CDE602	MALLE.	CALL	WRENBL	; WRITE COMMAND, CALL WR ENABLE	
\frown	0305 C8		RZ		; RETURN ERROR IF WRITE PROTECTED	
	0306 3EFF		MVI	A,OFFH	; SET FLAG	
10,		L300:				
	0308 321540		STA	RWFLG		
	030B CD7C02		CALL	SEEK	; FIX CNTL, DO SEEK	
	030E B7		ORA	A		
	030F C0		RNZ		; RETURN IF SEEK ERROR	
	0310 210440 0313 0636		LXI MVI		R ; POINT TO SECTOR ADDRESS ; DD EOT SECTOR +1	
	0315 3A1240		LDA		; TEST FOR DD	
	0318 B7		ORA	A	, IBST FOR DD	
	0319 7E		MOV	Â,M	; FETCH SECTOR ADDRESS	
_	031A C22203		JNZ	L31A	JUMP TF DD	
	031D E61F		ANI	1FH	; ISOLATE LEGAL SD SECTOR ADDRESSES	
	031F 77		MOV	M,A		
	0320 061C		MVI	B,1CH	; MAX SD ADDR +1	
\frown		L31A:		•		
	0322 30		INR	A		
-	0323 321940		STA	FLAGD	•	
	0326 3D		DCR	A	; TEST FOR ZERO	
	0327 3E08		MVI	A,8	; ANTICIPATE ADDRESS ERROR	
	0329 C8		RZ	5 100/5 0	; RETURN IF SECTOR ADDR=0, ILLEGAL	
	032A 110240		LXI	•	; FETCH # RECORDS	
	032D 1A 032E 86		LDAX ADD	D M	; ADD ADDRESS TO # OF RECORDS	
-	032F B8		CMP	B	; TOO MUCH?	
<u> </u>	0330 3E08		MVI	A,8	; ANTICIPATE ERROR	
	0332 D0		RNC	,0	; RETURN ERROR IF TOO MUCH	
_	0333 1A		LDAX	D	; LOAD AGAIN # RECORDS	
	0334 B7		ORA	A		2012 0
	0335 1F		RAR			568 U 288 0
-	0336 321840		STA	FLAGC		
	0339 CE00		ACI	0		
	033B 12		STAX	D		31 002
		L334:				- T 101
	033C AF		XRA	A		delle Ret
	033D 321740 0340 2A0540		STA LHLD	FLAGB	; LOAD BUFFER ADDR	38.
	0343 017F80	,	LALD		; DMA CYCLE, TC	AC TAF
-	0346 3A1540		LDA	RWFLG	; READ WRITE FLAG, FLAG =0 FOR READ,	NZ FOR WRITE
	0349 B7		ORA	A	,	345 3V
	034A C4F901		CNZ	DMALOD	; DMA LOAD UP	3.50
-	034D 3E04		MVI	A,4	; COUNT FOUR DISK REVS	5 5 C 1
	034F 321340		STA	INDXCT	; INDEX COUNT	TE MARQ
		L34A:				1.C. SHELF
-	0352 210065		LXI	H,6500H		
	0355 110062		LXI	D,DISKI	D BALT	
	0358 3A1240		LDA	DDSDFL		
-	035B B7		ORA	A		0380
	035C CAA704	1057-	JZ	L49B		
\sim	0258 2600	L357:	MUT	MO	• WRCIE	
	035F 3600 0361 DB66		MVI IN	M,O RDSTAT	; WRCLK ; READ FDD STATUS PORT	
	0000 1000			NOTAT	, and the statue tont	

CP/M MACRO ASSEM 2.0	#012 ZX-200A	FLOPPY CONTROLLER	V1.2	CP/M MACRO ASSEM 2
L35B:				
0363 3A1340	LDA INDXCT	; INDEX COUNT	$\forall \supset P_{n}^{i}$	0301 77
0366 B7	ORA A		1718	
0367 FA6604	JM L45F	STIN*	inh.	0302 102602
L362:	TITLE PL ROADE	R. 2. 17 12 (2)	20	0305 08
036A 04	INR B	19		0306 3867
036B CA6303	JZ L35B			
036E 3A0063	LDA SYNCPL	; SYNCHPLO		0308 321540
0371 30	INR A	, DINOM LO		SOOTAD EDEA
0372 C26A03	JNZ L362			18 2020
0375 0E06	MVI C,06			00 7086
L36F:	HV1 0,00			C310 210440
0377 1A	LDAX D	DTOWDD		0313 0636
0378 3C		; DISKRD	AG.I	0315 3A1240
	INR A		89.2	0318 57
0379 C26A03	JNZ L362	ROT		0319 YE
037C OD	DCR C	1 (MIT	1.8%	COSTA C22200
037D C27703	JNZ L36F	1. (5.07)		031D ENTE
0380 3670	MVI M,070H	1212 M	703	
0382 1A	LDAX D	; DISKRD	13.4	
0383 3A0061	LDA MARK	; RDMRKA		\sim
0386 FEOE	CPI OEH	; I.D. ADDRESS MA		0322 90
0388 C25F03	JNZ L357	; NO, JUMP, TRY A	IGAIN	0323 321940
;		8 1 2 4 M	300	0326 30
ic	READ I.D. RECOR	D T T T LA A	1994	0327 3808
	ERACE ROMA DI	11 77 8 3	2012	80 2520
L383:	AN CORR S			0326 110246
038B 1A	LDAX D	; READ TRACK I.D.		of dseo
038C 210340	LXI H, TRKAD	R ; COMPARE	E TRK	0328 6
038F BE	CMP M	54 O.G.	GMO	SE ASEO
0390 C26E04	JNZ L467	ris lash	1124	0330 3408
0393 1A	LDAX D	; DISKRD, DISCARD		0332 DO
0394 23	INX H	; COMPARE SECTOR		0333 1A
0395 1A	LDAX D	; DISK READ, SECT	OR I.D.	0334 E7
0396 BE	CMP M			0335 17
0397 C25203	JNZ L34A	104.19	5.72	0336 321840
039A 1A	LDAX D	; READ SECTOR LEN	GHT CODE	0339 CEOO
039B 1A	LDAX D	; READ CRC BYTES	XA 32	033B 12
039C 1A	LDAX D		:#82	
039D 1A	LDAX D			OB3G AF
039E DB66		; READ FDD STATUS	5 PORT	033D 321740
03A0 17		; CRCSTAT?		0340 2A0540
03A1 DA8804	JC L481	; JUMP CRC ERROR		0343 017780
03A4 1A	LDAX D	; DISKRD	3. 1	0346 341540
03A5 34	INR M	; INX SECTOR ADR	A.S.	0349 B7
03A6 34	INR M LDAX D	Carl		ORAL CHEGOI
03A7 1A				OBAD BEOK
0348 341240	LDA DDSDFL	; TEST SD/DD MODE		0348 321340
03AB B7	ORA A		· · · · · · · · · · · · · · · · · · ·	
03AC CADF04	JZ L4D3	; JUMP IF SD		0352 210065
03AF 1A	LDAX D	; DISKRD	TV r	0335 110062
03B0 3A1540	LDA RWFLG	; READ WRITE FLAG		0358 9A1240
03B3 B7	ORA A		AS N	0358 B7
03B4 C20104	JNZ L3FB	; JUMP IF WRITE		DESC GAATS
03B7 0612	MVI B,12H		1.868	
L3B1:		DTOTOD C.M	VM	- 035F 3000
03B9 1A	LDAX D	; DISKRD		0361 0866
		and the second second		Action 10000

-

CP/M MACRO ASSEM 2.0 #013 ZX-200A FLOPPY CONTROLLER V1.2 03BA 05 DCR B 03BB C2B903 JNZ L3B1 03BE 1A LDAX D 03BF 210065 LXI H.6500H 03C2 3600 MVI M.O : MAKE SYNCHMARK=0 L3BC: 03C4 00 NOP L3BD: 03C5 3A0063 LDA SYNCPL ; SYNCPLO 03C8 3C INR A 03C9 C2C403 JNZ L3BC 03CC 3670 MVI M.70H : SYNCHMARK=70H 03CE 1A LDAX D 03CF 3A0061 LDA MARK ; READ DATA ADDDRESS MARK 03D2 FEOB CPI OBH ; GOOD? 03D4 C29004 JNZ L489 ; JUMP IF BAD ; READ DISK RECORD INTO 2114 BUFFER ; ; L3CF: 03D7 2A0540 LHLD BUFFER ; LOAD BUFFER ADDRESS 03DA 2643 MVI H.43H 03DC 1A LDAX D ; READ BYTE ONE 03DD 77 M,A MOV ; STORE IN 2114 03DE 0E7F MVI C.7FH : SET UP LOOP FOR 127 MORE L3D9: 03E0 2C INR L : ADJUST 2114 POINTER 03E1 1A LDAX D ; READ DISK BYTE 03E2 77 M,A MOV : STORE IN 2114 03E3 0D DCR С 03E4 C2E003 JNZ L3D9 03E7 1A LDAX D ; READ CRC BYTES 03E8 1A D LDAX 03E9 1A LDAX D ; GAP 3 READ 03EA DB66 IN RDSTAT ; READ FDD STATUS PORT 03EC 17 RAL ; CRCSTAT? 03ED 3E02 MVI A,2 : ANTICIPATE CRC ERROR 03EF D8 RC ; RETURN IF ERROR 03F0 2A0540 BUFFER ; LOAD BUFFER ADDR LHLD B,407FH ; READ CYCLE, TC, FOR READ COMMAND TO DMAC 03F3 017F40 LXI 03F6 3A0140 LDA DKINST ; FETCH OPCODE ; SEE IF DATA TRANSFER TYPE 03F9 E601 ANI 1 03FB CCF901 CZ DMALOD ; LOAD DMAC CHIP 03FE C33B04 JMP L432 ; WRITE A DISK RECORD, SPLICE GAP 2 ; L3FB: 0401 1A LDAX D ; READ GAP 2 BYTE 0402 OE09 MVI C.9 L3FE: 0404 1A LDAX D ; READ GAP 2 С ; DECREMENT LOOP 0405 OD DCR 0406 C20404 L3FE ; LOOP TEN TIMES JNZ 0409 12 STAX D ; SPLICE IN SAME BYTE READ 040A 12 STAX D

040B 3EFF		MVI	A,OFFH	;	NOW WRITE FF SYNC IN SPLICE		
040D 0E08		MVI	C,8				Asse O
	L409:		•		Hell Mark		
040F 12		STAX	D	;	WRITE 9 BYTES OF FF	81	
0410 OD		DCR	С	•	0023.9	21015	
0411 C20F04		JNZ AMA	L409			3600	
0414 010061	1	LXI	-		POINT TO WRMRK		
	•	-	~ , · · · · · · · ·	,	TOTAL TO WARMAN ROA		
	; ;	WRTTE D	TSK FROM	2.	114 BUFFER		
	,	WALL D	LOK PROM	2	14 Borrea		
	, L411:						SOFO
0417 12	L411.	CTL AV	Л		ONE MORE SPLICE BYTE		
			D			1367.	
0418 2A0540		LHLD	BUFFER	;	LOAD BUFFER ADDRESS		0308
041B 2643	공사는배	MVI	н,43н				1000
041D 12		STAX	D		LAST SPLICE BYTE		
041E 3A1640		LDA	DAMARK		DATA ADDRESS MARK		
0421 02		STAX	В		WRMRK		
0422 7E		MOV	A,M		READ BUFFER		
0423 12		STAX	D		WRITE FIRST DATA BYTE		
0424 OE7F		MVI	C,127		LOOP COUNT ONE SECTOR		
	L421:			;	WRITE REMAINING 127 FROM LOOD	P	
0426 2C		INR	L				
0427 7E		MOV	A,M		READ BUFFER	- Ans	
0428 12		STAX	D	;	WRITE DATA TO DISK		÷.
0429 OD		DCR	С				
042A C22604		JNZ	L421				
042D 320063		STA	WRCRC	;	WRITE TWO CRC BYTES		
0430 3A1240		LDA	4012H				
0433 2F		CMA					
0434 320063		STA	WRCRC	;	WRCRC (WRITE CRC BYTE)		3380
0437 12		STAX	D		SPLICE GAP 3	30	
0438 12		STAX	D	•	_	D2EUU	
0439 12		STAX	D				OBET
043A 12		STAX	D				848 E G
	L432:	na 1917					REED
043B 210640	_	LXI	H, BUFFE	R+'	1 ; BUFFER MSD		
043E 34		INR	M	191	; ADVANCE BUFFER ADDRES	SS BY ONF	BLOCK
043F 210240		LXI	H, NUMRC	D		ONC	0 3 80
0442 35		DCR	M	N.S.	; DCR # RECORDS		
0443 C23C03		JNZ	L334		1021 0.19.1	BACOAS	
0446 111840	403 GAIP 2	LXI	D,FLAGC		7	124.63	
0449 1A		LDAX	D, FLACO			34104E	
044A B7		ORA	A			E6.01	03EB
044B C8		RZ	л		ж	101200	
0446 C8 044C 77		MOV	M, A				1998 C
0440 AF		XRA	A, A		A=0		
044D AF 044E 12		STAX	D	,	A=O		
			D FLAGD				
044F 3A1940		LDA		n /			
0452 210440		LXI	H, SCTAD				0401
0455 56		MOV	D,M		FETCH SECTOR ADDR	PUSU :	
0456 77		MOV	M,A	,	REPLACE IT		
0457 92		SUB	D			- 48 I	e o a o
0458 1F		RAR					2040
0459 57		MOV	D,A			404050	
045A 1E80	1879 7		E,128				0.040
045C 2A0540	3/2°	LHLD	BUFFER	:	INX BUFFER ADDR ONE SECTOR CO	OUNT	

	CP/M MACRO A	ASSEM 2.0	#015	ZX-200A	FLOPPY CONTROLLER V1.2	NACRO ARSEN DEDAM
_	045F 19 0460 220540 0463 C33C03	3	DAD SHLD JMP	D BUFFER L334		
	0466 3A1740 0469 B7 046A C0	L45F:)	LDA ORA	FLAGB A	×	
	046B 3E0E 046D C9		RNZ MVI RET	A,OEH		
	046E 1A	L467:	LDAX	D		
-	046F 1A		LDAX	D		
	0470 1A		LDAX	D		
	0471 1A		LDAX	D		
_	0472 1A		LDAX	D		
	0473 1A		LDAX	D	; SIXTH TIME	
		L46D:	TN			
-	0474 DB66 0476 17		IN RAL	RDSTAT		
\frown	0477 DA8804	1	JC	L481	; CRCSTAT? ; JUMP CRC ERROR	
	047A 3E04		MVI	A,04	, Some CAC ERROR	
-	047C 321740)	STA	FLAGB		
	047F CDD502		CALL	RECAL		
	0482 CD7C02		CALL	SEEK		
-	0485 C35203		JMP	L34A		
	0199 3204	L481:	MUT			
	0488 3E0A 048A 321740	`	MVI Sta	A,OAH Flagb		
_	048D C35203		JMP	L34A		
\frown	0102 055205	, L489:	UIII	DJAR		
	0490 FE08		CPI	08H		
-	0492 C39704		JMP	L4A2		
		L48E:				
	0495 FEF8	T han a	CPI	OF8H		
	0497 3EOF	L4A2:	MVI	A,OFH		
	0491 3601	L492:	H V I	A, OF H		
	0499 321740		STA	FLAGB		
\sim	049C 3E01		MVI	A,1		
	049E C8		RZ			
	049F 210440)	LXI	н,4004н		
-	04A2 35		DCR	M		
	04A3 35 04A4 C35203)	DCR JMP	M L34A		तुंही ।
	0444 039203	L49B:	OMF	L24K	; SINGLE DENSITY WRITE	
	04A7 36FF	21,521	MVI	M,OFFH	, bindbi bindili maili	
		L49D:				
	04A9 3A1340		LDA	INDXCT	; INDEX COUNT	
1	04AC B7		ORA	A		
	04AD FA6604		JM	L45F		
	04B0 04	L4A4:	INR	р	. TNY LOOP COUNT	
	04B0 04 04B1 CAA904	L	JZ	B L49D	; INX LOOP COUNT	
	04B1 CAR904		LDA	SYNCPL	; SYNCPLO	
\frown	04B7 B7		ORA	A	ে প্ৰথম মন্ত্ৰিয় াল (৪৯৫৫)	
	04B8 C2B004	ŧ	JNZ	L4A4	; LOOP TILL OO READ	

50 1.7
t
0
9
0
- -
- -
õ –
0
â
-
\frown
-
_
0
0 1
)* ·
\frown
)
)
-
-
-
\sim
· · · ·
_

	CP/M MACRO ASSEM 2.0	#017 ZX-200A FLOPPY CONTROLLER V1.2
	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	FORMAT A TRACK- THIS COMMAND WILL SEEK THE TRACK, READ IN USER BUFFER, AND EITHER WRITE SEQUENTIAL OR RANDOM NUMBERED SECTORS FILLED WITH USER DATA FILLER BYTE. FOR SEQUENTIAL SECTORS ONLY THE FIRST BYTE OF USER BUFFER SPECIFIES WHAT ALL SECTORS ON THE TRACK WILL HAVE THEIR DATA FIELDS FILLED WITH. FORMAT WRITES ALL MARKS, GAPS, AND FIELDS ACCORDING TO FM FORMAT OR MMFM FORMAT. MMFM/FM TYPE IS SIGNALLED BY FLAG "DDSDFL".
	; FORMAT-	
	FORMAT: 0516 CD7C02 0519 B7 051A C0 051B CDE602 051E C8 051F 016880 0522 2A0540 0525 CDF901 0528 2643 052A 3A0040 052D E640 052F C24105 0532 E5 0533 7E 0534 010134 L52B: 0537 71 0538 2C 0539 77 053A 2C 053B 0C 053C 05 0540 E1	CALL SEEK ; FORMAT COMMAND, DO SEEK ORA A RNZ ; RETURN IF ERRORS CALL WRENBL ; CALL WRITE ENABLE RZ ; RETURN IF ERROR LXI B,8068H ; DMA CYCLE, TC BYTES LHLD BUFFER ; READ FORMAT TABLE FROM HOST AT BUFFER CALL DMALOD ; ARM DMA MVI H,43H ; POINT TO PAGE IN 2114 LDA CHANWD ; FETCH CHANNEL WORD ANI 40H ; RANDOM FORMAT? JNZ L535 ; JUMP IF RANDOM PUSH H ; ELSE DO SEQUENTIAL SECTORS MOV A,M ; FILL ALL SECTORS WITH THIS DATA LXI B,3401H ; LOOP COUNT =34H, SECTOR # 1 MOV M,C ; WRITE SECTOR NUMBER INR L MOV M,A ; WRITE DATA BYTE INR L INR C DCR B JNZ L52B POP H
	;;;;	RANDOM FORMAT. AT THIS POINT THE TABLE OF SECTOR ORDER AND FILLER BYTE IS COMPLETE.
	L535: 0541 011340 0544 110062 0547 3E01 0549 02 054A 3A1240 054D B7 054E CABB05 0551 0A L545: 0552 B7 0553 C25105 0556 AF 0557 0E3F L54D: DDGAP1 0559 12 0554 0D	LXI B, INDXCT ; INDEX COUNT LXI D, DISKIO ; POINTER FOR STAX D TO WRITE DISK MVI A,1 ; INDEX 1 DISK REV. STAX B ; STORE IN FLAG LDA DDSDFL ; TEST DD OR SD FORMAT ORA A JZ L5B1 ; JUMP IF SD LDAX B ; FETCH INDEX COUNTER ORA A JNZ L545 ; LOOP TILL INDEX MARK XRA A MVI C, 3FH : STAX D ; WRITE GAP 1, 64 ZERO'S DCR C
\bigcap	055A OD 055B C25905	JNZ L54D

CP/M MACRO ASSEM 2.0	# 018	ZX-200A	FI	LOPPY CONTROLLER V1.2	0804M	CP/N	
055E 12	STAX	D	;	ONE MORE			
055F 0634	MVI	B,34H	-	DD SECTOR COUNT			
L555:	MERNSU:	as norm	1	PETRI ANN , D			
0561 DB66	IN ABU	RDSTAT		Υ.	÷		-
0563 3EFF	MVI	A, OFFH	d.				1
0565 0E09	MVI	C,9					
L55B:	11 M. 199 1	0,9		an1 1951			
0567 12	STAX	D	8	WRITE OFFH TEN TIMES			
0568 0D	DCR	C	,	WALLE OFFILLER ITHES			
0569 C26705	JNZ	L55B		LOOP			
056C 12	STAX	D	,		1		
056D 3E0E	MVI		2	ONE MORE			
		A, OEH	3	WRITE I.D. ADDRESS MARK FOR MMFM			
056F 320061	STA	MARK	3	WRMRK		· · ·	
0572 3A0340	LDA	TRKADR	;	LOAD TRACK ADDR			
0575 12	STAX	D	;	WRDISK)	
0576 AF	XRA	A	;	ACC=0			
0577 12	STAX	D	;	WRDISK			
0578 7E	MOV	A,M	;;	FETCH SECTOR I.D.			
0579 12	STAX	D	;	WRDISK			
057A AF	XRA	A	;	ACC=0			\frown
057B 2C	INR	L					,
057C 12	STAX	D	;	WRDISK			
057D 320063	STA	WRCRC	;	WRCRC			
0580 320063	STA	WRCRC	;	WRCRC			
0583 0E11	MVI	C,11H		·			
DDGAP2:							
L57A:		_					
0585 12	STAX	D	;	WRITE 11 ZERO'S			
0586 OD	DCR	C				880	
0587 C28505	JNZ	L57A			100 1	520 520	\sim
058A 12	STAX	D		ONE MORE			3
058B 3EFF	MVI	A,OFFH	;	WRITE NINE OFFH'S			
058D 0E09	MVI	C,9			D 0237		
L584:					18 0		
058F 12	STAX	D	;	WRDISK			
0590 OD	DCR	C					
0591 C28F05	JNZ	L584					
0594 12	STAX	D		ONE MORE			
0595 3EOB	MVI	A,OBH		WRITE DATA MARK			\frown
0597 320061	STA	MARK	;	SEND TO DISK			,
059A 7E	MOV	A,M	;	LOAD DATA BYTE FOR FILL			
059B 0E7F	MVI	C,7FH	;	ONE SECTOR COUNT-1			
L593:							
059D 12	STAX	D	;	FILL DATA FIELD			
059E OD	DCR	С					
059F C29D05	JNZ	L593					
05A2 12	STAX	D	;	ONE MORE			
05A3 AF	XRA	A					
05A4 320063	STA	WRCRC	;	WRITE TWO DATA FIELD CRC BYTES			
05A7 2C	INR	L	-				
05A8 320063	STA	WRCRC	;	WRCRC			
05AB 0E11	MVI	C,11H	-				
DDGAP3:							
L5A3:							
05AD 12	STAX	D			21.6		
05AE OD	DCR	С			10 2		
		8				CU.)

_

	CP/M N	MACRO ASSEI	1 2.0	# 019 ^S .	ZX-200A	FI	OPPY CONTROLLER V1.2	
	05AF	C2AD05		JNZ	L5A3	;	WRITE 17 ZERO'S	
-	05B2			STAX	D	;	ONE MORE	
	05B3			DCR	В			
1		C26105		JNZ	L555		DO NEXT RECORD	
	35B7			STAX	D		WRITE A ZERO	
	0580	C31E06		JMP	L616	;	DO GAP 4 AND RETURN	
			;	WATT FO	R INDEX N	۲ A T	or and the second se	
-			;	MALI IV.		141		
			L5B1:					
	05BB			LDAX	В	;	TEST INDEX FLAG	
-	05BC	-		ORA	Α			
		C2BB05		JNZ	L5B1	;	LOOP TILL INDEX	
		3EFF		MVI	A,OFFH			
	0502	0E48		MVI	С,48Н			
			;	STNGLE	FNSTTV	701	MAT RECORD	
			:	DINGLE		. 01	MAI RECORD	
-			L5BA:					
~			SDGAP1:					
	05C4			STAX	D	;	WRITE 48H OFFH'S	
	0505			DCR	С			
		C2C405		JNZ	L5BA			
	0509			STAX	D	•	ONE MORE	
-	USCA	061A	1502.	MVI	B,26	;	26 SECTORS LOOP COUNT	
	05CC	٨F	L5C2:	XRA	A			
. '	05CD			STAX	D	•	WRITE 6 ZERO'S	
	05CE			STAX	D	,		
\sim	05CF			STAX	D			Ъ.,
	05D0	12		STAX	D			
_	05D1			STAX	D			
	05D2			STAX	D			
		3EFE		MVI	A,OFEH	;	WRITE I.D. RECORD MARK	
		320060 3A0340		STA LDA	MRKCRC TRKADR		FETCH TRACK ADDRESS	
	05DB			STAX	D		WRITE TRACK I.D.	
	05DC			XRA	A	,	WALLE INFOR 1.0.	
	05DD			STAX	D	:	WRITE SIDE O I.D.	
	05DE	7 E		MOV	A,M	-	FETCH SECTOR ADDRESS	
	05DF			STAX	D	;	WRITE SECTOR I.D.	
	05E0			XRA	A			
	05E1			INR	L			
	05E2			STAX	D	;	WRITE SECTOR LENGHT CODE=0	
-		3EFF 320063		MVI Sta	A,OFFH WRCRC		WRITE TWO CRC BYTES	
		320063		STA	WRCRC	•	WRCRC	
	0,000	520005	;	orn.	MACINO	,	WITON O	
-			;	WRITE SI	GAP 2			
			;					
	05EB	OEOA		MVI	C,OAH			
		10	L5E4:	0				
	05ED			STAX	D	;	WRITE FF	
	05EE			DCR JNZ	C LEFN			
1	05EF	C2ED05		STAX	L5E4 D		ONE MORE FF	
	0 51 2	16		J'I AA	5	,		

			-				
05F3 AF 05F4 12		XRA STAX	A D			550	iad
				;	WRITE ZERO'S		SEA
05F5 12		STAX	D		4 •		5B3
05F6 12		STAX	D				北京和
05F7 12		STAX	D			S T	(3174
05F8 12		STAX	D				
05F9 12		STAX	D				
	;						
	;	WRITE D	DATA FIEL	D			
)5FA 3EFB	;	MVI	A,OFBH	•	WRITE DATA ADDRESS MARK		
)5FC 320060		STA			WRMRKCRC		
							026
05FF 7E		MOV	A,M	;	FETCH FILLER DATA	1310	
0600 0E7F		MVI	C,7FH				
· · · · · ·	L5FA:						3:38
0602 12		STAX	D	;	FILL ANOTHER 127 BYTES WITH SAME DAT	`A	
0603 OD		DCR	С				
0604 C20206		JNZ	L5FA				
0607 12		STAX	D				
0608 3EFF		MVI	A,OFFH	;	WRITE TWO CRC BYTES		
060A 320063		STA	WRCRC				
060D 2C		INR	L				\$124 10-21
060E 320063		STA	WRCRC				505
0611 0E1A		MVI				253	306
OII UDIA	TCOD.	MVI	C,1AH	Ì	WRITE GAP 3	4	509
	L60B: SDGAP3:						1903
0613 12	SDORI 2.	STAX	D		FILL WITH FF		
0614 0D				,	LTPP MITU LL		
		DCR	C				002
0615 C21306		JNZ	L60B			51	208
0618 12		STAX	D	;	ONE MORE FF		
0619 05		DCR	B				7.00
061A C2CC05		JNZ	L5C2				501
061D 12		STAX	D				\$10
	GAP4:					SARE	
	L616:					30055	
061E EB		XCHG			×	14034	
061F 111340			D.INDXC	T	; INDEX COUNT		
0622 47		MOV	В,А	-			
JULL	L61B:	114.	~y	:	WRITE GAP 4 TILL INDEX MARK		500
0623 70	40121	MOV	M,B	X			500
0624 1A		LDAX	D D		FETCH INDEX COUNT		202
0625 B7		ORA	A	2	FEICH INDER COURT		
						-17	
0626 F22306		JP	L61B				132
0629 AF		XRA	A	-			033
062A C9		RET		;	RETURN TO MAINLINE	3 EPF	
-		******	********	***	르르르르르르르르르르르르르르르르르르르르르르르르르르르==========		
			1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	W	****	120963	835
	•	RAM BUF	FFFR				
	,	MAI1 201	I LIN				
4000	,	ORG	hooda				
4000	7000.	Ong	4000H				
	IOPB:			-			
4000	CHANWD:		1		IOPB CHANNEL WORD		114 0
	DKINST:	DS	1	;	DISK INSTRUCTION	(IG	3.2.2
4001			~D				
4001 4002 4003	NUMRCD: TRKADR:	DS	1 1		NUMBER OF RECORDS TRACK ADDRESS	10:150	

	CP/M MACRO	ASSEM 2.0	# 021	ZX-200A	FI	LOPPY CONTROLLER V1.2
	4004	SCTADR:	DS	1	;	SECTOR ADDRESS
	4005	BUFFER:	DS	2	;	BUFFER ADDRESS
	4007	BLOCKN:	DS	1	;	BLOCK NUMBER, SD LINKED ONLY
-	4008	NXIOPB:	DS	2	;	NEXT IOPB ADDRESS, LINKED
	400A	UNITSL:	DS	1		ADDR=400AH
	400D		ORG	400DH	•	
	400D	UNIT:	DS	1		
	400E	TRKRGO:	DS	4	:	UNIT TRACK REGISTER ARRAY
	4012	DDSDFL:	DS	1		SINGLE/DOUBLE DENSITY FLAG
	4013	INDXCT:	DS	1		INDEX COUNTER
	4014	RDYBIT:	DS	1	;	READY BIT STATUS FROM FDD
	4015	RWFLG:	DS	1	;	READ/WRITE FLAG
	4016	DAMARK:	DS	1	;	DATA ADDRESS MARK
	4017	FLAGB:	DS	1	•	
_	4018	FLAGC:	DS	1		
	4019	FLAGD:	DS	1		

401A

ZX202

NO DOAL 8

END

2.8. 17 141.

a Man

4007	BLOCKN	4005	BUFFER	4000	CHANWD	0080	CLRINT	150 01CB	CTAB	ORDAN MY
4016	DAMARK	0559	DDGAP1		DDGAP2	05AD	DDGAP3	4012	DDSDFL	
02BF	DELAY	6200	DISKIO	4001	DKINST	2000	DMAD DR	01F9	DMALOD	- 800
2008	DMAMOD	2001	DMATC	0015	DSKCLR		FLAGB		FLAGC	200
4019	FLAGD	0516	FORMAT	061E	GAP4	0020	INDEX	4013	INDXCT	100
4000	IOPB	00D9	LODA	0107	L108		L11E	0121	L122	1800
0139	L13A	0152	L153	0161	L162	0184	L185	01E3	L1D7	600
01F0	L1E6	020D	L20C	0224	L223	0234	L233	0237	L236	1 200
023B	L23A	0241	L240	0247	L246	024A	L249	0253	L252	
0257	L256	025C	L25B		L25D	0263	L262	0268	L267	
026A	L269	026C	L26B	02AC	L2AB	0201	L2B9	02D8	L2D0	
0308	L300	0322	L31A	033C	L334	0352	L34A	035F	L357	×.,
0363	L35B	036A	L362	1.7 C 3. L C 1			L383		L3B1	
	L3BC		L3BD				L3CF		L3D9	
_	L3FB	0404	L3FE	040F	L409	0417	L411	0426	L421	
043B	L432	0466	L45F	046E	L467	0474	L46D	0488	L481	
0490	L489	0495	L48E	0499	L492	04A7	L49B	04A9	L49D	
004A	L4A	0497	L4A2		L4A4	04BB	L4AF	04C5	L4B9	
04C7	L4BB	04DF	L4D3	04E9	L4DD	0504	L4F8	0537	L52B	
0541	L535	0054	L54	0551	L545	0559	L54D	0561	L555	
0567	L55B	0585	L57A	058F	L584	059D	L593	05AD	L5A3	
05BB	L5B1			05CC	L5C2	05ED	L5E4	0602	L5FA	
0613	L60B	061E	L616	0623	L61B	006A	LGA	0096	L95	
009C	L9B		LCO		LC1	0028	MA78	0034	MA88	
6100	MARK	6000	MRKCRC	4002	NUMRCD	4008	NXIOPB	6402	PORT79	
6403	PORT7B	6400	PORT89	6401	PORT8B	0009	RAMCLR	6500	RDPRT1	
	RDRDY			4014	RDYBIT	0074	RDYINT	02F7	READ	
02D5	RECAL	4015	RWFLG	0296	S1	0299	S2	4004	SCTADR	
05C4	SDGAP1	0613	SDGAP3	027C	SEEK	02A2	STEP	003C	STOP	
6300	SYNCPL	02BD	TENMS	4003	TRKADR	02CA	TRKREG	400E	TRKRGO	
400D	UNIT	01DB	UNITAB	400A	UNITSL	6500	WRCLK	0067	WRCNT1	
0066	WRCONT	6300	WRCRC	02E6	WRENBL	02FB	WRITDL	0302	WRITE	
0000	ZX202									

-

~~

<u>Bill of Materials</u>

Item #	🔌 Qty.	Part#	Description
R8, 9	2	10KOHM	Resistor
R2	ī	1500HM	Resistor
R5, 7	1 2 2 2 1	1 KOHM	Resistor
R11, 12	2	2.2 KOHM	Resistor
U47, 48	2	2114-3	I. C.
UG 3 SOUL	1	2716-ZX200	I.C. EPROM Version 1.1
			for ZX-200
Rl	1	3300HM	Resistor
R113, 14	1 2 3 1	4308R-101-471	
R3, 4, 10	3	4700HM	Resistor
XU43	1	516-AG11D	Dip Socket
XU20-22	3	520-AG11D	Dip Socket
XU63	1	524-AG11D	Dip Socket
W3	1	530153-1	Jumper
XU64, 65	2	540-AG11D	Dip Socket
Ull, 36, 41,			
45, 52, 82,			
84	7	74LS00	I.C., LS TTL
U51	1	74LS02	I.C., LS TTL
U 9, 18, 42	3	74LS04	I.C., LS TTL
Ul 2	1	74LS08	I.C., LS TTL
U24, 35, 61	3	74LS0	I.C., LS TTL
U 6, 59	2	74LS113	I.C., LS TTL
U70	1 3 1 3 2 1 3 1	74LS13	I.C., LS TTL
U53, 54, 55	3	74LS14	I.C., LS TTL
U25		74LS155	I.C., LS TTL
U39	1	74LS157	I.C., LS TTL
U40	1	74LS163	I.C., LS TTL
U15, 16	2	74LS165	I.C., LS TTL
U4, 17, 31,	-	7450374	
38, 83	5	74LS174	I.C., LS TTL
U30	1 2	74LS244	I.C., LS TTL
U33, 34	2	74LS266	I.C., LS TTL
U32	1	74LS273	I.C., LS TTL
U27 U23		74LS279 74LS32	I.C., LS TTL
U10, 69	1 2	74LS32 74LS367	I.C., LS TTL I.C., LS TTL
U49	1	74LS373	I.C., LS TTL
U14	1	74LS374	I.C., LS TTL
U8, 13	1 2	74LS38	I.C., LS TTL
U76-81	6	74LS670	I.C., LS TTL
U5, 19, 50	3	74LS74	I.C., LS TTL
U68	ī	74500	I.C. TTL SCHOTTKY
U1, 60	1 2	74504	I.C.
U57	ī	74510	I.C. TTL SCHOTTKY
U2, 3	2	745163	I.C. TTL SCHOTTKY
U20, 21	2	745471	TI TBP18S22 Bipolar PROM
U58, 71	2	74S74	I.C.

<u>Bill of Materials (continued)</u>

	and the first of the second seco		
Item # selds	Qty	Part #	Description
U 6 5	1	8085A-2	I.C., 8-Bit CPU
U64	1 1	8257-5	DMA CHIP
XW3	3	B7022-A	AMP Wire Wrap Post
U43	1	93446PC	I.C., BIPOLAR PROM
U6 6	1	9401	IC CRC Generator & Checker
U46, 62,			a onconce Ea
74, 75	4	AM2946	I.C. (2)
U29	1	AM2956	I.C.
U72, 73	1 . 2	AM2957	I.C.
Cl	ī	C40C100K	Centralab Cap
C2-8, &			C-ACITY
10-12	41	C41C104K	Centralab Cap
U 7	1	CD4040BE	I.C. CMOS
Yl	1	CY22A	Crystek 20 MHz Crystal
¥2	1	CY6C	Xtal 6.144 MHz
C9	1	TE-1211	Sprague Cap
	1	PCZX-200A	PC Board, ZX-200A

-

14, 38,

.,

50 2 2

