





PROCESSOR CLOCK

-----  
The clock and clock driver are slightly different between the two versions.

ETCH 1: R16, R17 = 1k                    C192 = .01uF  
         C90 = 47pf                        C92 = 100pF  
         U9 = 74LS04




U9 = 74LS04




ETCH 2: U9 = 74LS04  
R16, R17 = 470  
U9 = 74LS04

R14 = 100  
C90 = 47pF




U9 = 74LS04






ETCH 2: U11 = 74LS04  
R10 = 100

R4, R5 = 470  
C26 = 100pF



U32 = 74LS08  
U36 = 74LS10

U33 = 74LS32  
U117 = 7406



SYSTEM PORT


On Etch 1, bit 5 of the system PIO (PA5; port 1CH) was not used. Etch 2 added an input from 5.25" drives to detect double-sided disks.

ETCH 1: U105 = Z80 PIO

U105..(9)----- n/c

ETCH 2: U105 = Z80 PIO

R49 = 10k



## FLOPPY CONTROLLER

---

Etch 1 and 2 differed in the data separation circuitry. Etch 2 saw the addition of a one-shot to improve clock/data separation as well as extensive re-routing of the RAW DATA signal as part of the improved circuitry.

ETCH 1: U107 = 74LS157                    U108 = 74LS14  
         U94 = 74LS08                    U93 = 74LS193  
         U109 = FD1771

         U108..(5)                    (5)..U94

U108..(4)-----+-----+

         U107..(2)                    (10)..U94

U107..(13)----gnd                    [4MHz clock]----(4)..U93

U107..(4)----- (27)..U109                    U107..(14)----<+5v>

U94..(6)----- (3)..U107

ETCH 2: U107 = 74LS157  
U94 = 74LS08  
U106 = 74LS123  
R11 = 7.5k

U108 = 74LS14  
U92 = 74LS193  
C72 = 100pF  
U109 = FD1771

U108..(5)

(5)..U94

U107..(12)-----+-----+-----+-----+-----+

(10)..U94

[4MHz clock]-----(3)..U107

U107..(4)------(4)..U93

U94..(6)------(27)..U109

[2MHz clock]-----(2)..U107

<+5v>----R11---+---C72---+-----gnd

U106..(7)

(6)..U106

U108..(4)-----+-----+-----+------(10)..U106..(5)-----(14)..U107

U107..(13)

gnd-----(9)..U106..(1)----<+5v>