# STERRK UNIVAC 

# Assembly Language Programmer Reference 

# ASSEMBLY LANGUAGE PROGRAMMER REFERENCE MANUAL 

UP-8682 Rev. 1
98A 9952453
JANUARY 1980

The statements in this publication are not intended to create any warranty, express or implied. Equipment specifications and performance characteristics stated herein may be changed at any time without notice. Address comments regarding this document to Sperry Univac, Mini-Computer Operations, Publications Department, 2722 Michelson Drive, P.O. Box C-19504, Irvine, California, 92713.

ISSUE: UP-8682 Rev. I (98A 9952 453)

| Part/Section | Page Number | Update Level | Part/Section | Page Number | Update Level | Part/Section | Page Number | Update Level |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Cover |  |  |  |  |  |  |  |  |
| Title Page |  |  |  |  |  |  |  |  |
| PSS | 1 |  |  |  |  |  |  |  |
| CR | 1 |  |  |  |  |  |  |  |
| Contents | 1 thru 5 |  |  |  |  |  |  |  |
| 1 | 1 thru 3 |  |  |  |  |  |  |  |
| 2 | 1 thru 20 |  |  |  |  |  |  |  |
| 3 | 1 thru 23 |  |  |  |  |  |  |  |
| 4 | 1 thru 33 |  |  |  |  |  |  |  |
| 5 | 1 thru 30 |  |  |  |  |  |  |  |
| 6 | 1 thru 4 |  |  |  |  |  |  |  |
| A | 1 thru 10 |  | - |  |  |  |  |  |
| B | 1 thru 4 |  |  |  |  |  |  |  |

*New pages
All the technical changes are denoted by an arrow $(\rightarrow)$ in the margin. A downward pointing arrow $\mid \downarrow$ next to a line indicates that technical changes begin at this line and continue until an upward pointing arrow $\mid 4 /$ is found. A horizontal arrow $\rightarrow$ pointing to a line indicates a technical change in only that line. A horizontal arrow located between two consecutive lines indicates technical changes in both lines or deletions

| Change <br> Designation | Issue <br> Date | Change Description |
| :--- | :---: | :--- |
| All | $10-76$ | Original issue <br> Misc. <br> Misc. <br> Update A |
| $10-79$ | Minor revisions/corrections <br> Revision 1 <br> Added V77-800 Standard Extension Instructions <br> The following for users with DAS MR and <br> VORTEX I and II are also added: NOTE directive, <br> binary and hexadecimal constants, right and left <br> shift expressions, logic expressions, FLOW directive <br> Incorporated Update A and changes related to out- <br> standing SURs, (l-80). |  |

## Change Procedure:

When changes are made to this manual, updated pages are issued. These updated pages are either added to this manual or used to replace obsolete pages. The specific pages affected by each change are identified on the PAGE STATUS SUMMARY page.

## TABLE OF CONTENTS

## SECTION 1 INTRODUCTION

1.1 SPERRY UNIVAC V70 SERIES ASSEMBLY LANGUAGE ..... $1 \cdot 1$
1.2 DAS ASSEMBLERS ..... $1-2$
1.2.1 DAS 8A Assembler ..... 1.3
1.2.2 DAS MR Assembler ..... 1.3
1.3 BIBLIOGRAPHY ..... 1.3
SECTION 2
STATEMENTS
2.1 CHARACTER SET ..... $2 \cdot 1$
2.2 STATEMENT FORMAT ..... $2 \cdot 2$
2.2.1 Label Field ..... $2 \cdot 3$
2.2.2 Operation Field. ..... 2.4
2.2.3 Variable Field ..... 2.4
2.2.4 Comment Field ..... 2.5
2.3 CONSTANTS ..... 2.5
2.3.1 Decimal Integers ..... 2.5
2.3.2 Octal Integers ..... 2.6
2.3.3 Floating Point Numbers ..... 2.6
2.3.4 Character Constants ..... 2.8
2.3.5 Address Constants ..... 2.8
2.3.6 Indirect Address Constants ..... 2.8
2.3.7 Binary and Hexadecimal Constants (DAS MR with VORTEX I and VORTEX II) ..... 2-8
2.3.8 Literals ..... 2-9
2.4 EXPRESSIONS ..... 2.9
2.4.1 Right and Left Shift Expressions (DAS MR with VORTEX I and VORTEX II) ..... 2-10
2.4.2 Operators ..... 2-10
2.4.3 Expression Evaluation ..... 2-11
2.4.4 Address Expressions ..... 2-11
2.4.4.1 Absolute Expressions ..... 2-12
2.4.4.2 Relocatable Expressions (DAS MR Only) ..... 2-13
2.4.5 Logic Expressions (DAS MR with VORTEX I and VORTEX II) ..... 2-13
2.4.6 Mode Determination ..... 2-13
2.5 SYMBOLS ..... $2 \cdot 14$
2.5.1 User Symbols ..... $2 \cdot 15$
2.5.2 Assembler-Defined Symbols ..... 2-15
2.5.2.1 Operation Field Symbols ..... $2 \cdot 15$
2.5.2.2 Location Counter Symbols. ..... 2.16
2.5.3 Symbol Values ..... $2 \cdot 17$
2.5.4 Address Symbols and Relocatability ..... $2 \cdot 17$
2.5.4.1 Relocatability (DAS MR Only) ..... $2 \cdot 17$
2.5.4.2 Absolute Symbols ..... $2 \cdot 18$
2.5.4.3 Relocatable Symbols (DAS MR Only) ..... 2. 19
2.5.5 Symbol Modes ..... $2 \cdot 19$

## SECTION 3 INSTRUCTION SUMMARY

3.1 TYPE 1 INSTRUCTIONS ..... 3-2
3.2 TYPE 2 INSTRUCTIONS ..... 3-5
3.3 TYPE 3 INSTRUCTIONS ..... 3-6
3.4 TYPE 4 INSTRUCTIONS ..... 3-9
3.5 TYPE 5 INSTRUCTIONS ..... 3.13
3.6 MULTIPLE REGISTER INSTRUCTIONS ..... 3.16
3.6.1 Register-To-Memory Instructions ..... 3-17
3.6.2 Byte Instructions ..... 3.17
3.6.3 Jump-If Instructions ..... 3.18
3.6.4 Double-Precision Instructions ..... 3.18
3.6.5 Immediate Instructions ..... 3.18
3.6.6 Register-To-Register Instructions. ..... 3.19
$\downarrow$ 3.6.7 Single Register Instructions ..... 3-19
3.7 V77-800 STANDARD EXTENSIONS ..... 3-19
3.7.1 Double Word Move Instruction ..... 3-20
3.7.2 Register Load and Register Store Instructions ..... 3-21
3.7.3 Decrement Register and Jump if the Initial Register Value is Not Negative (DJP) ..... 3-22
3.7.4 Block Move, Store Words, and Store Bytes Instructions ..... 3-22SECTION 4ASSEMBLER DIRECTIVES
4.1 SYMBOL DEFINITION DIRECTIVES ..... 4-3
4.1.1 EQU Directive ..... 4.3
4.1.2 SET Directive ..... 4.4
4.1.3 MAX Directive (DAS 8A Only) ..... 4.4
4.1.4 MIN Directive (DAS 8A Only). ..... 4.5
4.2 INSTRUCTION DEFINITION DIRECTIVE ..... 4.6
4.2.1 OPSY Directive ..... 4.6
4.3 LOCATION COUNTER CONTROL DIRECTIVES ..... 4.6
4.3.1 ORG Directive ..... 4.7
4.3.2 LOC Directive ..... 4.8
4.3.3 BEGI Directive (DAS 8A Only) ..... 4.9
4.3.4 USE Directive (DAS 8A Only) ..... 4-10
4.4 DATA DEFINITION DIRECTIVES ..... 4.10
4.4.1 DATA Directive ..... 4.11
4.4.2 PZE Directive. ..... 4-12
4.4.3 MZE Directive ..... 4.13
4.4.4 FORM Directive ..... 4.14
4.5 MEMORY RESERVATION DIRECTIVES ..... 4.14
4.5.1 BSS Directive. ..... 4.15
4.5.2 BES Directive ..... 4.15
4.5.3 DUP Directive. ..... 4.16
4.6 CONDITIONAL ASSEMBLY DIRECTIVES. ..... 4.17

## SECTION 4 (continued)

4.6.1 IFT Directive ..... 4.17
4.6.2 IFF Directive ..... 4.18
4.6.3 GOTO Directive ..... 4.18
4.6.4 CONT Directive ..... 4.19
4.6.5 NULL Directive ..... 4.19
4.7 ASSEMBLER CONTROL DIRECTIVES ..... 4-20
4.7.1 MORE Directive (DAS 8A Only) ..... 4.20
4.7.2 END Directive ..... 4.21
4.8 SUBROUTINE CONTROL DIRECTIVES ..... 4.21
4.8.1 ENTR Directive ..... 4-21
4.8.2 RETU* Directive ..... 4-22
4.8.3 CALL Directive. ..... 4-22
4.9 LIST AND PUNCH CONTROL DIRECTIVES ..... 4.24
4.9.1 LIST Directive ..... 4-24
4.9.2 NLIS Directive ..... 4.24
4.9.3 SMRY Directive ..... 4.24
4.9.4 DETL Directive ..... 4-24
4.9.5 PUNC Directive (DAS 8A Only) ..... 4.25
4.9.6 NPUN Directive (DAS 8A Only) ..... 4.25
4.9.7 SPAC Directive ..... 4.25
4.9.8 EJEC Directive. ..... 4.25
4.10 PROGRAM LINKAGE DIRECTIVES ..... 4.26
4.10.1 NAME Directive ..... 4.26
4.10.2 EXT Directive ..... 4-26
4.10.3 COMN Directive ..... 4.27
4.11 MACRO DEFINITION DIRECTIVES (DAS MR ONLY) ..... 4.28
4.11.1 MAC Directive (DAS MR Only) ..... 4.28
4.11.2 EMAC Directive (DAS MR Only) ..... 4.29
4.11.3 Macro Calls ..... 4.29
4.12 NOTE DIRECTIVE (DAS MR with VORTEX I and VORTEX II). ..... 4.30
4.13 FLOWCHART DIRECTIVE (DAS MR Only) ..... 4.31
4.13.1 FLOW Directive (DAS MR Only) ..... 4.31
SECTION 5 OPERATING THE ASSEMBLER
5.1 ASSEMBLER PROCESSING ..... 5.1
5.1.1 Assembler Input Media ..... $5 \cdot 1$
5.1.2 Pass 1-Symbol Table. ..... 5.3
5.1.3 Pass 2 . Assembler Output ..... 5.4
5.1.4 Error Messages. ..... 5.5
5.2 ASSEMBLER OPERATING PROCEDURES ..... $5 \cdot 8$
5.2.1 DAS MR Operation (VORTEX I/VORTEX II) ..... 5.8
5.2.2 DAS MR Operation (MOS) ..... 515
5.2.3 DAS MR Operation (Stand-Alone) ..... 5.18
5.2.4 DAS 8A Operation ..... 5.21

## SECTION 6 <br> STAND-ALONE FORTRAN/DAS MR LIBRARIES

6.1 COMPLEX MATH FUNCTIONS (FORTRAN CODED) ..... 6.1
6.2 DOUBLE PRECISION MATH FUNCTIONS (FORTRAN CODED) ..... 6.1
6.3 SINGLE PRECISION MATH FUNCTIONS (FORTRAN CODED) ..... $6 \cdot 1$
6.4 DOUBLE PRECISION ARITHMETIC (DAS CODED) ..... $6 \cdot 2$
6.5 SINGLE PRECISION ARITHMETIC (DAS CODED) ..... 6.2
6.5.1 Hardware Multiply/Divide ..... $6 \cdot 2$
6.5.2 SOFTWARE MULTIPLY/DIVIDE ..... $6 \cdot 3$
6.6 RUN-TIME I/O (DAS CODED) ..... $6 \cdot 3$
6.7 RUN-TIME UTILITIES (DAS CODED) ..... $6 \cdot 4$
APPENDIX A
INDEX OF INSTRUCTIONS
APPENDIX B
v70 SERIES ASCII CHARACTER CODES
LIST OF TABLES
Table 2-1. Arithmetic Operation Results (DAS MR only) ..... 2-12
Table 2-2. Standard DAS 8A Location Counters ..... 2-17
Table 3-1. Assembler Instruction Type Characteristics ..... 3-1
Table 3-2. Summary of Assembler Instruction Types ..... 3-2
Table 3-3. JIF/JIFM/XIF Code Conditions ..... 3.7
Table 3-4. Standard Device Addresses. ..... $3-13$
Table 4-1. Directives Recognized by DAS Assemblers ..... 4.2
Table 5-1. DAS Symbol Table Capacities ..... 5-3
Table 5-2. DAS Error Codes ..... 5.5
Table 5-3. DAS MR Options for Background Operation ..... 5.8
Table 5-4. List of Peripheral Assignments for Stand-Alone DAS MR ..... $5 \cdot 19$
Table 5-5. Acceptable I/O Devices. ..... $5 \cdot 22$
Table 5-6. Device Names for Magnetic Tape Transports ..... $5 \cdot 23$

## LIST OF ILLUSTRATIONS

Figure 2-1. Format for Source Statement Records ..... $2 \cdot 3$
Figure 4-1. Sample DATA Directive Usage ..... 4-12
Figure 4-2. Sample PZE Directive Usage ..... 4.13
Figure 4-3. Sample MZE Directive Usage ..... $4-13$
Figure 4-4. Sample FORM Directive Usage ..... 4.14
Figure 4-5. Sample DUP Directive Usage ..... 4.17
Figure 4-6. Sample Conditional Assembly Directives Usage ..... 4.20
Figure 4-7. Sample CALL Directive Usage. ..... 4.23
Figure 4-8. Sample Macro Usage ..... $4-30$
Figure 4-9. Output Listing Obtained by Calling $P(0)$ ..... 4.30
Figure 4-10. Sample FLOW Directive Usage (DAS MR Only) ..... 4-33
Figure 5-1. Field Placement Summary ..... $5 \cdot 2$
Figure 5-2. Output Listing Format ..... $5 \cdot 5$
Figure 5-3. Example of Assembled and Executed DAS MR Program Under VORTEX Control ..... 5-10
Figure 5-4. Example of Assembled and Executed DAS MR Program Under MOS Control ..... 5.15
Figure 5-5. Coding Example ..... $5 \cdot 24$
Figure 5-6. Example of an Assembled DAS 8A Program ..... $5 \cdot 27$
Figure 5-7. Example of an Assembled DAS 8A Program with Errors ..... 5-30

## SECTION 1 <br> INTRODUCTION

This manual describes the assembly language and assembler processing used to write, assemble, and execute programs for the SPERRY UNIVAC 'V70 series computers.

### 1.1 V70 SERIES ASSEMBLY LANGUAGE

The assembly language is a symbolic representation of the programmable capabilities of the V70 series computers. Using assembly language, the programmer is able to specify the machine instruction codes symbolically and to address memory locations by alphanumeric symbols of his own choosing, providing a flexibility not attainable with absolute addressing.

Internally, the computer obeys instructions kept in its memory in 16-bit binary format. For example, the instruction:

0001000000001111
when executed causes the A register to be loaded with the contents of location 15 (decimal). In octal the same instruction is written:

010017
However, it is not necessary to learn the octal or binary representation of the computer's instruction repertoire. Instead, a user can write his program using a symbolic language and then use another computer program, the DAS (Data Assembly System) assembler, to convert the instructions to binary upon input. The instruction given previously is then written:

```
LDA 017
```

or, if decimal working is preferred:

```
LDA 15
```

which is read as "Load the A register with the contents of location 15 (decimal)."
The DAS assembler translates the statement 'LDA 15" into its binary machine language equivalent, i.e.:

LDA $\quad 15 \longrightarrow$ DAS ASSEMBLER $\longrightarrow 0001000000001111$
Similarly:
stx
0177
is translated by the DAS program to form the instruction "Store the $X$ register contents in location 0177."

The DAS assembler has many other capabilities than translating source instructions one-for-

## INTRODUCTION

one into their binary equivalents. A primary feature is allowing the programmer to represent memory locations with symbolic labels instead of requiring absolute addresses. Another feature allows the programmer to define data constants and character constants without prior conversion to binary or octal values. For example, suppose the user wishes to load the A register with the value 64 at some point in his program. He could do this with the following statements:

| VALU | DATA | 64 |
| :--- | :--- | :--- |
|  | $\bullet$ |  |
|  | - |  |
|  | LDA | VALU |

The first statement defines a word of data having the value 64; "VALU" is a symbolic label that can be used to address that data word. The second statement is an instruction to load the A register with the contents of memory location "VALU". The programmer need not be concerned with the absolute location of the data word.

An even simpler version--requiring only one statement--can be written using a 'literal" constant:

$$
\text { LDA } \quad=64
$$

In this version, the assembler itself will designate a location in which the value 64 is to be placed.

DAS assembly language allows the user to give directions to the assembler, called assembler directives, to perform such functions as defining program loading addresses, data locations (such as the DATA directive above), subroutine linkage, and input/output functions; further control features include conditional assembly directives and a macro capability. Comments can be added between symbolic source statements or appended to the statements themselves to enable easier checkout and program documentation.

By using the DAS assembly language, the programmer is able to write functional application programs and control the operation of the assembler. Symbolic coding reduces machine language bookkeeping and fully utilizes the computer capabilities without a corresponding increase in the time required for programming.

### 1.2 DAS ASSEMBLERS

The principal objective of any assembler is to translate source programs written in a symbolic machine language into the more precise numeric language of the computer. The assembler (DAS) achieves this objective by converting programmer-prepared symbolically coded instructions, directives, and data (the source program) into their binary machine language equivalents (the object program).

DAS processes source programs in two passes. The first pass defines user-designated symbols. The second pass produces an assembly listing and the object program.

Two versions of DAS are available: DAS 8A and DAS MR, described in the following subsections.

### 1.2.1 DAS 8A Assembler

DAS 8 A is a stand-alone program that can operate on a minimum system ( 8 K of memory). It produces absolute object code that can be loaded by the stand-alone binary load/dump program (BLD II).

Because DAS 8A was designed to operate in a restricted environment, it does not provide some of the features described in this book, principally the macro directives (section 4.11). Appropriate error messages are generated if a source program contains statements not rec-ognized by the DAS 8A assembler.

### 1.2.2 DAS MR Assembler

DAS MR is a macro assembler which produces relocatable object code that can be loaded into any area of memory. It is available either as a free-standing program or as an integral part of the MOS or VORTEX I/VORTEX II operating system. DAS MR includes all of the features described in this book.

### 1.3 BIBLIOGRAPHY

The following manuals contain information on Sperry Univac hardware and software that would be helpful to the 70 series computer user (the $x$ at the end of each document number is the revision number and can be any digit 0 through 9 ):

Title Manual Number
V70 Architecture Reference Manual VORTEX I Reference Manual VORTEX II Reference Manual MOS Manual

98 A 9906 00x
98 A 9952 10x
98 A 9952 24x
98 A 9952 09x

## SECTION 2

## STATEMENTS

Input to the assembler is supplied by the user in the form of source statements. A statement constitutes one input record and may be in either a position-dependent fixed format or free format.

Each statement can be classified, according to its operation field entry, into one of the following three groups:
a. Computer instruction statement
b. Assembler directive statement
c. Macro call statement

Computer instructions are instructions which are translated into machine-executable code on a one-to-one basis.

Assembler directives are requests to the assembler to perform certain operations during the assembly. These directives may define symbols, reserve and/or initialize data areas, control the listing, and alter the normal processing of statements. The FORM directive allows the user to symbolically define a bit-placement pattern whose name may subsequently appear in the operation field.

A macro call statement represents a predefined block of statements (usually a block of instructions). The macro allows the entire block to be included, with varying parameters, each time the macro name appears in the operation field of a source statement.

This section describes the syntax of composing source statements. A summary of instructions is given in section 3. Assembler directives and macros are described in section 4.

### 2.1 CHARACTER SET

Source statements are written with the following DAS character set:

| Alphabetical characters | ABCDEFGHIJKLMNOPQRSTUVWXYZ |  |
| :--- | :--- | :--- |
| Numerical Characters | 0123456789 |  |
| Teletype characters | CR | (carriage return) <br> (line feed) |
| LF |  | (plus sign) <br> Special characters |
|  | - | (minus sign) |
|  | $*$ | (asterisk) |
|  | $/$ | (slash) |
|  | . | (period) |

## STATEMENTS

|  | (blank) |
| :---: | :---: |
| @ | (at sign) |
| [ | (left bracket) |
| ] | (right bracket) |
| $<$ | (less than) |
| > | (greater than) |
| 1 | (up arrow) |
| - | (left arrow) |
| = | (equal sign) |
| , | (comma) |
| , | (prime) |
| ( | (left parenthesis) |
| ) | (right parenthesis) |
| 1 | (backslash) |
| ! | (exclamation point) |
| " | (quotation mark) |
| \# | (pound sign) |
| \% | (percent sign) |
| \& | (ampersand) |
| : | (colon) |
| ; | (semicolon) |
| ? | (question mark) |
| \$ | (dollar sign) |

In addition, any of the 128 ASCII characters (see appendix B) may be used anywhere that characters appear between paired apostrophes or brackets, in comments, literals, and in instruction operands.

### 2.2 STATEMENT FORMAT

A DAS source program consists of a sequence of source statements. Each source statement is input as one record. A punched card is one record, as is one line punched to paper tape and terminated by a carriage return and line feed.

A source statement may contain a maximum of 80 characters. If a source record contains more than 80 characters, then the record is truncated to 80 characters. If a record contains less than 80 characters, the assembler supplies blank characters to fill out 80 character positions. If an assembler source record is completely blank, the source record is ignored by the assembler.

Each source statement comprises a combination of label, operation, variable, and comment fields, depending on the requirements of the computer instruction or assembler directive. One computer instruction is generated by each instruction source statement. None, one, or more words of object code may be generated by each assembler directive, depending on the operation and variable field entries. A standard format for DAS source statements, where each field is separated by one or more blanks and begins in a standard line position, is shown in figure 2.1. Alternative formats may be used, prime among them being the use of commas as field separators. A detailed treatment of statement item placement for various input media is given in section 5 .


Figure 2-1. Format for Source Statement Records
The fields are described further in the following subsections.

### 2.2.1 Label Field

The Label Field is the leftmost field on each source statement. It is either blank (no label), or it is used to contain a symbol (section 2.4) created by the programmer. If a label is present, it must begin in character position 1.

For DAS 8A, symbols in the label field comprise one to four alphanumeric characters; for DAS MR there may be from one to six such characters. The first character of a symbol is an alphabetic character, pound sign (\#), or dollar sign (the dollar sign and pound sign are used in the Sperry Univac software and should not be used in normal user programs).

| Examples |  |  |
| :---: | :---: | :---: |
| 凹ABEI |  |  |
| FILE |  |  |
| 1月./. 8 | 16 | 30 |
|  |  |  |
| Alafres |  | valid label (DAS MR) |
| PR |  | valid label (DAS 8A) |
| F99\% |  | valid label |
| s12\% |  | valid label |
| !2/ |  | valid label |
| M1\%. |  | valid label |
| suas |  | invalid-must begin in position 1 |
| Ssmm |  | invalid-cannot begin with a number |
| T\# |  | invalid characters |

An entry in the label field is always optional for instruction statements. It is optional for most assembler directives; however, certain assembler directives (EQU, SET, etc.) require a label field entry.

The programmer generally labels a statement to identify the statement. Symbols in the label field identify program points for reference by other parts of the program. They make a program point or particular numeric value more easily identifiable. The first appearance of a symbol in the label field establishes its identity (most commonly a relative or absolute

## STATEMENTS

address) throughout the remainder of the program. A previously established symbol is referenced by placing it in the variable field of the source statement. When the symbol is used, the DAS assembler substitutes the previously assigned value from its symbol table.

## Example

| StART | JMPM <br> DAR | FETCH | Call Fetch routine. <br> JANZ |
| :--- | :--- | :--- | :--- |
|  | START | Decrement counter in $A$. |  |
|  | Loop back if $A$ not zero. |  |  |

In this example, the label field is used in the first statement to establish a user symbol for the location of the first statement in a loop. This label, START, is later referenced in the third statement as the return point for another loop iteration.

Label field entries are also used to establish the name of a user-written macro definition (section 4.11).

### 2.2.2 Operation Field

The Operation Field is to the immediate right of the label field. The entry in this field describes to the assembler the specific type of statement that has been entered, thus determining how it should be processed. Entries in this field are composed of from one to six alphanumeric characters that may describe a machine instruction, assembler directive, or a macro call. An asterisk may follow certain instruction mnemonics to specify indirect addressing (see section 3). It is possible to redefine mnemonics with OPSY assembler directives (section 4.2.1).

An entry in the operation field is always required, and if not supplied by the programmer, will cause an "undefined operation" error code to be generated.

## Examples



### 2.2.3 Variable Field

The Variable Field is to the immediate right of the operation field. The purpose of this field varies according to the requirements of the operation defined by the source statement. The variable field can contain none, one or more symbols, constants or expressions combining symbols and constants. Multiple entries are separated by commas.

The types of entries that may appear in the variable field are described in section 2.3 (constants), section 2.4 (symbols), and section 2.5 (expressions).

## Examples

| 1 | 8 | Variabie <br> FIELD <br> 16 | 30 |
| :---: | :---: | :---: | :---: |
|  | LDA <br> ADDI <br> JMP <br> STXE* <br> LSRA <br> IAR | INA: <br> \% <br> 今ryin <br> Swis 2 <br> \$1 | Load A register with contents of TAB. Add 16 to the $A$ register. <br> Jump to program location PILL. <br> Store X register indirect, indexed by B Logical shift right A register 7 bits. increment A register (has no variable). |

### 2.2.4 Comment Field

An optional comment field follows the variable field in all source statements. This field is used for programming notes. An entire line of comment may be entered if an asterisk is coded in the first position. The assembler ignores all comments in the object code production process, but lists comments and comment lines with the program listing output.

On punched cards, the comment field generally extends from position 30 to position 72 . Positions 73 through 80 can be used to sequence cards, simplifying collation if a card deck is accidentally dropped.

## Examples



Note: The assembler scans for data in columns 1-72 and if the record is not a comment, there must be a valid operand defined prior to column 72.

### 2.3 CONSTANTS

A constant is a number, or character string, whose value is specified directly by the programmer in the variable field of a source statement. DAS recognizes decimal integers, octal integers, floating point numbers, and character constants.

In the following descriptions of DAS constants, unsigned numbers are considered positive.

### 2.3.1 Decimal Integers

A decimal integer is a signed $(+,-)$ or unsigned string of from one to five decimal digits ( 0 through 9 ). The first digit must not be a zero, since a leading zero signifies an octal number.

## STATEMENTS

Decimal integers are converted to a right-justified 15-bit value, in the range $-32,768$ through $+32,767$, with the high order bit representing the sign ( $0=$ positive, $1=$ negative). Negative numbers are stored in twos complement representation.

## Examples

| 1 | Decimal integer +1 |
| :--- | :--- |
| 20 | Decimal integer +20 |
| -3 | Decimal integer -3 |
| -9000 | Decimal integer -9000 |
| 6,099 | Invalid--no commas may appear |
| 144000 | Invalid-out of range |

### 2.3.2 Octal Integers

An octal integer is a string of from one to six octal digits ( 0 through 7), preceded by a leading zero. The conversion from octal to binary is straightforward. The number is right-justified in the 16 -bit word and may have a range of 0 through 0177777 . Octal numbers may optionally be signed (although they normally are not) and will be represented in twos complement form.

## Examples

| 07 | Octal constant 7 |
| :--- | :--- |
| 023 | Octal constant 23 |
| 0123 | Octal constant 123 |
| 0677 | Octal constant 677 |
| 0177777 | Octal constant 177777 |
| 5612 | Invalid octal-no leading zero |
| 07581 | Invalid digit |

### 2.3.3 Floating Point Numbers

$\rightarrow \quad$ Floating point numbers may be specified in the following formats
) the right parenthesis indicates a floating point number.
$\pm \quad$ is a minus sign (negative number) or an optional plus sign (positive number).
integer is the integer portion of the number (if any).
is the decimal point and must appear.

| fraction | is the fractional portion of the number <br> (if any). |
| :--- | :--- |
| E $\pm$ exponent | is the signed (optional if positive) <br> exponent (if any). The letter "E" may <br> be omitted in the exponent if desired. |
| $D \pm$ exponent | generates a double precision constant. <br> A real constant is generated in all <br> other cases. |

At least one digit must appear in the number.
The number is stored in one of the following formats:

| 15 | Single Precision (Real) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| S | Exponent |  |  |  |  |  |  |  | Fraction (high) |  |  |  |  |  |  |
| 0 | Fraction (low) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Double Precision


The exponent is represented in an excess 128 format so that the smallest exponent representable contains all zeros. An exponent field containing 128 (0200) corresponds to an exponent value of 0 . The largest exponent representable contains all ones.

The fraction is expressed in a modified sign-magnitude format. Rather than inverting the sign bit for negative numbers, the complete word in which the sign appears is inverted. In single precision, this inverts the exponent, the sign, and the high 7 bits of the fraction. In double precision, the sign and the high 15 bits of the fraction are inverted.

The number is zero represented by all zeros. All other numbers are normalized.

## Examples

| )5.5 | The real number 5.5 (five and a half) |
| :---: | :---: |
| )60.00079 | The real number 60.00079 |
| )6. +10 | The real number 60000000000. |
| 109.D-2 | The double precision number . 09 |
| )09.E-2 | The real number . 09 |
| ).1E-12 | The real number . 0000000000001 |
| ).4. +20 | The real number - 400000000000000000000. |
| 16.E2 | Invalid--no right parenthesis. |
| )16E2 | Invalid-no decimal point. |
| ) E 2 | Invalid-no digit. |

## STATEMENTS

### 2.3.4 Character Constants

A character constant consists of one, two, or more ASCII characters enclosed by primes ('). Any of the 128 ASCII characters may appear in a character term. To code a prime character in DAS MR, use two primes in succession; this cannot be done in DAS 8A, however. Note that blanks are also recognized as characters.

When a single alpha constant is defined by the DATA directive (section 4.4.1), DAS MR leftjustifies it in the field and tills the remaining positions with blanks. In other DAS MR and all DAS 8A statements, a single alpha constant is right justified with leading zeros.

## Examples

```
    'STRING' Valid character constant.
    'THIS' Valid character constant.
    'Is' Valid character constant.
    'A' 1-character constant: = 'A ' in DAS MR,
MMM Invalid--surrounding primes missing.
```


### 2.3.5 Address Constants

An address constant is a symbol, number, or expression which may be enclosed in parentheses. It generates a 15 -bit direct address (bit $15=0$ )

## Examples:

A Address constant
(31)
where $A$ is an address symbol whose value is taken from the symbol table by DAS.

### 2.3.6 Indirect Address Constant

An indirect address constant is an address constant enclosed in parentheses followed by an asterisk. It generates a 15 -bit indirect address (bit $15=1$ ).

## Examples:

$(A+2)^{*}$
(3)*
(A) ${ }^{*}$

### 2.3.7 Binary and Hexadecimal Constants (DAS MR with VORTEX I and VORTEX II)

Binary and hexadecimal constants occupy one word of main memory and are right justified. Examples:

| B'101101' | Fositive binary constant |
| :--- | :--- |
| -B'101101' | Negative binary constant |
| X'AB9F' | Fositive hexadecimal constant |
| X'AB9F' | Negative hexadecimal constant |

### 2.3.8 Literals

A literal term or simply, literal, is a constant or expression preceded by an equal sign ( $=$ ). A literal represents data, rather than an address of data. The appearance of a literal directs the assembler to assemble the data specified in the literal, store this data in an assembler. maintained literal pool, and assemble the address of the data into the current instruction. The literal pool is assigned addresses starting with the value of the literal's location counter when the END directive is processed. Duplicate values are discarded in the literal pool. In general, literals can be used whenever an address is permitted in the variable field.

## NOTE

The literal pool may not be assembled into COMMON areas. Any attempt to place literals into COMMON areas is flagged as an error and the mode of the location counter is changed to program relocatable.

Literals may contain undefined symbols, although use of undefined symbols in literals may cause extraneous words to be allocated within the literal pool.

The use of literal terms allows the programmer to both define and reference a constant word in the same machine instruction statement.

## Examples

| LDA $=5$ | Load A register with the constant <br> 5. The value 5 is placed in <br> the literal pool, and its address <br> (in the pool) coded in the LDA <br> instruction. |
| :--- | :--- |
| ADD |  |

### 2.4 EXPRESSIONS

An expression is a single constant, a single symbol, or any combiriation of constants and symbols connected by operators. Operators are described in section 2.4.1.

A discussion of multi-term expression evaluation is given in section 2.4 .2 (expression evaluation), section 2.4 .3 (address expressions), and section 2.4 .4 (mode determination). Section 2.4.5 describes literals.

## STATEMENTS

### 2.4.1 Right and Left Shift Expressions (DAS MR with VORTEXI and VORTEX II)

The Right and Left Shift Expressions are used to right or left shift the bits in a word by the number of bits specified in the command $(X)$.

The expression for a Left Shift is . $\leftarrow X$ where $X$ is an integer from 1 to 15 . The . $X$ is placed to the irnmediate right of the word which has its bits shifted first in the expression evaluation.

The expression for a Right Shift is $\leftarrow(-X)$ where $X$ is an integer from 1 to 15 . The $\leftarrow(-X)$ is placed to the immediate right of the word which has its bits shifted first in the expression evaluation.

The bit shifted out of the 0 or 15 bit position is not rotated into the 15 or 0 bit position. The vacated bit positions are filled with zeroes

## Example:

ALPHA EQU B'1001'
LDAI ALPHA $\leftarrow 9$

The events which occur are

- The bits in position 0 through 8 of ALPHA are left shifted nine bits.
- Bits 7 through 15 are lost.
- Bits 0 through 8 are zero.
- The A Register is loaded with the results of the left shift of the ALPHA field.

After the shift, the A Register contains 0001001000000000 .
$\rightarrow$

### 2.4.2 Operators

The following operators are allowed in expressions:

| Operator <br> + | Meaning <br> Addition |
| :---: | :--- |
| - | Subtraction |
| $*$ | Multiplication |
| , | Division |

Arithmetic operations always involve all 16 bits of the computer words, and are performed from left to right, with multiplication and division occurring before addition and subtraction. Thus, $A+B / C * D$ in DAS is equivalent to $A+(B / C) * D$ in conventional notation.

The rules for coding expressions are:
a. An expression cannot contain two terms or two operators in succession.
b. An expression with a leading minus sign (-) is evaluated as though a zero preceded the minus sign.
c. An expression with a leading plus sign ( + ) is evaluated as though a zero preceded the plus sign.
d. A multi-term expression cannot contain an external symbol. If it does, an "invalid relocation'" error message is printed.
e. Character constants used in mulit-term expressions may contain only one or two characters.

## Examples

```
A+1
    'A'+1
    'A'-'B'
    6443/2
    -1*2
    10/5*2
    6+6+6-OMS
    'A'++'B'
    'ASM'+2
```

Valid expression
Valid expression
Valid expression
Valid expression (evaluates to 3221)
Valid expression (evaluates to -2)
Valid expression (evaluates to 4)
Valid expression (evaluates to 18 minus
the value of OMS)
Invalid--adjacent operators
Invalid--contains a long character string.

### 2.4.3 Expression Evaluation

A single-term expression takes on the value of the term involved.
A multi-term expression is reduced to a single value, as follows:
a. Each term is evaluated.
b. Arithmetic operations are performed from left to right.
c. Division always yields an integer result; any fractional portion of the result is dropped.
d. Division by zero is permitted and yields a zero result.

Negative values are carried in twos complement form. The value of the expression must be in the range $-32,768$ to 32,767 or the results may be meaningless.

### 2.4.4 Address Expressions

In addition to its evaluated numerical value, the relocatability of an expression is determined. The relocatability of an expression depends upon the term(s) in the expression. The expression is absolute if it contains a single absolute value. The expression is relocatable if it contains a single relocatable value. A multi-term expression may be absolute or relocatable.

## STATEMENTS

Absolute and relocatable expressions are derived from the term or combination of terms composing them, and the way in which these terms are combined. Table 2-1 shows, for each arithmetic operation, whether the result is absolute (abso), relocatable (relo), or illegal.

Table 2-1. Arithmetic Operation Results (DAS MR only)

|  | $\begin{aligned} & A= \\ & B= \end{aligned}$ | $\begin{aligned} & \mathrm{A}= \\ & \mathrm{B}= \end{aligned}$ | $\begin{aligned} & A= \\ & B= \end{aligned}$ | $\begin{aligned} & A= \\ & B= \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
| $A+B$ | abso | relo | relo | illegal |
| $A-B$ | abso | illegal | relo | abso |
| $A * B$ | abso | illegal | illegal | illegal |
| $A / B$ | abso | illegal | illegal | illegal |

## $\rightarrow$ 2.4.4.1 Absolute Expressions

An absolute expression is a constant, an absolute symbol, or any arithmetic combination of absolute terms. An expression may be absolute even though it contains relocatable terms, alone or in combination with absolute terms, under the following conditions:
a. There must be an even number of relocatable terms in the expression and the terms must be paired. Otherwise, an "'invalid relocation" error message will result.
b. Each pair of terms must have opposite signs and the same relocatability. (Program, blank COMMON or the same named COMMON). The paired terms do not have to be contiguous.
c. Relocatable terms entering into multiply or divide operations are considered absolute terms, with the same value.

The pairing of relocatable terms with the same relocatability and opposite signs cancels the effect of the relocation, since both symbols would be relocated by the same amount. Thus, the value represented by the paired terms remains constant, regardless of program relocation.

An absolute expression reduces to a single absolute value.

## Examples

If $A$ and $B$ are relocatable symbols and $X$ and $Y$ are absolute symbols or terms, the following are absolute expressions:
$X$
$A-B$
$A-B+X$
$X+Y$
$X * Y$
$X / Y$
$A * B$

$$
\begin{aligned}
& \text { abs }=\text { abs } \\
& \text { rel rel }=a b s \\
& \text { rel rel }+a b s=a b s \\
& \text { abs }+a b s=a b s \\
& \text { abs*abs }=\text { abs } \\
& \text { abs/abs }=\text { abs } \\
& \text { rel* rel is interpreted as abs*abs }=\text { abs } \\
& \text { (see discussion below under Relocatable } \\
& \text { Expressions). }
\end{aligned}
$$

## $\rightarrow$ 2.4.4.2 Relocatable Expressions (DAS MR Only)

A relocatable expression is a relocatable term or a combination of relocatable and absolute terms under the following conditions:
a. There must be an odd number of relocatable terms with the same relocatability.
b. All the relocatable terms but one must be paired (see the description of pairing under ABSOLUTE EXPRESSIONS).
c. The unpaired term must not be directly preceded by a minus sign (-).

If the above conditions are not met, an "invalid relocation' error message will result.
Relocatable terms entering multiply or divide operations are considered absolute terms with the same value. A relocatable expression reduces to a single relocatable value. This value is the value of the expression, with the relocatability attributes of the unpaired relocatable term.

## Examples

If $A$ and $B$ are relocatable symbols and $X$ and $Y$ are absolute symbols, the following are relocatable expressions:

| $A$ | rel $=$ rel |
| :--- | :--- |
| $A+X$ | rel + abs $=$ rel |
| $X+B$ | abs + rel $=$ rel |
| $A-B+A$ | rel-rel + rel $=$ rel |
| $A+2$ | rel + abs $=$ rel |
| $X+B+Y$ | abs + rel + abs $=$ rel |
| $A * B+A$ | rel*rel + rel is interpreted as |
|  | abs*abs +rel $=$ rel |

### 2.4.5 Logic Expressions (DAS MR with VORTEX I and VORTEX II)

There is a set of logic expressions that can be interfaced with the arithmetic expressions. The logic expressions operate on 16 -bit values in the same manner as the arithmetic operators.

The logic expressions and their corresponding symbols are:

| AND | $\&$ |
| :--- | :--- |
| Inclusive OR | $!$ |
| Exclusive OR | .$\uparrow$ or - |
| NOT | . |

### 2.4.6 Mode Determination

The mode of an expression is determined by the mode of the symbols in the expression. The mode is determined by the following rules:
a. If the expression contains any mode $E$ or $C$ symbol, the expression is mode $E$.
b. If the expression contains only mode A symbols, the expression is mode A.

## STATEMENTS

c. If the expression contains mode $A$ and $R$ symbols, the mode of the expression is $R$ if there is an odd number of mode $R$ symbols. Otherwise, the mode of the expression is $A$.

The following restrictions apply only to DAS MR and to FORTRAN-compatible output assembly with DAS 8A.:
a. No expression can contain symbols of both modes E and C .
b. A mode $E$ expression comprises a single mode $E$ symbol.
c. No mode E, C, or R expression can multiply or divide a mode E or C symbol.
d. No expression can add or substract a mode $C$ and a mode $R$ symbol, or a mode $E$ and a mode R symbol.
e. No expression can add two or more mode E, C, or R symbols.
f. A mode A symbol can be added to or subtracted from a mode $C$ or $R$ symbol.

## Examples

The following program code illustrates expression mode determination rules.

| eeee | Ext |  | Defines mode E. |
| :---: | :---: | :---: | :---: |
| CCCC | COMN | 6 | Defines mode C |
| RTN | Entr |  | Defines a symbol (RTN) as mode R. |
| tbl | BSS | 50 | TBL is mode R . |
| ABL | BSS | 'A' +5 | $A B L$ is mode R. |
| LENG | EQU | *-rbl | LENG is mode $A$ (defines area length). |
|  | CALL | EEEE, TBL, LENG |  |
|  | LDA | *+5 | Legal, one-word relative forward. |
|  | LDA | cccc +6 | lllegal, one-word not R or A. |
|  | LDXI | $\operatorname{cccc}+6$ | Legal, two-word instruction. |
|  | LDA | 0,1 | Legal, loads CCCC +6 in A register. |
|  | $\cdot$ |  |  |
|  | - |  |  |
|  | data | EECE+4 | Illegal, value not zero. |
|  | data | cccc +4 | Legal. |
|  | data | CCCC + Leng | Legal. |
|  | DAtA | TBL+LENG | Legal, mode is R. |

### 2.5 SYMBOLS

A symbol is a character or combination of characters used by the programmer to symbolically define instruction addresses, data addresses, general purpose registers, and arbitrary values. Through their use in label fields and in operand fields they provide the programmer with an efficient method to name and reference program elements. The assembler creates a symbol table and assigns to each of the symbols written in the source program a value and a relocation bias (DAS MR orly); it also provides indicator flags when required by the program. This relieves the programmer of having to know the absolute address locations of code and data areas.

Symbols are formed from the following three classes of characters:
a. Alphabetic characters: A through $Z$
b. Numeric characters: 0 through 9
c. Special character: pound sign (\#)

A symbol is formed from one to six characters (DAS MR) or one to four characters (DAS 8A) in length, chosen from the preceding classes. The first character must not be numeric. Symbols cannot contain imbedded blanks.

Symbols may be classified as user symbols (section 2.5.1) and assembler-defined symbols (section 2.5.2).

### 2.5.1 User Symbols

User symbols are defined and used by the programmer to symbolically reference instruction and data area addresses, the general purpose registers, and arbitrary values.

Although it is possible for the user to define user symbols that begin with the pound sign, this should not be done because conflicts can arise with V70 series system software, which uses the pound sign.

## Examples

| A | User symbol. |
| :--- | :--- |
| MAIN | User symbol. |
| BETA11 | User symbol (DAS MR). |
| BUFFER | User symbol (DAS MR). |
| READ1 | User symbol (DAS MR). |
| CON90 | User symbol (DAS MR). |
| 128B | Invalid-first character is numeric. |
| CODE 1 | Invalid--more than 4 characters (DAS 8A). |
| RECORD1 | Invalid-more than 6 characters (DAS MR). |
| RCD+A | Invalid character in symbol. |
| IN AREA | Invalid-contains an imbedded blank character. |

### 2.5.2 Assembler-Defined Symbols

Assembler-defined symbols are of a specialized nature and are used primarily to control the assembly process. They are unique in that they are not defined by the programmer, but by the assembler itself. All symbols that are not assembler-defined symbols must be properly defined by the user in his source program.

### 2.5.2.1 Operation Field Symbols

All instruction mnemonics and assembler directives appearing in the operation field are predefined by the assembler and control the processing of the source statement.

## STATEMENTS

## CAUTION

DAS assemblers recognize the complete instruction sets of all SPERRY UNIVAC 70 series computers, even when the system on which they operate lacks the hardware for executing a particular instruction. The programmer, therefore, must have a thorough knowledge of the instructions applicable to his system before attempting to assemble a program.

Any other operation symbols are user symbols; these are comprised of OPSY-defined instruction mnemonics (section 4.2.1), FORM-defined symbols (section 4.4.4), and macro call names (section 4.13).

### 2.5.2.2 Location Counter Symbols

Current Location Counter (*). The assembler maintains a location counter to assign storage addresses to program statements. It is the assembler's equivalent of the computer's program counter. As machine instructions and data areas are assembled, the location counter is incremented to reflect the length of the assembled code or data. Thus, it always contains the address of the next available word.

The location counter also has an associated relocatability mode, either absolute, program relocatable, or named FORTRAN COMMON relocatable. Modification of the current value and mode of the location counter is accomplished with the ORG directive. The location counter is never negative and is always less than $2^{16}$.

The programmer can reference the current value of the location counter by using the asterisk (*) character as a term in an operand. The asterisk term represents the word address of the beginning of the current instruction or data area. Use of the asterisk term in a literal address constant results in the assembler using the word address of the instruction containing the literal.

The relocatability mode of the asterisk term-absolute, program relocatable, or named FORTRAN COMMON relocatable-is dependent on the current mode of the location counter.

## Examples

JMP $\quad *+4 \quad$ Jump to the location 4 words down.
LDA $\quad$ * Load A with the word at the current location counter (i.e., the 'LDA"' instruction itself).

DAS 8A Location Counters. DAS 8A has five standard location counters that have predefined names, as described in Table 2-2. These location counter names may be used in location counter control directives (section 4.3) for controlling the location counter values used during the DAS 8A assembly process. These names have special significance only in the location counter control directives; if used in instruction statements or other directives, they are considered user symbols.

These five location counters are not applicable in DAS MR programs.

Table 2-2. Standard DAS 8A Location Counters

| Counter | Initial Value | Description |
| :--- | :--- | :--- |
| COMN | 002000 | Controls assignment of memory <br> within an interface area common <br> to two or more programs. |
| LTOR | 000200 | Control assignment of memory <br> to indirect pointers. |
| SYOR | 001000 | Controls assignment of memory <br> to literals. |
| Controls assignment of memory <br> to all system parameters. |  |  |
| Used initially and normally |  |  |
| by the assembler for memory |  |  |
| assignments until/unless over- |  |  |
| ridden by the use of the ORG |  |  |
| directive |  |  |

### 2.5.3 Symbol Values

Associated with every symbol is a value. The value is in the range $-32,768$ through $+32,767$. This value is substituted in place of the symbol whenever the symbol appears in the variable field of other source statements.

A symbol's value is defined when it appears in the label field of a statement. The value assigned is one of two types:

- For all instruction mnemonics and most assembler directives, the symbol is assigned the value of the current location counter.
- In certain assembler directives, the symbol is assigned the value of the variable field entry; these directives are: EQU, SET, MAX, MIN, OPSY, ORG, LOC, and BEGI. In addition, special purpose symbols are used in the label field for FORM and MAC directives. (All of these directives are described in detail in section 4.)


### 2.5.4 Address Symbols and Relocatability

### 2.5.4.1 Relocatability (DAS MR Only)

In addition to having names and values, all symbols are associated with a set of attributes. These attributes describe how the symbol is handled by the assembler.

## STATEMENTS

The most important attribute is that of relocatability. A relocatable program (DAS MR only) is one that has been assembled with its instruction and directive locations assigned in such a manner that it can be loaded and executed anywhere in memory. When such a program is loaded, the beginning memory address is specified, and a value (known as the relocation bias) is added to the addresses of subsequent relocatable instructions. The relocatable loader is used to load a program in any area of memory and modify the addresses as it loads so that the resulting program executes correctly.

Programs can contain absolute addresses, relocatable addresses, or both. Symbols which refer to addresses that will change during program loading are relocatable. Other symbols, such as register numbers or buffer lengths, do not change with program loading and are called absolute symbols. Programs are usually assembled with a zero relocation bias on the first instruction.

The assembler's location counter contains the (relative) address of the instruction or directive currently being executed. The location counter is absolute when it contains the actual address of the instructions, and relocatable when it contains an address relative to the start of the program.

Symbols can be absolute or relocatable. If a symbol is equated to the location counter, it is relocatable if the location counter is relocatable. Otherwise, the symbol is absolute. Expressions (section 2.5), since they contain symbols, can be absolute or relocatable. Constants are always absolute.

At the beginning of each instruction or data word generated by the assembler, the relocatability can be set by the ORG directive. On encountering an ORG directive, the assembler makes the location counter absolute if the corresponding expression is absolute, or relocatable if the corresponding expression is relocatable.

### 2.5.4.2 Absolute Symbols

Absolute symbols are those whose values are independent of the execution address. These symbols are used to represent such things as register numbers, fixed memory locations, buffer lengths, or bit masks.

These symbols can be defined in the following two ways:
a. By appearing in a label field when the location counter is in the absolute mode.
b. By being defined as equivalent to some absolute value in directives (EQU, ORG, etc.).

## Examples

| ORG | 0500 <br> LTART <br> LDA | (Specifies absolute address origin.) <br> The label START is assigned an <br> absolute value of 0500. |  |
| :--- | :--- | :--- | :--- |
| TEN | EQU | 10 | The label TEN is assigned an <br> absolute value of 10. |

### 2.5.4.3 Relocatable Symbols (DAS MR Only)

Values of relocatable symbols are dependent upon the execution address of the program. They can represent such things as instruction addresses, data addresses, and addresses of other programs.

Relocatable symbols may be defined in the following ways:
a. By appearing in a label field while the location counter is in the relocatable mode.
b. By being defined as equivalent to some relocatable value in directives (EQU,ORG, etc.)

There are four major types of relocatable symbols:
a. Program relocatable symbols, whose values depend on the program location.
b. Blank COMMON relocatable symbols, whose values depend on the location of FORTRAN blank COMMON.
c. Named COMMON relocatable symbols, whose values depend on FORTRAN named COMMON.
d. External symbols, whose values depend on the location of separately assembled programs.

## Examples

```
*NO ORG DIRECTIVE IN DAS MR ASSEMBLES AS RELOCATABLE.
START LDA MERF The label START is assigned
    a value of relocatable zero.
HERE EQU * Where the program counter is
    relocatable, assigns the
    relocatable value to the label
    HERE.
```


### 2.5.5 Symbol Modes

Each symbol has one of the following modes assigned by the assembler:
a. External (E)
b. Common (C)
c. Relative (R)
d. Absolute (A)

The mode of a symbol is determined by the following rules:
a. If the symbol is in an EXT directive, the mode is $E$.
b. If the symbol is defined by a COMN directive, the mode is $C$.

## STATEMENTS

c. If the symbol is a symbol in a program, or if * is the current location counter value, the mode is $R$.
d. If the symbol is a number (numerical constant), the mode is $A$.
e. If the symbol is defined by an EQU, SET, or similar directive, the mode of the symbol is that of the variable field expression in the directive.

## Examples

|  | EXT | EDAT | Symbol EDAT has mode E. |
| :--- | :--- | :--- | :--- |
| UNIV | COMN | 41 | Symbol UNIV has mode $C$. |
| START | ENTR |  | Symbol START has mode R (location <br> counter relocatable) or mode <br> A (location counter absolute). |
| CONS | DATA | $1,2,3$ | Symbol CONS has mode R (location <br> counter relocatable) or mode |
| TIME | EQU (location counter absolute). |  |  |

## SECTION 3 INSTRUCTION SUMMARY

For use with DAS, SPERRY UNIVAC 70 series instructions are divided into six categories: types 1 through 5 and multiple register. Tables 3-1 and 3-2 list the characteristics and mnemonics of the instruction types.

A complete list of V70 series instructions, arranged alphabetically by mnemonic, is given in appendix A. The details of the 16 -bit configuration of each individual instruction word are given in the applicable system handbook. Also refer to the handbook for a complete description of addressing modes.

Computer instructions have the general format for source statements described in section 2. A label is always optional in instruction statements. In the following descriptions of the individual instruction groups, the field format:

$$
\text { Operation } \quad \text { Variable }
$$

is used, with the optional label being understood to precede the operation field when used, and the optional comment field to follow the variable field when used. In cases where the variable field contains more than one item or expression, these are always separated by commas. Mandatory elements of the field are in bold type, and optional items, in italic type.

Table 3-1. Assembler Instruction Type Characteristics

| Parameter | Type 1 | Type 2 | Type 3 | Type 4 | Type 5 | Multiple <br> Register |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Words generated | 1 | 2 | 2 | 1 | 2 | (Varies <br> with <br> instruc- <br> tion <br> group) |
| Indirect addressing | Yes | Yes* | Yes | No | Yes | Yedressed |
| Indexing |  |  |  |  |  |  |
| Variable field <br> expressions | 1 or 2 | 1 | Yes* | Yes | No | Yes |
| Microcoding | No | No | Yes | Yes | No |  |
| *Except for immediate instructions. |  |  |  |  |  |  |

Table 3-2. Summary of Assembler Instruction Types*

| Type 1 | Type 2 |  | Type 3 | Type 4 |  | Type 5 | Multiple Register |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADD | ADDI | JS3N | BT | AOFA | LLRL | ADDE | AD |
| ANA | ANAI | JS3NM | IME | AOFB | LLSR | ANAE | ADI |
| DIV | DIVI | JXNZ | JOF | AOFX | LRLA | DIVE | ADR |
| ERA | ERAI | JXNZM | JIFM | ASLA | LRLB | ERAE | COM |
| INR | INRI | JXZ | OME | ASLB | LSRA | IJMP | DADD |
| LDA | JAN | JXZM | SEN | ASRA | LSRB | INRE | DAN |
| LDB | JANM | LDAI | XIF | ASRB | MERG | JSR | DEC |
| LDX | JANZ | LDBI |  | CIA | NOP | LDAE | DER |
| MUL | JANZM | LDXI |  | CIAB | OAB | LDBE | DLD |
| ORA | JAP | MULI |  | CIB | OAR | LDXE | INC |
| STA | JAPM | ORAI |  | COMP | OBR | MULE | JDNZ |
| STB | JAZ | STAI |  | CPA | ROF | ORAE | JDZ |
| STX | JAZM | STBI |  | CPB | SEL | SRE | JN |
| SUB | JBNZ | STXI |  | CPX | SEL2 | STAE | LBT |
|  | JBNZM | SUBI |  | DAR | SOF | STBE | LD |
|  | JBZ | XAN |  | DBR | SOFA | STXE | LDI |
|  | JBZM | XANZ |  | DECR | SOFB | SUBE | SB |
|  | JMP | XAP |  | DXR | SOFX |  | SBR |
|  | JMPM | XAZ |  | EXC | TAB |  | SBT |
|  | JOF | XBNZ |  | EXC2 | TAX |  | ST |
|  | JOFM | XBZ |  | HLT | TBA |  | T |
|  | JOFN | XEC |  | IAR | TBX |  |  |
|  | JOFNM | XOF |  | IBR | TSA |  |  |
|  | JSS1 | XOFN |  | INA | TXA |  |  |
|  | JSS2 | XS1 |  | INAB | TXB |  |  |
|  | JSS3 | XS1N |  | INB | TZA |  |  |
|  | JS1M | XS2 |  | INCR | TZB |  |  |
|  | JS1N | XS2N |  | IXR | TZX |  |  |
|  | JS1NM | XS3 |  | LASL | ZERO |  |  |
|  | JS2M | XS3N |  | LASR |  |  |  |
|  | JS2N | XXNZ |  |  |  |  |  |
|  | JS2NM <br> JS3M | XXZ |  |  |  |  |  |

* Instructions used only with the V77. 800 computer are described in section 3.7


### 3.1 TYPE 1 INSTRUCTIONS

An assembler type 1 instruction occupies one computer word and is memory-addressing. It may optionally specify indirect or preindexed addressing.

Assembler type 1 instructions are:

| Normal Load/Store | LDA | Load A register |
| :--- | :--- | :--- |
|  | LDB | Load B register |
|  | LDX | Load X register |
|  | STA | Store A register |
|  | STB | Store B register |
|  | STX | Store X register |
|  | ADD | Add memory to A register |
|  | SUB | Subtract memory from A register |
|  | MUL | Multiply |
|  | LIV | Divide |
|  | INR | Increment memory |
|  | ANA | AND memory and A register |
|  | ORA | Inclusive OR memory and A register |
|  | ERA | Exclusive OR memory and A register |

The format of type 1 instructions varies according to the type of addressing, as follows:

| Operation | Variable |  |
| :--- | :--- | :--- |
| $\mathbf{x x x}$ | address | Direct addressing |
| $\mathbf{x x x}^{*}$ | address | Indirect addressing |
| or | (address)* |  |
| $\mathbf{x x x}$ |  | incr,i |

where:

| $\mathbf{x x x}$ | is a type 1 instruction mnemonic |
| :--- | :--- |
| address | is an address expression |
| iner | is an indexing increment, $<0512$ |
| $\mathbf{i}$ | specifies an index register: $1=X, 2=B$ |

If the direct form of instruction is used, DAS selects the addressing mode of the generated computer instruction according to the following rules:
a. Direct Addressing: If the specified address is 2047 or below, direct addressing is used.
b. Relative Addressing: If the specified address is above 2047 but not more than 512 and not less than one word beyond the current instruction, the mode of addressing is relative to the program counter.
c. Indirect Addressing: If neither of the preceding conditions for direct or relative addressing is true, an address within the range 0 through 511 (called indirect pointer) is generated and the indirect pointer address will be used in the instruction in the indirect mode.

## INSTRUCTION SUMMARY

Indirect addressing is specified by an asterisk after the mnemonic or after a variable field expressed in parentheses, e.g.:

```
LDA* address
ldA (address)* NOTE CAUTION BELOW.
```

The instruction will be coded to address a location in lower core containing the address of the word to be accessed. Indirect addressing to five levels is permitted and is accomplished by setting the high-order bit at the indirect address location(s).

## CAUTION

Only the first form should be used in DAS 8A (i.e., LDA*). In the second form (i.e., address)* DAS 8 A will force bit 15 to a 1 , changing the instruction.

Indexing is specified by two expressions in the variable field. The first is the indexing increment and is less than 512. The second specifies the indexing register: X register $=1$, and B register $=2$. Preindexing is used. (Type 1 instructions cannot be postindexed.)

## Examples

|  | LDA | 0500 | Load A register with the contents of memory location 0500. Addressing is direct. |
| :---: | :---: | :---: | :---: |
|  | LDA | *+12 | Load A register with the contents of the word 12 locations down from the LDA instruction. <br> Addressing is program counter relative. |
|  | LDA | 070000 | Load A register with the contents of memory location 070000. An indirect address is generated pointing to a location in lower core containing the address (070000). |
|  | LDA* | TIN | Load A register with the contents of the location whose address is contained at TIN, i.e., load A register with the contents of |
| TIN | DATA | 05100 | location 05100. Addressing is indirect. |
| - | ${ }_{\text {L }}$ - ${ }^{\text {d }}$ | IND 1 | This shows an example of multiple indirect addressing to 3 levels. <br> The A register is loaded with the contents of memory location |
| IND 1 | DATA | (IND2)* | 050. |
| IND2 | DATA | (IND3)* |  |
| IND3 | DATA | 050 |  |

LDA $\quad 0300,1 \quad$| Load A register with the contents |
| :--- |
| of the memory address specified |
| by the sum of the $X$ register |
| contents and 0300. Thus, if |
| the $X$ register contains 0200, |
| the operand for this instruction |
| is in memory address 0500. |

### 3.2 TYPE 2 INSTRUCTIONS

An assembler type 2 instruction occupies two consecutive computer words and is memoryaddressing. The second word is the address of a jump, jump-and-mark, or execution instruction; or the operand specified by an immediate instruction.

Assembler type 2 instructions are:

| Immediate |  |  |
| :--- | :--- | :--- |
| Load/Store | LDAI | Load A register immediate |
|  | LDBI | Load B register immediate |
|  | LDXI | Load X register immediate |
|  | STAI | Store A register immediate |
|  | STBI | Store B register immediate |
|  | STXI | Store X register immediate |
| Arithmetic | ADDI | Add to A register immediate |
|  | SUBI | Subtract from A register immediate |
|  | MULI | Multiply immediate |
|  | DIVI | Divide immediate |
|  | INRI | Increment immediate |
|  | Logic | ANAI |
|  | AND immediate |  |
|  | ORAI | Inclusive OR immediate |
|  | ERAI | Exclusive OR immediate |


| Jump | Jump- <br> and-Mark | Execute |  |
| :---: | :---: | :---: | :---: |
| JMP | JMPM | XEC | Unconditionally |
| JOF | JOFM | XOF | If overflow set |
| JOFN | JOFNM | XOFN | If overflow not set |
| JAP | JAPM | XAP | If A register positive |
| JAN | JANM | XAN | If A register negative |
| JAZ | JAZM | XAZ | If A register zero |
| JBZ | JBZM | XBZ | If $B$ register zero |
| JXZ | JXZM | XXZ | If $X$ register zero |
| JANZ | JANZM | XANZ | If A register not zero |
| JBNZ | JBNZM | XBNZ | If B register not zero |
| JXNZ | JXNZM | XXNZ | If $X$ register not zero |
| JSS1 | JS1M | XS1 | If SENSE switch 1 set |
| JSS2 | JS2M | XS2 | If SENSE switch 2 set |
| JSS3 | JS3M | XS3 | If SENSE switch 3 set |
| JSIN | JS1NM | XS1N | If SENSE switch 1 not set |
| JS2N | JS2NM | XS2N | If SENSE switch 2 not set |
| JS3N | JS3NM | XS3N | If SENSE switch 3 not set |

## INSTRUCTION SUMMARY

The immediate instructions have the following format:

| Operation | Variable |
| :--- | :--- |
| xxxI | value |

where:
$\mathbf{x x x I}$ is an immediate instruction mnemonic
value is any expression value

The format of type 2 program control transfer instructions is the same as for type 1 direct or indirect addressing. Since a full word is allocated to the address, the assembler will never need to code an indirect address pointer for the purpose of reaching a specified location otherwise out-of-range. The programmer may code an indirect address. With two-word instructions, indirect addressing is limited to four levels. Type 2 instructions cannot be indexed.

Examples

| LDAI | 19 | Load A register with the value <br> 19. The value is coded in <br> the second word of the instruction. |
| :--- | :--- | :--- |
| JMP | THERE $\quad$Unconditionally jump to the <br> instruction with the label <br> THERE. |  |
| JXNZ* | SM | If the $X$ register is not zero, <br> jump to the instruction whose <br> address is contained in location <br> SM (may be multi-leveled). |
| IMP | If the A register is zero, <br> execute the instruction at <br> location IMP. In either case, <br> control passes to the instruction <br> following XAZ. |  |

### 3.3 TYPE 3 INSTRUCTIONS

An assembler type 3 instruction occupies two consecutive computer words and is memoryaddressing. It differs from an assembler type 2 instruction in that the variable field contains two expressions instead of one.

Assembler type 3 instructions are:

| Jump | JIF | Jump if condition(s) met |
| :--- | :--- | :--- |
|  | BT | Jump if bit condition met |
| Jump-and-Mark | JIFM | Jump and mark if condition(s) met |
| Execution | XIF | Execute if condition(s) met |
| 1/O | SEN | Program sense and jump if true |
|  | IME | Input to memory |
|  | OME | Output from memory |

The format of type 3 instructions is as follows:

| Operation <br> xxxx | Variable <br> code,address | Direct addressing |
| :--- | :--- | :--- |
| yyyy* $^{\boldsymbol{y}}$ or | code,address | Indirect addressing |
| yyyy | code,(address)* |  |

where:

| $\mathbf{x x x x}$ | is any type 3 instruction mnemonic |
| :--- | :--- |
| yyyy | is any type 3 instruction mnemonic except <br> IME or OME |
| code | is a condition code (see below) |
| address | is an address expression |

Indirect addressing is specified by an asterisk after the mnemonic or after a variable field expression in parentheses as described for the type 1 instructions. Note that IME and OME cannot specify indirect addressing.

The code parameter entries are described in detail below.

## JIF, JIFM, and XIF Instructions

For the JIF, JIFM, and XIF instructions, the expression code specifies the conditions required for the jump, jump-and-mark, or execution. The conditions are summarized in table 3-3; they are described in detail in the system handbook. Multiple conditions can be specified by setting additional bits.

Table 3-3. JIF/JIFM/XIF Code Conditions

| Variable Field | Jump/Execute if: |
| :--- | :--- |
| 0001 | Overflow indicator is set. |
| 0002 | A register contents are positive. |
| 0004 | A register contents are negative. |
| 0006 | NOT test of specified conditions. |
| 0010 | A register contents are zero. |
| 0020 | B register contents are zero. |
| 0040 | X register contents are zero. |
| 0100 | SENSE switch 1 is set. |
| 0200 | SENSE switch 2 is set. |
| 0400 | SENSE switch 3 is set. |

## INSTRUCTION SUMMARY

## BT Instruction

For the BT instruction, the expression code is a 6 -bit value that specifies the register and bit to be tested, in the form:

$$
\begin{array}{|l|l|lll|}
\hline 5 & 4 & 3 & 2 & 1 \\
\hline \mathbf{z} & \mathbf{z} & \mathbf{b} & \mathbf{b} & \mathbf{b} \\
\hline
\end{array}
$$

where:
zz $\quad=00$ Specified bit in A register is 1
$=01$ Specified bit in B register is 1
$=10$ Specified bit in A register is 0
$=11$ Specified bit in $B$ register is 0
bbbb specifies the bit to be tested, from bit 0 (low-order bit) to bit 15 (high-order bit)

## SEN Instruction

For the SEN instruction, the expression code is a 9 -bit value that specifies the device address and $1 / O$ function, in the form:

where:

| $q$ | is a line number $(0$ to 7$)$ |
| :--- | :--- |
| da | is the device address |

Standard device addresses are listed in section 3.4.

## IME and OME Instructions

For IME and OME instructions, the expression code is the device address.

## Examples

| JIF 0222, ALFA | In this example, the next <br> instruction is taken from <br> symbolic address ALFA if the <br> A register contains a positive <br> number (0002), the B register |
| :--- | :--- |
| contains zero (0020), and |  |
| SENSE switch 2 is set ( 0200$) ;$ |  |
| i.e., $0002+0020+0200=$ |  |
| 0222. |  |


|  | BT | 056,ADDR | In this example the next instruction from symbolic address ADDR is fetched if bit 14 of the $A$ register contents is zero. |
| :---: | :---: | :---: | :---: |
| ADDR | SEN | 0101, ADDR | In this example, the next instruction |
|  | JMP | *-2 | is fetched from symbolic address ADDR |
|  | - |  | if the write register of the Teletype |
|  | - |  | is ready; OME is executed, which outputs |
|  | - |  | the data in symbolic address LOC to |
|  | OME | 01, LOC | the Teletype. Otherwise, the next |
|  |  |  | instruction in sequence (JMP) is executed, |
|  |  |  | which returns the program to the SEN |
|  |  |  | command. |

### 3.4 TYPE 4 INSTRUCTIONS

An assembler type 4 instruction occupies one computer word and does not address memory. These instructions take none or a single variable operand.

Assembler type 4 instructions are:

| Register Transfer |  | TAB | Transfer A register to B register |
| :---: | :---: | :---: | :---: |
|  |  | TAX | Transfer A register to $X$ register |
|  |  | TBA | Transfer B register to A register |
|  |  | TBX | Transfer B register to $X$ register |
|  |  | TXA | Transfer $X$ register to A register |
|  |  | TXB | Transfer $X$ register to $B$ register |
|  |  | TZA | Transfer zeros to A register (clear A) |
|  |  | TZB | Transfer zeros to $B$ register (clear B) |
|  |  | TZX | Transfer zeros to $X$ register (clear $X$ ) |
|  |  | TSA | Transfer switches to A register |
| Register | Modification | IAR | Increment A register |
|  |  | IBR | Increment B register |
|  |  | IXR | Increment $X$ register |
|  |  | DAR | Decrement A register |
|  |  | DBR | Decrement B register |
|  |  | DXR | Decrement $X$ register |
|  |  | CPA | Complement A register |
|  |  | CPB | Complement B register |
|  |  | CPX | Complement $X$ register |
|  |  | AOFA | Increment A register if overflow set |
|  |  | AOFB | Increment B register if overflow set |
|  |  | AOFX | Increment $X$ register if overflow set |
|  |  | SOFA | Decrement $A$ register if overflow set |
|  |  | SOFB | Decrement B register if overflow set |
|  | no | SOFX | Decrement $X$ register if overflow set |
| Control | operand | NOP | No operation |
|  |  | ROF | Reset overflow indicator |
|  |  | SOF | Set overflow indicator |
|  | $\dagger$ | HLT | Halt |

## INSTRUCTION SUMMARY

| Shift/Rotation | ASRA | Arithmetic shift right A register |
| :--- | :--- | :--- |
|  | ASRB | Arithmetic shift right B register |
|  | ASLA | Arithmetic shift left A register |
|  | operand | ASLB |
|  | ALithmetic shift left B register |  |
|  | LASR | Long arithmetic shift right |

The format of type 4 instructions appears as follows:
Operation Variable

## xxxx

yyyy
expression

No variable field
where:
xxxx
yyyy
expression is an expression value

The expression value is described below for each group that uses it.

## HLT Instruction

The HLT variable field expression is optional; if present, it becomes the coded value of the instruction (otherwise zero). The HLT number can be displayed from the I register whenever a halt occurs to determine which halt was reached.

## Shift Instructions

For the shift instructions, the variable field expression is the shift count (31 maximum).

## Combined Register Transfer/Modification Instructions

For the combined register transfer/modification instructions, the variable field expression is a number of the form:
Oxsd
composed as shown below:


For the ZERO instruction, the code must be of the form "OxOd".

## 1/0 Instructions

For EXC, SEL, EXC2, and SEL2, the expression specifies the $I / O$ function and the device address in the form:

where:
$f$ is the control function
da is the device address

## INSTRUCTION SUMMARY

For the remainder of the I/O instructions in this group, the expression is the device address only (the I/O function being specified by the mnemonic).

## Examples

| HLT 066 | Codes an instruction of the <br> operand value that may be displayed <br> when a halt at this location <br> occurs. |
| :---: | :---: | :---: |
| ASLA 1 | Arithmetic left shift A register <br> 1 <br> by 2 ). |
| COMP | Unconditionally takes the <br> inclusive OR and complements <br> the contents of the A (0010) <br> and B (0020) registers, and <br> places the result in the A <br> (0001) and X (0004) registers. <br> Note that if bit 8 were one <br> in the operand, the instruction <br> would execute only if the <br> overflow indicator is set. |
| CIB | Clears the B register and loads |
| it from the peripheral specified |  |
| by device address 030. |  |

Standard device addresses are given in table 3-4.

## NOTE

SEL/SEL2 are identical to EXC/EXC2 instructions.

Table 3-4. Standard Device Addresses

| Class Code | Addresses | Option or Peripheral |
| :---: | :---: | :---: |
| 00-07 | 01-07 | Teletype or CRT device |
| 010.017 | 010-013 | Magnetic tape unit |
|  | 014 | Fixed-head rotating memory |
|  | 015 | Movable-head rotating memory |
|  | 016-017 | Movable-head rotating memory |
| 020-027 | 020,021 | First BIC |
|  | 022,023 | Second BIC |
|  | 024,025 | Third BIC |
|  | 026,027 | Fourth BIC |
| 030-037 | 030 | Card reader |
|  | 031 | Card punch |
|  | 032 | Digital plotter |
|  | 033 | Electrostatic plotter |
|  | 034 | Second paper tape system |
|  | 035,036 | Line printer |
|  | 037 | First paper tape system |
| 040-047 | 040.043 | PIM |
|  | 044 | All PIM enable/disable |
|  | 045 | MP/PARITY |
|  | 047 | RTC |
| 050.057 | 050-053 | Special applications, and |
|  |  | Digital-to-analog converter through |
|  | 054-057 | Analog system |
| 060.067 | 060-067 | Digital I/O controller, or Buffered I/O controller |
| 070.077 | 070.073 | Data communications system |
|  | 074.076 | Relay I/O controller, or Special applications |
|  | 077 | Computer control panel |

### 3.5 TYPE 5 INSTRUCTIONS

An assembler type 5 instruction occupies two consecutive computer words and is memoryaddressing. All of these instructions have indirect addressing as an option. Most can be preindexed or postindexed.

## INSTRUCTION SUMMARY

Assembler type 5 instructions are:

| Extended Load/Store | LDAE | Load A register extended |
| :--- | :--- | :--- |
|  | LDBE | Load B register extended |
|  | LDXE | Load X register extended |
|  | STAE | Store A register extended |
|  | STBE | Store B register extended |
| Arithmetic | STXE | Store X register extended |
|  | ADDE | Add memory to A register extended |
|  | SUBE | Subtract memory from A register extended |
|  | MULE | Multiply extended |
|  | DIVE | Divide extended |
|  | LNRE | Increment memory extended |
|  | ANAE | AND memory and A register extended |
|  | ORAE | Inclusive OR memory and A register extended |
|  | Jump | ERAE |
|  | IJMP | Indexivive OR memory and A register extended |
|  | JSR | Jump and set return in index register |
|  | SRE | Skip if register equals memory |

These instructions have the following formats:

| Operation <br> $\mathbf{x x x x}$ | Variable <br> address,i,post | Optional indexed <br> addressing |
| :--- | :--- | :--- |
| $\mathbf{x x x x}^{*}$ | address,i,post | Indirect addressing |
| or | (address)*,i,post |  |

where:

| address | is an address expression |
| :--- | :--- |
| $i$ | if present, is an index specification, <br> described further below |
| post | if present, is a postindex specification <br> for all extended addressing instructions. |

Indirect addressing is specified by an asterisk after the mnemonic or after a variable field expression in parentheses as described for the type 1 instructions.

Preindexing is specified as described for the type 1 instructions. Note that IJMP and SRE cannot be preindexed.

Postindexing is specified by three expressions in the variable field. The first expression is the data address, the second specifies the indexing register ( $X$ register $=1$, and $B$ register $=2$ ), and the third is logically ORed with the instruction word to set bit 7 (which specifies postindexing). The assembler does not check the validity of the third expression; thus, the value 0200 should always be used. There is no purpose to postindexing unless indirect addressing is involved.

Variations in the interpretation of the variable field entries are discussed below.

## Extended Instructions

For extended instructions, the variable field may contain one operand (direct addressing), two operands (preindexing), or three operands (postindexing). The instructions may also include indirect addressing.

| address <br> or | Direct addressing |
| :---: | :--- |
| address,i |  |
| or |  |
| address,i,0200 | Preindexed addressing |
| actindexed addressing |  |

## IJMP Instruction

The IJMP instruction may have direct, indirect, and postindexed addressing, i.e., variables of:

| address <br> or <br> address,i | Direct addressing |
| :---: | :--- |
|  | Postindexed addressing |

IJMP cannot be preindexed.

## JSR Instruction

The JSR instruction, like IJMP, is not preindexed, nor is it postindexed. A variable field of the form:

```
address,i
```

is used to specify the jump address and the index register into which the return address is to be placed.

## SRE Instruction

For the SRE instruction, the first expression in the variable field is the data address, the second specifies the type of addressing, and the third is logically ORed with the instruction word to control bits 3.5 to specify the register to be compared. The format may be illustrated as:

```
address,t,reg
```

where:
address is the memory location to be compared
to the specified register

## INSTRUCTION SUMMARY

t
reg is a register code of the register to be compared, as follows:

$$
\begin{array}{ll}
=010 & \text { A register } \\
=020 & \text { B register } \\
=040 & \text { X register }
\end{array}
$$

## Examples:

| LDAE* | ADDR, 2,0200 | Loads the A register extended, indirect and postindexed with the $B$ register. |
| :---: | :---: | :---: |
| IJMP | GO, 1 | Indirect jump through location GO, postindexed by the $X$ register. |
| JSR | MOM, 2 | Jump to location MOM and set return in B register. |
| SRE | ADDR, 7,020 | Compares the contents of the B register with the directly addressed word at ADDR, and, if equal, skips the next two locations |

### 3.6 MULTIPLE REGISTER INSTRUCTIONS

It should be noted that from the earliest Sperry Univac 620 software, the assembler syntax uses the convention that the $X$ register is index register 1 and the $B$ register is index register 2 . However, the V70 emulation microprograms use hardware register R1 for the B register and hardware register R2 for the $X$ register. The VORTEX DAS Assemblers resolve this by mapping references to register R1 into references to hardware register R2 and vice versa. Thus, for $V 70$ series instructions, references to the $X$ register generate instructions referencing hardware register R 2 ( X register). Since the programmer is usually indifferent to the hardware register number assigned the $X$ and $B$ registers (except possibly a diagnostic programmer), this should cause no programming problems. If a diagnostic programmer does want to reference a particular hardware register, the register designation in his assembly statements should be written as follows:
a. To reference register $\mathrm{FO}(\mathrm{A})$, write 0 .
b. To reference register R1 (B), write 2.
c. To reference register $\mathrm{R} 2(\mathrm{X})$, write 1.
d. To reference registers R3 through R7, write 3 through 7, respectively.

## NOTE

The multiple register instructions generally require more time for execution; therefore, the standard instruction should be used whenever possible.

### 3.6.1 Register-To-Memory Instructions

Assembler mnemonics for the register-to-memory instructions are:

| AD | Add |
| :--- | :--- |
| LD | Load |
| SB | Subtract |
| ST | Store |

## Example

LD, 0 0300,3 Register R0 is loaded with the contents of the memory address specified by the sum of 0300 and the contents of register R3. Thus, if R3 contains 0200, the operand for this instruction is in memory address 0500.

### 3.6.2 Byte Instructions

Assembler mnemonics for the byte instructions are:

> LBT Load Byte
> SBT Store Byte

## Example

SBT 0200,3 The contents of the right byte of register RO are stored at the address specified by the sum of 0200 and the contents of register R3 (shifted right one bit). Thus, if R3 contains 041, the operand is stored in the right byte at address 0220 .

## INSTRUCTION SUMMARY

### 3.6.3 Jump-If Instructions

Assembler mnemonics for the jump-if instructions are:

| JDNZ | Jump If Double-Precision Register Not Zero |
| :--- | :--- |
| JDZ | Jump If Double-Precision Register Zero |
| JN | Jump If Register Negative |
| JNZ | Jump If Register Not Zero |
| JP | Jump If Register Positive |
| JZ | Jump If Register Zero |

## Example

$\mathrm{JZ}, 3 \quad$ ADDR $\quad$| The program jumps to the symbolic |
| :--- |
| address ADDR if register R3 |
| contains zero. If register R3 |
| does not contain zero, the next |
| instruction in sequence is |
| executed. |

### 3.6.4 Double-Precision Instructions

Assembler mnemonics for the double-precision instructions are:

| DADD | Double Add |
| :--- | :--- |
| DAN | Double AND |
| DER | Double Exclusive OR |
| DLD | Double Load |
| DOR | Double OR |
| DST | Double Store |
| DSUB | Double Subtract |

## Examples

| DST, 4 | 0200 | The contents of double-precision <br> register R4-R5 are stored at <br> the two consecutive memory <br> locations starting at address <br> 0200. |
| :---: | :---: | :---: |
| DST,0 | Same as above except register |  |
|  | RO-R1 contents are stored. |  |

### 3.6.5 Immediate Instructions

Assembler mnemonics for the immediate instructions are:

ADI Add Immediate
LDI Load Immediate

## Example

$$
\begin{array}{ll}
\text { ADI, } 5 & 0642
\end{array} \begin{aligned}
& \text { The immediate operand value } \\
& \text { of 0642 is added to the contents } \\
& \text { of register R5. }
\end{aligned}
$$

### 3.6.6 Register-To-Register Instructions

Assembler mnemonics for the register-to-register instructions are:
ADR Add Registers
SBR Subtract Registers
T Transfer Registers

## Example

T,3,4
The contents of register R3 are transferred to register R4.

### 3.6.7 Single Register Instructions

Assembler mnemonics for the single register instructions are:

| COM | Complement |
| :--- | :--- |
| DEC | Decrement |
| INC | Increment |

Example
INC, $3 \quad$ The contents of register R3 are incremented by 1.

### 3.7 V77-800 STANDARD EXTENSIONS

The V77-800 standard extensions include instructions for moving and storing blocks of data. These extensions consist of the following seven instructions:
(Double Word Move (DMOVSD,DMOVXD,DMOVSX,DMOVXX).

- Registers Load (RGLD)

R Registers Store (RGST)

- Decrement register and Jump (DJP)
- Block Move (BMOVW)
- Store Words (STWRDS)
- Store Bytes (STBYTS)


## INSTRUCTION SUMMARY

## $\downarrow$

### 3.7.1 Double Word Move Instruction

This instruction can be used with or without indexed addressing as shown by the following:
m Double Word Move (DMOVSD). - Neither the source nor the destination addresses are indexed.
. Double Word Move (DMOVXD). - The source address is indexed by Register R2(X).

- Double Word Move (DMOVSX). - The destination address is indexed by Register R2(X).
- Double Word Move (DMOVXX). - The source and destination address are indexed by Register R2(X).

Each of the double word move instructions moves up to seven double words.

The format for the double word move instructions is
name,words, source, destination
where
name is one of the V77-800 standard extension assembler mnemonics
words is; the number of double word(s) to be moved
source is the address the double word(s) is/are located at
destination is the address that the double word(s) will be moved to.
Assembler mnemonics and the corresponding functions associated with the double word move instruction are:

DMOVSD Addre:s indexing is not used. Moves double word (s) from the source address to the destination address.

DMOVXD The source address is indexed by the R2(X) Register and the destination address is direct.

DMOVSX The source address is direct and the destination address is indexed by the R2(X) Register.

DMOVXX Both the source and destination address are indexed by the R2(X) Register.

## Example 1:

DMOVSD 1, LAB1, LAB2
This example moves one double word from the source address (LAB1) to the destination address (LAB2)

## Example 2:

## DMOVXD 3, LAB1, LAB2

This example moves three double words with the source address (LAB1) indexed by the R2(X) Register. The destination address (LAB2) is not indexed by the R2(X) Register

### 3.7.2 Register Load and Register Store Instructions

Assembler mnemonics for the Register Load and Register Store instructions are:

- RGLD Registers Load; Direct or Indexed Addressing
- RGST Registers Store; Direct or Indexed Addressing

The format for the Register Load and Register Store instruction is:
name,address,index register
where

| name | is one of the assembler mnemonics |
| :--- | :--- |
| address | is the address to be indexed by the index register |
| index register | is the register whose contents are used to index the address |

## Example 1:

RGLD LAB1,R7

Indexed; The address of LAB1 is indexed by R7. Registers 0 through 7 are loaded with the eight sequential words starting with the word at the augmented LAB1 address.

## Example 2:

RGLD LAB1

Direct; Registers 0 through 7 are loaded with the eight sequential words starting with the word at the address of LAB1

## Example 3:

## RGST LAB1,R5

Indexed; The contents of registers 0 through 7 are sequentially loaded into eight memory locations starting with the destination address indexed by R5.

## Example 4:

RGST LAB1

## INSTRUCTION SUMMARY

$\downarrow$
Direct; The contents of registers 0 through 7 are stored into a block of eight sequential memory locations starting with the address specified by LAB1

### 3.7.3 Decrement Register and Jump if the Initial Register Value is Not Negative (DJP)

The assembler mnemonic for this instruction is:

DJP Decrement Register and Jump

The format for the Decrement Register and Jump is:
name,index register, address
where

| name | is the rnnemonic DJP |
| :--- | :--- |
| index register | is the index register from which one will be subtracted. If the value in <br> the register is non negative, the jump will occur. |
| address | is the address to which the jump may occur. |

If the jump does not occur the next instruction is executed.

## Example:

DJP R7, LAB1

This example subtracts one from the contents of $R 7$ and, if the initial register value was not negative, jumps to the address of LAB1

### 3.7.4 Block Move, Store Words, and Store Bytes Instructions

Assembler mnemonics for these instructions are:

```
BMOVW Block Move
STWRDS Store Words
STBYTS Store Bytes
```

The format for the Block Move, Store Words, and Store Bytes instructions is:
name
where
name
is the mnernonic used

## Example 1:

## BMOVW

This example moves up to 32 K words, from the address stored in RO to the destination address stored in R1. The block length is stored in R6 and must be a value greater than zero.

## Example 2:

## STBYTS

This example stores the right byte of RO into a block of up to 32 K bytes. The starting byte address of the memory block is stored in R1. The block length, in bytes, is in R6. The block length stored in R6 must be greater than zero.

## Example 3:

## STWRDS

This example stores the word from RO into a block of up to 32 K words. The initial address of the block is stored in R1. The block length of the block is stored in R6. The length of the block stored in R6 must be greater than zero.

## SECTION 4 <br> ASSEMBLER DIRECTIVES

Assembler directives are requests to the assembler to perform certain operations during program assembly, just as machine instructions are used to request the computer to perform operations during program execution.

Assembler directives are divided into the following functional groups:

- Symbol definition
- Instruction definition
- Location counter control
- Data definition
- Memory reservation
- Conditional assembly
- Assembler control
- Subroutine control
- List and punch control
- Program linkage
- MOS I/O control
- VORTEXI/O control
- Macro definition

Table 4-1 lists the assembler directives by function and shows which directives are recognized by each assembler (DAS 8A and DAS MR).

Assembler directives have the same general format as the computer instructions. In the following descriptions of the individual directives, the field format:

> Label Operation Variable
is used, with the optional comment field being understood to follow the variable field when used. In cases where the variable field contains more than one item or expression, these are always separated by commas. Mandatory elements of the directive are in bold type, and optional items, in italic type.

## ASSEMBLER DIRECTIVES

Table 4-1. Directives Recognized by DAS Assemblers

| Function | Directive | DAS 8A | DAS MR |
| :---: | :---: | :---: | :---: |
| Symbol definition | EQU | Yes | Yes |
|  | SET | Yes | Yes |
|  | MAX | Yes | No |
|  | MIN | Yes | No |
| Instruction definition | OPSY | Yes | Yes |
| Location counter control | ORG | Yes | Yes |
|  | LOC | Yes | Yes |
|  | BEGI | Yes | No |
|  | USE | Yes | No |
| Data definition | DATA | Yes | Yes |
|  | PZE | Yes | Yes |
|  | MZE | Yes | Yes |
|  | FORM | Yes | Yes |
| Memory reservation | BSS | Yes | Yes |
|  | BES | Yes | Yes |
|  | DUP | Yes | Yes |
| Conditional assembly | IFT | Yes | Yes |
|  | IFF | Yes | Yes |
|  | GOTO | Yes | Yes |
|  | CONT | Yes | Yes |
|  | NULL | Yes | Yes |
| Assembler control | MORE | Yes | No |
|  | END | Yes | Yes |
| Subroutine control | ENTR | Yes | Yes |
|  | RETU* | Yes | Yes |
|  | CALL | Yes | Yes |
| List and punch control | LIST | Yes | No |
|  | NLIS | Yes | No |
|  | SMRY | Yes | Yes |
|  | DETL | Yes | Yes |
|  | PUNC | Yes | No |
|  | NPUN | Yes | No |
|  | SPAC | Yes | Yes |
|  | EJEC | Yes | Yes |
| Program linkage | NAME | Yes | Yes |
|  | EXT | Yes | Yes |
|  | COMN | Yes | Yes |

Table 4.1. Directives Recognized by DAS Assemblers (continued)

| Function | Directive | DAS 8A | DAS MR |
| :--- | :--- | :--- | :--- |
| Macro definition | MAC <br> EMAC | No | Yes |
| MOS I/O control | Applicable to DAS MR only; refer <br> to the MOS Reference Manual. |  |  |
| VORTEX I/O control | Applicable to DAS MR only; refer <br> to the VORTEX I or VORTEX II <br> Reference Manual. |  |  |

### 4.1 SYMBOL DEFINITION DIRECTIVES

Symbol definition directives are used to assign values, specified in the variable field, to symbols specified in the label field.

### 4.1.1 EQU Directive

The EQU directive assigns a value to a symbol. Once assigned by an EQU directive, the value cannot be changed elsewhere in the program.

This directive has the following format:

| Label | Operation | Variable |
| :--- | :--- | :--- |
| symbol | EQU | expression |

where:
symbol is a symbol which must be present.
expression is any valid expression.
The assembler places the symbol in the symbol table and assigns it the value of the expression. If the symbol has already been entered in the symbol table, DAS outputs an error message, and the expression replaces the value in the symbol table. If a symbol is used as the variable field expression, it must have been previously defined.

## Examples

| AID | EQU | 076000 | AID is assigned the value 076000. |
| :--- | :--- | :--- | :--- |
| X | EQU | 1 | $X$ is assigned the value 1. |

## ASSEMBLER DIRECTIVES

| B | EQU | $2+10 / 5$B is assigned the value 4. <br> ADDR EQU | 0500 |
| :--- | :--- | :--- | :--- |
| ADRS | EQU | $*$ | ADDR is assigned the (absolute) <br> value 0500. |
| ADRS is assigned the value |  |  |  |
| of the current location counter |  |  |  |
| (absolute or relocatable). |  |  |  |

### 4.1.2 SET Directive

$\rightarrow \quad$ The SET directive operates the same as EQU except that a symbol may be redefined without error.

This directive has the following format:

| Label | Operation | Variable |
| :--- | :--- | :--- |
| symbol | SET | expression |

where:

| symbol | is a symbol which must be present. |
| :--- | :--- |
| expression | is any valid expression. |

## Examples

| MOND | SET | 400 | Assign value of 400 to MOND; <br> for subsequent statements, |
| :--- | :--- | :--- | :--- |
|  | - |  | MOND has a value of 400. |

Since symbols defined by the SET directive do not become part of the set of program entry points even if they are declared in a NAME directive (Section 4.10.1), the SET directive should not be used to assign a value to a variable which also appears in a NAME directive.

For example, the statement
MOND SET 400
and the statement
NAME MOND
should not be used in the same program.
4-4

### 4.1.3 MAX Directive (DAS 8A Only)

The MAX directive assigns the largest (maximum) algebraic value among a string of values to a symbol.

This directive has the following format:

| Label | Operation | Variable |
| :--- | :--- | :--- |
| symbol | MAX | expression, expression(s) |

where

| symbol | is a symbol which must be present |
| :--- | :--- |
| expression | is any valid expression. The field may <br> contain multiple expressions, separated <br> by commas. |

The assembler assigns the largest algebraic value found among the expressions to the symbol. If a symbol is used as a variable field expression, it must have been previously defined. The value of the symbol may be redefined, if desired, via the SET directive.

## Examples

| MOST MAX | $1,2,3,4,5$ |
| :--- | :--- | | Assigns the value 5 to MOST. |
| :--- |

### 4.1.4 MIN Directive (DAS 8A Only)

The MIN directive assigns the smallest (minimum) algebraic value among a string of values to a symbol.

This directive has the following format:

| Label | Operation | Variable |
| :--- | :--- | :--- |
| symbol | MIN | expression,expression(s) |

where:

| symbol | is a symbol which must be present. |
| :--- | :--- |
| expression | is any valid expression. The field may <br> contain multiple expressions, separated <br> by commas. |

MIN is the same as MAX, except that the symbol is assigned the smallest algebraic value found among the expressions.

## Examples

| TRV | MIN | 50000 | Assigns the value 50000 to TRV. |
| :--- | :--- | :--- | :--- |
| IN | EQU | 10 |  |
| IOB | EQU | 2+10/2*6 <br> IN $, 10, I O B$ | Assigns the value 10 to MAPN <br> (note that both label IN and <br> constant 10 have this value). |

### 4.2 INSTRUCTION DEFINITION DIRECTIVE

### 4.2.1 OPSY Directive

The OPSY directive allows the user to optionally define his own mnemonic names for instructions.

This directive has the following format:

| Label | Operation | Variable |
| :--- | :--- | :--- |
| symbol | OPSY | mnemonic |

where:

| symbol | is a symbol which must be present. |
| :--- | :--- |
| mnemonic | is any standard instruction mnemonic. |

The assembler makes the symbol a mnemonic name with the same definition as the variable field mnemonic.

## Examples

| CLA | OPSY | LDA | Define CLA as equivalent to |
| :--- | :--- | :--- | :--- |
| LDA | 0300 | LDA mnemonic; in subsequent <br> Program statements, CLA and <br> CLA | 0300 |
| $J 123$ | OPSY may be used interchangeably |  |  |

### 4.3 LOCATION COUNTER CONTROL DIRECTIVES

Location counter control directives control the program location counter(s), which control memory area assignments and always point to the next available word.

DAS 8A Location Counter Control. DAS 8A recognizes directives to modify or preset the values of any of its location counters (refer to table 2-1). In addition, up to eight other location
counters can be created, thus providing the possibility of constructing complex relocation and overlay programs within a single assembly.

There are no user-created location counters at the beginning of an assembly. The assembler uses three location counters for program location assignment. Thus, IAOR (indirect pointer assignments) and LTOR (literal assignments) are always in used, as is a third counter used to assign locations to generated instructions and data. The blank location counter performs this task until the USE directive specifies another counter.

In a straightforward program using only one location counter, the ORG and LOC directives completely control the counter.

DAS MR Location Counter Control. DAS MR utilizes only one location counter. This location counter normally has a relocation bias of zero. DAS MR is most commonly used with an operating system and a relocating loader. Normally DAS MR programs are relocatable, and therefore location counter control should not be used.

The ORG directive may be used in DAS MR to change the current location counter value (relocatable or absolute). The LOC directive may be used in DAS MR for assembly of programs that are to be moved under program control. Attempts to use ORG or LOC with DAS MR programs to be run under the operating system should be done with care so as not to overlay any system tasks.

### 4.3.1 ORG Directive

The ORG directive is used to specify the beginning location counter value.
This directive has the following format:

| Label | Operation | Variable <br> symbol |
| :--- | :--- | :--- |
| ORG | expression |  |

where:
symbol is an optional user symbol.
expression is an address expression.
The assembler sets the location counter currently in use to the value of the expression. If a symbol is present in the label field, it is also set to the value of the expression (note that this is the current location counter value also).

Any symbol used as the variable field expression must have been previously defined.
For DAS MR, the address origin defaults to relocatable zero if no ORG directive is given. For DAS 8A, it defaults to absolute 04000 if no ORG directive is given.

## ASSEMBLER DIRECTIVES

## Example

The left-hand column below shows the value of the location counter at each program statement when origined as shown.

| Location |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Counter |  |  |  |  |
| 05000 |  | ORG | 05000 | Origin at 05000. |
| 05000 | STRT | LDA | A |  |
| 05001 |  | ADD | C |  |
| 05002 |  | SUB | D |  |
| 05003 |  | JMP | AID |  |
| 05004 |  |  |  |  |
| 05005 | A | DAta | 5 |  |
| 05006 | C | data | 4 |  |
| 05007 | D | DATA | 3 |  |
|  | AID | EQU | 076000 |  |
|  |  | END |  |  |

### 4.3.2 LOC Directive

The LOC directive is used to assemble a block of program code that is to be relocated during program execution.

This directive has the following format:

| Label | Operation | Variable |
| :--- | :--- | :--- |
| symbol | LOC | expression |

where:

| symbol | is an optional user symbol. |
| :--- | :--- |
| expression | is an address expression. |

LOC is used if the data and instructions following this LOC address are to be moved to the LOC address by the object program before executing the moved block, i.e., to keep a block of data or instructions undisturbed by assembly. Data or instructions following LOC are generated as if an ORG directive had changed the current location counter value. However, this value is not actually changed.

The location counter used for coding the block is specified by the expression. If a symbol is present in the label field, it is also set to the value of the expression.

Any symbol used as a variable field expression must have been previously defined. LOC cannot be used in a relocatable program.

## Example

The following program code illustrates the use of the LOC directive on the program counter values, as shown in the left hand column.

| Location Counter | Contents |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 00s000 |  | A | URG | 03000 |  |
| 003000 | 010001 |  | LUA | 1 | Instructions assembled |
| 005001 | 120002 |  | ADD | 2 | from 03000. |
| u0soue | 140003 |  | Sus | 3 |  |
| uusues | v01000 |  | jMr | C | Last address must jump. |
| 005004 | 003014 | $\begin{aligned} & \text { ENUA } \\ & \text { D } \end{aligned}$ |  |  |  |
|  | uvsús |  | EuU | * | ```ENDA = 03005. Set assemble-origin at 0500.``` |
| 0ucsuo |  |  | LUC | 0500 |  |
| vousou | vouuus |  | UATA | 1 | These data or instructions |
| 0uusul | vouvar |  | UAIA | $\checkmark$ | will be assembled for run- |
| vuusoi | vouvos |  | LATA | 3 | ning at location 0500. They |
| vuvius | uv00u4 |  | DATA | 4 | will be loaded into core at |
| uousua | OUVOUS |  | UATA | 5 | locations ENDA plus. You |
| 000505 | ujuvoo |  | DATA | 0 | 0500 before running. |
| uousuo | 00U001 | し | UAIA | 7 |  |
| ư3ula |  |  | UKG | Erava + *-b |  |
| U03014 | uvuolu |  | UAlA | 8 | This is the next available |
| 00Suly | uouj11 |  | UA1A | 9 | location after program $B$. |
|  |  |  | END |  |  |

### 4.3.3 BEGI Directive (DAS 8A Only)

The BEGI directive may be used in DAS 8A programs to define an initial value for any of the location counters.

This directive has the following format:

| Label | Operation | Variable |
| :--- | :--- | :--- |
| symbol | BEGI | expression |

where:

| symbol | is COMN, IAOR, LTOR, or SYOR (see table 2-1); <br> or a user symbol to create a new location <br> counter. |
| :--- | :--- |
| expression | is an address expression. |

BEGI creates a new location counter, or redefines the value of any location counter before the counter has been used. Up to eight user location counters may be created. BEGI gives the new or redefined location counter the value of the expression, but has no effect on the current location counter.

BEGI is used to define initial values only. It cannot redefine the value of any location counter that has already been used for location assignment.

Any symbol used as a variable field expression must have been previously defined.

## Examples

IAOR BEGI 050 Redefine standard counter IAOR to begin at location 050.

## ASSEMBLER DIRECTIVES

| LTOR | EEGI | 075 | Redefine standard counter <br> LTOR to begin at location |
| :--- | :--- | :--- | :--- |
|  |  | 075. |  |

### 4.3.4 USE Directive (DAS 8A Only)

The USE directive activates a specified location counter.
This directive has the following format:

| Label | Operation | Variable |
| :--- | :--- | :--- |
| (none) | USE | counter |

where:
counter is a blank, COMN, or SYOR (see table 2-1); PREV; or a user-created location counter label.

The USE directive causes the assembler to switch to the current value of the indicated location counter for assembly of subsequent source statements. If PREV is given, the previously used location counter is recalled, with the restriction that only the last-used counter can be so recalled.

## Examples

| USE | COMN | Switch to COMMON location counter. |
| :--- | :--- | :--- |
| USE |  | Switch to standard location counter. |
| USE | SYOR | Switch to system location counter. <br> (Loads a system parameter.) |
| USE | COMN |  |
| USE |  |  |
| U |  |  |
| USE | SYOR |  |
| : |  | Switch back to COMN location <br> Counter. |

### 4.4 DATA DEFINITION DIRECTIVES

Data definition directives allow the user to create words of data as part of his source program.

### 4.4.1 DATA Directive

The DATA directive generates one or more words of data that are output with the object program code.

This directive has the following format:

| Label | Operation | Variable <br> symbol |
| :--- | :--- | :--- |
| DATA | expression, expression(s) |  |

where:
symbol if present, is assigned the value of the current location counter.
expression is any valid expression.
DATA generates data words with the values specified by the expression(s) in the variable field. DATA assigns the symbol, if used, to the memory address of the first generated word. In the absence of a symbol, an unlabeled block of data is generated.

## Examples

| DATA | 5 | Creates data word of value 5 <br> and assigns the current location <br> counter value to the symbol D. |
| :---: | :---: | :---: |
| DATA | FF | Creates data word of the value <br> of symbol FF (absolute or <br> relocatable). |
| DATA | 'COMMENT | Creates 4 data words of 2 ASCII <br> character bytes per word. |
| DATA | D-5 | Creates data word of the value <br> of the expression (absolute or <br> relocatable). |
| DATA | $1+2$ | Creates data word of value 3. |
| DATA | 1 | Creates data word of value 1. |

Figure 4-1 shows a source listing to illustrate the object code generated by the above data expressions. The first column shows the location counter (beginning at relocatable zero), and the second column shows the object code generated. Refer to section 5 for a detailed description of the source listing.

## ASSEMBLER DIRECTIVES

| 000000 000000 |  |  | 1 | 0 | ORG <br> DATA | $05000$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00600n | 000005 | A | 2 | 0 | DATA | 5,FF, 'COMMENT', D-5, $1+2,1$ |
| 005001 | 005011 | A |  |  |  |  |
| 005002 | 141717 | A |  |  |  |  |
| 005003 | 146715 | A |  |  |  |  |
| 005004 | 142716 | A |  |  |  |  |
| 005005 | 152240 | A |  |  |  |  |
| 005006 | 004773 | A |  |  |  |  |
| 005007 | 000003 | A |  |  |  |  |
| 005010 | 000001 | A |  |  |  |  |
| 005011 | 017000 | 1 | 3 | PF | LDA | 0 |
|  |  |  | 4 |  | END |  |

Figure 4-1. Sample DATA Directive Usage

### 4.4.2 PZE Directive

The PZE directive can be used to generate positive-only data words.
This directive has the following format:

| Label | Operation | Variable |
| :--- | :--- | :--- |
| symbol | PZE | expression,expression(s) |

where:
symbol if present, is assigned the value of the
current location counter.
expression is any valid expression.
PZE is similar to DATA except that the sign bit of the generated data word is always forced to zero (positive).

## Examples

Figure 4-2 shows a source listing illustrating data words (in the second column) generated by the PZE directive. Note that the sign bit (high-order bit) is always zero, contrasted to the DATA directive generations.

| $\begin{aligned} & 000000 \\ & 006000 \end{aligned}$ | 177777 | A | 1 | ORG <br> DATA | $\begin{aligned} & 06000 \\ & -1,-2,7,1 A B 1,0106612 \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 006001 | 177776 | A |  |  |  |
| 006002 | 000007 | A |  |  |  |
| 006003 | 140702 | , |  |  |  |
| 006004 | 106612 | A |  |  |  |
| 006005 | 077777 | A | 3 | PZE | -1.22.7.9A'.0106612 |
| 006006 | 077776 | A |  |  |  |
| 006007 | 000007 | A |  |  |  |
| 006010 | 040702 | A |  |  |  |
| 006011 | 006612 | A |  |  |  |
|  |  |  | 4 | END |  |

Figure 4-2. Sample PZE Directive Usage

### 4.4.3 MZE Directive

The MZE directive can be used to generate negative-only data words.
This directive has the following format:

| Label | Operation | Variable |
| :--- | :--- | :--- |
| symbol | MZE | expression,expression(s) |

where:

| symbol | if present, is assigned the current location <br> counter value. |
| :--- | :--- |
| expression | is any valid expression. |

MZE is similar to DATA except that the sign bit of the generated data word is always forced to one (negative).

## Examples

Figure $4-3$ shows a source listing illustrating the use of MZE.

| 007000 |  | 1 | $0 R G$ | 07000 |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 007000 | 100001 | 4 | 2 | $M Z E$ | 1.12 .06612 |
| 007001 | 100000 | $A$ |  |  |  |
| 007002 | 100002 | $A$ |  |  |  |
| 007003 | 106612 |  | 3 | $E N O$ |  |
|  |  |  |  |  |  |

Figure 4-3. Sample MZE Directive Usage

## ASSEMBLER DIRECTIVES

### 4.4.4 FORM Directive

The FORM directive specifies the format of a bit configuration of a data word.
This directive has the following format:

| Label | Operation | Variable |
| :--- | :--- | :--- |
| symbol | FORM | term,term(s) |

where:

| symbol | is a user symbol. |
| :--- | :--- |
| term | is an absolute expression. |

The symbol is the name of the format. The terms specify the length in bits of each field in the generated data word, where the sum of their values is from one to the number of bits in the computer word.

FORM is ignored if there are any errors in the variable field, except that an error is flagged when a term cannot be represented in the number of bits specified when FORM is applied (by placing its name in the operation field of a symbolic source statement) to another statement. A FORM symbol can be redefined.

## Examples

Figure 4-4 shows sample usage of the FORM directive.

| a. Without error: |  |  |  | bel | Operation | Variable |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1 | byte | FORM | 8,8 |
|  |  |  | 2 | BCD | FORM | 4.4.4.4 |
|  |  |  | 3 | PFAB | FORM | 1,2,3,4 |
|  |  |  |  | $A B C$ | FORM | 6,2,8 |
| 000000 | 014701 | A | 5 |  | ABC | 2*3.1.141 |
| 000001 | 106612 | A | 6 |  | BYte | 0215.0212 |
| b. With error: |  |  | Label |  | Operation | Variable |
| 000002$* S 2$$* S 2$ | 000005 | A | 7 |  | PTAR | 2.4.5 |
|  |  |  | 8 |  | END |  |

Figure 4-4. Sample FORM Directive Usage

### 4.5 MEMORY RESERVATION DIRECTIVES

Memory reservation directives control the reservation of memory addresses and areas.

### 4.5.1 BSS Directive

The BSS directive is used to reserve a block of memory locations for use by the program during its execution.

This directive has the following format:

| Label | Operation | Variable |
| :--- | :--- | :--- |
| symbol | BSS | expression |

where:

| symbol | if present, is assigned the current location <br> counter value. |
| :--- | :--- |
| expression | is an absolute expression. |

BSS reserves a block of memory addresses by increasing the value of the current location counter by the amount indicated by the expression. The symbol, if used, is assigned the value of the counter prior to such an increase, thus referencing the starting address of the reserved block.

If the variable field expression value is zero, the symbol is assigned the next available address (i.e., BSS $0=$ BSS 1).

## Examples

| B | BSS | 050 | Reserve a block of 050 words and assign the beginning location address to B. On completion, the location counter will be at $B+050$. The locations can be accessed as $B, B+1$, $B+2, \ldots, B+047$. |
| :---: | :---: | :---: | :---: |
| MO | BSS | 1 | These three statements reserve |
| MP | BSS | 1 | 3 words of storage, each |
| MO | BSS | 1 | separately labeled. |

### 4.5.2 BES Directive

The BES directive, like BSS, is used to reserve a block of memory locations.

This directive has the following format:

| Label | Operation | Variable |
| :--- | :--- | :--- |
| symbol | BES | expression |

where:

## ASSEMBLER DIRECTIVES

symbol if present, is assigned the current location counter value.
expression is an absolute expression.
The BES directive is similar to BSS, except that if there is a symbol it is assigned to the address one less than the incremented location counter.

If the variable field expression is zero, the symbol is assigned the last address used (i.e., BES 0 has no effect).

## Example

B BES
050
Same as BSS above, except that
the label $B$ is assigned a value of the end of the block. Thus, the locations can be accessed as $\mathrm{B}-1, \mathrm{~B}-2$, B-3,..., B-047.

### 4.5.3 DUP Directive

The DUP directive can be used to duplicate source statements input only once.
This directive has the following format:

| Label | Operation | Variable |
| :--- | :--- | :--- |
| symbol | DUP | $n, m$ |

where:
symbol if present, is assigned the current location counter value.
n
$m \quad$ if present, is a constant that specifies
the source statement count for duplication.
If omitted, it defaults to one.
DUP duplicates source statements that follow the DUP directive. An n-only format duplicates the next source statement the number of times specified by $n$. An $n, m$ format duplicates the next 1,2 , or 3 source statements (the number of which is specified by $m$ ) the number of times specified by $n$, which $m \leq 3$ and $n \leq 32,767$. If $n$ or $m$ is zero, it is treated as if it were a one.

A DUP statement may not appear within the range of another DUP statement. The statement(s) being duplicated should not contain any labels, as the labels will be duplicated also and a "double definition" (*DD) diagnostic will result.

## Examples

| B | DUP | 3 | Duplicate the next statement (the ADD instruction) three times. |
| :---: | :---: | :---: | :---: |
|  | ADD | 3 |  |
| C | EQU | * |  |
| B | DUP | 2,2 | Duplicate the next 2 statements |
|  | ADD | 3 | (the ADD instructions) two |
|  | ADD | 4 | times. |
| C | EQU | * |  |

Complete source listings for these two examples are shown in figure 4-5. Note the duplications.

| Example 1 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 004000 |  |  | 1 |  | ORG | 04000 |
|  | 004000 | A | 2 | A | EQU | * |
|  |  |  | 3 | B | OUP | 3 |
| 004000 | 120003 | A | 4 |  | $A D D$ | 3 |
| 004001 | 120003 | A | 4 |  | $\triangle$ DO | 3 |
| 004002 | 120003 | A | 4 |  | ADO | 3 |
|  | 004003 | A | 5 | C | EQU | * |
|  |  |  | 6 |  | END |  |


| Example 2 |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 000000 | R | 1 | A | EQU | * |
|  |  |  |  | 2 | B | DUP | $2 \cdot 2$ |
|  | 000000 | 120003 | A | 3 |  | AOD | 3 |
|  | 000001 | 120004 | A | 4 |  | $A \cap D$ | 4 |
|  | 000002 | 120003 | A | 3 |  | $A \cap D$ | 3 |
|  | 000003 | 120004 | A | 4 |  | $A D D$ | 4 |
|  |  | 000004 | - | 5 | C | EOU | * |
|  |  |  |  | 6 |  | END |  |

Figure 4-5. Sample DUP Directive Usage

### 4.6 CONDITIONAL ASSEMBLY DIRECTIVES

Conditional assembly directives assemble portions of the program according to the conditions specified in the variable fields.

### 4.6.1 IFT Directive

The IFT directive assembles the next source statement if the specified relationships are true.
This directive has the following format:

| Label | Operation | Variable |
| :--- | :--- | :--- |
| (none) | IFT | expression, expression(s) |

## ASSEMBLER DIRECTIVES

where:
expression is an absolute expression
IFT assembles the next source statement only if the first expression is less than the second, and the second is less than or equal to the third, i.e.:

| IFT $a$ | for $a \neq 0$ |
| :--- | :--- |
| IFT $a, b$ | for $a \neq b$ |
| IFT $a, b, b$ | for $a<b$ |
| IFT $0, a, b$ | for $0<a \leq b$ |

IFT examples are given in section 4.6.5.

### 4.6.2 IFF Directive

The IFF directive assembles the next source statement if the specified relationships are false.
This directive has the following format:

| Label | Operation | Variable |
| :--- | :--- | :--- |
| (none) | IFF | expression,expression(s) |

where:
expression is an absolute expression

IFF is similar to IFT (IFT = true) except that IFF (IFF = false) is the logical complement of IFT, i.e.:

IFF a for $a=0$

IFF $a, b \quad$ for $a=b$

IFF $a, b, b \quad$ for $a \geq b$

IFF $\quad 0, a, b$ for $0 \geq a>b$

IFF examples are given in section 4.6.5.

### 4.6.3 GOTO Directive

The GOTO directive can be used to skip assembly of a block of source statements.

This directive has the following format:
where:

| Label | Operation | Variable |
| :---: | :---: | :---: |
| (none) | GOTO | symbol symbol, integer integer, absolute expression absolute expression, |


| symbol | is a user symbol |
| :--- | :--- |
| integer | is any integer |

absolute expression is an expression (e.g. of the form $A=B+C-3$ )
a comma following the variable field
entry is used to control output listing.
GOTO usually follows an IFF or IFT directive. All source statements between the GOTO and the statement containing the symbol/integer in its label field are skipped, and the instruction so labeled is assembled next. GOTO cannot return to an earlier point in the program.

If the symbol, integer, or arithmetic expression are not followed by a comma, the skipped instructions are listed. If the symbol, integer, or arithmetic instructions (containing a comma after the variable field element) are used, the skipped instructions are not listed. This listing can also be suppressed by a SMRY directive (paragraph 4.9.3).

The GOTO with the absolute expression applies only to DAS MR used with the VORTEX I and VORTEX II operating system.

GOTO examples are given in section 4.6.5.

### 4.6.4 CONT Directive

The CONT directive may be used in conjunction with GOTO as the destination statement.
This directive has the following format:
\(\left.\begin{array}{lll}\begin{array}{l}Label <br>
symbol <br>

integer\end{array}\end{array}\right\}\) Operation | Variable |
| :--- |
| CONT | (none)

where:

| symbol | is a user symbol |
| :--- | :--- |
| integer | is any integer |

CONT provides a target for a previous GOTO directive. The symbol/constant is not entered in the assembler's symbol table.

CONT examples are given in section 4.6.5.

### 4.6.5 NULL Directive

The NULL directive may be used in conjunction with GOTO as the destination statement.

## ASSEMBLER DIRECTIVES

This directive has the following format:

| Label | Operation | Variable |
| :--- | :--- | :--- |
| symbol | NULL | (none) |

NULL provides a target for a previous GOTO directive with the symbol entered in the symbol table. NULL has the same effect as a BSS directive with a blank variable field.

## Examples

The sample program in figure 4-6 illustrates use of the conditional assembly directives.


Figure 4-6. Sample Conditional Assembly Directives Usage

### 4.7 ASSEMBLER CONTROL DIRECTIVES

Assembler control directives signal the end or continuance of an assembly.

### 4.7.1 MORE Directive (DAS 8A Only)

The MORE directive is used in DAS 8A assembly when the input medium does not hold all of the source statements at one time.

This directive has the following format:

| Label | Operation | Variable |
| :--- | :--- | :--- |
| (none) | MORE | (none) |

MORE halts the assembly process to allow additional source statements to be put in the input device. Assembly resumes when the RUN or START switch on the computer control panel is pressed. MORE is never listed.

### 4.7.2 END Directive

The END directive signals the end of the source program.

This directive has the following format:

| Label | Operation | Variable |
| :--- | :--- | :--- |
| (none) | END | expression |

where:
expression is an address expression
END is the last source statement in the program. The expression is the execution address of the program after it has been loaded into the computer. A blank in the variable field yields an execution address of zero.

### 4.8 SUBROUTINE CONTROL DIRECTIVES

Subroutine control directives create closed subroutines (i.e., internal to the main programs) and control their use.

### 4.8.1 ENTR Directive

The ENTR directive is the first statement in a closed subroutine.

This directive has the following format:

| Label | Operation | Variable |
| :--- | :--- | :--- |
| symbol | ENTR | (none) |

where:
symbol is a user symbol which must be present.

The symbol is used as the name of the subroutine when called. ENTR generates a linkage word of zero in the object program.

## Example

The following program listing illustrates use of the ENTR directive as the first statement of a closed subroutine.

| $00000 \%$ | 000000 | 4 | 2 | TYYW | ENTR |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 000003 | 101101 | * | 3 |  | SEN | 010 |
| 000004 | 000007 | T |  |  |  |  |
| 000905 | 604000 | 1 | 4 |  | JMP | + $\quad$ - 2 |
| 000008 | 000003 | Q |  |  |  |  |

## ASSEMBLER DIRECTIVES

### 4.8.2 RETU* Directive

The RETU* directive can be used to return from a closed subroutine.
This directive has the following format:

| Label | Operation | Variable |
| :--- | :--- | :--- |
| symbol | RETU* | expression |

where:

| symbol | if present, is assigned the current location <br> counter value. |
| :--- | :--- |
| expression | is an address expression |

RETU* returns from a closed subroutine, generating an unconditional indirect jump to the address indicated by the value of the expression.

## Example

The following program listing illustrates use of the RETU* directive to return from a closed subroutine.

| 000007 | 005000 | A | 5 | NOP |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 000010 | 001000 | A | 6 | REPU* | TTYW |
| 000011 | 100002 | R |  |  |  |
|  |  |  | 7 | END |  |

### 4.8.3 CALL Directive

The CALL directive is used to call closed subroutines.
This directive has the following format:

| Label | Operation | Variable |
| :--- | :--- | :--- |
| symbol | CALL | name,parameter(s),error(s) |

where:

| symbol | if present, is assigned the current location counter value. |
| :---: | :---: |
| name | is the symbolic name of the subroutine being called. |
| parameters(s) | if present, are one or more data parameters being passed to the subroutine, separated by commas. |

error(s) if present, are one or more address expressions, separated by commas, that are to be used by the closed subroutine.

CALL causes the program to jump and mark to the closed subroutine specified by name. The parameter list, if present, is available to the subroutine. The error return list, if present, provides the possibility of returning to locations other than the statement following the CALL statement.

## Examples

The sample program calls in figure 4-7 illustrate use of the CALL directive.

| Example 1 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 000000 | 002000 | A | 1 |  | cabl | TTY |
| 000001 | 000002 | R |  |  |  |  |
| Example 2 |  |  |  |  |  |  |
| $004000$ |  |  | 1 |  | ORG | 04000 |
| $004000$ | 000000 | 1 | 2 | FUNC |  |  |
|  |  |  | 4 5 8 | $\begin{aligned} & \text { FUNC } \\ & \text { WHEN } \\ & \text { * } \end{aligned}$ | WILL HA CALLING | VE ADORESS OF PARAMETER $X$ YHIS SUBROUTINE. |
| $\begin{aligned} & 004001 \\ & 004002 \end{aligned}$ | 001000 | A | 7 |  | RETU* | PUNE |
|  | 104000 | A |  |  |  |  |
|  |  |  | 8 | * |  |  |
|  |  |  | 10 | * |  |  |
| 004003 | 002000 | A | 18 |  | CALL | FUNC, $X, Y+1,(E R R),(G D O F) *$ |
| 004004 | 004000 | 1 |  |  |  |  |
| 004005 | 004011 | A |  |  |  |  |
| 004006 | 004013 | , |  |  |  |  |
| $00400 \%$ | 004013 | A |  |  |  |  |
| 004010 | 10.014 | A |  |  |  |  |
|  |  |  | 12 | * |  |  |
|  |  |  | 13 | * MaIn | BODY OF | Program |
|  |  |  | 14 | - |  |  |
| 004011 | 00000 5 | A | 15 | $x$ | data | 5 |
| 004012. | 000006 | 4 | 16 | \% | OATA | 6 |
| 001013 | 000747 | ${ }^{1}$ | 17 | ERR | QAPA | 0747 |
| 004014 | 000\%2\% | A | 18 | coob | DATA | 0927 |
|  |  |  | 19 |  | ENO |  |

Figure 4-7. Sample CALL Directive Usage

## ASSEMBLER DIRECTIVES

### 4.9 LIST AND PUNCH CONTROL DIRECTIVES

List and punch control directives control listing and punching during program assembly. They are operative only during the second pass of the assembler, when the object program and listings are produced.

### 4.9.1 LIST Directive

The LIST directive is used to resume generating a source listing after a list-inhibiting directive has been given.

This directive has the following format:

| Label | Operation | Variable <br> (none) |
| :--- | :--- | :--- |
| LIST | (none) |  |

LIST causes the assembler to start or resume output of a source program listing. The assembler normally outputs a list of the source statements. The LIST directive is used to bring the assembler back to this condition when the NLIS directive (section 4.9.2) has been issued to change the listing status.

### 4.9.2 NLIS Directive

The NLIS directive is used to inhibit the program listing.
This directive has the following format:

| Label | Operation | Variable <br> (none) |
| :--- | :--- | :--- |
| NLIS | (none) |  |

NLIS suppresses further listing of the program.

### 4.9.3 SMRY Directive

The SMRY directive may be used to inhibit listing of conditionally-skipped source statements.
This directive has the following format:

| Label | Operation | Variable <br> (none) |
| :--- | :--- | :--- |
| SMRY | (none) |  |

SMRY suppresses the listing of source statements that have been skipped under control of the conditional assembly directives.

### 4.9.4 DETL Directive

The DETL directive is used to cancel the effect of the SMRY directive.

This directive has the following format:

| Label | Operation | Variable |
| :--- | :--- | :--- |
| (none) | DETL | (none) |

DETL removes the effect of SMRY, i.e., causes listing of all source statements, including those skipped by conditional assembly directives.

### 4.9.5 PUNC Directive (DAS 8A Only)

The PUNC directive is used in DAS 8A programs to cancel the effect of the NPUN directive.

This directive has the following format:

| Label | Operation | Variable |
| :--- | :--- | :--- |
| (none) | PUNC | (none) |

PUNC causes the assembler to produce a paper tape punched with the object program. The assembler normally outputs such a tape. PUNC returns the assembler to this condition when the NPUN directive (section 4.9.6) changes the punching status.

### 4.9.6 NPUN Directive (DAS 8A Only)

The NPUN directive may be used to inhibit further punching of the object program to paper tape.

This directive has the following format:

| Label | Operation | Variable |
| :--- | :--- | :--- |
| (none) | NPUN | (none) |

NPUN suppresses further production of paper tape punched with the object program.

### 4.9.7 SPAC Directive

The SPAC directive can be used to insert blank lines in the source listing.
This directive has the following format:

| Label | Operation | Variable |
| :--- | :--- | :--- |
| (none) | SPAC | (none) |

SPAC causes the listing device to skip a line. The SPAC directive itself is not listed.

### 4.9.8 EJEC Directive

The EJEC directive causes a page eject.

## ASSEMBLER DIRECTIVES

This directive has the following format:

| Label | Operation | Variable |
| :--- | :--- | :--- |
| (none) | EJEC | (none) |

EJEC causes the listing device to move to the next top of form. The EJEC directive itself is not listed.

### 4.10 PROGRAM LINKAGE DIRECTIVES

Program linkage directives establish and control links among programs that have been assembled separately but are to be loaded and executed together.

### 4.10.1 NAME Directive

The NAME directive establishes linkage definition points among separately assembled programs.

This directive has the following format:

| Label | Operation | Variable |
| :--- | :--- | :--- |
| (none) | NAME | symbol, symbol(s) |

where:
symbol is any symbolic expression
With the NAME directive, each symbol can then be referenced by other programs. Each symbol also appears in the label field of a symbolic source statement in the body of the program to give it a value. Undefined NAME symbols cause error messages to be output.

Examples

| NAME | A | Provide value of symbol $A$ to <br> other programs. |
| :--- | :--- | :--- |
| NAME | A, B | Provide values of symbols $A$ <br> and $B$ to other programs. |
|  | EX,WHY, ZEE | Provide values of symbols <br> EX, WHY, and ZEE to other <br> programs. |

### 4.10.2 EXT Directive

The EXT directive allows separately assembled programs to obtain the values of symbols defined in other program NAME directives.

This directive has the following format:

| Label | Operation | Variable |
| :--- | :--- | :--- |
| label | EXT | symbol(s) |

where:
symbol is a value to be obtained from other programs.

In linking separately assembled programs, EXT declares each symbol not defined within the current program. Each symbol, in both the label and variable fields, is output to the relocatable loader with the address of the last reference to the symbol for the loader to supply the value to the program when the value is known.

If a symbol is not defined within the current program and is not declared in an EXT directive, it is considered undefined and causes an error message output. If a symbol is declared in EXT but not referenced within the current program, it is output to the loader for loading, but no linkage to this program is established. If a symbol is both defined in the program and declared to be external, the EXT declaration is ignored.

## Examples

| EXT | AY | Declare AY to be external. |
| :--- | :--- | :--- |
| BEG | EXT | Declare BE and SEE to be external; <br> the value of $B E G$ is passed <br> to the loader. |
| EXT | DEE,EE,FF,GEE | Declare the indicated symbols <br> to be external. |

### 4.10.3 COMN Directive

The COMN directive defines an area in blank common for use at execution time.
This directive has the following format:

| Label | Operation | Variable |
| :--- | :--- | :--- |
| symbol | COMN | expression |

where:

| symbol | if present, is assigned the current location |
| :--- | :--- |
| counter value |  |

CCMN allows an assembler program to reference the same blank common area as a FORTRAN program. The common area is cumulative for each use of COMN, i.e., the first COMN defines the base area of the blank common, the second COMN defines an area to be added to the already established base, etc.

## Examples

| AAA | COMN <br> COMN <br> BBB$\quad$ COMN | Allocate 3 words of common, the <br> first word addressable by AAA. |
| :---: | :---: | :---: |
| Allocate 12 words of common; if <br> following the above statement, <br> this would be the fourth through <br> sixteenth common locations. |  |  | | Allocate 9 words of common, the |
| :--- |
| first word addressable by BBB; |
| if following the above 2 state- |
| ments, this would be the |
| seventeenth through twenty-fifth |
| locations of common. |

### 4.11 MACRO DEFINITION DIRECTIVES (DAS MR ONLY)

The V70 series macro language is an extension of the V 70 assembler language. It provides a convenient way to generate a desired sequence of assembly language statements many times in one or more programs. The macro definition is written only once, and a single macro call statement used each time a programmer wants to generate the desired sequence of statements. This method simplifies the coding of programs, reduces the chance of programming errors, and ensures that standard sequences of statements are used to accomplish desired functions.

Every defined macro is associated with a four- or six-character symbolic name. The defined macro is called when this name appears in the operation field of an assembler source statement.

A Macro Definition is a set of statements that provides the assembler with the symbolic name of the macro and the sequence of statements that is to be generated when the macro is called. Macro definitions start with the MAC directive and are ended with the EMAC directive.

The macro is the assembly equivalent of the execution subroutine. It is defined once and can then be "called" from the program. The macro is an algorithmic statement of a process that can vary according to the arguments supplied. It is assembled with the resultant data inserted into the program at each point of reference, whereas the subroutine executed during execution time appears but once in a program.

### 4.11.1 MAC Directive (DAS MR Only)

The MAC directive is used to mark the beginning of a macro definition and specify the name of the macro.

This directive has the following format:

| Label | Operation | Variable |
| :--- | :--- | :--- |
| symboi | MAC | (none) |

MAC introduces a macro definition. The symbol is the name of the macro.
The use of the MAC directive is shown in the program example given in section 4.11.3.

### 4.11.2 EMAC Directive (DAS MR Only)

The EMAC directive is used to signal the end of a macro.
This directive has the following format:

| Label | Operation | Variable |
| :--- | :--- | :--- |
| (none) | EMAC | (none) |

EMAC terminates the definition of a macro.
The use of the EMAC directive is shown in the program example given in section 4.11.3.

### 4.11.3 Macro Calls

A Macro Call statement is a source program statement with the symbolic name of a defined macro written in the operation field. The assembler generates a sequence of assembly language statements for each occurrence of the same macro call statement. The generated statements are then processed like any other assembly langauge statement.

A macro is called by the appearance of its name in the operation field of a source statement. The variable field of this statement contains expression(s) $P(1), P(2) .,, P(n)$, which are then processed with the values in the table being substituted for the respective values of the expressions in the source statement variable field. For example, if the variable field of the symbolic source statement contains:

$$
2, B, 9+8,=63
$$

then within the generated macro $P(1)=2, P(2)=$ the value of $B, P(3)=17$, and $P(4)$ is the address of the value 63. All terms and expressions within the macro-referencing symbolic source statement parameter list are evaluated prior to calling the macro.

If the label field of such a source statement contains a symbol, the symbol is assigned the value and relocatability of the location counter at the time the macro is called but before data generation.

A macro definition can contain references to machine instruction mnemonics or to assembler directives other than DUP. Macros can be nested within macros to a depth limited only by the available memory at assembly time.

Figure $4-8$ illustrates the use of macros.


Figure 4.8. Sample Macro Usage
$P(0)$ can also be accessed by a normal call. $P(0)$ is the first entry in the table formed by the assembler and contains the number of entries in that table. Figure $4-9$ shows the output listing obtained by calling $P(0)$.

|  |  | 1 | A | MAC |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 2 |  | data | P(0) |
|  |  | 3 |  | EMAC |  |
| 000001 | 000000A | 4 |  | A |  |
| 000002 | 000001 A | 5 |  | A | 1 |
| 000003 | 000002A | 6 |  | A | 1,2 |
| 000004 | 000003 A | 7 |  | A | 1,2,3 |
| 000005 | 000004 A | 8 |  | A | 1,2,3,4 |
| 000006 | 000005A | 9 |  | A | 1,2,3,4,5 |
|  |  | 10 |  | END |  |

Figure 4-9. Output Listing Obtained by Calling $P(0)$

### 4.12 NOTE DIRECTIVE (DAS MR WITH VORTEX I AND VORTEX II)

The NOTE directive generates a listing when it is encountered in a macro expansion, unlike all other instructions or pseudo operations.

This directive has the following format

| Label | Operation | Variable |
| :--- | :--- | :--- |
| Symbol   <br> Integer NOTE comment |  |  |

The label is entered in the assembler's symbol table
$\uparrow$

### 4.13 FLOWCHART DIRECTIVE (DAS MR ONLY)

### 4.13.1 FLOW Directive (DAS MR Only)

FLOW is used to generate flowchart boxes.
The sequence of lines printed by this directive are:

- A blank line
- A row of asterisks
- The FLOW directive line
- A bottom row of asterisks
. A blank line

Box type, label and branches are placed in the appropriate places in the flowchart box borders
All labels and symbols used with the FLOW directive are not considered as part of the program symbol table and can not be used either for any program label functions or as operands in other parts of the program. The 2 blank lines and asterisk lines generated are not counted as assembly lines by the assembler.

Figure 4-10 contains a sample of FLOW directive usage.
PROGRAM OUTPUT FLOWCHART FORMATS

| Print Position | Contents |
| :---: | :--- |
| Top Box $1-29$ | blank |
| 30 | asterisk |
| $31-32$ | flow type |
| $33-40$ | asterisks |
| $41-45$ | optional flow label |
| $46-69$ | asterisks |
| 30 | blank |
| $31-36$ | asterisk <br> $37-40$ <br> $41-46$ |
| Bottom | decision right symbol (based on decision <br> response, yes or no) |
| $47-69$ |  |$\quad$| asterisks |
| :--- |
| optional decision non-contiguous |
| symbol |

## Columns

## Contents

| 1.6 | optional flowchart box label |
| :---: | :---: |
| 7 | blank |
| 8-12 | FLOW, |
| 13-14 | flowchart type: |
|  | $E N=$ entry <br> $E X=$ exit <br> $P R=$ procedure <br> $\mathrm{SU}=$ subroutine <br> DY = decision, yes branch to right <br> DN = decision, no branch to right <br> $10=1 / O$ process <br> $\mathrm{CO}=$ continuation flow |
| 15 | blank |
| 16-28 | optional branch labels of the form: |
|  | LABEL1,LABEL2 |

where:
LABEL1 = for DY or DN the branch on specified condition; else for non-contiguous flow.

LABEL2 = for DY or DN to specify non-contiguous flow

29
blank
30 asterisk
31 blank
32-67 comment line for flowchart box. If current flow is a subroutine, the subroutine narne begins in column 32 and continues for up to 6 characters. The name delimiter is a comma.

68 comma if comments continue into next line otherwise blank

69
asterisk


Figure 4-10. Sample FLOW Directive Usage (DAS MR Only)

## SECTION 5

## OPERATING THE ASSEMBLER

DAS MR and DAS 8A are two-pass assemblers that may be scheduled by job central directives. Assembler processing during the two passes is described in section 5.1. Operation of DAS MR under VORTEX I/VORTEX II is described in section 5.2, followed by operation descriptions of DAS MR under MOS, as stand-alone, and of DAS 8A (also standalone).

### 5.1 ASSEMBLER PROCESSING

This section describes the general features of DAS assembler processing. Specific operating procedures and output listing examples for various DAS/operating system combinations are given in section 5.2.

### 5.1.1 Assembler Input Media

The source program may be input to the assembler on punched cards, paper tape, or any other source input medium. Details regarding source statement field placement are given below.

Fixed Format. Fixed format, normally used with punched cards, used as input to the DAS assemblers contains four fields corresponding to the instruction and directive fields:
a. The label field is in columns 1 through 6 . Its use is governed by the requirements of the instruction or directive.
b. The operation field is in columns 8 through 14. It contains the instruction or directive mnemonic. Indirect addressing is specified by an asterisk following the mnemonic.
c. The variable field begins in column 16 and ends with the first blank that is not part of a character string. Its use depends on the instruction or directive. If two or more subfields are present, they are separated by commas.
d. The comment field fills the remainder of the card. If the variable field is blank, the comment field begins in column 17.

An asterisk in column 1 indicates that the entire card contains a comment.
The fixed format is shown in figure 5-1. Note that columns 7 and 15 are always unpunched (blank).

Free Format. Free format can be used with any media but is normally used with paper tape. Free format used as input to the DAS assemblers contains source statements of up to 80 characters each (not including the carriage return and line feed characters). Each punched statement contains four fields corresponding to the instruction and directive fields. The label, operation and variable fields are separated by commas or blanks, and the comment field starts after the first variable field blank that is not part of a character string. Each statement is terminated by a carriage return (CR) followed by a line feed (LF).
a character string. Each statement is terminated by a carriage return (CR) followed by a line feed (LF).

The four fields used when free format input to the DAS assembler is selected are:
a. Label field use is governed by the requirements of the instruction or directive. It is terminated with a comma or blank. If this field is not used, a comma appears as the first character of the source statement.
b. The operation field contains the instruction or directive mnemonic. An asterisk following the mnemonic specifies indirect addressing. This field begins immediately following the label field terminator and is terminated by a comma or blank.
c. The variable field can be blank, or contain one or more subfields separated by commas or blanks. It must immediately follow the instruction field terminator (comma or blank). Subfields can be voided by using adjacent commas or blanks. This field is terminated by a blank that is not part of a character string, or with a CR or LF.
d. The comment field fills the remainder of the staternent (from the terminating blank of the variable field to the next CR or LF).

If the first nonblank character of a source statement is an asterisk, the entire statement is a comment.

The free format where commas are used as separators is shown in figure 5-1. Note that any source input may use either free or fixed format.

### 5.1.2 Pass 1 - Symbol Table

During pass 1, the DAS assembler reads the source program and constructs a symbol table of all symbols appearing in the source program. For each symbol in the table, there is a corresponding value, usually an address in memory. Symbol table capacities are summarized in table 5-1.

Table 5-1. DAS Symbol Table Capacities

| Assembler | 8K Memory | Greater than 8K Memory |
| :---: | :---: | :---: |
| DAS 8A | 440 | $440+\mathrm{n}(800)$ |
| DAS MR | 20 | $20+\mathrm{n}(800)$ |
| where $\mathrm{n}=$number of 4 K memory increments <br> above 8K. |  |  |

## OPERATING THE ASSEMBLER

### 5.1.3 Pass 2-Assembler Output

DAS produces a source/object listing of the assembled program, as well as an object program in reloadable format. The object program may be output to any BO device supported by the operating system.

The listing can be obtained in whole or in part as the program is being assembled. The source (symbolic) program and the object (absolute) program are listed side by side on the listing device. This device can be any LO device supported by the operating system.

The listing is output according to the specifications given by the list and punch control directives in the assembly (DAS 8A, DAS MR).

Error analysis during assembly causes error messages (section 5.1.4) to be output on the line following the point of detection.

Figure 5-2 illustrates the format of the output listing. The columns are further described below:

| Address | This column shows the current location <br> counter value in octal. It is incre- <br> mented for each word of object code. |
| :--- | :--- |
| Code | Most entries in this column are words <br> of object code (in octal). The values <br> of symbols assigned via symbol definition <br> directives (EQU, SET, etc.) are also <br> shown in this column but are not part <br> of the object code. |
| Mode | An indication of the addressing mode, <br> as follows: |

A Absolute value
C Common
E Externally defined
I Indirect Pointer
L Literal Pointer
$R \quad$ Relative address value

Line Count The assembler assigns a unique ascending (DAS MR only) integer number to each non-blank input statement in order of sequence in the input source deck, starting with 1 . This statement number is listed in the fourth column, and is used to cross reference error messages to the statements which caused the errors. Statements generated by macro expansions are not assigned a statement number. All statements generated by a DUP directive have the same line number.

Symbolic Source Statement

Reproduces the source statements as input, with additional lines showing directive-duplicated statements and macro expansion space.

| Address | Code | Mode | Line <br> Count | Symbolic <br> Source |  |
| :--- | :--- | :--- | :---: | :--- | :--- |
| 014000 |  |  | 1 |  | ORG |
| 014000 | 000000 |  | 2 | ABS | ENTR |
| 014001 | 001002 | R | 3 |  | JAP* ABS |
| 014002 | 114000 |  | 4 |  |  |
| 014003 | 005211 |  | 5 | CPA |  |
| 014004 | 001000 | R |  | JMP* ABS |  |
| 014005 | 114000 |  | 6 |  | END |

Figure 5-2. Output Listing Format

### 5.1.4 Error Messages

The assembler checks source statement syntax during both pass 1 and 2. Detectable errors are listed during pass 2.

The error message appears in the listing line following the statement found to be in error. Each line can hold up to four error messages.

The DAS error codes and their meanings are listed in table 5-2.
Table 5-2. DAS Error Codes

| Code | Meaning |
| :---: | :---: |
| *AD | Error in an address expression |
| *DC | Decimal character in an octal constant |
| *DD | Illegal redefinition of a symbol or the location counter |
| *E | Incorrectly formed statement |
| *EX | Illegally constructed expression |
| *FA | Floating-point number contains a format error |
| *IL | First nonblank character of a source statement is invalid (the statement is not processed) |

Table 5-2. DAS Error Codes (continued)

| Code | Meaning |
| :---: | :---: |
| *MA | Inconsistent use of indexing and indirect addressing |
| *MQ ${ }^{-}$ | Missing right quotation mark in character string |
| *NR | No memory space available for additional entries in assembler tables |
| *NS | No symbol in the label field of a SET, EQU, MAC, or FORM directive or no symbol in the label or variable field of an OPSY directive, or no symbol in the variable field of a NAME directive. |
| *OP | Undefined operation field (two No Operation (NOP) instructions are generated in the object program; the remainder of the statement is not processed), or illegal nesting of DUP or MAC directives or DUP of a macro call |
| *QQ | Illegal use of prime (') |
| *R | Relocatable item where an absolute item should be defined |
| *SE | Synchronization error: symbol value in pass 2 is different from that found in pass 1 |
| *SY | Undefined symbol in an expression |
| *SZ | Expression value too large for a subfield, or a DUP directive specifies that more than three statements are to be assembled ( m parameter) |
| *TF | Undefined or illegal indexing specification |
| *UC | Undefined character in an arithmetic expression |
| *UD | Undefined symbol in the variable field of a USE directive |

Table 5-2. DAS Error Codes (continued)

| Code | Meaning |
| :---: | :---: |
| *VF | Instruction contains variable subfields either missing or inconsistent with the instruction type |
| *XR | Address out of range for an indexing specification |
| * $=$ | Invalid use of literal |
| $*$ | Implicit indirect reference when I parameter is present on the /DASMR directive. |
| SE | Missing "END" card error (DAS MR with VORTEX I and VORTEX II) |
| \$M | Missing "MEND" card error (DAS MR with VORTEX I and VORTEX II) |
| \$G | Missing "GOTO" target error (DAS MR with VORTEX I and VORTEX II) |
|  | Note: The resulting output listing may not reflect the source code syntax correctly. There may be erroneous missing symbol errors, etc., since only a partial assembly is performed on detection of a missing target error. The listing is meant to be used as an aid to locating the missing target. |
| \$1 | 1/O Error (DAS MR with VORTEXI and VORTEX II) |
| \$S | Syrnbol overflow error (DAS MR with VORTEX I and VORTEX II) |

## OPERATING THE ASSEMBLER

### 5.2 ASSEMBLER OPERATING PROCEDURES

Since DAS MR operates under MOS or VORTEX and uses the MOS or VORTEX I/O control system, the I/O devices can be defined as required.

DAS MR uses the secondary storage device unit for pass 1 output. It inputs the symbolic source statements from the processor input (PI) logical unit in alphanumeric mode, and outputs them in the same mode on the processor output (PO) logical unit. When DAS MR detects the END directive, it terminates pass 1 , returns to the beginning of the source program, and begins pass 2. During pass 2, the source statements are the input from the system scratch (SS) logical unit, a listing is output on the LO unit, and the binary object program is output on the BO unit.

Sections 5.2.1, 5.2.2, and 5.2.3 describe DAS MR operations in different environments. DAS 8 A operation is described in section 5.2.4.

### 5.2.1 DAS MR Operation (VORTEX I/VORTEX II)

The /DASMR directive schedules the DAS MR assembler with the specified options for background operation on priority level 1. It has the general form:
/DASMR, $p(1), p(2) \ldots, p(n)$
where:
each $p(n) \quad$ if any, is a single character specifying one of the options shown in table 5-3. The /DASMR directive can contain up to six such parameters in any order.

Table 5-3. DAS MR Options for Background Operation

| Parameter | Presence | Absence |
| :---: | :--- | :--- |
| B | Suppresses binary object <br> Outputs binary object on GO <br> file <br> M <br> N | Suppresses symbol-table listing <br> Suppresses source listing |
| I | Flags implicit indirect <br> instructions with '*II error'. | Suppresses output of binary <br> object on GO file <br> Output symbol-table listing |
| X | (DAS MR with VORTEX I and VORTEX III <br> Addressing and generated code lists are <br> printed in hexadecimal. | Outputs source listing <br> Assembles implicit indirect <br> instructions. <br> (DAS MR with VORTEX I and VORTEX III) <br> Addressing and generated code lists are <br> printed in octal. |

The DAS MR assembler reads source records from the VORTEX PI logical unit on the first pass. The PI unit must be set to the beginning of the source file before the /DASMR directive is executed. This can be done with an /ASSIGN, /SFILE, /REW, or /PFILE directives. A load-and-go operation requires, in addition, an /EXEC directive. Details of the preceding directives are given in the V70 VORTEX I or VORTEX II Operating System Reference Manual.

Shown below is an example for scheduling the DAS MR with no source listing but with the binary object output on the VORTEX logical unit GO file:

```
/JOB, EXAMPLE
/DASMR,N,L,B
```

/JOB (as well as /ENDJOB or/FINI) initializes the GO file to start of file. If BO is assigned to a rotating memory partition, a /PFILE,BO,,BO must precede the /DASMR directive to initialize the file (unless the assembly is part of a stacked job).

DAS MR uses the secondary storage device unit for pass 1 output. It reads a source module from the PI logical unit and outputs it on the PO unit. The source input for pass 2 is entered from the SS logical unit.

When an END statement is encountered, the SS unit is repositioned and reread. During pass 2, the output can be directed to the BO and/or GO units for the object module and the LO unit for the assembly listing. The SS or PO file, which contains a copy of the source module, can be used as input to a subsequent assembly.

DAS MR has a symbol-table area for 175 symbols at five words per symbol. To increase this area, input before the /DASMR directive a /MEM directive where each 512 -word block enlarges the capacity of the table by 100 symbols.

A VORTEX II physical record on an RMD is 120 words. Source records on RMD are blocked three 40 -word records per VORTEX II physical record, and object modules on RMD are blocked two 60 -word modules per record. However, in the case where $\mathrm{SI}=\mathrm{PI}=$ RMD, records are not blocked but assumed to be one per VORTEX II physical record. When an input file contains more than one source module each new source module must start at a physical record boundary. Unused portions of the last physical record of the previous source modules should be padded with blank records. Proper blocking may be ensured by following the END statement of the previous source module with two blank records.

Figure 5-3 shows the listing output resulting from assembling and executing a sample DAS MR program under VORTEX II.

## 13:26:A3 /JOB,SWITCH <br> 13:26:49 /KPMODE, O <br> 13:26:52 /OASMR.L.B

Figure 5-3. Example of Assembled and Executed DAS MR Program Under VORTEX Control

```
            PAGE I OS-16.76 SWITCH VORTEX OASMR 1326 HOURS

NAME
```

NAME SEITCH

```
NAME SEITCH
```

NAME SEITCH
000000 R 2 SWITCHEDU *

```
```

000000 R 2 SWITCHEDU *

```
```





```
```

000050 A T RECG ENU COUNTGCOUNT RECORD LENGTH (IN WORDS)

```
```

000050 A T RECG ENU COUNTGCOUNT RECORD LENGTH (IN WORDS)

```
```

000050 A T RECG ENU COUNTGCOUNT RECORD LENGTH (IN WORDS)
000004 A 8 PI EQU 4 PROCESSOR INPUT
000004 A 8 PI EQU 4 PROCESSOR INPUT
000004 A 8 PI EQU 4 PROCESSOR INPUT
00n005 A LO EQU 5 LISTING OUTPUT
00n005 A LO EQU 5 LISTING OUTPUT
00n005 A LO EQU 5 LISTING OUTPUT
000000 A 10 WAIT ENU O WAIFFOR IO
000000 A 10 WAIT ENU O WAIFFOR IO
000000 A 10 WAIT ENU O WAIFFOR IO
000001 \ II NOWAIFEQU 1 IMMEDTATE RETURN
000001 \ II NOWAIFEQU 1 IMMEDTATE RETURN
000001 \ II NOWAIFEQU 1 IMMEDTATE RETURN
000001 A 12 ASCII EQU 1
000001 A 12 ASCII EQU 1
000000 R i3 START EQU
000000 R i3 START EQU
000000 006505 A
000000 006505 A
000001 000000 E
000001 000000 E
00000? 001404 A
00000? 001404 A
000003 000075 R
000003 000075 R
000004 000050 A
000004 000050 A
15 IOLINK LO,CNTRL,RECL+1
15 IOLINK LO,CNTRL,RECL+1
15 IOLINK LO,CNTRL,RECL+1
000005 006505 A
000005 006505 A
000006 000001 E
000006 000001 E
000007 001405 4
000007 001405 4
000010 000074 R
000010 000074 R
000011 000051 4
000011 000051 4
000012 006505 A
000012 006505 A
000013 000000 E
000013 000000 E
000014 100000 A
000014 100000 A
000015 010004 A
000015 010004 A
000015 000000 E
000015 000000 E
000017 000000 A
000017 000000 A
000020 000000 A
000020 000000 A
17 READCR STAT READ,ENO,ENO.END,READCR

```
17 READCR STAT READ,ENO,ENO.END,READCR
```

17 READCR STAT READ,ENO,ENO.END,READCR

```
```

EXT PIFCB,LDFCB

```
EXT PIFCB,LDFCB
```

EXT PIFCB,LDFCB
EQU
EQU
EQU
|
|
|
EQU 2

```
EQU 2
```

EQU 2

```



```

1

```
1
```

1
IOLINK PI,BUFF,RECL
IOLINK PI,BUFF,RECL
IOLINK PI,BUFF,RECL
16 READ READ PIFCB,PI,WA!T,ASCII

```
        16 READ READ PIFCB,PI,WA!T,ASCII
```

        16 READ READ PIFCB,PI,WA!T,ASCII
    ```

```

000057 000000 A
31 BUSY STAT WRIPE,END,END,END,BUSY
000060 006505 A
000061 000022 E
000062000051 R
000063 000071 R
000064 000071 R
000065 00007: R
000066000060 R
000067 001000 A 32 JMP READ READ SOME MORE
000070 000012
33 END
EXIT
000071006505 A
000072000006 E
000073 000200 A
000074 120240 A 34 CNTRL DATA ', ' PRINT CONTRNL
000075 000000 R 35 BIJFF BSS S% RECL
PAGE 3 08-16m76 SWIFCH VORTEX DASMR 1326 HOURS
entry names
OOOOOO R SWITCH
EXTERNAL NAMES
000055 E LOFCB 000016 E PIFCB 000072 E VSEXEC 000052 E VSIDC
000061 E VSIOST
SYMBOLS
000001 A ASCII 000002 A B 000075 R BUFF 000060 R BUSY
000074 R CNTRL 000024 A COUNT 000032 R DOIT 000071 R END
000005 LO 000055 E LDFCB 000001 A NOWAIT 000004 A PI
000016 E PIFCR 000012 R READ 000021 R READCR 000050 A RECL
000000 R START ONOOOO R SWITEH ONOOT2 E VSEXEC OOOO52 E VSIOC
000061 E VSIOST 000000 A WAIT 000051 R WRITE 0000001 A X
- ERRORS ASSEMBI.Y COMPLETF

```



\subsection*{5.2.2 DAS MR Operation (MOS)}

The DAS MR assembler may be loaded and executed under the Master Operating System (MOS) using the following directives:
/ASSEMBLE
\(/ A, p(1), p(2), \ldots, p(n)\)
This control directive directs the executive to load the assembler. The parameter string specifies optional tasks for the assembler or executive to perform after the assembly is completed. These tasks are:
\begin{tabular}{lll} 
Parameter & \begin{tabular}{l} 
Definition \\
No source listing
\end{tabular} & \begin{tabular}{l} 
Default Assignment \\
Source listing
\end{tabular} \\
B & No binary object & Binary object program output \\
MAP & Memory map on load-and-go & No memory map on load-and-go \\
L & Load-and-go after assembly & No load-and-go after assembly \\
M & No symbol table listing & Symbol table listing
\end{tabular}

To read the same physical symbolic source statements for both assembly passes, input:
/ASSIGN \(\quad \mathrm{PO}=\mathrm{DUM}, \mathrm{SI}=\mathrm{PI}\)
/ASSEMBLE
The processor output listing serves as a copy of the program; it can be input for another assembly.

During a DAS MR assembly operation, if logical unit SS is not a magnetic tape unit, a flag bit is set in the peripheral control word PCW. When the end of pass 1 is detected, this bit is interrogated. If it is set, DAS MR does a status check on logical unit PO, prints the message RELOAD SOURCE on the Teletype, and halts. When the computer is placed in the run mode, DAS MR rewinds logical unit SS and begins pass 2 of the assembly. If the flag bit is not set (SS not equal to magnetic tape), no status check is done on PO and DAS MR immediately rewinds logical unit SS and begins pass 2.

Figure 5-4 illustrates a sample program assembly under MOS.
```

/JOB, EXAMPLE
/OATE,O8.17-76
/ASSEMBLE,B.L

```

Figure 5-4. Example of Assembled and Executed DAS MR Program Under MOS Control

OPERATING THE ASSEMBLER
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{PAGE} & - & M & & \multicolumn{2}{|l|}{08-17-76} & \multirow[b]{2}{*}{STRT} & \\
\hline & & & 1 & & NAME & & \\
\hline & 106612 & A & 2 & CRLV & EQU & \[
0106612
\] & \\
\hline 000000 & & & 3 & STRT & 855 & & \\
\hline 000000 & 002000 & 1 & 4 & & WALF & 5,36, NAME & \\
\hline 000001 & 000000 & E & & & & & \\
\hline 000002 & 001005 & A & & & & & \\
\hline 000003 & 000044 & A & & & & & \\
\hline 000004 & 00001月 & \(R\) & & & & & \\
\hline \[
000005
\] & \[
002000
\] & 4 & 5 & & STAT & 5, ** 4, **3,** & 2,* -6 \\
\hline 000006 & 000001 & E & & & & & \\
\hline 000007 & 000005 & A & & & & & \\
\hline 000010 & 000014 & - & & & & & \\
\hline 000011 & 000014 & R & & & & & \\
\hline 000012 & 000014 & R & & & & & \\
\hline 000013 & \[
000005
\] & R & & & & & \\
\hline 000014 & 002000 & A & 6 & & CALL & EXIT & \\
\hline 000015 & 000000 & \(E\) & & & & & \\
\hline \[
000016
\] & \[
106612
\] & A & 7 & NAME & DATA & CRLF, IODEAN & - GASYON' \\
\hline \[
000017
\] & \[
147704
\] & A & & & & & \\
\hline 000020 & 142701 & A & & & & & \\
\hline 000021 & 147240 & A & & & & & \\
\hline 000022 & 1452.56 & A & & & & & \\
\hline 000023 & 120307 & A & & & & & \\
\hline 000024 & 140723 & A & & & & & \\
\hline 000025 & 152317 & \(\Delta\) & & & & & \\
\hline 000026 & 147240 & A & & & & & \\
\hline \[
000027
\] & \[
106612
\] & A & 8 & & DATA & CRLF. 1975 N & GRANDI \\
\hline \[
000030
\] & \[
134667
\] & A & & & & & \\
\hline 000031 & 132640 & \(A\) & & & & & \\
\hline 000032 & 147256 & \(A\) & & & & & \\
\hline 000033 & 120307 & 4 & & & & & \\
\hline 000034 & 151301 & A & & & & & \\
\hline 000035 & \[
147301
\] & A & & & & & \\
\hline 000036 & 106f1? & 4 & 9 & & DATA & CRIF. ORANGE & ORANGE' \\
\hline 000037 & 147722 & A & & & & & \\
\hline 000040 & 140716 & A & & & & & \\
\hline OOOOA1 & 143705 & A & & & & & \\
\hline 90004? & 170240 & A & & & & & \\
\hline 000043 & 120240 & A & & & & & \\
\hline 000044 & 147722 & A & & & & & \\
\hline 0000A5 & 14079 & A & & & & & \\
\hline OOOOAS & 143708 & A & & & & & \\
\hline 000047 & 106612 & A & 10 & & DATA & CRLF,'CALIF & 926671 \\
\hline
\end{tabular}

Figure 5-4. Example of Assembled and Executed DAS MR Program Under MOS Control (continued)

Figure 5-4. Example of Assembled and Executed DAS MR Program Under MOS Control (continued)

\section*{OPERATING THE ASSEMBLER}

\subsection*{5.2.3 DAS MR Operation (Stand-Alone)}

DAS MR may be loaded and executed under control of the stand-alone FORTRAN IV loader. The operating procedure is as follows:
a. Load the stand-alone loader using the binary load/dump program (BLD II). Set A register to zero before loading to prevent execution of the stand-alone loader. At completion of loading, the execution address of the stand-alone loader will be in the \(X\) register (013260).
b. Make the following modifications to memory;
\begin{tabular}{cc} 
Location & New Contents \\
5 & 0210 \\
6 & 0210 \\
7 & 0210
\end{tabular}
c. Execute the stand-alone loader by setting the \(P\) register to the execution address determined in step a and pressing RUN.
d. When executed, the stand-alone laoder will print " \(L N\) "' on the Teletype. At this time, peripheral device assignments may be altered by entering the one-digit number of the old logical unit followed by the two-digit number of the substitute unit. DAS MR uses the following logical units:
\begin{tabular}{lll} 
Logical & Logical & Default \\
Unit & Unit & Device \\
Number & Name & Assignment \\
3 & PI & Card reader \\
4 & LO & Line printer \\
2 & BO & Paper tape punch \\
6 & GO & Dummy \\
8 & SS & Magnetic tape \({ }^{* *} 00\) \\
9 & PO & Magnetic tape \({ }^{* *} 10\)
\end{tabular}
* Device Address 010
** Device Address 011

As an example of device reassignment:

LN
300400201806900
Would reassign:
PI = Teletype Keyboard
LO \(=\) Teletype Printer
BO = Teletype Paper Tape Punch
SS = Teletype Keyboard
PO = Dummy
For a complete list of peripheral assignments, see table 5-4.

Table 5-4. List of Peripheral Assignments for Stand-Alone DAS MR
\begin{tabular}{|l|l|}
\hline \begin{tabular}{l} 
Logical \\
Unit \\
Number
\end{tabular} & \multicolumn{1}{|c|}{ Assignment } \\
\hline 0 & Teletype keyboard and printer \\
1 & Teletype paper tape reader and punch \\
2 & High-speed paper tape reader/punch \\
3 & Card reader \\
4 & Line printer \\
5 & Dummy \\
6 & Dummy \\
7 & Card punch \\
8 & Magnetic tape unit 0 \\
9 & Magnetic tape unit 1 \\
10 & Magnetic tape unit 2 \\
11 & Magnetic tape unit 3 \\
12 & Unformatted paper tape I/O (HSPT) \\
\hline
\end{tabular}
e. Following device reassignments, the stand-alone loader will print "IN" on the Teletype. At this time, the operator should ready the DAS MR object on the input device and respond by typing the proper designation on the Teletype:

\section*{OPERATING THE ASSEMBLER}

P = Paper Tape Reader
T = Teletype Paper Tape Reader
\(0,1,2,3=\) Magnetic Tape Controller
\(0,1,2\), or 3 respectively
To enable print out of a load map, the operator must type " \(M\) " immediately following the device designator. Following the typed characters, the operator must type a CR (carriage return) to initiate loading of the DAS MR object.

If an error is detected, the loader types a 2-character error message code and halts. To continue, the operator should remove the cause of the error (refer to error messages), ready the input device to read from the beginning of the object material, reload the loader program, and repeat the above procedure.

\section*{Error Messages}

The following 2-character error messages are output to the Teletype whenever the corresponding error condition is detected:

\section*{Messages}

Meaning
\begin{tabular}{ll} 
PS & \begin{tabular}{l} 
Program Size Error. Program memory requirements exceed \\
available program/common storage.
\end{tabular} \\
LS & \begin{tabular}{l} 
Literal Size Error. Program literal requirements exceed \\
available literal storage.
\end{tabular} \\
CM & \begin{tabular}{l} 
Common Error. The program contains conflicting size \\
definitions for a common block.
\end{tabular} \\
DA & \begin{tabular}{l} 
Data Error. The program attempted to overlay the loader, \\
loader tables, or resident programs.
\end{tabular} \\
TX & \begin{tabular}{l} 
Text Error. The program object text contains an illegal or \\
erroneous loader code.
\end{tabular} \\
RD & \begin{tabular}{l} 
Read Error. The loader encountered a read error while \\
attempting input of object text.
\end{tabular} \\
SQ & \begin{tabular}{l} 
Record Error. The loader inputs an invalid record type.
\end{tabular} \\
CK & \begin{tabular}{l} 
Sequence Error. The loader inputs an object text record \\
with an invalid sequence number.
\end{tabular} \\
Check-Sum Error. The loader inputs an object text record \\
with an invalid check-sum.
\end{tabular}
f. After DAS MR is loaded, peripheral devices for logical units \(3,4,2,6,8\), and 9 must be loaded from the Run-Time I/O tape. This is accomplished by placing the Run-Time I/O tape on the input device and repeating step e.
g. After the Run-Time I/O is loaded, the I/O control program must be loaded from the RunTime utility tape. This is accomplished by placing the Run-Time utility tape on the input device and repeating step e.
h. When all externals have been satisfied the loader will halt with the P register \(=3\). To execute DAS MR, the operator should press RUN.

Upon execution, DAS MR will input source statements from logical unit (PI), output source for pass to logical unit (PO), input pass source from logical unit (SS), output binary object to logical unit (BO), and output listing to logical unit (LO).

Source input to DAS MR terminates upon input of either an EOF or a source record containing a slash (/) as the first character. A slash record will cause an end-of-file to be output to the BO device.

\subsection*{5.2.4 DAS 8A Operation}

The DAS 8A assembler may be loaded and executed by the stand-alone procedure described in the following paragraphs.

Loading the Assembler. Load the assembler program into memory using the binary load/dump program (BLD II). Execute it by entering a positive, nonzero value in the A register during loading, or by clearing all registers, pressing (SYSTEM) RESET and entering the RUN state. (Set RUN indicator on and press START).

During execution, the program first determines the amount of memory required. It then stores in address 000003 a value one less than the lower limit of BLD II. This is the highest address that the assembler can use without destroying part of BLD II.

DAS 8A comprises two sections: The I/O section allows the specification of \(1 / 0\) devices for assembler input and output. The second section is the assembler itself.

1/O Section Operation. The I/O section of DAS 8A, using the Teletype printer, makes three requests for definitions of \(1 / O\) devices:

\section*{ENTER DEVICE NAME FOR \(x X\)}
where xx is one of the I/O function names: SI (source input), LO (list output), or BO (binary output), respectively.

1/O Device Assignment. Assignment of I/O devices is accomplished by responding to each request in turn by means of a Teletype keyboard input which names the desired device, followed by a carriage return (CR). The acceptable device names for each request are listed in table \(5-5\). If the default assignment is desired, press \(C R\) only.

If an incorrect device name is type, the message:

DEVICE NAME NOT VALID
is output and the request repeated.

\section*{OPERATING THE ASSEMBLER}

To terminate the output of any line to the Teletype, press RUBOUT. The error correction feature can be used any time during I/O device specification.

When I/O assignments are complete, the I/O section uses BLD II to load the assembler section into memory.

To restart the I/O section before the assembler section is loaded, set STEP indicator on, clear all registers, press (SYSTEM) RESET, set RUN indicator on and press START.

Table 5-5. Acceptable 1/O Devices
\begin{tabular}{|c|c|c|c|}
\hline Assembly Function & Device & Description & Default Assignment \\
\hline SI (source input) & \begin{tabular}{l}
TR \\
TY \\
PR \\
CR \\
CR1 \\
MTnn
\end{tabular} & \begin{tabular}{l}
Teletype paper tape read \\
Teletype keyboard \\
High-speed paper tape reader \\
Card reader (026 code) \\
Card reader (029 code) \\
Magnetic tape
\end{tabular} & TR \\
\hline LO (list output) & \[
\begin{aligned}
& \text { TY } \\
& \text { LP2 }
\end{aligned}
\] & Teletype printer Line printer (70-6701) & TY \\
\hline BO (binary output) & \begin{tabular}{l}
TP \\
PP \\
CP \\
MTnn
\end{tabular} & \begin{tabular}{l}
Teletype paper tape punch High-speed paper tape punch \\
Card punch \\
Magnetic tape
\end{tabular} & TP \\
\hline
\end{tabular}

Assembler Section Operation. When BLD II relinquishes control to the assembler section, the computer halts with 000001 in the program counter ( \(P\) register). For an assembler pass 1, set SENSE switch 1; for pass 2, reset SENSE switch 1 and set SENSE switches 2 and 3.

If pass 1 is selected, ready the SI device with the source input media and set RUN indicator on and press START.

For pass 2, ready the SI device with the source input media, ready the BO and LO devices, set RUN indicator on and press START.

The END directive terminates both passes 1 and 2. Pass 1 terminates with 000001 in the \(P\) register and 0177777 in the A register. Pass 2 produces the binary object loader text and program listing and terminates when END is encountered with the same register values as pass 1. A MORE directive causes the computer to stop and wait until the SI unit prepared with the additional source input media, and the RUN state is entered. MORE is indicated by 0170017 in the A register.

The program listing can be suppressed during pass 2 by resetting SENSE switch 2, and the binary output, resetting SENSE switch 3. Error messages cannot be suppressed and are output on the LO device as the error is detected during pass 2.

Synchronization errors halt the assembly with 000777 in the A register. To continue the assembly, set RUN indicator and press START. The assembler resets the location counter value to that assigned on pass 1, prints error message *SE, and continues the assembly.

Pass 2 can be restarted or repeated for extra copies of the assembled program without repeating pass 1 .

At the completion of pass 2, the assembler can accept another assembly using the same 1/O devices. For other I/O devices, reload the assembler program, starting with the I/O section.

To restart the assembler, set STEP indicator on, clear all registers, press (SYSTEM) RESET, set RUN indicator on and press START. The assembler halts with 000001 in the \(P\) register and is ready to accept another assembly.

Using Magnetic Tape. The DAS 8A assembler can communicate with any of the magnetic tape transports on a controller. Up to four transports may be connected to each of the tape controllers. A configuration may have one to four magnetic tape controllers.

The magnetic tape transport number and controller device address is specified in the device name specification of the I/O Control Section. A listing of magnetic tape transport device names with their corresponding tape transport number and address is given in table 5-6.

Table 5.6. Device Names for Magnetic Tape Transports
\begin{tabular}{|c|c|c|}
\hline \begin{tabular}{l} 
Device \\
Name
\end{tabular} & & \begin{tabular}{c} 
Transport \\
Number
\end{tabular} \\
\hline MT00 & 010 & 1 \\
MT01 & 010 & 2 \\
MT02 & 010 & 3 \\
MT03 & 010 & 4 \\
MT10 & 011 & \\
MT11 & 011 & 1 \\
MT12 & 011 & 2 \\
MT13 & 011 & 4 \\
MT20 & 012 & \\
MT21 & 012 & 1 \\
MT22 & 012 & 2 \\
MT23 & 012 & 3 \\
MT30 & 013 & 4 \\
MT31 & 013 & 1 \\
MT32 & 013 & 2 \\
MT33 & 013 & 3 \\
& & 4 \\
\hline
\end{tabular}


\footnotetext{
DAS 8A program is shown in figure 5-6. An example of an assembled DAS 8A program with
}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[t]{5}{*}{\[
\begin{aligned}
& \pi \\
& 0 \\
& 0 \\
& 0 \\
& 0 \\
& 0 \\
& 0 \\
& 0
\end{aligned}
\]} & \multicolumn{4}{|r|}{das coding form} & 2 & \\
\hline & \multicolumn{6}{|l|}{} \\
\hline & & Tmiajum & पुरत B & द－mmer－ & & Ama \\
\hline & \[
\begin{array}{|l|}
\hline \text { SQRT } \\
* \\
* \\
* \\
\hline
\end{array}
\] & \[
\begin{aligned}
& B S S \\
& E E R \quad \text { SQUA }
\end{aligned}
\] & \[
1040
\]
RE ROФT SUBRめU & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{RESERVE 40 ФCTAL L \(\varnothing C A T I \Phi N S\) TINE CALCULATED BY THE APPRQXIMATION}} & \\
\hline & \[
{ }_{*}^{*} \text { * }
\] & \(\left.x_{i}+\frac{A}{x_{j}}\right)=x_{i}+\) & ＋1 〈DO NOT KEYPUNCH〉 & & & \\
\hline \multirow[t]{6}{*}{} & \begin{tabular}{ll}
\(*\) & ENT \\
\(*\) & \(X\) \\
\(*\) & \(R\) \\
\(*\) & SQU
\end{tabular} & ER WITH EGISTER． ARE R OOT & NUMBER FOR SQUA IS SAVED AND RE OF NEGATIVE NUIM & RE Rめ申T IN THE B REGISTER．THE PLACED ©N EXIT．ERRФR RETURN FФR MBERS AT \(n+2\) FRめM CALL． & & \\
\hline & \[
\begin{array}{|ll}
* & N \phi R \\
* & I N \\
* & \\
\hline
\end{array}
\] & \[
\begin{aligned}
& \text { MAL } \\
& \text { THETU } \\
& \hline
\end{aligned}
\] & N．AT \(n+3\) FROM ISTER & CALL WITH SQUARE RODT ФF NUMBER & & \\
\hline & XSQT． & \[
\begin{aligned}
& E N T R \\
& J B Z \\
& T B A
\end{aligned}
\] & \(E \times I T+1\) & \begin{tabular}{l}
PLACE WHERE RETURN ADDR IS SAVED SQ RT．ФF \(0=0\) \\
NUMBER \(=B R=A R\)
\end{tabular} & & \\
\hline & & \[
\begin{aligned}
& \text { JAN* } \\
& S T B \\
& S T B \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \text { XSQT } \\
& \text { NMBR } \\
& \text { APRX }
\end{aligned}
\] & \begin{tabular}{l}
ERRФR RETURN Tめ N＋2 SAVE NUMBER \\
NUMBER \(=1 S T\) APPR \(X I M A T I O N\)
\end{tabular} & & \\
\hline & \[
A G M
\] &  & \begin{tabular}{l}
SAVE \\
7.
\end{tabular} & \begin{tabular}{l}
SAVE XR \\
INITIALIZE XR FФR APPR． IERめ AR FめR DIVIDE
\end{tabular} & & \\
\hline & \(\because\)
\(\cdots\)
\(\because\)
\(\square\) & \(|\)\begin{tabular}{|ll} 
LDA & \(\ldots\) \\
DIV & \\
TBA & \\
\hline
\end{tabular} & NMBR APRX & \[
\begin{aligned}
& \text { NUMBER = BR } \\
& N U M B E R / A P P R \varnothing X I M A T I \varnothing N \\
& A / X=B R=A R
\end{aligned}
\] & & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[t]{4}{*}{} & \multicolumn{4}{|r|}{\multirow[b]{2}{*}{das coing form}} & \\
\hline & & & & & 33 \\
\hline & " & & I & & \\
\hline & \% & एTMatin: & & , m: 1 & \\
\hline \multirow[t]{8}{*}{} & & \[
\begin{aligned}
& A D D \\
& T A B \\
& \text { ASRB }
\end{aligned}
\] & APRX & \[
\begin{aligned}
& A / X+X=A R \\
& A / X+X=A R=B R \\
& (A / X+X) / / 2=B R
\end{aligned}
\] & \\
\hline & & \[
\begin{aligned}
& S T B \\
& D X R \\
& S X Z
\end{aligned}
\] & \[
\begin{aligned}
& A P R X \\
& E X I T
\end{aligned}
\] & \[
\begin{aligned}
& \text { NEXT APPR } \\
& \times R-1=X R \text { IMATI } \varnothing N \\
& \text { SQ RT, }=B R
\end{aligned}
\] & \\
\hline & EXIT & \[
\begin{aligned}
& \text { JMP } \\
& \text { LDX } \\
& \text { INR }
\end{aligned}
\] & \[
\begin{aligned}
& \text { AGN } \\
& \text { SAVE } \\
& X S Q T
\end{aligned}
\] & CФMPLETE APPRФXIMATION REST申RE XR UPDATE ENTRY TO \(n+3\) & \\
\hline & NMBR APRX & \[
\begin{aligned}
& \text { RETU* } \\
& \text { BSS } \\
& \text { BSS } \\
& \hline
\end{aligned}
\] &  & \(G \varnothing\) BACK TФ MAIN PRøGRAM & \\
\hline & SAVE & \[
\begin{aligned}
& \text { BSS } \\
& \text { END }
\end{aligned}
\] & I.... & Nめ EXECUTIØN ADDRESS & \\
\hline & & & & & \\
\hline & & & - & & \\
\hline & \(\square\) &  & - & & \\
\hline
\end{tabular}


Figure 5-6. Example of an Assembled DAS 8A Program


Figure 5-6. Example of an Assembled DAS 8A Program (continued)
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{6}{|c|}{100003} \\
\hline 000633 & 100626 & \(R\) & & & \\
\hline 000634 & 060662 & & , STA & - NMER & SAVE NUMBER \\
\hline 000635 & 0 O0663 & & , STA & - APRX & NUMBER 1ST APPROXIMATION \\
\hline 000638 & 070664 & & . STX & , SAVE & SAVE XR \\
\hline OOON37 & 006030 & & -LDXI & , 9 & INITIALIZE XR FOR APPR. \\
\hline 000640 & 000007 & & & & \\
\hline 000641 & 005001 & AGN & , TZA & 1 & TERO AR FOR OIVIOE \\
\hline 000642 & 020562 & & - LDA & - NMBR & NUMBER \(=\) BR \\
\hline 000643 & 170663 & & , IV & - \(\triangle P R X\) & NUMBER / APPROXIMATIUN \\
\hline 007644 & 005021 & & -TBA & , & \(A / X=B R=A R\) \\
\hline 090545 & 120663 & & , ADD & , \(\triangle P R X\) & \(A / X+X \quad A R\) \\
\hline 000646 & 005012 & & - TAA & , & \(A / X+X=A R=B R\) \\
\hline 000647 & 004101 & & - \(\triangle\) SRB & 11 & ( \(A / X+X) 1 / 2\) ERR \\
\hline 000650 & 060663 & & , STB & - APRX & NEXT APPROXIMATION \\
\hline 000651 & 005344 & & , DXR & , EXIT & \(X R=1 * X R\) \\
\hline 000652 & 001040 & & , \(5 \times 2\) & , EXIT & SA RT. \(\quad\) PR \\
\hline 000653 & 000556 & R & & & \\
\hline 000654 & 001000 & & . JMP & , AGN & COMPLETE APPROXIMATIUN \\
\hline 000655 & 000641 & R & & & \\
\hline 000656 & 030664 & EXIT & -LDX & , SAVE & RESTORE XR \\
\hline 000857 & 040525 & & -INR & - XSOT & UPDATE ENTRY YO \(N+2\) \\
\hline 000660 & 001000 & & - RETU* & , XSOT & GO BACK TO MAIN PRIGRAM \\
\hline 000661 & 100626 & \(R\) & & & \\
\hline 000662 & & NMER & , ASS & . 1 & \\
\hline 000663 & & APRX & -RSS & . 1 & \\
\hline 000664 & & SAVE & -PSS & . 1 & \\
\hline & 000000 & & , END & , & NO EXECUTION ADDRESS \\
\hline \multicolumn{6}{|l|}{ISTERALS} \\
\hline \multicolumn{6}{|l|}{POINTERS} \\
\hline \multicolumn{6}{|l|}{SYMAOLS} \\
\hline 1000064 & R SAVE & & & & \\
\hline 1000663 & \(R\) R \(A P Q X\) & & & & \\
\hline 1000662 & \(R\) NMAR & & & & \\
\hline 1000656 & R EXIT & & & & \\
\hline 1000641 & \(R\) AGN & & & & \\
\hline 1000526 & R XSAT & & & & \\
\hline 1000566 & R SQRT & & & & \\
\hline
\end{tabular}

1711-1173

PAGE 000004
1000515 R bOL
- 000514 A MAL" 000502 R NEXT

VTH-1176

Figure 5-6. Example of an Assembled DAS 8A Program (continued)

OPERATING THE ASSEMBLER


VTII-1177

PAGE 00000?


LIPERALS
POINTERS

SYMROLS
```

015040 R STP
015037 R BRAV
015036 R ALFA
OISnOS R SEC

```

1'T11-1178
Figure 5-7. Example of an Assembled DAS 8A Program with Errors

\section*{SECTION 6 STAND-ALONE FORTRAN/DAS MR LIBRARIES}

There are eight libraries for the stand-alone FORTRAN/DAS MR system.

\subsection*{6.1 COMPLEX MATH FUNCTIONS (FORTRAN CODED)}

This library consists of programs, collected, without modification, from the MOS. In order, they are:
\begin{tabular}{ll} 
\$9E & \$AC \\
CCOS & CMPLX \\
CSIN & \(\$ 8 K\) \\
CLOG & \(\$ 8 L\) \\
CEXP & \(\$ 8 M\) \\
CSQRT & \(\$ 8 N\) \\
CABS & \$ZD \\
CONJG & AIMAG \\
\$AK & \$OC \\
\$AL & REAL \\
\$AM & \$8F \\
\$AN & \(\$ 8 S\)
\end{tabular}

\subsection*{6.2 DOUBLE PRECISION MATH FUNCTIONS (FORTRAN CODED)}

This library consists of programs collected, without modification, from the MOS. In order, they are:
\begin{tabular}{ll} 
\$XE & DMINI \\
\$YE & DSIGN \\
\$ZE & \$YK \\
DATAN2 & \$YL \\
DLOGIO & \$YM \\
DMOD & \$YN \\
DINT & DBLE \\
DABS & \$XC \\
DMAXI &
\end{tabular}

\subsection*{6.3 SINGLE PRECISION MATH FUNCTIONS (FORTRAN CODED)}

This library consists of programs collected, without modification, from the MOS. In order, they are:
\begin{tabular}{ll} 
TANH & SNGL \\
ATAN2 & MAXO \\
ALOG10 & MAX1
\end{tabular}

\section*{STAND-ALONE FORTRAN/DAS MR LIBRARIES}
\begin{tabular}{ll} 
AMOD & MINO \\
AINT & MIN1 \\
AMAXO & MOD \\
AMAX1 & INT \\
AMINO & IDIM \\
AMIN & IFIX \\
DIM & \$JC \\
FLOAT &
\end{tabular}

\subsection*{6.4 DOUBLE PRECISION ARITHMETIC (DAS CODED)}

This library consists of programs collected from the MOS. The only modifications made were the deleting or adding of control cards to define the object code for 16 - or 18 -bit machines. In order, they are:
\begin{tabular}{ll} 
DSINCOS & DMULT \\
DATAN & DDIVIDE \\
DEXP & DADDSUB \\
DLOG & DNORMAL \\
IF & DLOADAC \\
POLY & DSTOREAC \\
CHEB & RLOADAC \\
DSQRT & SINGLE \\
\$DFR & DOUBLE \\
IDINT & DBLECOMP
\end{tabular}

\subsection*{6.5 SINGLE PRECISION ARITHMETIC (DAS CODED)}

\subsection*{6.5.1 Hardware Multiply/Divide}

This library consists of programs collected from the MOS. The only modifications made were the deleting or adding of control cards to define the object code for 16 - or 18-bit machines. In order, they are:
\begin{tabular}{ll} 
\$HE & XDADD \\
\$PE & XDSUB \\
\$QE & XECOMP \\
ALOG & \$FLOAT \\
EXP & \$IFIX \\
ATAN & IABS \\
SQRT-H & ABS \\
SINCOS & ISIGN \\
FMULDIV & SIGN \\
FADDSUB & \$HN-H \\
SEPMANTI & \$HM-H \\
FNORMAL & XMUL \\
XDDIV-H & XDIV \\
XDMULT-H & I\$FA
\end{tabular}

\subsection*{6.5.2 SOFTWARE MULTIPLY/DIVIDE}

This library consists of programs collected from the MOS. The only modifications made were the deleting or adding of control cards to define the object code for 16 - or 18 -bit machines. In order, they are:
\begin{tabular}{ll} 
\$HE & XDADD \\
\$PE & XDSUB \\
\$QE & XDCOMP \\
ALOG & \$FLOAT \\
EXP & \$IFIX \\
ATAN & IABS \\
SQRT-S & ABS \\
SINCO & ISIGN \\
FMULDIV & SIGN \\
FADDSUB & \$HN-S \\
SEPMANTI & \$HM-S \\
FNORMAL & \$XMUL \\
XDDIV-S & XDIV \\
XDMULT-S & I\$FA
\end{tabular}

\subsection*{6.6 RUN-TIME I/O (DAS CODED)}

This library consists of programs collected from the MOS. Control cards were added or deleted to define the object code for 16 - or 18-bit machines.

Two additional modifications were made to the MOS routines: the Teletype paper tape reader and punch drivers were merged into a single driver, \(\$ O H / \$ 01\); and the entry name of the driver for the line printer was changed to \$OR. In order, they are:
\begin{tabular}{ll} 
FORTIO & MT\$3 \\
\$00 & MTAE \\
\(\$ 04\) & KNT\$ \\
\(\$ 08\) & RDC\$ \\
\$0C & WRT\$ \\
\(\$ 0 G\) & STR\$ \\
\(\$ 0 H / \$ 01\) & SWR\$ \\
\(\$ 00\) & BL\$P \\
\(\$ 0 M\) & FCH\$ \\
CRIE & TCK\$ \\
\$0Q(\$OR) & \$TCO1 \\
\(\$ 0 Q\) & \$HC37 \\
\(\$ 0 P\) & HCK\$ \\
\(\$ 0 S\) & DIM\$ \\
CPAE & LAS\$ \\
MT\$0 & IOA\$ \\
MT\$1 & \(100 K\) \\
MT\$2 & \$BICD
\end{tabular}

\section*{STAND-ALONE FORTRAN/DAS MR LIBRARIES}

\subsection*{6.7 RUN-TIME UTILITIES (DAS CODED)}

This library, except for \$BUF consists of MOS programs, some modified and some not. In the following list, an asterisk (*) flags the programs which have more extensive modifications than selecting the 16 - or 18 -bit word size. In order, they are:
\begin{tabular}{ll} 
\$DO & \$EE \\
\$CG & RSCB3* \\
\$3S & RSCBIMTB* \\
\$SE & \$BUF \\
FORTUTIL &
\end{tabular}

\section*{APPENDIX A INDEX OF INSTRUCTIONS}
\begin{tabular}{|c|c|c|}
\hline Mnemonic & Octal Code & Description \\
\hline AD & 0072xx & Add \\
\hline ADD & 12xxxx & Add memory to A register \\
\hline ADDE & 00612x & Add extended \\
\hline ADI & 00745x & Add immediate \\
\hline ADDI & 006120 & Add immediate \\
\hline ADR & 0075xx & Add register \\
\hline ANA & 15xxxx & AND memory and A register \\
\hline ANAE & 00615x & AND extended \\
\hline ANAI & 006150 & AND immediate \\
\hline AOFA & 005511 & Add overflow to A register \\
\hline AOFB & 005522 & Add overflow to B register \\
\hline AOFX & 005544 & Add overflow to \(X\) register \\
\hline ASLA & \(004200+n\) & Arithmetic shift left A register \\
\hline ASLB & \(004000+n\) & Arithmetic shift left B register \\
\hline ASRA & \(004300+n\) & Arithmetic shift right A register \\
\hline ASRB & \(004100+n\) & Arithmetic shift right \(B\) register \\
\hline BMOVW & 007404 & Block Move (V77-800 extended instructions only) \\
\hline BT & 0064xx & Bit test \\
\hline CIA & 1025xx & Clear and input to A register \\
\hline CIAB & 1027xx & Clear and input to \(A\) and \(B\) registers \\
\hline CIB & 1026xx & Clear and input to \(B\) register \\
\hline COM & 00743x & Complement register \\
\hline
\end{tabular}

\section*{INDEX OF INSTRUCTIONS}
\begin{tabular}{|c|c|c|}
\hline Mnemonic & Octal Code & Description \\
\hline COMP & 005xxx & Complement source to destination registers \\
\hline CPA & 005211 & Complement A register \\
\hline CPB & 005222 & Complement B register \\
\hline CPX & 005244 & Complement X register \\
\hline DADD & 004x2x & Double add \\
\hline DAN & 004x4x & Double AND \\
\hline DAR & 005311 & Decrement A register \\
\hline DBR & 005322 & Decrement B register \\
\hline DEC & 00742x & Decrement register \\
\hline DECR & 0053xx & Decrement source to destination registers \\
\hline DER & 004x6x & Double Exclusive OR \\
\hline DVI & 17xxxx & Divide \\
\hline DIVE & 00617x & Divide extended \\
\hline DIVI & 006170 & Divide immediate \\
\hline DJP & 00671x & Decrement Register and Jump (V77. 800 extended instructions only) \\
\hline DLD & 004x0x & Double load \\
\hline DMOVSD & 0065xN & Double Word(s) Move (V77-800 extended instructions only) \\
\hline DMOVXD & 0065xN & Double Word(s) Move: Source Address Indexed (V77-800 extended instructions only) \\
\hline DMOVSX & 0065xN & Double Word(s) Move: Destination Address Indexed (V77-800 extended instructions only) \\
\hline DMOVXX & \(0065 \times N\) & Double Word(s) Move: Source and Destination Address Indexed (V77-800 extended instructions only) \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|}
\hline Mnemonic & Octal Code & Description \\
\hline DOR & \(004 \times 5 \times\) & Double OR \\
\hline DST & \(004 \times 1 \times\) & Double store \\
\hline DSBU & 004x 3 x & Double subtract \\
\hline DXR & 005344 & Decrement \(X\) register \\
\hline ERA & \(13 x x x x\) & Exclusive OR memory and A register \\
\hline ERAE & \(00613 x\) & Exclusive OR extended \\
\hline ERAI & 006130 & Exclusive OR immediate \\
\hline EXC & 100xxx & External control \\
\hline EXC2 & 104xxx & Auxiliary external control \\
\hline FAD & 105410 & Add single precision memory to floating , point accumulator \\
\hline FADD & 105503 & Add double precision memory to floating point accumulator \\
\hline FDV & 105401 & Single precision floating point divide \\
\hline FDVD & 105535 & Double precision floating point divide \\
\hline FIX & 105621 & Reformat floating point accumulator and store integer in memory \\
\hline FLD & 105420 & Load floating point accumulator with single precision number \\
\hline FLDD & 105522 & Load floating point accumulator with double precision number \\
\hline FLT & 105425 & Reformat single precision integer and load into floating point accumulator \\
\hline FMU & 105416 & Single precision floating point multiply \\
\hline FMUO & 105506 & Double precision floating point multiply \\
\hline
\end{tabular}

\section*{INDEX OF INSTRUCTIONS}
\begin{tabular}{|c|c|c|}
\hline Mnemonic & \begin{tabular}{l}
Octal \\
Code
\end{tabular} & Description \\
\hline FSB & 105450 & Single precision floating point subtraction \\
\hline FSBD & 105543 & Double precision floating point subtraction \\
\hline FST & 105600 & Store floating point accumulator in memory in single precision format \\
\hline FSTD & 105710 & Store floating point accumulator in memory in double precision format \\
\hline HLT & 000000 & Halt \\
\hline IAR & 005111 & Increment A register \\
\hline IBR & 005122 & Increment B register \\
\hline IJMP & 0067xx & Indexed jump \\
\hline IME & 1020xx & Input to memory \\
\hline INA & 1021xx & Input to A register \\
\hline INAB & 1023xx & Input to \(A\) and \(B\) registers \\
\hline INB & 1022xx & Input to B register \\
\hline INC & 00741 x & Increment register \\
\hline INCR & 0051xx & Increment source to destination registers \\
\hline INR & ()4xxxx & Increment memory and replace \\
\hline INRE & \(00604 x\) & Increment memory and replace extended \\
\hline INRI & 006040 & Increment memory and replace immediate \\
\hline IXR & 005144 & Increment \(X\) register \\
\hline JAN & 001004 & Jump if A register negative \\
\hline JANM & 002004 & Jump and mark if A register negative \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|}
\hline Mnemonic & \begin{tabular}{l}
Octal \\
Code
\end{tabular} & Description \\
\hline JANZ & 001016 & Jump if A register not zero \\
\hline JANZM & 002016 & Jump and mark if A register not zero \\
\hline \(J A P\) & 001002 & Jump if A register positive \\
\hline JAPM & 002002 & Jump and mark if A register positive \\
\hline JAZ & 001010 & Jump if A register zero \\
\hline JAZM & 002010 & Jump and mark if A register zero \\
\hline JBNZ & 001026 & Jump if B register not zero \\
\hline JBNZM & 002026 & Jump and mark if \(B\) register not zero \\
\hline JBZ & 001020 & Jump if B register zero \\
\hline JBZM & 002020 & Jump and mark if \(B\) register zero \\
\hline JDNZ & 00677x & Jump if double precision register not zero \\
\hline JDZ. & 00676x & Jump if double precision register zero \\
\hline JIF & 001xxx & Jump if conditions met \\
\hline JIFM & 002xxx & Jump and mark if conditions met \\
\hline JMP & 001000 & Jump unconditionally \\
\hline JMPM & 002000 & Jump and mark unconditionally \\
\hline JN & 00674x & Jump if register negative \\
\hline JNZ & 00673x & Jump if register not zero \\
\hline JOF & 001001 & Jump if overflow indicator set \\
\hline JOFN & 001007 & Jump if overflow indicator not set \\
\hline JOF'M & 002001 & Jump and mark if overflow indicator set \\
\hline JOFNM & 002007 & Jump and mark if overflow indicator not set \\
\hline
\end{tabular}

\section*{INDEX OF INSTRUCTIONS}
\begin{tabular}{|c|c|c|}
\hline Mnemonic & octal. Code & Description \\
\hline JP & 00675x & Jump if register positive \\
\hline JSR & 0065xx & Jump unconditionally and set return in X register \\
\hline JS1M & 002100 & Jump and mark if SENSE switch 1 set \\
\hline JS2M & 002200 & Jump and mark if SENSE switch 2 set \\
\hline JS3M & 002400 & Jump and mark if SENSE switch 3 set \\
\hline JS1N & 001106 & Jump if SENSE switch 1 not set \\
\hline JS2N & 001206 & Jump if SENSE switch 2 not set \\
\hline JS3N & 001406 & Jump if SENSE switch 3 not set \\
\hline JS1NM & 002106 & Jump and mark if SENSE switch 1 not set \\
\hline JS2NM & 002206 & Jump and mark if SENSE switch 2 not set \\
\hline JS3NM & 002406 & Jump and mark if SENSE switch 3 not set \\
\hline JSS1 & 001100 & Jump if SENSE switch 1 set \\
\hline JSS2 & 001200 & Jump if SENSE switch 2 set \\
\hline JSS3 & 001400 & Jump if SENSE switch 3 set \\
\hline JXNZ & 001046 & Jump if \(X\) register not zero \\
\hline JXNZM & 002046 & Jump and mark if \(X\) register not zero \\
\hline JXZ & 001040 & Jump if \(X\) register zero \\
\hline JXZM & 002040 & Jump and mark if X register zero \\
\hline JZ & 00672x & Jump if register zero \\
\hline LASL & \(004400+n\) & Long arithmetic shift left \\
\hline LASR & \(004500+n\) & Long arithmetic shift right \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|}
\hline Mnemonic & \begin{tabular}{l}
Octal \\
Code
\end{tabular} & Description \\
\hline L.8T & 00746x & Load byte \\
\hline LD & 0070xx & Load \\
\hline LDA & 01xxxx & Load A register \\
\hline LDAE & 00601x & Load A register extended \\
\hline LDAI & 006010 & Load A register immediate \\
\hline LDB & 02xxxx & Load B register \\
\hline LDBE & \(00602 x\) & Load B register extended \\
\hline LDBI & 006020 & Load B register immediate \\
\hline LDI & 00744x & Load immediate \\
\hline LDX & \(03 x x x x\) & Load \(X\) register \\
\hline LDXE & \(00603 x\) & Load \(X\) register extended \\
\hline LDXI & 006030 & Load \(X\) register immediate \\
\hline LLRL & \(004440+n\) & Long logical rotation left \\
\hline L.LSR & \(004540+n\) & Long logical rotation right \\
\hline LRLA & \(004240+n\) & Logical rotation left A register \\
\hline LRL.B & \(004040+n\) & Logical rotation left \(B\) register \\
\hline LSRA & \(004340+n\) & Logical shift right A register \\
\hline LSRB & \(004140+n\) & Logical shift right \(B\) register \\
\hline MERG & 0050xx & Merge source to destination registers \\
\hline MUi. & 16xxxx & Multiply \\
\hline MULE & 00616x & Multiply extended \\
\hline MULCI & 006160 & Multiply immediate \\
\hline NOP & 005000 & No operation \\
\hline OAB & 1033xx & Output OR of \(A\) and \(B\) registers \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|}
\hline Mnemonic & \begin{tabular}{l}
Octal \\
Code
\end{tabular} & Description \\
\hline OAR & 1031xx & Output from A register \\
\hline OBR & 1032xx & Output from B register \\
\hline OME & 1030xx & Output from memory \\
\hline ORA & 11xxxx & OR memory and A register \\
\hline ORAE & 00611x & OR extended \\
\hline ORAI & 006110 & OR immediate \\
\hline RGLD & 00651x & Registers Load: Direct, Indexed (V77800 extended instructions only) \\
\hline RGST & 00653 x & Registers Store: Direct, Indexed (V77800 extended instructions only) \\
\hline ROF & 007400 & Reset overflow indicator \\
\hline SB & 0073xx & Subtract \\
\hline SBR & 0076xx & Subtract register \\
\hline SBT & 00747x & Store byte \\
\hline SEN & 101xxx & Program sense \\
\hline SOF & 007401 & Set overflow indicator \\
\hline SOFA & 005711 & Subtract overflow from A register \\
\hline SOFB & 005722 & Subtract overflow from B register \\
\hline SOFX & 005744 & Subtract overflow from \(X\) register \\
\hline SRE & 0066xx & Skip if register equal \\
\hline ST & 0071xx & Store \\
\hline STA & 05xxxx & Store A register \\
\hline STAE & 00605x & Store A register extended \\
\hline STAI & 006050 & Store A register immediate \\
\hline STB & 06xxxx & Store B register \\
\hline STBE & 00606x & Store B register extended \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|}
\hline Mnemonic & Octal Code & Description \\
\hline STBI & 006060 & Store B register immediate \\
\hline STBYTS & 007407 & Store Bytes (V77-800 extended instructions only) \\
\hline STWRDS & 007406 & Store Words (V777-800 extended in. structions only) \\
\hline STX & 07xxxx & Store X register \\
\hline STXE & 00607x & Store X register extended \\
\hline STXI & 006070 & Store X register immediate \\
\hline SUB & 14xxxx & Subtract memory from A register \\
\hline SUBE & 00614 x & Subtract extended \\
\hline SUBI & 006140 & Subtract immediate \\
\hline T & 0077xx & Transfer \\
\hline TAB & 005012 & Transfer \(A\) register to \(B\) register \\
\hline TAX & 005014 & Transfer \(A\) register to \(X\) register \\
\hline TBA & 005021 & Transfer B register to A register \\
\hline TBX & 005024 & Transfer \(B\) register to \(X\) register \\
\hline TSA & 007402 & Transfer switches to A register \\
\hline TXA & 005041 & Transfer \(X\) register to \(A\) register \\
\hline TXB & 005042 & Transfer \(X\) register to \(B\) register \\
\hline TZA & 005001 & Transfer zero to A register \\
\hline TZB & 005002 & Transfer zero to B register \\
\hline TZX & 005004 & Transfer zero to \(X\) register \\
\hline XAN & 003004 & Execute if \(A\) register negative \\
\hline XANZ & 003016 & Execute if A register not zero \\
\hline XAP & 003002 & Execute if A register positive \\
\hline XAZ & 003010 & Execute if A register zero \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|}
\hline Mnemonic & Octal Code & Description \\
\hline XBNZ & 003026 & Execute if B register not zero \\
\hline XBZ & 003020 & Execute if B register zero \\
\hline XEC & 003000 & Execute unconditionally \\
\hline XIF & 003xxx & Execute if conditions met \\
\hline XOF & 003001 & Execute if overflow indicator set \\
\hline XOFN & 003007 & Execute if overflow indicator not set \\
\hline XS1 & 003100 & Execute if SENSE switch 1 set \\
\hline XS2 & 003200 & Execute if SENSE switch 2 set \\
\hline XS3 & 003400 & Execute if SENSE switch 3 set \\
\hline XS1N & 003106 & Execute if SENSE switch 1 not set \\
\hline XS2N & 003206 & Execute if SENSE switch 2 not set \\
\hline XS3N & 003406 & Execute if SENSE switch 3 not set \\
\hline XXNZ & 003046 & Execute if X register not zero \\
\hline xXZ & 003040 & Execute if X register zero \\
\hline ZERO & 00500X & Zero (clear) registers \\
\hline
\end{tabular}

\section*{APPENDIX B V70 SERIES ASCII CHARACTER CODES}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Octal & Decimal & Character & 029 & 026 & Description \\
\hline 200 & 128 & NUL & & & Null \\
\hline 201 & 129 & SOH & & & Start of Heading \\
\hline 202 & 130 & STX & & & Start of Text \\
\hline 203 & 131 & ETX & & & End of Text \\
\hline 204 & 132 & EOT & & & End of Transmission \\
\hline 205 & 133 & ENQ & & & Enquiry \\
\hline 206 & 134 & ACK & & & Acknowledge \\
\hline 207 & 135 & BEL & & & Bell \\
\hline 210 & 136 & BS & & & Backspace \\
\hline 211 & 137 & HT & & & Horizontal Tab \\
\hline 212 & 138 & LF & & & Line Feed \\
\hline 213 & 139 & VT & & & Vertical Tab \\
\hline 214 & 140 & FF & & & Form Feed \\
\hline 215 & 141 & CR & & & Carriage Return \\
\hline 216 & 142 & SO & & & Shift Out \\
\hline 217 & 143 & SI & & & Shift In \\
\hline 220 & 144 & DLE & & & Data Link Escape \\
\hline 22.1 & 145 & DC1 & & & Device Control 1 \\
\hline 222 & 146 & DC2 & & & Device Control 2 \\
\hline 223 & 147 & DC3 & & & Device Control 3 \\
\hline 224 & 148 & DC4 & & & Device Control 4 \\
\hline 225 & 149 & NAK & & & Negative Acknowledge \\
\hline 228 & 150 & SYN & & & Synchronous File \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Octal & Decimal & Character & 029 & 026 & Description \\
\hline 227 & 151 & ETB & & & End of Transmission Block \\
\hline 230 & 152 & CAN & & & Cancel \\
\hline 231 & 153 & EM & & & End of Medium \\
\hline 232 & 154 & SUB & & & Substitute \\
\hline 233 & 155 & ESC & & & Escape \\
\hline 234 & 156 & FS & & & File Separator \\
\hline 235 & 157 & GS & & & Group Separator \\
\hline 236 & 158 & RS & & & Record Separator \\
\hline 237 & 159 & US & & & Unit Separator \\
\hline 240 & 160 & SP & (blank) & (blank) & Space \\
\hline 241 & 161 & ! & 11/2/8 & 11/2/8 & Exclamation Point \\
\hline 242 & 162 & , & 7/8 & 0/5/8 & Quotation Mark \\
\hline 243 & 163 & \# & 3/8 & 0/7/8 & Pound Sign \\
\hline 244 & 164 & \$ & 11/3/8 & 11/3/8 & Dollar Sign \\
\hline 245 & 165 & \% & 0/4/8 & 11/7/8 & Percent Sign \\
\hline 246 & 166 & \& & 12 & 12/7/8 & Ampersand \\
\hline 247 & 167 & , & 5/8 & 4/8 & Apostrophe (prime) \\
\hline 250 & 168 & ( & 12/5/8 & 0/4/8 & Left Paren \\
\hline 251 & 169 & ) & 11/5/8 & 12/4/8 & Right Paren \\
\hline 252 & 170 & * & 11/4/8 & 11/4/8 & Asterisk \\
\hline 253 & 171 & + & 12/6/8 & 12 & Plus Sign \\
\hline 254 & 172 & & 0/3/8 & 0/3/8 & Comma \\
\hline 255 & 173 & - & 11 & 11 & Minus Sign \\
\hline 256 & 174 & . & 12/3/8 & 12/3/8 & Period \\
\hline 257 & 175 & 1 & 0/1 & 0/1 & Slash \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Octal & Decimal & Character & 029 & 026 & Description \\
\hline 260 & 176 & 0 & 0 & 0 & \\
\hline 261 & 177 & 1 & 1 & 1 & \\
\hline 262 & 178 & 2 & 2 & 2 & \\
\hline 263 & 179 & 3 & 3 & 3 & \\
\hline 264 & 180 & 4 & 4 & 4 & \\
\hline 265 & 181 & 5 & 5 & 5 & \\
\hline 266 & 182 & 6 & 6 & 6 & \\
\hline 267 & 183 & 7 & 7 & 7 & \\
\hline 2.70 & 184 & 8 & 8 & 8 & \\
\hline 271 & 185 & 9 & 9 & 9 & \\
\hline 272 & 186 & : & \(2 / 8\) & 5/8 & Colon \\
\hline 273 & 187 & ; & 11/6/8 & 11/66/8 & Semi-Colon \\
\hline 274 & 188 & \(<\) & 12/4/8 & 12/6/8 & Less Than \\
\hline 275 & 189 & \(=\) & 6/8 & 3/8 & Equal Sign \\
\hline 276 & 190 & \(>\) & 0/6/8 & 6/8 & Greater Than \\
\hline 277 & 191 & \(?\) & 0/7/8 & 12/2/8 & Question Mark \\
\hline 300 & 192 & @ & 4/8 & 0/2/8 & At \\
\hline 301 & 193 & A & 12/1 & 12/1 & \\
\hline 302 & 194 & B & 12/2 & 12/2 & \\
\hline 303 & 195 & C & 12/3 & \(12 / 3\) & \\
\hline 304 & 196 & D & 12/4 & 12/4 & \\
\hline 305 & 197 & \(E\) & 12/5 & 12/5 & \\
\hline 306 & 198 & F & 12/6 & 12/6 & \\
\hline 307 & 199 & G & 12/7 & 12/7 & \\
\hline 310 & 200 & H & 12/8 & 12/8 & \\
\hline 311 & 201 & 1 & 12/9 & 12/9 & \\
\hline
\end{tabular}

B-3

V70 SERIES ASCII CHARACTER CODES
\begin{tabular}{|c|c|c|c|c|c|}
\hline Octal & Decimal & Character & 029 & 026 & \\
\hline 312 & 202 & \(J\) & 11/1 & 11/1 & \\
\hline 313 & 203 & K & 11/2 & 11/2 & \\
\hline 314 & 204 & L & 11/3 & 11/3 & \\
\hline 315 & 205 & M & 11/4 & 11/4 & \\
\hline 316 & 206 & \(N\) & 11/5 & 11/5 & \\
\hline 317 & 207 & 0 & 11/6 & 11/6 & \\
\hline 320 & 208 & P & 11/7 & 11/7 & \\
\hline 321 & 209 & Q & 11/8 & 11/8 & \\
\hline 322 & 210 & \(R\) & 11/9 & 11/9 & \\
\hline 323 & 211 & S & 0/2 & 0/2 & \\
\hline 324 & 212 & T & 0/3 & 0/3 & \\
\hline 325 & 213 & U & 0/4 & 0/4 & \\
\hline 326 & 214 & V & 0/5 & 0/5 & \\
\hline 327 & 215 & W & 0/6 & 0/6 & \\
\hline 330 & 216 & X & 0/7 & 0/7 & \\
\hline 331 & 217 & Y & 0/8 & 0/8 & \\
\hline 332 & 218 & Z & 0/9 & 0/9 & \\
\hline 333 & 219 & [ & 12/2/8 & 12/5/8 & Left Bracket \\
\hline 334 & 220 & \(\backslash\) & 11/7/8 & 0/6/8 & Backsiash \\
\hline 335 & 221 & ] & 0/2/8 & 11/5/8 & Right Bracket \\
\hline 336 & 222 & \(\uparrow\) or \(\wedge\) & 12/7/8 & 7/8 & Vertical Arrow \\
\hline 337 & 223 & - Or - & 0/5/8 & 2/8 & Horizontal Arrow \\
\hline 340 & 224 & & & & Accent Grave \\
\hline 341 & 225 & a & & & \\
\hline 342 & 226 & \(b\) & & & \\
\hline
\end{tabular}```

