## General Information

Data Transceivers/Multiplexers ..... 2
Address Buffers/Latches/Flip-Flops
Clock-Distribution Circuits ..... 4
SDRAMs5
Application Report6
Mechanical Data7

# High-Speed Memory Interface Logic Data Book 

## Address Drivers, Data Transceivers, Clock Drivers, and Synchronous DRAMs

## INTRODUCTION

Texas Instruments (TI) Advanced System Logic group has a broad portfolio of devices designed for high-speed memory interfacing. Sections 2, 3, and 4-Data Transceivers/Multiplexers, Address Buffers/Latches/Flip-Flops, and Clock-Distribution Circuits-contain devices that have set the industry standards for fast propagation-delay speeds, bus hold, and low simultaneous-switching noise. Device families within this text include:
ALVC - One of the highest-performance 3.3-V bus-interface device families is ALVC. These specially designed $3.3-\mathrm{V}$ products are processed in $0.6-\mu \mathrm{CMOS}$ technology, giving propagation of delays less than 3 ns , along with current drive of 24 mA and static power consumption of $40 \mu \mathrm{~A}$ for bus-interface functions. The ALVC devices have bus-hold cells on inputs to eliminate the need for external pullup/pulldown resistors for floating inputs. The family also includes innovative functions with integrated series-damping resistors for memory interleaving, multiplexing, and interfacing to synchronous DRAMS.
SSTL - TI is the first to offer interface logic based on the new SSTL_3 (stub series terminated logic) standard. With both an address driver and a clock driver that conform to this standard, TI continues to innovate logic for future generations of SDRAM.

LVT - The specially designed 3.3-V LVT family uses the latest $0.8-\mu$ BiCMOS-process technology for bus-interface functions. LVT can provide up to 24 mA of drive, 4 -ns propagation delays, and, in addition, consumes less than $100 \mu \mathrm{~A}$ of standby current. The inputs have the bus-hold feature to eliminate the need for external pullup/pulldown resistors and I/Os that can tolerate up to 7 volts, which can allow them to act as $5-\mathrm{V} / 3.3-\mathrm{V}$ translators.

ALB - The specially designed 3.3-V ALB family uses the latest in $0.6-\mu$ technology for bus-interface functions. ALB provides 25 mA of drive at 3.3 V and boasts a maximum propagation delay of 2.2 ns, making it the fastest TI logic family to date. The inputs have clamping diodes to eliminate signal overshoot and undershoot.

CDC - TI's CDCs provide accurate clock-generation circuitry fundamental to every digital system, producing timing signals that are used to synchronize system activity. To meet the stringent clock-signal timing requirements of today's systems, Tl offers a series of low-propagation delay and skew, high-fan-out clock drivers designed to effectively drive high-performance clocking systems.
CBT - The CBT (crossbar technology) family is the industry's bus switch of choice. CBT enables a bus-interface device to function in one of two valuable roles. When the switch is closed, it is a very fast bus switch, effectively isolating buses. When the switch is open, it offers very little propagation delay. These devices can function as high-speed bus interfaces for computer-system components such as the central processing unit (CPU) and memory.
For more information on these or other TI products, please contact your local TI representative, authorized distributor, the TI technical support hotline at 972-644-5580, or visit the TI home page at http://www.ti.com.

For a complete listing of all TI logic products, please order the Logic Selection Guide (literature number SDYU001) by calling our literature response center at 1-800-477-8924.

## Contents

Section 1 - General Information ..... 1-1
Alphanumeric Index ..... 1-3
Glossary ..... 1-5
Explanation of Function Tables ..... 1-9
D Flip-Flop and Latch Signal Conventions ..... 1-11
Thermal Information ..... 1-12
Device Names and Package Designators ..... 1-14
Section 2 - Data Transceivers/Multiplexers ..... 2-1
Universal Bus Transceivers (UBT ${ }^{\text {M }}$ )
SN74ALVCH16500 ..... 2-3
SN74ALVCH16501 ..... 2-11
SN74ALVCH16600 ..... 2-19
SN74ALVCH16601 ..... 2-27
SN74ALVCH162601 ..... 2-35
SN74ALVCH16901 ..... 2-43
SN54LVT16500, SN74LVT16500 ..... 2-53
SN54LVT16501, SN74LVT16501 ..... 2-61
Multilevel Registered Transceivers
SN74ALVCH16524 ..... 2-69
SN74ALVCH16525 ..... 2-77
SN74ALVCH162525 ..... 2-85
Multiplexers
SN74ALVCH16260 ..... 2-93
SN74ALVCH162260 ..... 2-101
SN74ALVCH162268 ..... 2-109
SN74ALVCH16269 ..... 2-117
SN74ALVCHR162269 ..... 2-125
SN74ALVCH16270 ..... 2-133
SN74ALVCH16271 ..... 2-141
SN74ALVCH16272 ..... 2-145
SN74ALVCH16282 ..... 2-151
SN74ALVCH16409 ..... 2-159
SN74ALVCHR162409 ..... 2-167
SN74CBT16232 ..... 2-175
SN74CBT16233 ..... 2-179
Section 3 - Address Buffers/Latches/Flip-Flops ..... 3-1
8 Bit (1-to-4 fan-out)
SN74ALVCH16344 ..... 3-3
SN74ALVCH162344 ..... 3-11
9 Blt (1-to-4 fan-out)
SN74ALVCH16831 ..... 3-19
SN74ALVCH162831 ..... 3-27
10 Bit (1-to-2 fan-out)
SN74ALVCH16820 ..... 3-35
SN74ALVCH162820 ..... 3-41
Section 4 - Clock-Distribution Circuits ..... 4-1
CDC509 ..... 4-3
CDC2509 ..... 4-9
CDC516 ..... 4-15
CDC2516 ..... 4-23
CDC536 ..... 4-31
CDC2536 ..... 4-41
CDC582 ..... 4-49
CDC2582 ..... 4-59
CDC586 ..... 4-69
CDC2586 ..... 4-79
CDC587 ..... 4-89
CDC2587 ..... 4-97
Section 5 - SDRAMs ..... 5-1
TMS626162 ..... 5-3
TMS626812 ..... 5-51
TMS664414, TMS664814, TMS664164 ..... 5-93
Section 6 - Application Report ..... 6-1
Timing Differences of 10-pF Versus 50-pF Loading ..... 6-3
Section 7 - Mechanical Data ..... 7-1
Ordering Instructions ..... 7-3
DBB (R-PDSO-G**) ..... 7-5
DGE (R-PDSO-G50) ..... 7-6
DGG (R-PDSO-G**) ..... 7-7
DGV (R-PDSO-G**) ..... 7-8
DL (R-PDSO-G**) ..... 7-9
PAH (S-PQFP-G52) ..... 7-10
PW (R-PDSO-G**) ..... 7-11

## General Information

Data Transceivers/Multiplexers ..... 2
Address Buffers/Latches/FIp-Fiops ..... 3
Clock-Distribution Clrcults ..... 4
SDRAMs ..... 5
Application ReportMechanical Data7

| device | Page |
| :---: | :---: |
| CDC509 | 4-3 |
| CDC516 | 4-15 |
| CDC536 | 4-31 |
| CDC582 | 4-49 |
| CDC586 | 4-69 |
| CDC587 | 4-89 |
| CDC2509 | 4-9 |
| CDC2516 | 4-23 |
| CDC2536 | 4-41 |
| CDC2582 | 4-59 |
| CDC2586 | 4-79 |
| CDC2587 | 4-97 |
| SN74ALB16244 | 3-57 |
| SN74ALVCH16244 | 3-63 |
| SN74ALVCH16260 | 2-93 |
| SN74ALVCH16269 | 2-117 |
| SN74ALVCH16270 | 2-133 |
| SN74ALVCH16271 | 2-141 |
| SN74ALVCH16272 | 2-145 |
| SN74ALVCH16282 | 2-151 |
| SN74ALVCH16334 | 3-49 |
| SN74ALVCH16344 | 3-3 |
| SN74ALVCH16373 | 3-105 |
| SN74ALVCH16374 | 3-121 |
| SN74ALVCH16409 | 2-159 |
| SN74ALVCH16500 | 2-3 |
| SN74ALVCH16501 | 2-11 |
| SN74ALVCH16524 | 2-69 |
| SN74ALVCH16525 | 2-77 |
| SN74ALVCH16600 | 2-19 |
| SN74ALVCH16601 | 2-27 |
| SN74ALVCH16721 | 3-217 |
| SN74ALVCH16820 | 3-35 |
| SN74ALVCH16821 | 3-231 |
| SN74ALVCH16823 | 3-161 |
| SN74ALVCH16825 | 3-151 |
| SN74ALVCH16827 | 3-197 |

DEVICE ..... PAGE
SN74ALVCH16830 ..... 3-171
SN74ALVCH16831 ..... 3-19
SN74ALVCH16835 ..... 3-137
SN74ALVCH16836 ..... 3-183
SN74ALVCH16841 ..... 3-209
SN74ALVCH16843 ..... 3-157
SN74ALVCH16901 ..... 2-43
SN74ALVCH162244 ..... 3-69
SN74ALVCH162260 ..... 2-101
SN74ALVCH162268 ..... 2-109
SN74ALVCH162344 ..... 3-11
SN74ALVCH162525 ..... 2-85
SN74ALVCH162601 ..... 2-35
SN74ALVCH162721 ..... 3-223
SN74ALVCH162820 ..... 3-41
SN74ALVCH162827 ..... 3-203
SN74ALVCH162830 ..... 3-177
SN74ALVCH162831 ..... 3-27
SN74ALVCHR162269 ..... 2-125
SN74ALVCHR162409 ..... 2-167
SN54ALVTH16244 SN74ALVTH16244 ..... 3-75
SN54ALVTH162244 SN74ALVTH162244 ..... 3-83
SN74CBT16232 ..... 2-175
SN74CBT16233 ..... 2-179
SN54LVT16500 SN74LVT16500 ..... 2-53
SN54LVT16501 SN74LVT16501 ..... 2-61
SN74LVT16835 ..... 3-145
SN54LVTH16244A SN74LVTH16244A ..... 3-91
SN54LVTH16373 SN74LVTH16373 ..... 3-113
SN54LVTH16374 SN74LVTH16374 ..... 3-129
SN54LVTH162244 SN74LVTH162244 ..... 3-99
SN74SSTL16837 ..... 3-191
TMS626162 ..... 5-3
TMS626812 ..... 5-51
TMS664164 ..... 5-93
TMS664414 ..... 5-93
TMS664814 ..... 5-93

## INTRODUCTION

These symbols, terms, and definitions are in accordance with those currently agreed upon by the JEDEC Council of the Electronic Industries Association (EIA) for use in the USA and by the International Electrotechnical Commission (IEC) for international use.

## operating conditions and characteristics (in sequence by letter symbols)

| $\mathrm{c}_{\mathrm{i}}$ | Input capacitance |
| :---: | :---: |
|  | The internal capacitance at an input of the device |
| $c_{i o}$ | Input/output capacitance |
|  | Input-to-output internal capacitance; transcapacitance |
| $C_{0}$ | Output capacitance |
|  | The internal capacitance at an output of the device |
| $C_{\text {pd }}$ | Power dissipation capacitance |
|  | Used to determine the no-load dynamic power dissipation per logic function (see individual circuit pages): $P_{D}=C_{p d} V_{C C}^{2} f+I_{C c} V_{C C}$ |
| $\mathrm{f}_{\text {max }}$ | Maximum clock frequency |
|  | The highest rate at which the clock input of a bistable circuit can be driven through its required sequence while maintaining stable transitions of logic level at the output with input conditions established that should cause changes of output logic level in accordance with the specification |
| Icc | Supply current |
|  | The current into* the $V_{C C}$ supply terminal of an integrated circuit |
| $\Delta \mathbf{l c c}$ | Supply current change |
|  | The increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or $\mathrm{V}_{\mathrm{CC}}$ |
| ICEX | Output high leakage current |
|  | The maximum leakage current into the collector of the pulldown output transistor when the output is high and the output forcing condition $\mathrm{V}_{\mathrm{O}}=5.5 \mathrm{~V}$ |
| $1 /$ (hold) | Input hold current |
|  | Input current that holds the input at the previous state when the driving device goes to a high-impedance state |
| $\mathrm{I}_{\mathbf{H}}$ | High-level input current |
|  | The current into* an input when a high-level voltage is applied to that input |
| IIL | Low-level input current |
|  | The current into* an input when a low-level voltage is applied to that input |
| $l_{\text {fff }}$ | Input/output power-off leakage current |
|  | The current into a circuit mode when the device or a portion of the device affecting that circuit node is in the off state |
| IOH | High-level output current |
|  | The current into* an output with input conditions applied that, according to the product specification, establish a high level at the output |

[^0]$\left.\begin{array}{ll}\text { tpHL } & \begin{array}{l}\text { Propagation delay time, high-to-low level output } \\ \text { The time between the specified reference points on the input and output voltage waveforms with the }\end{array} \\ \text { output changing from the defined high level to the defined low level }\end{array}\right\}$

The following symbols are used in function tables on TI data sheets:

| H | $=$ high level (steady state) |
| :--- | :--- |
| L | $=$ low level (steady state) |
| $\uparrow$ | $=$ transition from low to high level |
| $\downarrow$ | $=$ transition from high to low level |
| $\longrightarrow$ | $=$ value/level or resulting value/level is routed to indicated destination |
| X | $=$ value/level is re-entered |
| Z | $=$ irrelevant (any input, including transitions) |
| $\mathrm{a} \ldots \mathrm{h}$ | $=$ off (high-impedance) stavel of steady-state of a 3-state output |
| $\mathrm{Q}_{0}$ | $=$ level of Q before the indicated steady-state input conditions were established |
| $\overline{\mathrm{Q}}_{0}$ | $=$ complement of $\mathrm{Q}_{0}$ or level of $\overline{\mathrm{Q}}$ before the indicated steady-state input |
|  | conditions were established |
| $\mathrm{Q}_{\mathrm{n}}$ | $=$ level of Q before the most recent active transition indicated by $\downarrow$ or $\uparrow$ |
| $\Omega$ | $=$ one high-level pulse |
| $\sim \sim$ | $=$ one low-level pulse |
| Toggle | $=$each output changes to the complement of its previous level on each active |
|  | transition indicated by $\downarrow$ or $\uparrow$ |

If, in the input columns, a row contains only the symbols $\mathrm{H}, \mathrm{L}$, and/or X , this means the indicated output is valid whenever the input configuration is achieved and regardless of the sequence in which it is achieved. The output persists so long as the input configuration is maintained.

If, in the input columns, a row contains $\mathrm{H}, \mathrm{L}$, and/or X together with $\uparrow$ and/or $\downarrow$, this means the output is valid whenever the input configuration is achieved but the transition(s) must occur following the achievement of the steady-state levels. If the output is shown as a level $\left(H, L, Q_{0}\right.$, or $\left.\bar{Q}_{0}\right)$, it persists so long as the steady-state input levels and the levels that terminate indicated transitions are maintained. Unless otherwise indicated, input transitions in the opposite direction to those shown have no effect at the output. (If the output is shown as a pulse, $\varsigma$ or $\urcorner$, the pulse follows the indicated input transition and persists for an interval dependent on the circuit.)

## D FLIP-FLOP AND LATCH SIGNAL CONVENTIONS

It is normal TI practice to name the outputs and other inputs of a D-type flip-flop or latch and to draw its logic symbol based on the assumption of true data ( D ) inputs. Outputs that produce data in phase with the data inputs are called $Q$ and those producing complementary data are called $\bar{Q}$. An input that causes a $Q$ output to go high or a $\overline{\mathbf{Q}}$ output to go low is called preset (PRE). An input that causes a $\bar{Q}$ output to go high or a $Q$ output to go low is called clear (CLR). Bars are used over these pin names (PRE and CLR) if they are active low.
The devices on several data sheets are second-source designs, and the pin name conventions used by the original manufacturers have been retained. That makes it necessary to designate the inputs and outputs of the inverting circuits $\overline{\mathrm{D}}$ and Q .
In some applications, it may be advantageous to redesignate the data input from $D$ to $\bar{D}$ or vice versa. In that case, all the other inputs and outputs should be renamed as shown below. Also shown are corresponding changes in the graphical symbols. Arbitrary pin numbers are shown.


The figures show that when $Q$ and $\bar{Q}$ exchange names, the preset and clear pins also exchange names. The polarity indicators ( $\triangle$ ) on $\overline{\text { PRE }}$ and $\overline{C L R}$ remain, as these inputs are still active low, but the presence or absence of the polarity indicator changes at $D$ (or $\bar{D}$ ), $Q$, and $\bar{Q}$. Pin 5 ( $Q$ or $\bar{Q}$ ) is still in phase with the data input ( $D$ or $\bar{D}$ ); their active levels change together.

DERATING CURVES FOR 210-MIL SHRINK SMALL-OUTLINE PACKAGE (DB)


Flgure 2


Figure 4


Figure 3


Figure 5

## General Information

Data Transceivers/Multiplexers
Clock-Distribution Circuits
SDRAMs5
Application Report ..... 6
Mechanical Data ..... 7

- Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- EPIC ${ }^{\text {T }}$ (Enhanced-Performance Implanted CMOS) Submicron Process
- UBT ${ }^{\text {M }}$ (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, or Clocked Mode
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $\mathrm{C}=\mathbf{2 0 0} \mathrm{pF}, \mathrm{R}=0$ )
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages


## description

This 18-bit universal bus transceiver is designed for $2.3-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{C}}$ operation.
Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock ( $\overline{\mathrm{CLKAB}}$ and $\overline{C L K B A})$ inputs. For $A$-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if $\overline{C L K A B}$ is held at a high or low logic level. If LEAB is low, the A-bus data is stored in the latch/flip-flop on the high-to-low transition of $\overline{C L K A B}$. Output-enable OEAB is active high. When OEAB is high, the B-port outputs are active. When OEAB is low, the B-port outputs are in the high-impedance state.
Data flow for $B$ to $A$ is similar to that of $A$ to $B$ but uses $\overline{O E B A}$, LEBA, and $\overline{C L K B A}$. The output enables are complementary (OEAB is active high, and $\overline{O E B A}$ is active low).

To ensure the high-impedance state during power up or power down, $\overline{O E B A}$ should be tied to $V_{c c}$ through a pullup resistor and OEAB should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking/current-sourcing capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
The SN74ALVCH16500 is available in Tl's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area.

The SN74ALVCH16500 is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

## logic diagram (positive logic)


absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

Input voltage range, VI: Except I/O ports (see Note 1) ......................................... 0.5 V to 4.6 V





Continuous current through each $V_{C C}$ or GND .................................................... $\pm 100 \mathrm{~mA}$
Maximum power dissipation at $T_{A}=55^{\circ} \mathrm{C}$ (in still air) (see Note 3): DGG package .................... 1 W
DL package ...................... 1.4 W

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This value is limited to 4.6 V maximum.
3. The maximum package power dissipation is calculated using a junction temperature of $150^{\circ} \mathrm{C}$ and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the ABT Advanced BiCMOS Technology Data Book.
timing requirements over recommended operating free-air temperature range (unless otherwise noted)

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\text {cc }}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| ${ }_{\text {max }}$ |  |  | 150 |  | 150 |  | 150 |  | MHz |
| $t^{\text {tpd }}$ | A or B | B or A | 1 | 5.7 |  | 4.7 | 1 | 3.9 | ns |
|  | LEAB or LEBA | A or B | 1 | 6.5 |  | 5.5 | 1 | 4.7 |  |
|  | $\overline{\text { CLKAB }}$ or $\overline{\text { CLKBA }}$ | A or B | 1 | 7.2 |  | 6.6 | 1.1 | 5.5 |  |
| $t_{\text {en }}$ | OEAB | B | 1 | 6.2 |  | 5.4 | 1 | 4.6 | ns |
| $\mathrm{t}_{\text {dis }}$ | OEAB | B | 1.7 | 6.3 |  | 5.7 | 1.5 | 5 | ns |
| $t_{\text {en }}$ | $\overline{O E B A}$ | A | 1 | 6.7 |  | 6.2 | 1 | 5.2 | ns |
| ${ }^{\text {dis }}$ | $\overline{\text { OEBA }}$ | A | 1 | 5.6 |  | 4.6 | 1 | 4.3 | ns |

operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\begin{gathered} V_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP | TYP |  |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance | Outputs enabled |  | $C_{L}=50 \mathrm{pF}, \quad f=10 \mathrm{MHz}$ | 40 | 51 | pF |
|  |  | Outputs disabled | 6 |  | 6 |  |  |

## PARAMETER MEASUREMENT INFORMATION <br> $\mathbf{V}_{\mathbf{C C}}=2.7 \mathrm{~V}$ AND 3.3 $\mathrm{V} \pm 0.3 \mathrm{~V}$



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES

| TEST | S1 |
| :---: | :---: |
|  | $\begin{gathered} \text { Open } \\ 6 \mathrm{~V} \\ \text { GND } \end{gathered}$ |



VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. ${ }^{\text {P }}$ PLZ and ${ }^{\text {tPHZ }}$ are the same as $t_{\text {dis. }}$.
F. $t_{P Z L}$ and $\mathrm{tPZH}^{2}$ are the same as $t_{\text {en }}$.
G. tPLH and tPHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms

- Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- EPIC ${ }^{\text {TM }}$ (Enhanced-Performance Implanted CMOS) Submicron Process
- UBT ${ }^{\text {TM }}$ (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, or Clocked Mode
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $\mathrm{C}=200 \mathrm{pF}, \mathrm{R}=0$ )
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages


## description

This 18 -bit universal bus transceiver is designed for $2.3-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.

Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if

DGG OR DL PACKAGE (TOP VIEW)
 CLKAB is held at a high or low logic level. If LEAB is low, the A-bus data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. When OEAB is high, the outputs are active. When OEAB is low, the outputs are in the high-impedance state.
To ensure the high-impedance state during power up or power down, $\overline{O E B A}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor and OEAB should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
Data flow for B to A is similar to that of A to B but uses $\overline{O E B A}$, LEBA, and CLKBA. The output enables are complementary (OEAB is active high and $\overline{O E B A}$ is active low).
The SN74ALVCH16501 is available in Tl's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area.

The SN74ALVCH16501 is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

## logic diagram (positive logic)


absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\boldsymbol{\dagger}$

Input voltage range, $\mathrm{V}_{\mathrm{I}}$ : Except I/O ports (see Note 1) ......................................... -0.5 V to 4.6 V





Continuous current through each $\mathrm{V}_{\mathrm{CC}}$ or GND .................................................. $\pm 100 \mathrm{~mA}$
Maximum power dissipation at $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$ (in still air) (see Note 3): DGG package ................... 1 W DL package ..................... 1.4 W

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This value is limited to 4.6 V maximum.
3. The maximum package power dissipation is calculated using a junction temperature of $150^{\circ} \mathrm{C}$ and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the ABT Advanced BiCMOS Technology Data Book.
timing requirements over recommended operating free-air temperature range (unless otherwise noted)

|  |  |  | $\begin{gathered} \mathrm{VCC}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\text {cc }}=2.7 \mathrm{~V}$ |  | $\begin{gathered} V_{C C}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \\ \hline \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| ${ }^{\text {f clock }}$ | Clock frequency |  | 0 | 150 | 0 | 150 | 0 | 150 | MHz |
| ${ }^{\text {w }}$ w | Pulse duration | LE high | 3.3 |  | 3.3 |  | 3.3 |  | ns |
|  |  | CLK high or low | 3.3 |  | 3.3 |  | 3.3 |  |  |
| $t_{\text {su }}$ | Setup time | Data before CLK $\uparrow$ | 2.2 |  | 2.1 |  | 1.7 |  | ns |
|  |  | Data before LE $\downarrow$, CLK high | 1.9 |  | 1.6 |  | 1.5 |  |  |
|  |  | Data before LE $\downarrow$, CLK low | 1.3 |  | 1.1 |  | 1 |  |  |
| th | Hold time | Data after CLK $\uparrow$ | 0.6 |  | 0.6 |  | 0.7 |  | ns |
|  |  | Data after LE $\downarrow$, CLK high or low | 1.4 |  | 1.7 |  | 1.4 |  |  |

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{gathered} \mathrm{VCC}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{VCC}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $f_{\text {max }}$ |  |  | 150 |  | 150 |  | 150 |  | MHz |
| ${ }^{t} \mathrm{pd}$ | A or B | B or A | 1.2 | 5.4 |  | 4.5 | 1 | 3.9 | ns |
|  | LE | A or B | 1.6 | 6.3 |  | 5.3 | 1.3 | 4.6 |  |
|  | CLK | A or B | 1.7 | 6.7 |  | 5.6 | 1.4 | 4.9 |  |
| $t_{\text {en }}$ | OEAB | B | 1.1 | 6.3 |  | 5.3 | 1 | 4.6 | ns |
| ${ }^{\text {dis }}$ | OEAB | B | 2.2 | 6.4 |  | 5.7 | 1.4 | 5 | ns |
| $t_{\text {en }}$ | $\overline{\text { OEBA }}$ | A | 1.4 | 6.8 |  | 6 | 1.1 | 5 | ns |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\text { OEBA }}$ | A | 2 | 5.5 |  | 4.6 | 1.3 | 4.2 | ns |

operating characteristics, $\mathrm{T}_{\mathrm{A}}=\mathbf{2 5}^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS | $\begin{gathered} \mathrm{V}_{\text {CC }}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\text {CC }}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP | TYP |  |
| $\mathrm{C}_{\text {pd }}$ | Power dissipation capacitance | Outputs enabled |  | $C_{L}=50 \mathrm{pF}, \quad f=10 \mathrm{MHz}$ | 44 | 54 | pF |
|  |  | Outputs disabled | 6 |  | 6 |  |  |

## PARAMETER MEASUREMENT INFORMATION

$\mathbf{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ AND $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES

| TEST | S1 |
| :---: | :---: |
| $\mathbf{t}_{\text {pd }}$ | Open |
| tPLZ $^{\prime}$ tpZL | 6 V |
| tPHZ/tpZH | GND |

VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $\mathrm{t}_{\mathrm{P}} \mathrm{ZH}$ are the same as ten.
G. tPLH and $\mathrm{t}_{\mathrm{PHL}}$ are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms

- Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- EPIC ${ }^{\text {TM }}$ (Enhanced-Performance Implanted CMOS) Submicron Process
- UBT ${ }^{\text {™ }}$ (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, Clocked, or Clock-Enabled Mode
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $C=200$ pF, $R=0$ )
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages


## description

This 18 -bit universal bus transceiver is designed for $2.3-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
The SN74ALVCH16600 combines D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.
Data flow in each direction is controlled by output-enable ( $\overline{O E A B}$ and $\overline{O E B A}$ ), latch-enable (LEAB and LEBA), and clock (CLKAB and
$\overline{\text { CLKBA }}$ ) inputs. The clock can be controlled by the clock-enable ( $\overline{\text { CLKENAB }}$ and CLKENBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the $A$ data is latched if $\overline{C L K A B}$ is held at a high or low logic level. If LEAB is low, the A-bus data is stored in the latch/flip-flop on the high-to-low transition of $\overline{C L K A B}$. Output enable $\overline{O E A B}$ is active low. When $\overline{O E A B}$ is low, the outputs are active. When $\overline{\mathrm{OEAB}}$ is high, the outputs are in the high-impedance state.
Data flow for B to A is similar to that of A to B but uses $\overline{\mathrm{OEBA}}, ~ \angle E B A, ~ \overline{C L K B A}$, and $\overline{\text { CLKENBA }}$.
To ensure the high-impedance state during power up or power down, $\overline{O E}$ should be tied to $V_{C C}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
The SN74ALVCH16600 is available in Tl's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area.
The SN74ALVCH16600 is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$ ..... -0.5 V to 4.6 V
Input voltage range, VI: Except I/O ports (see Note 1) ..... -0.5 V to 4.6 V
I/O ports (see Notes 1 and 2) -0.5 V to $\mathrm{V}_{\mathrm{CC}}$ ..... 0.5 V
Output voltage range, $\mathrm{V}_{\mathrm{O}}$ (see Notes 1 and 2 ) -0.5 V to $\mathrm{V}_{\mathrm{CC}}+$ ..... 0.5 V
Input clamp current, $I_{\mathrm{IK}}\left(\mathrm{V}_{1}<0\right)$ ..... $-50 \mathrm{~mA}$
Output clamp current, $\mathrm{I}_{\mathrm{KK}}\left(\mathrm{V}_{\mathrm{O}}<0\right.$ or $\left.\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}\right)$ ..... $\pm 50 \mathrm{~mA}$
Continuous output current, $\mathrm{IO}\left(\mathrm{V}_{\mathrm{O}}=0\right.$ to $\mathrm{V}_{\mathrm{CC}}$ ) ..... $\pm 50 \mathrm{~mA}$
Continuous current through each $\mathrm{V}_{\mathrm{CC}}$ or GND ..... $\pm 100 \mathrm{~mA}$
Maximum power dissipation at $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$ (in still air) (see Note 3): DGG package ..... 1 W
DL package ..... 1.4 W
Storage temperature range, $T_{\text {stg }}$ ..... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This value is limited to 4.6 V maximum.
3. The maximum package power dissipation is calculated using a junction temperature of $150^{\circ} \mathrm{C}$ and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the ABTAdvanced BiCMOS Technology Data Book.
recommended operating conditions (see Note 4)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| V CC | Supply voltage |  | 2.3 | 3.6 | V |
|  | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 1.7 |  |  |
|  | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V | 2 |  | v |
| $V_{11}$ | Low-level input voltage | $\mathrm{V}_{C C}=2.3 \mathrm{~V}$ to 2.7 V |  | 0.7 | V |
| VIL | Low-level input volage | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V |  | 0.8 |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{0}$ | Output voltage |  | 0 | V CC | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | -12 |  |
| IOH | High-level output current | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | -12 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | -24 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | 12 |  |
| lOL | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | 12 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 24 |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate |  | 0 | 10 | $\mathrm{ns} / \mathrm{V}$ |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.
switching characteristics over recommended operating free-air temperature range, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (unless otherwise noted) (see Figures 1 and 2)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $V_{C C}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| ${ }_{\text {max }}$ |  |  | 150 |  | 150 |  | 150 |  | MHz |
| $t^{\text {pd }}$ | A or B | B or A | 1 | 5.7 |  | 4.7 | 1 | 4 | ns |
|  | LEAB or LEBA | A or B | 1 | 6.5 |  | 5.5 | 1 | 4.8 |  |
|  | $\overline{\text { CLKAB }}$ or CLKBA | A or B | 1.4 | 7.9 |  | 6.8 | 1.3 | 5.7 |  |
| ten | $\overline{\text { OEAB }}$ or $\overline{O E B A}$ | A or B | 1.1 | 7.1 |  | 6.3 | 1.1 | 5.2 | ns |
| $t_{\text {dis }}$ | $\overline{\text { OEAB }}$ or $\overline{O E B A}$ | A or B | 1.7 | 5.7 |  | 4.7 | 1.2 | 4.4 | ns |

operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{Cc}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP | TYP |  |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance | Outputs enabled |  | $C_{L}=50 \mathrm{pF}, \quad f=10 \mathrm{MHz}$ | 43 | 56 | pF |
|  |  | Outputs disabled | 6 |  | 6 |  |  |

PARAMETER MEASUREMENT INFORMATION
$\mathbf{V}_{\mathbf{C C}}=2.7 \mathrm{~V}$ AND $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$

| TEST | S1 |
| :---: | :---: |
| $\mathbf{t}_{\text {pd }}$ | Open |
| tpLZ $^{\prime}$ tPZL | $6 \mathbf{V}$ |
| tPHZ $^{\prime}$ tPZH | GND |




NOTES: A. CL includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{ZO}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. tPLZ and tPHZ are the same as tdis.
F. tPZL and tPZH are the same as ten.
G. $\mathrm{t}_{\mathrm{PL}}$. and $\mathrm{t}_{\mathrm{PHL}}$ are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 2. Load Circuit and Voltage Waveforms

- Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- UBT ${ }^{\text {TM }}$ (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, Clocked, or Clock-Enabled Mode
- EPIC ${ }^{\text {TM }}$ (Enhanced-Performance Implanted CMOS) Submicron Process
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $C=200$ pF, $\mathrm{R}=0$ )
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages


## description

This 18 -bit universal bus transceiver is designed for $2.3-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
The SN74ALVCH16601 combines D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.
Data flow in each direction is controlled by output-enable ( $\overline{O E A B}$ and $\overline{O E B A}$ ), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. The clock can be controlled by the clock-enable ( $\overline{C L K E N A B}$ and CLKENBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A-bus data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. Output enable $\overline{O E A B}$ is active low. When $\overline{O E A B}$ is low, the outputs are active. When $\overline{O E A B}$ is high, the outputs are in the high-impedance state.
Data flow for $B$ to $A$ is similar to that of $A$ to $B$ but uses $\overline{O E B A}$, LEBA, CLKBA, and CLKENBA.
To ensure the high-impedance state during power up or power down, $\bar{O}$ should be tied to $V_{C C}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
The SN74ALVCH16601 is available in Tl's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area.
The SN74ALVCH16601 is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

EPIC, UBT, and Widebus are trademarks of Texas Instruments Incorporated.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$


Input voltage range, VI: Except I/O ports (see Note 1) ......................................... -0.5 V to 4.6 V
I/O ports (see Notes 1 and 2) $\ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots . .$.

Input clamp current, $\mathrm{I}_{\mathrm{IK}}\left(\mathrm{V}_{\mathrm{I}}<0\right)$...................................................................... -50 mA
Output clamp current, $\mathrm{I}_{\mathrm{OK}}$ ( $\mathrm{V}_{\mathrm{O}}<0$ or $\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}$ ) ...................................................... $\pm 50 \mathrm{~mA}$


Maximum power dissipation at $T_{A}=55^{\circ} \mathrm{C}$ (in still air) (see Note 3): DGG package .................. 1 W
DL package ...................... 1.4 W

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, ard functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This value is limited to 4.6 V maximum.
3. The maximum package power dissipation is calculated using a junction temperature of $150^{\circ} \mathrm{C}$ and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the ABT Advanced BiCMOS Technology Data Book.

## recommended operating conditions (see Note 4)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 2.3 | 3.6 | V |
|  | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 1.7 |  | V |
|  | Hign-level input voitage | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V | 2 |  |  |
|  | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 0.7 | V |
| $V_{\text {IL }}$ | Low-level input volage | $\mathrm{V} \mathrm{CC}=2.7 \mathrm{~V}$ to 3.6 V |  | 0.8 | V |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{0}$ | Output voltage |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | -12 |  |
| ${ }^{1} \mathrm{OH}$ | High-level output current | $\mathrm{V}_{\text {CC }}=2.7 \mathrm{~V}$ |  | -12 | mA |
|  |  | $\mathrm{V}_{C C}=3 \mathrm{~V}$ |  | -24 |  |
|  |  | $\mathrm{V}_{\text {CC }}=2.3 \mathrm{~V}$ |  | 12 |  |
| ${ }^{\text {l OL }}$ | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | 12 | mA |
|  |  | $V_{C C}=3 \mathrm{~V}$ |  | 24 |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate |  | 0 | 10 | ns/V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (unless otherwise noted) (see Figures 1 and 2)

| PARAMETER | FROM (INPUT) | то (OUTPUT) | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{C C}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{V}_{\text {CC }}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $f_{\text {max }}$ |  |  | 150 |  | 150 |  | 150 |  | MHz |
| ${ }^{t} \mathrm{pd}$ | A or B | B or A | 1.3 | 4.9 |  | 4.6 |  | 4.1 | ns |
|  | LEAB or LEBA | A or B | 1.2 | 5.6 |  | 5.3 |  | 4.7 |  |
|  | CLKAB or CLKBA | A or B | 1.7 | 6.2 |  | 5.8 |  | 5 |  |
| ten | $\overline{O E A B}$ or $\overline{O E B A}$ | A or B | 1.2 | 6.1 |  | 6.1 |  | 5.2 | ns |
| ${ }^{\text {dis }}$ | $\overline{O E A B}$ or $\overline{O E B A}$ | $A$ or B | 2.1 | 5.4 |  | 4.8 |  | 4.4 | ns |

operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS | $\begin{gathered} \mathrm{V}_{\mathrm{cc}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\begin{gathered} V_{C C}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP | TYP |  |
| $\mathrm{C}_{\text {pd }}$ | Power dissipation capacitance | Outputs enabled |  | $C_{L}=50 \mathrm{pF}, \quad f=10 \mathrm{MHz}$ | 41 | 52 | pF |
|  |  | Outputs disabled | 6 |  | 6 |  |  |

## PARAMETER MEASUREMENT INFORMATION <br> $\mathbf{V}_{C C}=2.7 \mathrm{~V}$ AND $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$



| TEST | S1 |
| :---: | :---: |
| ${ }^{\mathrm{t}} \mathrm{pd}$ tplz/tpzL tphz/tpzh | $\begin{aligned} & \hline \text { Open } \\ & 6 \mathrm{~V} \\ & \text { GND } \end{aligned}$ |



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES


NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{r} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. tPLZ and tPHZ are the same as $t_{\text {dis. }}$
F. tpZL and tPZH are the same as ten.
G. $\mathrm{tPLL}^{\text {and }}$ tPHL are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 2. Load Clrcult and Voltage Waveforms

- Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- EPIC ${ }^{\text {TM }}$ (Enhanced-Performance Implanted CMOS) Submicron Process
- UBT ${ }^{\text {TM }}$ (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, Clocked, or Clock-Enabled Mode
- Output Ports Have Equivalent $26-\Omega$ Series Resisters, So No External Resistors Are Required
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $\mathrm{C}=\mathbf{2 0 0} \mathrm{pF}, \mathrm{R}=0$ )
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages


## description

This 18-bit universal bus transceiver is designed for $2.3-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
The SN74ALVCH162601 combines D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.
Data flow in each direction is controlled by output-enable ( $\overline{\mathrm{OEAB}}$ and $\overline{\mathrm{OEBA}})$, latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. The clock can be controlled by the clock-enable (CLKENAB and CLKENBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A-bus data is stored in the latch/flip-flop on the high-to-low transition of CLKAB. When $\overline{O E A B}$ is low, the outputs are active. When $\overline{O E A B}$ is high, the outputs are in the high-impedance state.

The B-port outputs include $26-\Omega$ series resistors to reduce overshoot and undershoot.
To ensure the high-impedance state during power up or power down, $\overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{Cc}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
logic diagram (positive logic)


## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)


$\dagger$ All typical values are measured at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ This is the bus-hold maximum dynamic current required to switch the input from one state to another. § For I/O ports, the parameter loz includes the input leakage current.

## PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$



| TEST | S1 |
| :---: | :---: |
| $\mathrm{t}_{\mathrm{pd}}$ | Open |
| $\mathrm{t}_{\mathrm{PLZ}} / \mathrm{tPZL}^{2}$ | 4.6 V |
| $\mathrm{t}_{\mathrm{PHZ}} / \mathrm{tPZH}$ | GND |



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{ZO}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. tPLZ $^{2}$ and $\mathrm{t}_{\mathrm{PHZ}}$ are the same as $\mathrm{t}_{\text {dis. }}$
F. tpZL and tpZH are the same as ten.
G. tPLH and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

- Member of the Texas Instruments WIdebust ${ }^{\text {TM }}$ Family
- EPIC ${ }^{\text {TM }}$ (Enhanced-Performance Implanted CMOS) Submicron Process
- UBT ${ }^{\text {TM }}$ (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, or Clocked Mode
- Simultaneously Generates and Checks Parity
- Option to Select Generate Parity and Check or Feed-Through Data/Parity in A-to-B or B-to-A Directions
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $C=200$ pF, $R=0$ )
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Packaged in Thin Shrink Small-Outline Package


## description

This 18-bit (dual-octal) noninverting registered transceiver is designed for $2.3-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
The SN74ALVCH16901 is a dual 9-bit to dual 9-bit parity transceiver with registers. The device can operate as a feed-through transceiver or it can generate/check parity from the two 8-bit data buses in either direction.

The SN74ALVCH16901 features independent clock (CLKAB or CLKBA), latch-enable (LEAB or LEBA), and dual 9-bit clock-enable ( $\overline{\mathrm{CLKENAB}}$ or $\overline{\mathrm{CLKENBA}})$ inputs. It also provides parity-enable ( $\overline{\mathrm{SEL}}$ ) and parity-select (ODD/EVEN) inputs and separate error-signal (ERRA or ERRB) outputs for checking parity. The direction of data flow is controlled by $\overline{O E A B}$ and $\overline{O E B A}$. When $\overline{S E L}$ is low, the parity functions are enabled. When $\overline{S E L}$ is high, the parity functions are disabled and the device acts as an 18-bit registered transceiver.
To ensure the high-impedance state during power up or power down, $\overline{O E}$ should be tied to $V_{C c}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

FUNCTION TABLE $\dagger$

| INPUTS |  |  |  |  | OUTPUT B |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CLKENAB | $\overline{\text { OEAB }}$ | LEAB | CLKAB | A |  |
| X | H | X | X | X | Z |
| X | L | H | X | L | L |
| X | $L$ | H | X | H | H |
| H | L | L | X | X | $\mathrm{B}_{0}{ }^{\ddagger}$ |
| L | L | L | $\uparrow$ | L | L |
| L | L | L | $\uparrow$ | H | H |
| L | L | L | L | X | $\mathrm{B} 0^{\ddagger}$ |
| L | L | L | H | x | $\mathrm{B}_{0} \S$ |

$\dagger$ A-to-B data flow is shown: $B-t o-A$ flow is similar, but uses $\overline{O E B A}$, LEBA, and CLKENBA.
$\ddagger$ Output level before the indicated steady-state input conditions were established
§ Output level before the indicated steady-state input conditions were established, provided that CLKAB was low before LEAB went low

SCESO10B - JULY 1995 - REVISED NOVEMBER 1996
absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

Input voltage range, $\mathrm{V}_{\mathrm{I}}$ : Except I/O ports (see Note 1) ........................................ -0.5 V to 4.6 V



Output clamp current, $\mathrm{I}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right.$ or $\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}$ ) ................................................... $\pm 50 \mathrm{~mA}$

Continuous current through each $\mathrm{V}_{\mathrm{CC}}$ or GND .................................................. $\pm 100 \mathrm{~mA}$
Maximum power dissipation at $T_{A}=55^{\circ} \mathrm{C}$ (in still air) (see Note 3) .................................... 1 W

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This value is limited to 4.6 V maximum.
3. The maximum package power dissipation is calculated using a junction temperature of $150^{\circ} \mathrm{C}$ and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the ABT Advanced BiCMOS Technology Data Book.
recommended operating conditions (see Note 4)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 2.3 | 3.6 | V |
|  | Hi | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 1.7 |  | $v$ |
| $V_{\text {IH }}$ | High-level input volage | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V | 2 |  |  |
|  | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 0.7 | V |
| VIL | Low-level input volage | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V |  | 0.8 |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{0}$ | Output voltage |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | -12 |  |
| IOH | High-level output current | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | -12 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | -24 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | 12 |  |
| ${ }^{\text {IOL}}$ | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | 12 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 24 |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate |  | 0 | 10 | $\mathrm{ns} / \mathrm{V}$ |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.
switching characteristics over recommended operating free-air temperature range, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (unless otherwise noted) (see Figures 1 and 2)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{Cc}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| ${ }^{\text {f max }}$ |  |  | 125 |  | 125 |  | 125 |  | MHz |
| ${ }^{\text {tpd }}$ | A or B | B or A | 1.5 | 5.8 |  | 4.8 | 1 | 4.4 | ns |
|  | A or B | BPAR or APAR | 2.5 | 9.5 |  | 7.6 | 2 | 6.7 |  |
|  | APAR or BPAR | BPAR or APAR | 1.5 | 6.3 |  | 5.2 | 1 | 4.7 |  |
|  | APAR or BPAR | ERRA or ERRB | 2.5 | 10.3 |  | 8.7 | 2 | 7.5 |  |
|  | ODD/EVEN | ERRĀ or ERRB | 2 | 9.3 |  | 7.9 | 1.5 | 6.8 |  |
|  | ODD/EVEN | BPAR or APAR | 2 | 8.9 |  | 7.6 | 1.5 | 6.5 |  |
|  | $\overline{\text { SEL }}$ | BPAR or APAR | 1.5 | 6.7 |  | 5.9 | 1 | 5.1 |  |
|  | CLKAB or CLKBA | A or B | 1.5 | 7 |  | 5.8 | 1 | 5.1 |  |
|  | CLKAB or CLKBA | BPAR or APAR parity feedthrough | 2 | 7.7 |  | 6.3 | 1.5 | 5.6 |  |
|  | CLKAB or CLKBA | BPAR or APAR parity generated | 3 | 10.8 |  | 8.7 | 2 | 7.7 |  |
|  | CLKAB or CLKBA | $\overline{\text { ERRA }}$ or ERRB | 3 | 11.1 |  | 8.9 | 2 | 7.9 |  |
|  | LEAB or LEBA | A or B | 1.5 | 6.6 |  | 5.5 | 1 | 4.8 |  |
|  | LEAB or LEBA | BPAR or APAR parity feedthrough | 2 | 7.3 |  | 6 | 1.5 | 5.3 |  |
|  | LEAB or LEBA | BPAR or APAR parity generated | 3 | 10.4 |  | 8.3 | 2 | 7.4 |  |
|  | LEAB or LEBA | $\overline{\text { ERRA }}$ or ERRB | 3 | 10.5 |  | 8.5 | 2 | 7.5 |  |
| $t_{\text {en }}$ | $\overline{O E A B}$ or $\overline{O E B A}$ | B, BPAR or A, APAR | 1.5 | 6.8 |  | 6.1 | 1 | 5.3 | ns |
| $t_{\text {dis }}$ | $\overline{\mathrm{OEAB}}$ or $\overline{\mathrm{OEBA}}$ | B, BPAR or A, APAR | 2 | 6.3 |  | 5.2 | 1.5 | 4.9 | ns |
| $\mathrm{t}_{\text {en }}$ | $\overline{O E A B}$ or $\overline{O E B A}$ | ERRA or ERRB | 1.5 | 6.7 |  | 5.5 | 1 | 4.9 | ns |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\mathrm{OEAB}}$ or $\overline{\mathrm{OEBA}}$ | ERRA or ERRB | 2 | 7.5 |  | 6.5 | 1 | 5.7 | ns |
| ten | SEL | ERRA or ERRB | 1.5 | 7.2 |  | 6.5 | 1 | 5.5 | ns |
| $t_{\text {dis }}$ | $\overline{\text { SEL }}$ | $\overline{\text { ERRA }}$ or $\overline{\text { ERRB }}$ | 2 | 6.6 |  | 5.4 | 1.5 | 4.9 | ns |

operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \\ \hline \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP | TYP |  |
| $C_{\text {pd }}$ | Power dissipation capacitance | Outputs enabled |  | $C_{L}=50 \mathrm{pF}, \quad \mathrm{f}=10 \mathrm{MHz}$ | 22 | 27 | pF |
|  |  | Outputs disabled | 5 |  | 8 |  |  |

## PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ AND $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$





NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis. }}$.
F. tPZL and tPZH are the same as ten.
G. $t_{P L H}$ and $t_{P H L}$ are the same as $t_{p d}$.

Figure 2. Load Circuit and Voltage Waveforms

- State-of-the-Art Advanced BICMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Members of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V VCC)
- Support Unregulated Battery Operation Down to 2.7 V
- UBT™ (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, or Clocked Mode
- Typical Volp (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{C}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $\mathrm{C}=200 \mathrm{pF}, \mathrm{R}=0$ )
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Support Live Insertion
- Distributed VCC and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

SN54LVT16500 ... WD PACKAGE
SN74LVT16500... DGG OR DL PACKAGE
(TOP VIEW)

| OEAB[1 | 56 | GND |
| :---: | :---: | :---: |
| LEAB [2 | 55 | CLKAB |
| A1 ${ }^{3}$ | 54 | B1 |
| GND[4 | 53 | GND |
| A2 5 | 52 | B2 |
| АЗ 6 | 51 | B3 |
| $\mathrm{v}_{\mathrm{CC}}[7$ | 50 | $\mathrm{V}_{\mathrm{Cc}}$ |
| A4 8 | 49 | B4 |
| A5 9 | 48 | B5 |
| A6 10 | 47 | B6 |
| GND 11 | 46 | GND |
| A7 12 | 45 | ] B7 |
| A8 13 | 44 | B8 |
| A9 14 | 43 | $1 \mathrm{B9}$ |
| A10 15 | 42 | B10 |
| A11 16 | 41 | B11 |
| A12 17 | 40 | B12 |
| GND 18 | 39 | GND |
| A13 19 | 38 | B13 |
| A14 20 | 37 | B14 |
| A15 21 | 36 | B15 |
| $\mathrm{V}_{\mathrm{CC}}{ }^{22}$ | 35 | $\mathrm{V}_{\mathrm{Cc}}$ |
| A16 23 | 34 | B16 |
| A17 24 | 33 | B17 |
| GND 25 | 32 | GND |
| A18 26 | 31 | B18 |
| OEBA 27 | 30 | CLKBA |
| LEBA 28 | 29 | ] GND |

## description

The 'LVT16500 are 18-bit universal bus transceivers designed for low-voltage (3.3-V) $\mathrm{V}_{\mathrm{CC}}$ operation, but with the capability to provide a TTL interface to a $5-\mathrm{V}$ system environment.
Data flow in each direction is controlled by output-enable (OEAB and $\overline{O E B A}$ ), latch-enable (LEAB and LEBA), and clock ( $\overline{\mathrm{CLKAB}}$ and $\overline{\mathrm{CLKBA}})$ inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the $A$ data is latched if $\overline{C L K A B}$ is held at a high or low logic level. If $L E A B$ is low, the A-bus data is stored in the latch/flip-flop on the high-to-low transition of $\overline{C L K A B}$. Output-enable OEAB is active high. When OEAB is high, the B-port outputs are active. When OEAB is low, the B-port outputs are in the high-impedance state.
logic symbolt

$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
recommended operating conditions (see Note 4)


NOTE 4: Unused control inputs must be held high or low to prevent them from floating.
timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

|  |  |  | SN54LVT16500 |  |  |  | SN74LVT16500 |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} v_{C C}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \\ \hline \end{gathered}$ |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \hline \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\text {CC }}=2.7 \mathrm{~V}$ |  |  |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| ${ }^{\text {clock }}$ | Clock frequency |  | 0 | 150 | 0 | 125 | 0 | 150 | 0 | 125 | MHz |
| ${ }^{\text {w }}$ w | Pulse duration | LE high | 3.3 |  | 3.3 |  | 3.3 |  | 3.3 |  | ns |
|  |  | $\overline{\text { CLK }}$ high or low | 3.3 |  | \% ${ }^{3}$ |  | 3.3 |  | 3.3 |  |  |
| ${ }^{\text {tsu}}$ | Setup time | A before CLKAB $\downarrow$ | 1.8 |  | \% 4 |  | 1.8 |  | 1.1 |  | ns |
|  |  | B before $\overline{\text { CLKBA }} \downarrow$ | 1.9 |  | 1.2 |  | 1.9 |  | 1.2 |  |  |
|  |  | A or B before LE $\downarrow, \overline{C L K}$ high | 2.2 |  | 1.3 |  | 2.2 |  | 1.3 |  |  |
|  |  | A or B before LE $\downarrow, \overline{C L K}$ low | 2.7 | 8 | 1.9 |  | 2.7 |  | 1.9 |  |  |
| th | Hold time | A or B after CLK $\downarrow$ | 1.2 |  | 1.2 |  | 1.2 |  | 1.2 |  | ns |
|  |  | A or B after LE $\downarrow$ | 0.9 |  | 1.1 |  | 0.9 |  | 1.1 |  |  |

switching characteristics over recommended operating free-air temperature range, $\mathrm{C}_{\mathrm{L}}=\mathbf{5 0} \mathrm{pF}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | SN54LVT16500 |  |  |  | SN74LVT16500 |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \hline V_{C C}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  |  |
|  |  |  | MIN | MAX | MIN | MAX | MIN | TYPt | MAX | MIN | MAX |  |
| $f_{\text {max }}$ |  |  | 150 |  | 125 |  | 150 |  |  | 125 |  | MHz |
| tpl | $B$ or A | A or B | 1.7 | 5.8 |  | 7 | 1.7 | 3 | 5.4 |  | 6.8 |  |
| tPHL |  |  | 1.6 | 6 | 4 | 7.8 | 1.6 | 3.2 | 5.9 |  | 7.7 | ns |
| tPLH | LEBA or LEAB | A or B | 2.3 | 7.3 | $\cdots$ | 8.9 | 2.3 | 4 | 7 |  | 8.5 | ns |
| tpHL |  |  | 2.7 | 8.2 |  | 9.8 | 2.7 | 4.3 | 7.9 |  | 9.7 | ns |
| tplH | $\overline{\overline{C L K B A} \text { or }} \overline{\text { CLKAB }}$ | A or B | 2 | 7.4 |  | 8.8 | 2 | 4.1 | 7 |  | 8.3 |  |
| tPHL |  |  | 2.4 | 8 |  | 10 | 2.4 | 4.4 | 7.9 |  | 9.9 | ns |
| tPZH | $\overline{\mathrm{OEBA}} \text { or }$OEAB | A or B | 1.2 | \% 5.2 |  | 6.1 | 1.2 | 3 | 5 |  | 5.9 | ns |
| tpZL |  |  | 1.5 | 5.9 |  | 7 | 1.5 | 3 | 5.8 |  | 6.9 | ns |
| tPHZ | $\begin{gathered} \overline{\text { OEBA }} \text { or } \\ \text { OEAB } \end{gathered}$ | A or B | 2.7 | 7.7 |  | 8.6 | 2.7 | 4.6 | 7.4 |  | 8.3 | ns |
| tpLZ |  |  | 2.8 | 7.3 |  | 7.7 | 2.8 | 4.7 | 6.7 |  | 7.2 |  |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

- State-of-the-Art Advanced BICMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Members of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V VCC)
- Support Unregulated Battery Operation Down to 2.7 V
- UBT ${ }^{\text {M }}$ (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, or Clocked Mode
- Typical Volp (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{C}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $\mathrm{C}=200 \mathrm{pF}, \mathrm{R}=0$ )
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Support Live Insertion
- Distributed VCC and GND Pin Configuration Minimizes High-Speed Switching Nolse
- Flow-Through Archiltecture Optimizes PCB Layout
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

SN54LVT16501 . . . WD PACKAGE
SN74LVT16501 . . . DGG OR DL PACKAGE
(TOP VIEW)
OEAB
LEAB

## description

The 'LVT16501 are 18-bit universal bus transceivers designed for low-voltage (3.3-V) $\mathrm{V}_{\mathrm{CC}}$ operation, but with the capability to provide a TTL interface to a 5-V system environment.

Data flow in each direction is controlled by output-enable (OEAB and $\overline{O E B A}$ ), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the devices operate in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A-bus data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. When OEAB is high, the outputs are active. When OEAB is low, the outputs are in the high-impedance state.

[^1]logic symbolt

$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
recommended operating conditions (see Note 4)

|  |  |  | SN54LV | T16501 | SN74LV | T16501 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | NT |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 2.7 | 3.6 | 2.7 | 3.6 | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage |  | 2 |  | 2 |  | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage |  |  | 0.8 |  | 0.8 | V |
| $\mathrm{V}_{1}$ | Input voltage |  |  | 5.5 |  | 5.5 | V |
| ${ }^{\mathrm{IOH}}$ | High-level output current |  |  | -24 |  | -32 | mA |
| lOL | Low-level output current |  |  | 48 |  | 64 | mA |
| $\Delta t / \Delta v$ | Input transition rise or fall rate | Outputs enabled |  | 10 |  | 10 | $\mathrm{ns} / \mathrm{V}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | -55 | 125 | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.
timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

|  |  |  | SN54LVT16501 |  |  |  | SN74LVT16501 |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\text {CC }}=2.7 \mathrm{~V}$ |  | $\begin{gathered} V_{C C}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{C C}=2.7 \mathrm{~V}$ |  |  |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $f_{\text {clock }}$ | Clock frequency |  | 0 | 150 | 0 | 125 | 0 | 150 | 0 | 125 | MHz |
| ${ }^{\text {tw }}$ | Pulse duration | LE high | 3.3 |  | 3.3 |  | 3.3 |  | 3.3 |  | ns |
|  |  | CLK high or low | 3.3 |  | 3.3 |  | 3.3 |  | 3.3 |  |  |
| ${ }_{\text {tsu }}$ | Setup time | A before CLKAB $\uparrow$ | 1.6 |  | 2.1 |  | 1.6 |  | 2.1 |  | ns |
|  |  | $B$ before CLKBA $\uparrow$ | 1.6 |  | 2.1 |  | 1.6 |  | 2.1 |  |  |
|  |  | A or B before LE $\downarrow, \overline{C L K}$ high | 3.1 |  | 2.7 |  | 2.6 |  | 1.9 |  |  |
|  |  | A or $B$ before LE $\downarrow, \overline{C L K}$ low | 2.6 |  | 2.0 |  | 2 |  | 1.3 |  |  |
| th | Hold time | A or B after CLK $\uparrow$ | 2 |  | 2.1 |  | 2 |  | 2.1 |  | ns |
|  |  | A or B after LE $\downarrow$ | 1.3 |  | 1.2 |  | 0.9 |  | 1.2 |  |  |

switching characteristics over recommended operating free-air temperature range, $\mathrm{C}_{\mathrm{L}}=\mathbf{5 0} \mathrm{pF}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | SN54LVT16501 |  |  |  | SN74LVT16501 |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \\ \hline \end{gathered}$ |  | $\mathrm{V}_{C C}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  |  | $\mathrm{V}_{\text {CC }}=2.7 \mathrm{~V}$ |  |  |
|  |  |  | MIN | MAX | MIN | MAX | MIN | TYPt | MAX | MIN | MAX |  |
| $f_{\text {max }}$ |  |  | 150 |  | 125 |  | 150 |  |  | 125 |  | MHz |
| tpLH | $B$ or $A$ | A or B | 1.7 | 5.4 |  | 6.8 | 1.7 | 3 | 5.4 |  | 6.8 | ns |
| tpHL |  |  | 1.6 | 6 |  | 7.8 | 1.6 | 3.2 | 5.9 |  | 7.7 |  |
| tPLH | LEBA or LEAB | $A$ or B | 2.3 | 7.3 |  | 9 | 2.3 | 4 | 7 |  | 8.5 | ns |
| tPHL |  |  | 2.7 | 8.2 |  | 9.8 | 2.7 | 4.3 | 7.9 |  | 9.7 | ns |
| tpLH | CLKBA or CLKAB | A or B | 2.5 | 8.3 |  | 9.7 | 2.5 | 4.1 | 7.9 |  | 9.2 |  |
| tPHL |  |  | 3.5 | 9.4 |  | 10.7 | 3.5 | 5.4 | 8.9 |  | 10.4 | ns |
| tPZH | $\overline{\text { OEBA }}$ or OEAB | A or B | 1.2 | 5.1 |  | 6.1 | 1.2 | 3 | 5 |  | 5.9 | ns |
| tpZL |  |  | 1.5 | 5.9 |  | 7 | 1.5 | 3 | 5.8 |  | 6.9 |  |
| tphz | $\overline{\text { OEBA }}$ or OEAB | A or B | 2.7 | 7.5 |  | 8.5 | 2.7 | 4.6 | 7.4 |  | 8.3 |  |
| tPLZ |  |  | 2.8 | 6.8 |  | 7.5 | 2.8 | 4.7 | 6.7 |  | 7.2 | ns |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

- Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- EPIC ${ }^{\text {TM }}$ (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model ( $C=200$ pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages


## description

This 18-bit universal bus transceiver is designed for 2.3-V to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
Data flow in each direction is controlled by output-enable ( $\overline{\mathrm{OEAB}}$ and $\overline{\mathrm{OEBA}}$ ) and clock enable ( $\overline{\mathrm{CLKENBA}}$ ) inputs. For the A-to-B data flow, the data flows through a single register. The B-to-A data can flow through a four-stage pipeline register path, or through a single register path, depending on the state of SEL.

Data is stored in the internal registers on the low-to-high transition of the CLK input, provided that the appropriate $\overline{C L K E N B A}$ input is low. The B-to-A data transfer is synchronized with the CLK input.
To ensure the high-impedance state during power up or power down, $\overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{Cc}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs 'at a valid logic level.
The SN74ALVCH16524 is available in Tl's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.
The SN74ALVCH16524 is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.
FUNCTION TABLE
B-TO-A STORAGE $\overline{(\overline{O E B A}}=\mathrm{L})$

| INPUTS |  |  |  | OUTPUT <br> A |
| :---: | :---: | :---: | :---: | :---: |
| CLKENBA | CLK | $\overline{\text { SEL }}$ | B |  |
| H | X | X | X | $\mathrm{A}_{0}{ }^{\dagger}$ |
| L | $\uparrow$ | H | L | L |
| L | $\uparrow$ | H | H | H |
| L | $\uparrow$ | L | L | L $\ddagger$ |
| L | $\uparrow$ | L | H | H $\ddagger$ |

†Output level before the indicated steady-state input conditions were established
$\ddagger$ Four positive CLK edges are needed to propagate data from $B$ to $A$ when $\overline{S E L}$ is low.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)§

Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$ ..... -0.5 V to 4.6 V
Input voltage range, $\mathrm{V}_{1}$ (see Note 1) ..... -0.5 V to 4.6 V
Output voltage range, $\mathrm{V}_{\mathrm{O}}$ (see Notes 1 and 2) ..... -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
Output clamp current, IOK ( $\mathrm{V}_{\mathrm{O}}<0$ or $\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}$ ) ..... $\pm 50 \mathrm{~mA}$
Continuous output current, $\mathrm{l}_{\mathrm{O}}\left(\mathrm{V}_{\mathrm{O}}=0\right.$ to VCC$)$ ..... $\pm 50 \mathrm{~mA}$
Continuous current through each $\mathrm{V}_{\mathrm{CC}}$ or GND ..... $\pm 100 \mathrm{~mA}$
Maximum power dissipation at $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$ (in still air) (see Note 3): DGG package ..... 1 W
DL package ..... 1.4 W
Storage temperature range, $\mathrm{T}_{\text {stg }}$ ..... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
§ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. This value is limited to 4.6 V maximum.
3. The maximum package power dissipation is calculated using a junction temperature of $150^{\circ} \mathrm{C}$ and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the ABT Advanced BiCMOS Technology Data Book.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ This is the bus-hold maximum dynamic current required to switch the input from one state to another.
§ For I/O ports, the parameter $\mathrm{I}_{\mathrm{OZ}}$ includes the input leakage current.
timing requirements over recommended ranges of supply voltage and operating free-air temperature range (unless otherwise noted)


## PARAMETER MEASUREMENT INFORMATION <br> $\mathbf{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$



| TEST | S1 |
| :---: | :---: |
| tpd | Open |
| tPLZ/tPZL | 4.6 V |
| tPHz/tpZH | GND |




NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \mathrm{MHz}, \mathrm{ZO}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}$, $\mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $t_{P Z H}$ are the same as $t_{e n}$.
G. $\mathrm{t}_{\mathrm{PLH}}$ and $\mathrm{t}_{\mathrm{PHL}}$ are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 1. Load Circult and Voltage Waveforms

- Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- EPIC ${ }^{\text {TM }}$ (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200V Using Machine Model ( $\mathbf{C = 2 0 0} \mathbf{~ p F , ~ R = 0 ) ~}$
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Option Includes Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages


## description

This 18 -bit universal bus transceiver is designed for $2.3-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
Data flow in each direction is controlled by output-enable ( $\overline{O E A B}$ and $\overline{O E B A})$ and clockenable (CLKENAB and CLKENBA) inputs. For the A-to-B data flow, the data flows through a single register. The B-to-A data can flow through a four-stage pipeline register path, or through a single register path, depending on the state of SEL.

Data is stored in the internal registers on the low-to-high transition of the CLK input, provided that the appropriate CLKEN inputs are low. The A-to-B data transfer is synchronized to the CLKAB input, and B-to-A data transfer is synchronized with the CLK1BA and CLK2BA inputs.

To ensure the high-impedance state during power up or power down, $\bar{O}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
The SN74ALVCH16525 is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

## Function Tables

A-TO-B STORAGE ( $\overline{O E A B}=L$ )

| INPUTS |  |  | OUTPUT |
| :---: | :---: | :---: | :---: |
| BLKENAB | CLKAB | A |  |
| B | X | X | $\mathrm{B}^{\dagger}$ |
| L | $\uparrow$ | L | L |
| L | $\uparrow$ | H | H |

toutput level before the indicated steady-state input conditions were established

B-TO-A STORAGE $(\overline{O E B A}=L)$

| INPUTS |  |  |  |  | OUTPUT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CLKENBA | CLK2BA | CLK1BA | SEL | B | A |
| H | X | X | X | X | $\mathrm{AO}^{\dagger}$ |
| L | $\uparrow$ | X | H | L | L |
| L | $\uparrow$ | X | H | H | H |
| L | $\uparrow$ | $\uparrow$ | L | L | $\mathrm{L} \ddagger$ |
| L | $\uparrow$ | $\uparrow$ | L | H | $\mathrm{H} \ddagger$ |

† Output level before the indicated steady-state input conditions were established
$\ddagger$ Three CLK1BA edges and one CLK2BA edge are needed to propagate data from $B$ to $A$ when $\overline{S E L}$ is low.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)§




Output clamp current, $\mathrm{I}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right.$ or $\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}$ ) ..................................................... $\pm 50 \mathrm{~mA}$


Maximum power dissipation at $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$ (in still air) (see Note 3): DGG package ................... 1 W
DL package ...................... 1.4 W
Storage temperature range, $\mathrm{T}_{\text {stg }}$
$-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
§ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This value is limited to 4.6 V maximum.
3. The maximum package power dissipation is calculated using a junction temperature of $150^{\circ} \mathrm{C}$ and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the ABTAdvanced BiCMOS Technology Data Book.
timing requirements over recommended ranges of supply voltage and operating free-air temperature range (unless otherwise noted)

|  |  |  | $\begin{gathered} \mathrm{VCC}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| ${ }^{\text {f }}$ lock | Clock frequency |  | 0 | 120 | 0 | 125 | 0 | 150 | MHz |
| $\mathrm{t}_{\mathrm{w}}$ | Pulse duration, CLK high or low |  | 3.2 |  | 3.2 |  | 3 |  | ns |
| ${ }_{\text {tsu }}$ | Setup time | A data before CLKAB $\uparrow$ | 1.3 |  | 1.3 |  | 1.3 |  | ns |
|  |  | B data before CLK2BAT | 2.1 |  | 1.8 |  | 1.7 |  |  |
|  |  | B data before CLK1BA $\uparrow$ | 1.3 |  | 1.2 |  | 1.1 |  |  |
|  |  | $\overline{\text { SEL }}$ before CLK2BA $\uparrow$ | 3.3 |  | 3.3 |  | 3.3 |  |  |
|  |  | CLKENAB before CLKAB $\uparrow$ | 2.1 |  | 1.9 |  | 1.6 |  |  |
|  |  | CLKENBA before CLK1BA $\uparrow$ | 2.7 |  | 2.5 |  | 2.1 |  |  |
|  |  | CLKENBA before CLK2BA $\uparrow$ | 2.7 |  | 2.5 |  | 2.2 |  |  |
| $t_{h}$ | Hold time | A data after CLKAB $\uparrow$ | 0.7 |  | 0.4 |  | 0.9 |  | ns |
|  |  | B data after CLK2BA $\uparrow$ | 0.4 |  | 0 |  | 0.6 |  |  |
|  |  | B data after CLK1BA $\uparrow$ | 0.8 |  | 0.4 |  | 1 |  |  |
|  |  | $\overline{\text { SEL }}$ after CLK2BAT | 0 |  | 0 |  | 0.1 |  |  |
|  |  | CLKENAB atter CLKAB $\uparrow$ | 0.1 |  | 0.3 |  | 0.3 |  |  |
|  |  | CLKENBA atter CLK1BA $\uparrow$ | 0 |  | 0 |  | 0.1 |  |  |
|  |  | $\overline{\text { CLKENBA }}$ atter CLK2BA $\uparrow$ | 0 |  | 0 |  | 0 |  |  |

switching characteristics over recommended operating free-air temperature range, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (unless otherwise noted) (see Figures 1 and 2)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \hline \mathrm{VCC}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $f_{\text {max }}$ |  |  | 120 |  | 125 |  | 150 |  | MHz |
| tpd | CLKAB or CLK2BA | A or B | 1 | 5.1 |  | 4.4 | 1 | 4.2 | ns |
| ten | $\overline{O E A B}$ or $\overline{O E B A}$ | A or B | 1 | 6.6 |  | 6.1 | 1 | 5.1 | ns |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\mathrm{OEAB}}$ or $\overline{\mathrm{OEBA}}$ | A or B | 1 | 6.5 |  | 5.4 | 1 | 4.9 | ns |

operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP | TYP |  |
| $\mathrm{C}_{\text {pd }}$ | Power dissipation capacitance | Outputs enabled |  |  | $C_{L}=50 \mathrm{pF}, \quad \mathrm{f}=10 \mathrm{MHz}$ |  | 160 | 160 | pF |
|  |  | Outputs disabled |  |  |  |  |  |  |  |

## PARAMETER MEASUREMENT INFORMATION <br> $\mathbf{V}_{\mathbf{C C}}=2.7 \mathrm{~V}$ AND $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$



| TEST | S1 |
| :---: | :---: |
| $\begin{gathered} \mathrm{t}_{\mathrm{pd}} \\ \mathrm{t}_{\mathrm{PL}} / \mathrm{t}_{\mathrm{PZLL}} \\ \mathrm{t}_{\mathrm{PHZ}} / \mathrm{t}_{\mathrm{PZH}} \end{gathered}$ | $\begin{aligned} & \hline \text { Open } \\ & 6 \mathrm{~V} \\ & \text { GND } \end{aligned}$ |



NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. tpL $^{2}$ and $\mathrm{t}_{\mathrm{PHZ}}$ are the same as $\mathrm{t}_{\text {dis }}$.
F. tpZL and tpZH are the same as ten.
G. tPLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms

- Member of the Texas Instruments Widebus ${ }^{\text {M }}$ Family
- EPIC ${ }^{\text {T }}$ (Enhanced-Performance Implanted CMOS) Submicron Process
- B-Port Outputs Have Equivalen 26- $\Omega$ Series Resistors, So No External Resistors Are Required
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015;Exceeds 200V Using Machine Model ( $\mathbf{C =} 200 \mathrm{pF}, \mathrm{R}=0$ )
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Option Includes Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages


## description

This 18-bit universal bus transceiver is designed for $2.3-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
Data flow in each direction is controlled by output-enable ( $\overline{\mathrm{OEAB}}$ and $\overline{\mathrm{OEBA}}$ ) and clockenable ( $\overline{C L K E N A B}$ and $\overline{C L K E N B A}$ ) inputs. For the A-to- $B$ data flow, the data flows through a single register. The B-to-A data can flow through a four-stage pipeline register path, or through a single register path, depending on the state of SEL.

DGG OR DL PACKAGE
(TOP VIEW)

| CLKENAB ${ }_{1}$ | $U_{56} \square$ SEL |
| :---: | :---: |
| OEAB ${ }^{2}$ | 55. clkab |
| A1 3 | 54 B1 |
| GND [4 | 53 GND |
| A2 $0_{5}$ | 52 B2 |
| А 3 - 6 | 51 B3 |
| vCC 7 | 50 V CC |
| A4 8 | 49] B4 |
| A5 9 | 48 B5 |
| A6 10 | 47 B6 |
| GND ${ }^{11}$ | 46. GND |
| A7 12 | $45]$ B7 |
| A8 13 | 44 B8 |
| A9 14 | 43 B9 |
| A10 15 | 42] B10 |
| A11 16 | 41 B11 |
| A12 17 | 40] B12 |
| GND 18 | 39 GND |
| A13 19 | 38 B13 |
| A14 20 | 37 B14 |
| A15 21 | 36 B15 |
| $\mathrm{V}_{\text {CC }}{ }^{22}$ | ${ }^{35} \mathrm{~V}_{\mathrm{CC}}$ |
| A16 23 | $34]$ B16 |
| A17 24 | 33 B17 |
| GND 25 | 32. GND |
| A18 26 | $31]$ B18 |
| OEBA 27 | 30 CLK1BA |
| CLKENBA ${ }^{28}$ | $29]$ CLK2BA |

Data is stored in the internal registers on the low-to-high transition of the CLKinput, provided that the appropriate CLKEN inputs are low. The A-to-B data transfer is synchronized to the CLKAB input, and B-to-A data transfer is synchronized with the CLK1BA and CLK2BA inputs.

The B outputs, which are designed to sink up to 12 mA , include $26-\Omega$ resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down, $\overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{Cc}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
The SN74ALVCH162525 is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

## Function Tables

A-TO-B STORAGE ( $\overline{\text { OEAB }}=\mathrm{L}$ )

| INPUTS |  |  | OUTPUT |
| :---: | :---: | :---: | :---: |
| CLKENAB | CLKAB | A | B |
| H | $X$ | $X$ | $B_{0}{ }^{\dagger}$ |
| $L$ | $\uparrow$ | $L$ | $L$ |
| L | $\uparrow$ | $H$ | $H$ |

† Output level before the indicated steady-state input conditions were established

B-TO-A STORAGE $\overline{(\overline{O E B A}}=\mathrm{L})$

| INPUTS |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CLKENBA | CLK2BA | CLK1BA | SEL | B | A |
| H | X | X | X | X | $\mathrm{A}^{\dagger}$ |
| L | $\uparrow$ | X | H | L | L |
| L | $\uparrow$ | X | H | H | H |
| L | $\uparrow$ | $\uparrow$ | L | L | $\mathrm{L} \ddagger$ |
| L | $\uparrow$ | $\uparrow$ | L | H | $\mathrm{H} \ddagger$ |

† Output level before the indicated steady-state input conditions were established
$\ddagger$ Three CLK1BA edges and one CLK2BA edge are needed to propagate data from $B$ to $A$ when $\overline{S E L}$ is low.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\S$

Supply voltage range, $V_{C C}$ ..... -0.5 V to 4.6 V
Input voltage range, $V_{1}$ (see Note 1) ..... -0.5 V to 4.6 V
Output voltage range, $\mathrm{V}_{\mathrm{O}}$ (see Notes 1 and 2) ..... -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
Output clamp current, $\mathrm{I}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right.$ or $\left.\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}\right)$ ..... $\pm 50 \mathrm{~mA}$
Continuous output current, $\mathrm{l}_{\mathrm{O}}\left(\mathrm{V}_{\mathrm{O}}=0\right.$ to $\left.\mathrm{V}_{\mathrm{CC}}\right)$ ..... $\pm 50 \mathrm{~mA}$
Continuous current through $\mathrm{V}_{\mathrm{CC}}$ or GND ..... $\pm 100 \mathrm{~mA}$
Maximum power dissipation at $\mathrm{T}_{A}=55^{\circ} \mathrm{C}$ (in still air) (see Note 3): DGG package ..... 1 W
DL package ..... 1.4 W
Storage temperature range, $\mathrm{T}_{\text {stg }}$ ..... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
§ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This value is limited to 4.6 V maximum.
3. The maximum package power dissipation is calculated using a junction temperature of $150^{\circ} \mathrm{C}$ and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the ABT Advanced BiCMOS Technology Data Book.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  | $V_{\text {cc }}$ | MIN TYPT | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{VOH}_{\text {( }}(\mathrm{A}$ port) | $\mathrm{I}^{\mathrm{OH}}=-100 \mu \mathrm{~A}$ |  | 2.3 V to 3.6 V | $\mathrm{V}_{\mathrm{CC}}{ }^{-0.2}$ |  | V |
|  | $\mathrm{I}_{\mathrm{OH}}=-6 \mathrm{~mA}$, | $\mathrm{V}_{1 \mathrm{H}}=1.7 \mathrm{~V}$ | 2.3 V | 2 |  |  |
|  | $\mathrm{IOH}=-12 \mathrm{~mA}$ | $\mathrm{V}_{1 \mathrm{H}}=1.7 \mathrm{~V}$ | 2.3 V | 1.7 |  |  |
|  |  | $\mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}$ | 2.7 V | 2.2 |  |  |
|  |  | $\mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}$ | 3 V | 2.4 |  |  |
|  | $\mathrm{IOH}=-24 \mathrm{~mA}, \quad \mathrm{~V}_{\mathrm{IH}}=2 \mathrm{~V}$ |  | 3 V | 2 |  |  |
| $\mathrm{VOH}_{\text {(B port) }}$ | $\mathrm{I}^{\mathrm{O}} \mathrm{OH}=-100 \mu \mathrm{~A}$ |  | 2.3 V to 3.6 V | $\mathrm{V}_{\mathrm{CC}}{ }^{-0.2}$ |  | V |
|  | $\mathrm{I} \mathrm{OH}=-4 \mathrm{~mA}$, | $\mathrm{V}_{1 \mathrm{H}}=1.7 \mathrm{~V}$ | 2.3 V | 1.9 |  |  |
|  | $\mathrm{IOH}=-6 \mathrm{~mA}$ | $\mathrm{V}_{1 \mathrm{H}}=1.7 \mathrm{~V}$ | 2.3 V | 1.7 |  |  |
|  |  | $\mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}$ | 3 V | 2.4 |  |  |
|  | $\mathrm{I} \mathrm{OH}=-8 \mathrm{~mA}$, | $\mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}$ | 2.7 V | 2 |  |  |
|  | $\mathrm{IOH}=-12 \mathrm{~mA}$, | $\mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}$ | 3 V | 2 |  |  |
| VOL (A port) | $\mathrm{IOL}=100 \mu \mathrm{~A}$ |  | 2.3 V to 3.6 V |  | 0.2 | V |
|  | $\mathrm{l}^{\mathrm{OL}}=6 \mathrm{~mA}$, | $\mathrm{V}_{\mathrm{IL}}=0.7 \mathrm{~V}$ | 2.3 V |  | 0.4 |  |
|  | $\mathrm{IOL}=12 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{IL}}=0.7 \mathrm{~V}$ | 2.3 V |  | 0.7 |  |
|  |  | $\mathrm{V}_{\text {IL }}=0.8 \mathrm{~V}$ | 2.7 V |  | 0.4 |  |
|  | $\mathrm{IOL}=24 \mathrm{~mA}$, | $\mathrm{V}_{\text {IL }}=0.8 \mathrm{~V}$ | 3 V |  | 0.55 |  |
| $\mathrm{V}_{\text {OL }}$ (B port) | $\mathrm{IOL}=100 \mu \mathrm{~A}$ |  | 2.3 V to 3.6 V |  | 0.2 | V |
|  | $\mathrm{l} \mathrm{OL}=4 \mathrm{~mA}$, | $\mathrm{V}_{\mathrm{IL}}=0.7 \mathrm{~V}$ | 2.3 V |  | 0.4 |  |
|  | $\mathrm{IOL}=6 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{IL}}=0.7 \mathrm{~V}$ | 2.3 V |  | 0.55 |  |
|  |  | $\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}$ | 3 V |  | 0.55 |  |
|  | $\mathrm{I}^{\mathrm{OL}}=8 \mathrm{~mA}$, | $\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}$ | 2.7 V |  | 0.6 |  |
|  | $\mathrm{IOL}=12 \mathrm{~mA}$, | $\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}$ | 3 V |  | 0.8 |  |
| 1 | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND |  | 3.6 V |  | $\pm 5$ | $\mu \mathrm{A}$ |
| Inold | $\mathrm{V}_{1}=0.7 \mathrm{~V}$ |  | 2.3 V | 45 |  | $\mu \mathrm{A}$ |
|  | $\mathrm{V}_{1}=1.7 \mathrm{~V}$ |  |  | -45 |  |  |
|  | $\mathrm{V}_{1}=0.8 \mathrm{~V}$ |  | 3 V | 75 |  |  |
|  | $\mathrm{V}_{1}=2 \mathrm{~V}$. |  |  | -75 |  |  |
|  | $\mathrm{V}_{1}=0$ to $3.6 \mathrm{~V} \ddagger$ |  | 3.6 V | $\pm 500$ |  |  |
| loz§ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}$ or GND |  | 3.6 V |  | $\pm 10$ | $\mu \mathrm{A}$ |
| ${ }^{\text {ICC }}$ | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND , | $10=0$ | 3.6 V |  | 40 | $\mu \mathrm{A}$ |
| $\Delta \mathrm{l}$ CC |  | Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND | 3 V to 3.6 V |  | 750 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}}$ Control inputs | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND |  | 3.3 V | 3 |  | pF |
| $\mathrm{C}_{0} \quad \mathrm{~A}$ or B ports | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}$ or GND |  | 3.3 V | 7 |  | pF |

[^2]
## PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$



| TEST | S1 |
| :---: | :---: |
| $\begin{gathered} \mathrm{t}_{\mathrm{pd}} \\ \mathrm{tpLz}^{\prime / t P Z L} \\ \mathrm{tPHz}^{\prime} / \mathrm{tPZH}^{2} \end{gathered}$ | $\begin{aligned} & \text { Open } \\ & 4.6 \mathrm{~V} \\ & \text { GND } \end{aligned}$ |



NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \mathrm{MHz}, \mathrm{ZO}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. ${ }^{\prime} P L Z$ and ${ }^{t} P H Z$ are the same as $t_{\text {dis. }}$.
F. $t_{P Z L}$ and $\mathrm{tPZH}_{\mathrm{H}}$ are the same as ten.
G. $t_{P L H}$ and $t_{P H L}$ are the same as $t_{p d}$.

Figure 1. Load Circult and Voltage Waveforms

- Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- EPIC ${ }^{\text {M }}$ (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $\mathrm{C}=200 \mathrm{pF}, \mathrm{R}=0$ )
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages


## description

This 12-bit to 24-bit multiplexed D-type latch is designed for $2.3-\mathrm{V}$ to $3.6-\mathrm{V}_{\mathrm{CC}}$ operation.
The SN74ALVCH16260 is used in applications where two separate datapaths must be multiplexed onto, or demultiplexed from, a single datapath. Typical applications include multiplexing and/or demultiplexing address and data information in microprocessor or bus-interface applications. This device is also useful in memory-interleaving applications.
Three 12-bit I/O ports (A1-A12, 1B1-1B12, and 2B1-2B12) are available for address and/or data transfer. The output-enable ( $\overline{\mathrm{OE} 1 \mathrm{~B}}, \overline{\mathrm{OE} 2 \mathrm{~B}}$, and $\overline{\mathrm{OEA}}$ ) inputs control the bus transceiver functions. The $\overline{\mathrm{OE} 1 \mathrm{~B}}$ and $\overline{\mathrm{OE} 2 \mathrm{~B}}$ control signals also allow bank control in the A-to-B direction.
Address and/or data information can be stored using the internal storage latches. The latch-enable (LE1B, LE2B, LEA1B, and LEA2B) inputs are used to control data storage. When the latch-enable input is high, the latch is transparent. When the latch-enable input goes low, the data present at the inputs is latched and remains latched until the latch-enable input is returned high.
To ensure the high-impedance state during power up or power down, $\overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{Cc}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
The SN74ALVCH16260 is available in Tl's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area.
The SN74ALVCH16260 is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.
logic diagram (positive logic)

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

$\dagger$ All typical values are at $\mathrm{V} C \mathrm{C}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ This is the bus-hold maximum dynamic current required to switch the input from one state to another.
§ For I/O ports, the parameter loz includes the input leakage current.
timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)


## PARAMETER MEASUREMENT INFORMATION $V_{C C}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$



VOLTAGE WAVEFORMS SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES

| TEST | S1 |
| :---: | :---: |
| ${ }^{\text {tpd }}$ | Open |
| tplz/tpzL | 4.6 V |
| tPHz/tPZH | GND |



VOLTAGE WAVEFORMS PULSE DURATION


VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

NOTES:
A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{ZO}_{\mathrm{O}}=50 \Omega, \mathrm{tr}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. tPLZ and tPHZ are the same as $t_{\text {dis }}$.
F. t PZL and $\mathrm{t}_{\mathrm{PZH}}$ are the same as $\mathrm{t}_{\mathrm{en}}$.
G. $\mathrm{t}_{\mathrm{PLH}}$ and $\mathrm{t}_{\mathrm{PHL}}$ are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 1. Load Circuit and Voltage Waveforms

- Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- EPIC ${ }^{\text {TM }}$ (Enhanced-Performance Implanted CMOS) Submicron Process
- B-Port Outputs Have Equivalent 26- $\Omega$ Series Resistors, So No External Resistors Are Required
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $\mathrm{C}=200 \mathrm{pF}, \mathrm{R}=0$ )
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Thin-Shrink Small-Outline (DGG) and Plastic Shrink Small-Outline (DL) Packages


## description

This 12-bit to 24-bit multiplexed D-type latch is designed for $2.3-\mathrm{V}$ to $3.6-\mathrm{V}_{\mathrm{CC}}$ operation.
The SN74ALVCH162260 is used in applications where two separate datapaths must be multiplexed onto, or demultiplexed from, a single datapath. Typical applications include multiplexing and/or demultiplexing address and data information in microprocessor or bus-interface applications. This device is also useful in memory-interleaving applications.
Three 12-bit I/O ports ( $A 1-A 12,1 \mathrm{~B} 1-1 \mathrm{~B} 12$, and $2 \mathrm{~B} 1-2 \mathrm{~B} 12$ ) are available for address and/or data transfer. The output-enable ( $\overline{\mathrm{OE} 1 \mathrm{~B}}, \overline{\mathrm{OE} 2 \mathrm{~B}}$, and $\overline{\mathrm{OEA}})$ inputs control the bus transceiver functions. The $\overline{\mathrm{OE} 1 \mathrm{~B}}$ and $\overline{\mathrm{OE} 2 \mathrm{~B}}$ control signals also allow bank control in the A-to-B direction.

Address and/or data information can be stored using the internal storage latches. The latch-enable (LE1B, LE2B, LEA1B, and LEA2B) inputs are used to control data storage. When the latch-enable input is high, the latch is transparent. When the latch-enable input goes low, the data present at the inputs is latched and remains latched until the latch-enable input is returned high.
The B outputs, which are designed to sink up to 12 mA , include $26-\Omega$ resistors to reduce overshoot and undershoot.
To ensure the high-impedance state during power up or power down, $\overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{Cc}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
logic diagram (positive logic)


## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  | $V_{\text {cc }}$ | MIN TYPt MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VOH (A port) | $\mathrm{I}^{\mathrm{O}} \mathrm{OH}=-100 \mu \mathrm{~A}$ |  | 2.3 V to 3.6 V | $\mathrm{V}_{\mathrm{CC}}-0.2$ | V |
|  | $1 \mathrm{OH}=-6 \mathrm{~mA}$, | $\mathrm{V}_{1 \mathrm{H}}=1.7 \mathrm{~V}$ | 2.3 V | 2 |  |
|  | $\mathrm{IOH}=-12 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{IH}}=1.7 \mathrm{~V}$ | 2.3 V | 1.7 |  |
|  |  | $\mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}$ | 2.7 V | 2.2 |  |
|  |  | $\mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}$ | 3 V | 2.4 |  |
|  | $1 \mathrm{OH}=-24 \mathrm{~mA}$, | $\mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}$ | 3 V | 2 |  |
| VOH (B port) | $\mathrm{I} \mathrm{OH}=-100 \mu \mathrm{~A}$ |  | 2.3 V to 3.6 V | $\mathrm{V}_{\text {CC }}-0.2$ | V |
|  | $\mathrm{OH}=-4 \mathrm{~mA}$, | $\mathrm{V}_{1 \mathrm{H}}=1.7 \mathrm{~V}$ | 2.3 V | 1.9 |  |
|  | $\mathrm{I} \mathrm{OH}=-6 \mathrm{~mA}$ | $\mathrm{V}_{1 \mathrm{H}}=1.7 \mathrm{~V}$ | 2.3 V | 1.7 |  |
|  |  | $\mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}$ | 3 V | 2.4 |  |
|  | $\mathrm{IOH}=-8 \mathrm{~mA}$, | $\mathrm{V}_{\mathrm{H}}=2 \mathrm{~V}$ | 2.7 V | 2 |  |
|  | $\mathrm{I}^{\mathrm{OH}}=-12 \mathrm{~mA}$, | $\mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}$ | 3 V | 2 |  |
| $\mathrm{V}_{\text {OL }}$ (A port) | $\mathrm{OL}=100 \mu \mathrm{~A}$ |  | 2.3 V to 3.6 V | 0.2 | V |
|  | $\mathrm{IOL}=6 \mathrm{~mA}$, | $\mathrm{V}_{\text {IL }}=0.7 \mathrm{~V}$ | 2.3 V | 0.4 |  |
|  | ${ }^{\mathrm{O}} \mathrm{OL}=12 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{IL}}=0.7 \mathrm{~V}$ | 2.3 V | 0.7 |  |
|  |  | $\mathrm{V}_{\text {IL }}=0.8 \mathrm{~V}$ | 2.7 V | 0.4 |  |
|  | $1 \mathrm{OL}=24 \mathrm{~mA}$, | $\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}$ | 3 V | 0.55 |  |
| $\mathrm{V}_{\mathrm{OL}}$ (B port) | $\mathrm{I}^{\mathrm{OL}}=100 \mu \mathrm{~A}$ |  | 2.3 V to 3.6 V | 0.2 | V |
|  | $\mathrm{OL}=4 \mathrm{~mA}$, | $\mathrm{V}_{\text {IL }}=0.7 \mathrm{~V}$ | 2.3 V | 0.4 |  |
|  | ${ }^{\prime} \mathrm{OL}=6 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{IL}}=0.7 \mathrm{~V}$ | 2.3 V | 0.55 |  |
|  |  | $\mathrm{V}_{\text {IL }}=0.8 \mathrm{~V}$ | 3 V | 0.55 |  |
|  | $\mathrm{I}^{\mathrm{OL}}=8 \mathrm{~mA}$, | $\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}$ | 2.7 V | 0.6 |  |
|  | $\mathrm{IOL}=12 \mathrm{~mA}$, | $\mathrm{V}_{\text {IL }}=0.8 \mathrm{~V}$ | 3 V | 0.8 |  |
| 11 | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND |  | 3.6 V | $\pm 5$ | $\mu \mathrm{A}$ |
| 1 (hold) | $\mathrm{V}_{1}=0.7 \mathrm{~V}$ |  | 2.3 V | 45 | $\mu \mathrm{A}$ |
|  | $\mathrm{V}_{1}=1.7 \mathrm{~V}$ |  |  | -45 |  |
|  | $\mathrm{V}_{1}=0.8 \mathrm{~V}$ |  | 3 V | 75 |  |
|  | $\mathrm{V}_{1}=2 \mathrm{~V}$ |  |  | -75 |  |
|  | $\mathrm{V}_{1}=0$ to $3.6 \mathrm{~V} \ddagger$ |  | 3.6 V | $\pm 500$ |  |
| loz§ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}$ or GND |  | 3.6 V | $\pm 10$ | $\mu \mathrm{A}$ |
| ICC | $V_{1}=V_{C C}$ or ${ }^{\text {GND, }}$One input at $V_{C C}-0.6 \mathrm{~V}$, | $10=0$ | 3.6 V | 40 | $\mu \mathrm{A}$ |
| $\Delta \mathrm{l}$ CC |  | One input at $\mathrm{V}_{\text {CC }}-0.6 \mathrm{~V}$, $\quad$ Other inputs at $\mathrm{V}_{\text {CC }}$ or GND | 3 V to 3.6 V | 750 | $\mu \mathrm{A}$ |
| $C_{i}$ Control inputs | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND |  | 3.3 V | 3.5 | pF |
| $\mathrm{C}_{\mathrm{io}} \quad$ A or B ports | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}$ or GND |  | 3.3 V | 4.5 | pF |

$\dagger$ Ail typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ This is the bus-hold maximum dynamic current required to switch the input from one state to another.
§ For I/O ports, the parameter IOZ includes the input leakage current.

## PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES

| TEST | S1 |
| :---: | :---: |
| $\begin{gathered} \mathrm{t}_{\mathrm{pd}} \\ \mathrm{t}_{\mathrm{PL}} / \mathrm{t}_{\mathrm{PZL}} \\ \mathrm{t}_{\mathrm{PHZ}} / \mathrm{t}_{\mathrm{PZH}} \end{gathered}$ | $\begin{aligned} & \text { Open } \\ & 4.6 \mathrm{~V} \\ & \text { GND } \end{aligned}$ |



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \mathrm{MHz}, \mathrm{ZO}=50 \Omega, \mathrm{tr}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}$, $\mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis. }}$.
F. $t_{P Z L}$ and $t_{P Z H}$ are the same as ten.
G. $t_{P L H}$ and $t_{P H L}$ are the same as $t_{p d}$.

Figure 1. Load CIrcult and Voltage Waveforms

- Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- EPIC ${ }^{\text {TM }}$ (Enhanced-Performance Implanted CMOS) Submicron Process
- B-Port Outputs Have Equivalent 26- $\Omega$ Series Resistors, So No External Resistors Are Required
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $\mathrm{C}=\mathbf{2 0 0} \mathrm{pF}, \mathrm{R}=0$ )
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages


## description

This 12-bit to 24-bit registered bus exchanger is designed for $2.3-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
The SN74ALVCH162268 is used for applications where data must be transferred from a narrow high-speed bus to a wide, lower-frequency bus.

The device provides synchronous data exchange between the two ports. Data is stored in the internal registers on the low-to-high transition of the clock (CLK) input when the appropriate clock-enable (CLKEN) inputs are low. The select ( $\overline{\mathrm{SEL}}$ ) line is synchronous with CLK and selects $1 B$ or $2 B$ input data for the $A$ outputs.

For data transfer in the A-to-B direction, a two-stage pipeline is provided in the A-to-1B path with a single storage register in the A-to-2B path. Proper control of these inputs allows two sequential 12-bit words to be presented synchronously as a 24-bit word on the B port. Data flow is controlled by the active-low output enables (OEA, $\overline{O E B}$ ). These control terminals are registered so bus direction changes are synchronous with CLK.

The B outputs, which are designed to sink up to 12 mA , include $26-\Omega$ resistors to reduce overshoot and undershoot.
To ensure the high-impedance state during power up or power down, $\overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{Cc}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
The SN74ALVCH162268 is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.
logic diagram (positive logic)

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ This is the bus-hold maximum dynamic current required to switch the input from one state to another.
§ For I/O ports, the parameter IOZ includes the input-leakage current.

## PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$



LOAD CIRCUIT


VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES

| TEST | S1 |
| :---: | :---: |
| pd | Open |
| tPLz/tpzL | 4.6 V |
| tPHz/tPZH | GND |



VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $\mathrm{t}_{\mathrm{PH}} \mathrm{F}$ are the same as $\mathrm{t}_{\text {dis. }}$.
F. tpZL and tpZH are the same as ten.
G. $t_{P L H}$ and $t_{P H L}$ are the same as $t_{p d}$.

Figure 1. Load Circuit and Voltage Waveforms

- Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- EPIC ${ }^{\text {TM }}$ (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $\mathbf{C = 2 0 0} \mathbf{~ P F , ~ R = 0 ) ~}$
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Ellminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages


## description

This 12-bit to 24-bit registered bus transceiver is designed for $2.3-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.

The SN74ALVCH16269 is used in applications where two separate ports must be multiplexed onto, or demultiplexed from, a single port. The device is particularly suitable as an interface between synchronous DRAMs and high-speed microprocessors.

Data is stored in the internal B-port registers on the low-to-high transition of the clock (CLK) input when the appropriate clock-enable (CLKENA) inputs are low. Proper control of these inputs allows two sequential 12-bit words to be presented as a 24-bit word on the B port. For data

DGG OR DL PACKAGE
(TOP VIEW)

| OEA 1 | $1 \square_{56}$ | OEB2 |
| :---: | :---: | :---: |
| OEB1 ${ }^{2}$ | 255 | CLKENA2 |
| 2B3 ${ }^{\text {a }}$ | 354 | 2B4 |
| GND 4 | 453 | GND |
| 2B2 5 | 52 | 2B5 |
| 2B1 ${ }^{\text {a }}$ | 651 | 2B6 |
| $\mathrm{V}_{\mathrm{CC}} 7$ | 750 | $\mathrm{V}_{\mathrm{CC}}$ |
| A1 8 | 849 | 2B7 |
| A2 ${ }^{\text {a }}$ | 948 | 2B8 |
| A3 [ | $10 \quad 47$ | 2B9 |
| GND | 1146 | GND |
| A4 | $12 \quad 45$ | 2B10 |
| A5 | $13 \quad 44$ | 2B11 |
| A6 | $14 \quad 43$ | 2B12 |
| A7 | $15 \quad 42$ | 1 B 12 |
| A8 | $16 \quad 41$ | ] 1 111 |
| A9 | 1740 | 1 1B10 |
| GND | 1839 | GND |
| A10 | 1938 | 1B9 |
| A11 2 | $20 \quad 37$ | $1 \mathrm{B8}$ |
| A12 | $21 \quad 36$ | 1B7 |
| $\mathrm{V}_{\mathrm{CC}}$ | $22 \quad 35$ | $\mathrm{V}_{\mathrm{CC}}$ |
| 1B1 | $23 \quad 34$ | 1B6 |
| 1B2 | 2433 | 1B5 |
| GND | $25 \quad 32$ | GND |
| 1B3 | $26 \quad 31$ | 1B4 |
| NC | $27 \quad 30$ | CLKENA1 |
| SEL[2 | $28 \quad 29$ | CLK |

NC - No internal connection transfer in the B-to-A direction, a single storage register is provided. The select ( $\overline{\mathrm{SEL}}$ ) line selects 1 B or 2 B data for the A outputs. The register on the A output permits the fastest possible data transfer, thus extending the period that the data is valid on the bus. The control terminals are registered so that all transactions are synchronous with CLK. Data flow is controlled by the active-low output enables ( $\overline{O E A}, \overline{O E B 1}, \overline{O E B 2}$ ).

To ensure the high-impedance state during power up or power down, $\overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{Cc}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
The SN74ALVCH16269 is available in Tl's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area.

The SN74ALVCH16269 is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.
logic diagram (positive logic)

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  | Vcc | MIN TYPt MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | $1 \mathrm{OH}=-100 \mu \mathrm{~A}$ |  | 2.3 V to 3.6 V | $\mathrm{V}_{\text {CC }}-0.2$ | V |
|  | $\mathrm{IOH}=-6 \mathrm{~mA}$, | $\mathrm{V}_{1 H}=1.7 \mathrm{~V}$ | 2.3 V | 2 |  |
|  | $\mathrm{IOH}=-12 \mathrm{~mA}$ | $\mathrm{V}_{\text {IH }}=1.7 \mathrm{~V}$ | 2.3 V | 1.7 |  |
|  |  | $\mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}$ | 2.7 V | 2.2 |  |
|  |  | $\mathrm{V}_{1 \mathrm{H}}=2 \mathrm{~V}$ | 3 V | 2.4 |  |
|  | $1 \mathrm{OH}=-24 \mathrm{~mA}$, | $\mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}$ | 3 V | 2 |  |
|  | $\mathrm{IOL}=100 \mu \mathrm{~A}$ |  | 2.3 V to 3.6 V | 0.2 |  |
|  | $\mathrm{IOL}=6 \mathrm{~mA}$, | $\mathrm{V}_{\text {IL }}=0.7 \mathrm{~V}$ | 2.3 V | 0.4 |  |
| VOL |  | $\mathrm{V}_{\text {IL }}=0.7 \mathrm{~V}$ | 2.3 V | 0.7 | v |
|  |  | $\mathrm{V}_{\text {IL }}=0.8 \mathrm{~V}$ | 2.7 V | 0.4 |  |
|  | $\mathrm{OL}=24 \mathrm{~mA}$, | $\mathrm{V}_{\text {IL }}=0.8 \mathrm{~V}$ | 3 V | 0.55 |  |
| 11 | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}$ or GND |  | 3.6 V | $\pm 5$ | $\mu \mathrm{A}$ |
|  | $\mathrm{V}_{1}=0.7 \mathrm{~V}$ |  | 3 V | 45 |  |
|  | $\mathrm{V}_{1}=1.7 \mathrm{~V}$ |  |  | -45 |  |
| I/(hold) | $\mathrm{V}_{1}=0.8 \mathrm{~V}$ |  | 3 V | 75 | $\mu \mathrm{A}$ |
|  | $\mathrm{V}_{1}=2 \mathrm{~V}$ |  |  | -75 |  |
|  | $\mathrm{V}_{1}=0$ to $3.6 \mathrm{~V} \ddagger$ |  | 3.6 V | $\pm 500$ |  |
| loz§ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}$ or GND |  | 3.6 V | $\pm 10$ | $\mu \mathrm{A}$ |
| ICC | $\mathrm{V}_{1}=\mathrm{V}_{\text {cC }}$ or GND, | $10=0$ | 3.6 V | 40 | $\mu \mathrm{A}$ |
| $\Delta l_{\text {c }}$ | One input at $\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V}$, | Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND | 3 V to 3.6 V | 750 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathbf{i}}$ Control inputs | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}$ or GND |  | 3.3 V | 3.5 | pF |
| $\mathrm{C}_{\text {io }}$ A or B ports | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}$ or GND |  | 3.3 V | 9 | pF |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ This is the bus-hold maximum dynamic current required to switch the input from one state to another.
§ For I/O ports, the parameter IOZ includes the input-leakage current.

## PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$



| TEST | S1 |
| :---: | :---: |
| $\begin{gathered} \text { tpd } \\ \text { tPLz'tPZL } \\ \text { tPHz } / \text { tPZH } \end{gathered}$ | $\begin{aligned} & \hline \text { Open } \\ & 4.6 \mathrm{~V} \\ & \text { GND } \end{aligned}$ |


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES


NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{tr}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{f} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $t_{P Z H}$ are the same as ten.
G. tPLH and tPHL are the same as tpd.

Figure 1. Load Circult and Voltage Waveforms

- Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- EPIC ${ }^{\text {TM }}$ (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $C=200$ pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- All Outputs Have Equivalent 26- $\Omega$ Series Resistors, So No External Resistors Are Required
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages


## description

This 12-bit to 24-bit registered bus exchanger is designed for $2.3-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
The SN74ALVCHR162269 is used in applications where two separate ports must be multiplexed onto, or demultiplexed from, a single port. It is particularly suitable as an interface between synchronous DRAMs and high-speed microprocessors.
Data is stored in the internal B-port registers on the low-to-high transition of the clock (CLK) input when the appropriate clock enable (CLKENA)

DGG OR DL PACKAGE
(TOP VIEW)

| OEA 1 | 56 | OEB2 |
| :---: | :---: | :---: |
| OEB1 ${ }^{2}$ | 55 | CLKENA2 |
| $2 \mathrm{B3}$ [3 | 54 | 2B4 |
| GND[4 | 53 | GND |
| $2 \mathrm{~B} 2 \mathrm{C}^{5}$ | 52 | 2B5 |
| 2B1 6 | 51 | 2B6 |
| v $\mathrm{CC}^{\text {[ }} 7$ | 50 | $\mathrm{V}_{\mathrm{Cc}}$ |
| A1 8 | 49 | 2 C 7 |
| A2 9 | 48 | 2B8 |
| A3 10 | 47 | $2 \mathrm{B9}$ |
| GND 11 | 46 | ] GND |
| A4 12 | 45 | 2B10 |
| A5 13 | 44 | [2B11 |
| A6 14 | 43 | 2B12 |
| A7 15 | 42 | 1 B 12 |
| A8 16 | 41 | ] 1811 |
| A9 17 | 40 | $1 \mathrm{B10}$ |
| GND 18 | 39 | ]GND |
| A10 19 | 38 | $1 \mathrm{B9}$ |
| A11 20 | 37 | $1 \mathrm{1B8}$ |
| A12 21 | 36 | 1B7 |
| $\mathrm{V}_{\mathrm{CC}} \mathrm{S}_{22}$ | 35 | $\mathrm{V}_{\mathrm{CC}}$ |
| $181{ }^{23}$ | 34 | $1 \mathrm{B6}$ |
| 1B2 24 | 33 | 1 B 5 |
| GND 25 | 32 | ]GND |
| 1B3 26 | 31 | 1 B 4 |
| NC ${ }^{27}$ | 30 | 1 CLKENA1 |
| SEL 28 | 29 | J CLK |

inputs are low. Proper control of these inputs allows two sequential 12-bit words to be presented as a 24-bit word on the B port. For data transfer in the B-to-A direction, a single storage register is provided. The select (SEL) line selects $1 B$ or $2 B$ data for the $A$ outputs. The register on the $A$ output permits the fastest possible data transfer, thus extending the period that the data is valid on the bus. The control terminals are registered so that all transactions are synchronous with CLK. Data flow is controlled by the active-low output enables ( $\overline{\mathrm{OEA}}, \overline{\mathrm{OEB1}}$, and $\overline{O E B 2}$ ).
To ensure the high-impedance state during power up or power down, $\overline{\mathrm{O}}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
All outputs are designed to sink up to12 mA and include $26-\Omega$ resistors to reduce overshoot and undershoot. The SN74ALVCHR162269 is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.
logic diagram (positive logic)

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | $\mathrm{V}_{\text {cc }}$ | MIN TYPt | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH |  | $\mathrm{l}^{\mathrm{OH}}=-100 \mu \mathrm{~A}$ |  | 2.3 V to 3.6 V | $\mathrm{V}_{\mathrm{CC}}-0.2$ |  | V |
|  |  | $\mathrm{IOH}=-4 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{IH}}=1.7 \mathrm{~V}$ | 2.3 V | 1.9 |  |  |
|  |  | $\mathrm{V}_{1 \mathrm{H}}=2 \mathrm{~V}$ | 2.7 V | 2.2 |  |  |
|  |  | $\mathrm{IOH}=-6 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{IH}}=1.7 \mathrm{~V}$ | 2.3 V | 1.7 |  |  |
|  |  | $\mathrm{V}_{1 \mathrm{H}}=2 \mathrm{~V}$ | 3 V | 2.4 |  |  |
|  |  | $\mathrm{IOH}=-8 \mathrm{~mA}$, | $\mathrm{V}_{1 \mathrm{H}}=2 \mathrm{~V}$ | 2.7 V | 2 |  |  |
|  |  | $1 \mathrm{OH}=-12 \mathrm{~mA}$, | $\mathrm{V}_{1 \mathrm{H}}=2 \mathrm{~V}$ | 3 V | 2 |  |  |
| VOL |  |  | $\mathrm{OL}=100 \mu \mathrm{~A}$ |  | 2.3 V to 3.6 V |  | 0.2 | V |
|  |  | $\mathrm{lOL}=4 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{IL}}=0.7 \mathrm{~V}$ | 2.3 V |  | 0.4 |  |  |
|  |  | $\mathrm{V}_{\text {IL }}=0.8 \mathrm{~V}$ | 2.7 V |  | 0.4 |  |  |
|  |  | $\mathrm{IOL}=6 \mathrm{~mA}$ | $\mathrm{V}_{\text {IL }}=0.7 \mathrm{~V}$ | 2.3 V |  | 0.55 |  |  |
|  |  | $\mathrm{V}_{\text {IL }}=0.8 \mathrm{~V}$ | 3 V |  | 0.55 |  |  |
|  |  | $\mathrm{IOL}=8 \mathrm{~mA}$, | $\mathrm{V}_{\text {IL }}=0.8 \mathrm{~V}$ | 2.7 V |  | 0.6 |  |  |
|  |  | $\mathrm{OL}=12 \mathrm{~mA}$, | $\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}$ | 3 V |  | 0.8 |  |  |
| 11 |  |  | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND |  | 3.6 V |  | $\pm 5$ | $\mu \mathrm{A}$ |
| 1 (hold) |  | $\mathrm{V}_{1}=0.7 \mathrm{~V}$ |  | 2.3 V | 45 |  | $\mu \mathrm{A}$ |  |
|  |  | $\mathrm{V}_{1}=1.7 \mathrm{~V}$ |  |  | -45 |  |  |  |
|  |  | $\mathrm{V}_{1}=0.8 \mathrm{~V}$ |  | 3 V | 75 |  |  |  |
|  |  | $\mathrm{V}_{1}=2 \mathrm{~V}$ |  |  | -75 |  |  |  |
|  |  | $\mathrm{V}_{1}=0$ to 3.6 V |  | 3.6 V |  | $\pm 500$ |  |  |
| loz ${ }^{\text {§ }}$ |  | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}$ or GND $\ddagger$ |  | 3.6 V |  | $\pm 10$ | $\mu \mathrm{A}$ |  |
| ICC |  | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND, | $10=0$ | 3.6 V |  | 40 | $\mu \mathrm{A}$ |  |
| IICC |  | One input at $\mathrm{V}_{\text {CC }}-0.6 \mathrm{~V}$, | Other inputs at $\mathrm{V}_{\text {CC }}$ or GND | 3 V to 3.6 V |  | 750 | $\mu \mathrm{A}$ |  |
| $\mathrm{C}_{i}$ | Control inputs | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND |  | 3.3 V | 3.5 |  | pF |  |
| $\mathrm{C}_{\mathrm{i}}$ | A or B ports | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}$ or GND |  | 3.3 V | 9 |  | pF |  |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ This is the bus-hold maximum dynamic current required to switch the input from one state to another.
§ For I/O ports, the parameter IOZ includes the input leakage current.

## PARAMETER MEASUREMENT INFORMATION <br> $V_{C C}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$



VOLTAGE WAVEFORMS SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES

| TEST | S1 |
| :---: | :---: |
| tpd | Open |
| tpLz $^{\prime}$ tPZL | 4.6 V |
| tPHZ $/$ tPZH | GND |


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \mathrm{MHz}, \mathrm{ZO}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{tf}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis. }}$.
F. $t_{P Z L}$ and $\mathrm{t}_{\mathrm{P} Z \mathrm{H}}$ are the same as $\mathrm{t}_{\text {en }}$.
G. $\mathrm{tPLH}^{\text {and }} \mathrm{t}_{\mathrm{PHL}}$ are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 1. Load Circuit and Voltage Waveforms

- Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- EPIC ${ }^{\text {TM }}$ (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $\mathrm{C}=200 \mathrm{pF}, \mathrm{R}=0$ )
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages


## description

This 12-bit to 24-bit registered bus exchanger is designed for $2.3-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.

The SN74ALVCH16270 is used in applications where data must be transferred from a narrow high-speed bus to a wide lower-frequency bus.

The device provides synchronous data exchange between the two ports. Data is stored in the internal registers on the low-to-high transition of the clock (CLK) input when the appropriate $\overline{C L K E N}$ inputs are low. The select (SEL) line selects 1B or 2B data for the A outputs. For data transfer in the A-to-B direction, a two-stage pipeline is provided in the $A-t o-1 B$ path, with a single storage register in the $A$ to $2 B$ path. Proper control of the $\overline{C L K E N A}$ inputs allows two sequential 12-bit words to be presented synchronously as a 24-bit word on the B port. Data flow is controlled by the active-low output enables ( $\overline{\mathrm{OEA}}, \overline{\mathrm{OEB}}$ ). The control terminals are registered to synchronize the bus direction changes with CLK.
To ensure the high-impedance state during power up or power down, $\overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
The SN74ALVCH16270 is available in Tl's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area.
The SN74ALVCH16270 is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.
logic diagram (positive logic)

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | $V_{\text {cc }}$ | MIN TYPt | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH |  | $\mathrm{I}^{\mathrm{O}} \mathrm{OH}=-100 \mu \mathrm{~A}$ |  | 2.3 V to 3.6 V | $\mathrm{V}_{\text {CC }}-0.2$ |  | V |
|  |  | $\mathrm{OH}=-6 \mathrm{~mA}$, | $\mathrm{V}_{\mathrm{IH}}=1.7 \mathrm{~V}$ | 2.3 V | 2 |  |  |
|  |  | $\mathrm{IOH}=-12 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{IH}}=1.7 \mathrm{~V}$ | 2.3 V | 1.7 |  |  |
|  |  | $\mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}$ | 2.7 V | 2.2 |  |  |
|  |  | $\mathrm{V}_{1 \mathrm{H}}=2 \mathrm{~V}$ | 3 V | 2.4 |  |  |
|  |  | $1 \mathrm{OH}=-24 \mathrm{~mA}$, | $\mathrm{V}_{1 H}=2 \mathrm{~V}$ | 3 V | 2 |  |  |
| VOL |  |  | $\mathrm{IOL}^{\prime}=100 \mu \mathrm{~A}$ |  | 2.3 V to 3.6 V |  | 0.2 | V |
|  |  | $\mathrm{IOL}=6 \mathrm{~mA}$, | $\mathrm{V}_{\text {IL }}=0.7 \mathrm{~V}$ | 2.3 V |  | 0.4 |  |  |
|  |  | $\mathrm{IOL}=12 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{IL}}=0.7 \mathrm{~V}$ | 2.3 V |  | 0.7 |  |  |
|  |  | $\mathrm{V}_{\text {IL }}=0.8 \mathrm{~V}$ | 2.7 V |  | 0.4 |  |  |
|  |  | $1 \mathrm{OL}=24 \mathrm{~mA}$, | $\mathrm{V}_{\text {IL }}=0.8 \mathrm{~V}$ | 3 V |  | 0.55 |  |  |
| 1 |  |  | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND |  | 3.6 V |  | $\pm 5$ | $\mu \mathrm{A}$ |
| $1 /$ (hold) |  | $\mathrm{V}_{1}=0.7 \mathrm{~V}$ |  | 2.3 V | 45 |  | $\mu \mathrm{A}$ |  |
|  |  | $\mathrm{V}_{1}=1.7 \mathrm{~V}$ |  |  | -45 |  |  |  |
|  |  | $\mathrm{V}_{1}=0.8 \mathrm{~V}$ |  | 3 V | 75 |  |  |  |
|  |  | $\mathrm{V}_{1}=2 \mathrm{~V}$ |  |  | -75 |  |  |  |
|  |  | $\mathrm{V}_{1}=0$ to $3.6 \mathrm{~V} \ddagger$ |  | 3.6 V | $\pm 500$ |  |  |  |
| loz§ |  |  |  | 3.6 V |  | $\pm 10$ | $\mu \mathrm{A}$ |  |
| ICC |  | $\begin{array}{ll}V_{0}=V_{C C} \text { or GND } & \\ V_{1}=V_{C C} \text { or GND, } & 10=0\end{array}$ |  | 3.6 V |  | 40 | $\mu \mathrm{A}$ |  |
| $\Delta \mathrm{I} C \mathrm{C}$ |  | One input at $\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V}$, | Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND | 3 V to 3.6 V |  | 750 | $\mu \mathrm{A}$ |  |
| $\mathrm{C}_{i}$ | Control inputs | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND |  | 3.3 V | 3.5 |  | pF |  |
| $\mathrm{C}_{\text {io }}$ | A or B ports | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$ or GND |  | 3.3 V | 9 |  | pF |  |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ This is the bus-hold maximum dynamic current required to switch the input from one state to another.
§ For I/O ports, the parameter loz includes the input leakage current.

## PARAMETER MEASUREMENT INFORMATION <br> $$
\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}
$$



| TEST | S1 |
| :---: | :---: |
| tpd | Open |
| tPLz/tPZL | 4.6 V |
| tPHZ/tPZH | GND |




NOTES: A. CL includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis. }}$
F. tPZL and $t_{P Z H}$ are the same as $t_{e n}$.
G. $t_{P H L}$ and $t_{P L H}$ are the same as $t_{p d}$.

Figure 1. Load Circuit and Voltage Waveforms

- Member of the Texas Instruments WIdebus ${ }^{\text {TM }}$ Family
- EPIC ${ }^{\text {™ }}$ (Enhanced-Performance Implanted CMOS) Submicron Process
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Packaged In Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages


## description

This 12-bit to 24-bit bus exchanger is designed for $2.3-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
The SN74ALVCH16271 is intended for applications where two separate datapaths must be multiplexed onto, or demultiplexed from, a single datapath. This device is particularly suitable as an interface between conventional DRAMs and high-speed microprocessors.

A data is stored in the internal A-to-B registers on the low-to-high transition of the clock (CLK) input, provided that the CLKENA inputs are low. Proper control of these inputs allows two sequential 12-bit words to be presented as a 24 -bit word on the $B$ port.

Transparent latches in the B-to-A path allow asynchronous operation in order to maximize memory access throughput. These latches transfer data when the latch-enable ( $\overline{\mathrm{LE}}$ ) inputs are low. The select ( $\overline{\text { SEL }}$ ) line selects 1 B or 2 B data for the A outputs. Data flow is controlled by the active-low output enables ( $\overline{O E A}, \overline{O E B}$ ).

To ensure the high-impedance state during power up or power down, $\bar{O}$ should be tied to $V_{C C}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
The SN74ALVCH16271 is available in Tl's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area.

The SN74ALVCH16271 is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

| OUTPUT ENABLE |  |  |  |
| :---: | :---: | :---: | :---: |
| $\overline{\text { INPUTS }}$ | OUTPUTS |  |  |
| H | $\overline{\mathrm{OEB}}$ | A | $\mathbf{1 B}, \mathbf{2 B}$ |
| H | H | Z | Z |
| L | H | Active | Active |
| L | L | Active | Active |


| A-TO-B STORAGE ( $\overline{\text { OEB }}=\mathrm{L}$ ) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| INPUTS |  |  |  | OUTPUTS |  |
| CLKENA1 | CLKENA2 | CLK | A | 1 B | 2B |
| H | H | X | X | $1 \mathrm{~B}_{0}{ }^{\text { }}$ | $2 \mathrm{~B}_{0} \dagger$ |
| L | X | $\uparrow$ | L | L | x |
| L | X | $\uparrow$ | H | H | X |
| X | L | $\uparrow$ | L | X | L |
| X | L | $\uparrow$ | H | $A_{0}$ | H |

B-TO-A STORAGE ( $\overline{\text { OEA }}=\mathrm{L}$ )

| INPUTS |  |  |  | OUTPUT |
| :---: | :---: | :---: | :---: | :---: |
| LE | SEL | 1B | 2B | A |
| $H$ | $X$ | $X$ | $X$ | $A_{0}{ }^{\dagger}$ |
| $H$ | $X$ | $X$ | $X$ | $A_{0}{ }^{\dagger}$ |
| L | $H$ | L | $X$ | L |
| L | $H$ | $H$ | $X$ | $H$ |
| L | L | $X$ | L | L |
| L | L | $X$ | $H$ | $H$ |

$\dagger$ Output level before the indicated steady-state input conditions were established
absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\ddagger$

Input voltage range, VI: Except I/O ports (see Note 1) ......................................... 0.5 V to 4.6 V


Input clamp current, $\mathrm{I}_{\mathrm{IK}}\left(\mathrm{V}_{\mathrm{I}}<0\right)$......................................................................... 50 mA



Maximum power dissipation at $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$ (in still air) (see Note 3): DGG package $\ldots \ldots \ldots \ldots \ldots \ldots .1 \mathrm{~W}$
DL package ......................1.4 W
Storage temperature range, $\mathrm{T}_{\mathrm{stg}}$
$\ddagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This value is limited to 4.6 V maximum.
3. The maximum package power dissipation is calculated using a junction temperature of $150^{\circ} \mathrm{C}$ and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the ABT Advanced BiCMOS Technology Data Book.

Function Tables

## - Member of the Texas Instruments

 Widebus ${ }^{\text {TM }}$ Family- EPIC ${ }^{\text {M }}$ (Enhanced-Performance Implanted CMOS) Submicron Process
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Packaged in Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages


## description

This 12-bit to 24-bit bus exchanger is designed for $2.3-\mathrm{V}$ to $3.3-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
The SN74ALVCH16272 is intended for applications where two separate datapaths must be multiplexed onto, or demultiplexed from, a single datapath. This device is particularly suitable as an interface between conventional DRAMs and high-speed microprocessors.
Data from the A inputs is stored in the internal registers on the low-to-high transition of the clock (CLK) input, when the CLKENA inputs are low. A two-stage pipeline is provided in each of the A-to-1B and $A-t o-2 B$ paths to serve as a shallow write buffer.

Transparent latches are provided in the B-to-A path to allow asynchronous operation to maximize memory access throughput. These latches transfer data when the latch-enable ( $\overline{\mathrm{LE}}$ ) inputs are low. The select (SEL) line selects 1B or 2B data for the A outputs. Data flow is controlled by the active-low output enables ( $\overline{O E A}, \overline{O E B}$ ).

To ensure the high-impedance state during power up or power down, $\overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{Cc}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
The SN74ALVCH16272 is available in Tl's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area.

The SN74ALVCH16272 is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

## Function Tables

| OUTPUT ENABLE |  |  |  |
| :---: | :---: | :---: | :---: |
| INPUTS |  | OUTPUTS |  |
| $\overline{\text { OEA }}$ | $\overline{\text { OEB }}$ | A | 1B, 2B |
| $H$ | H | Z | Z |
| H | L | Z | Active |
| L | H | Active | Z |
| L | L | Active | Active |

A-TO-B STORAGE ( $\overline{O E B}=L$ )

| INPUTS |  |  |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CLKENA1 | CLKENA2 | CLK | A | 1B | 2B |
| H | H | X | X | $1 \mathrm{~B}_{0}{ }^{\dagger}$ | $2 \mathrm{~B}_{0}{ }^{\dagger}$ |
| L | X | $\uparrow$ | L | L | X |
| L | X | $\uparrow$ | H | $\mathrm{H}^{\dagger}$ | X |
| X | L | $\uparrow$ | L | X | L |
| X | L | $\uparrow$ | H | $\mathrm{A}_{0}$ | H |

$\dagger$ Two CLK edges are needed to propagate data.

| INPUTS |  |  |  | OUTPUT <br> A |
| :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { LE }}$ | $\overline{\text { SEL }}$ | 1B | 2B |  |
| H | X | X | X | $\mathrm{A}_{0}{ }^{\ddagger}$ |
| H | X | X | X | $\mathrm{A}_{0} \ddagger$ |
| L | H | L | X | L |
| L | H | H | X | H |
| L | L | X | L | L |
| L | L | X | H | H |

$\ddagger$ Output level before the indicated steady-state input conditions were established.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | VCC | MIN TYPt MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH |  | $\mathrm{I}^{\mathrm{OH}}=-100 \mu \mathrm{~A}$ |  | 2.3 V to 3.6 V | $\mathrm{V}_{\mathrm{CC}}-0.2$ | V |
|  |  | $\mathrm{OH}=-6 \mathrm{~mA}$, | $\mathrm{V}_{\mathrm{IH}}=1.7 \mathrm{~V}$ | 2.3 V | 2 |  |
|  |  | $\mathrm{I} \mathrm{OH}=-12 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{IH}}=1.7 \mathrm{~V}$ | 2.3 V | 1.7 |  |
|  |  | $\mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}$ | 2.7 V | 2.2 |  |
|  |  | $\mathrm{V}_{1 \mathrm{H}}=2 \mathrm{~V}$ | 3 V | 2.4 |  |
|  |  | $1 \mathrm{OH}=-24 \mathrm{~mA}$, | $\mathrm{V}_{1 \mathrm{H}}=2 \mathrm{~V}$ | 3 V | 2 |  |
| VOL |  |  | $\mathrm{OL}=100 \mu \mathrm{~A}$ |  | 2.3 V to 3.6 V | 0.2 | V |
|  |  | $\mathrm{OL}=6 \mathrm{~mA}$, | $\mathrm{V}_{\text {IL }}=0.7 \mathrm{~V}$ | 2.3 V | 0.4 |  |  |
|  |  | $\mathrm{IOL}=12 \mathrm{~mA}$ | $\mathrm{V}_{\text {IL }}=0.7 \mathrm{~V}$ | 2.3 V | 0.7 |  |  |
|  |  | $\mathrm{V}_{\text {IL }}=0.8 \mathrm{~V}$ | 2.7 V | 0.4 |  |  |
|  |  | $\mathrm{OL}=24 \mathrm{~mA}$, | $\mathrm{V}_{\text {IL }}=0.8 \mathrm{~V}$ | 3 V | 0.55 |  |  |
| 11 |  |  | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND |  | 3.6 V | $\pm 5$ | $\mu \mathrm{A}$ |
| $1 /$ (hold) |  | $\mathrm{V}_{1}=0.7 \mathrm{~V}$ |  | 2.3 V | 45 | $\mu \mathrm{A}$ |  |
|  |  | $\mathrm{V}_{1}=1.7 \mathrm{~V}$ |  |  | -45 |  |  |
|  |  | $\mathrm{V}_{1}=0.8 \mathrm{~V}$ |  | 3 V | 75 |  |  |
|  |  | $\mathrm{V}_{1}=2 \mathrm{~V}$ |  |  | -75 |  |  |
|  |  | $\mathrm{V}_{1}=0$ to $3.6 \mathrm{~V} \ddagger$ |  | 3.6 V | $\pm 500$ |  |  |
| loz ${ }^{\text {¢ }}$ |  | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}$ or GND |  | 3.6 V | $\pm 10$ | $\mu \mathrm{A}$ |  |
| ICC |  | $V_{1}=V_{C C}$ or GND, | $10=0$ | 3.6 V | 40 | $\mu \mathrm{A}$ |  |
| $\Delta \mathrm{I} C \mathrm{C}$ |  | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND , Other inputs at $\mathrm{V}_{\text {CC }}$ or ${ }^{\text {GND }}$ |  | 3 V to 3.6 V | 750 | $\mu \mathrm{A}$ |  |
| $\mathrm{C}_{\mathrm{i}}$ | Control inputs |  |  | 3.3 V |  | pF |  |
| $\mathrm{C}_{\mathrm{i}}$ | A or B ports | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}$ or GND |  | 3.3 V |  | pF |  |

$\dagger$ Typical values are measured at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ This is the bus-hold maximum dynamic current required to switch the input from one state to another.
§ For I/O ports, the parameter IOZ includes the input leakage current.

- Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- EPIC ${ }^{\text {TM }}$ (Enhanced-Performance Implanted CMOS) Sub-Micron Process
- ESD Protection Exceeds 2000 V Per MIL-STD883, Method 3015; Exceeds 200 V Using Machine Model ( $C=200$ pF, R = 0)
- Latch-up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Packaged in Thin Shrink Small-Outline Package


## description

The SN74ALVCH16282 is an 18-bit to 36-bit registered bus exchanger designed for 2.3-V to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation. This part is intended for use in applications where data must be transferred from a narrow high-speed bus to a wide lower-frequency bus. It is designed specifically for low-voltage $(3.3-\mathrm{V}) \mathrm{V}_{\mathrm{CC}}$ operation.
The device provides synchronous data exchange between the two ports. Data is stored in the internal registers on the low-to-high transition of the CLK input. For data transfer in the B-to-A direction, $\overline{\text { SEL }}$ selects $1 B$ or $2 B$ data for the $A$ outputs.

For data transfer in the A-to-B direction, a two-stage pipeline is provided in the 1B path, with a single storage register in the 2B path. Data flow is controlled by the active-low output enable ( $\overline{\mathrm{OE}}$ ) and the DIR input. The DIR control pin is registered to synchronize the bus direction changes with the clock.
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
The SN74ALVCH16282 is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

(TOP VIEW)
logic diagram (positive logic)

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | $V_{\text {cc }}$ | MIN TYPt | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH |  | ${ }^{1} \mathrm{OH}=-100 \mu \mathrm{~A}$ |  | 2.3 V to 3.6 V | $\mathrm{V}_{\text {CC }}-0.2$ |  | V |
|  |  | $1 \mathrm{OH}=-6 \mathrm{~mA}$, | $\mathrm{V}_{1 H}=1.7 \mathrm{~V}$ | 2.3 V | 2 |  |  |
|  |  | $\mathrm{IOH}=-12 \mathrm{~mA}$ | $\mathrm{V}_{\text {IH }}=1.7 \mathrm{~V}$ | 2.3 V | 1.7 |  |  |
|  |  | $\mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}$ | 2.7 V | 2.2 |  |  |
|  |  | $\mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}$ | 3 V | 2.4 |  |  |
|  |  | $1 \mathrm{OH}=-24 \mathrm{~mA}$, | $\mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}$ | 3 V | 2 |  |  |
| VOL |  |  | $\mathrm{IOL}=100 \mu \mathrm{~A}$ |  | 2.3 V to 3.6 V |  | 0.2 | V |
|  |  | $\mathrm{l} \mathrm{OL}=6 \mathrm{~mA}$, | $\mathrm{V}_{\text {IL }}=0.7 \mathrm{~V}$ | 2.3 V |  | 0.4 |  |  |
|  |  | $\mathrm{IOL}=12 \mathrm{~mA}$ | $\mathrm{V}_{\text {IL }}=0.7 \mathrm{~V}$ | 2.3 V |  | 0.7 |  |  |
|  |  | $\mathrm{V}_{\text {IL }}=0.8 \mathrm{~V}$ | 2.7 V |  | 0.4 |  |  |
|  |  | $\mathrm{OL}=24 \mathrm{~mA}$, | $\mathrm{V}_{\text {IL }}=0.8 \mathrm{~V}$ | 3 V |  | 0.55 |  |  |
| 4 |  |  | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND |  | 3.6 V |  | $\pm 5$ | $\mu \mathrm{A}$ |
| $1 /$ (hold) |  | $\mathrm{V}_{1}=0.7 \mathrm{~V}$ |  | 2.3 V | 45 |  | $\mu \mathrm{A}$ |  |
|  |  | $\mathrm{V}_{1}=1.7 \mathrm{~V}$ |  |  | -45 |  |  |  |
|  |  | $\mathrm{V}_{1}=0.8 \mathrm{~V}$ |  | 3 V | 75 |  |  |  |
|  |  | $\mathrm{V}_{1}=2 \mathrm{~V}$ |  |  | -75 |  |  |  |
|  |  | $\mathrm{V}_{1}=0$ to $3.6 \mathrm{~V} \ddagger$ |  | 3.6 V | $\pm 500$ |  |  |  |
| loz§ |  | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}$ or GND |  | 3.6 V |  | $\pm 10$ | $\mu \mathrm{A}$ |  |
| ICC |  | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND ,One input at $\mathrm{V}_{\text {CC }}-0.6 \mathrm{~V}$, | $10=0$ | 3.6 V |  | 40 | $\mu \mathrm{A}$ |  |
| $\Delta \mathrm{l}$ C |  |  | Other inputs at $\mathrm{V}_{\text {CC }}$ or GND | 3 V to 3.6 V |  | 750 | $\mu \mathrm{A}$ |  |
| $\mathrm{C}_{i}$ | Control inputs | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND |  | 3.3 V | 4 |  | pF |  |
| $\mathrm{C}_{\mathrm{io}}$ | A or B ports | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}$ or GND |  | 3.3 V | 8.5 |  | pF |  |

$\dagger$ Typical values are measured at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ This is the bus-hold maximum dynamic current required to switch the input from one state to another.
§ For I/O ports, the parameter IOZ includes the input leakage current.
timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)



NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $P R R \leq 10 \mathrm{MHz}, \mathrm{ZO}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{f} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. tpl Z and $\mathrm{t}_{\mathrm{PH}} \mathrm{Z}$ are the same as $\mathrm{t}_{\text {dis }}$.
F. $\mathrm{tPZL}^{2}$ and $\mathrm{tPZH}^{\text {are }}$ the same as ten.
G. tPLH and tPHL are the same as tpd.

Figure 1. Load CIrcuit and Voltage Waveforms

- Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- EPIC ${ }^{\text {™ }}$ (Enhanced-Performance Implanted CMOS) Submicron Process
- UBE ${ }^{\text {TM }}$ (Universal Bus Exchanger) Allows Synchronous Data Exchange
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $\mathrm{C}=200 \mathrm{pF}, \mathrm{R}=0$ )
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages


## description

This 9-bit, 4-port universal bus exchanger is designed for $2.3-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.

The SN74ALVCH16409 allows synchronous data exchange between four different buses.

Data flow is controlled by the select (SELO-SEL4) inputs. A data-flow state is stored on the rising edge of the clock (CLK) input if the select-enable (SELEN) input is low. Once a data-flow state has been established, data is stored in the flip-flop on the rising edge of CLK if SELEN is high.

The data-flow control logic is designed to allow glitch-free data transmission.
To ensure the high-impedance state during power up or power down, $\overline{\text { SELEN }}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
The SN74ALVCH16409 is available in Tl's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area.
The SN74ALVCH16409 is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

[^3]DATA-FLOW CONTROL FUNCTION TABLE

| INPUTS |  |  |  |  |  |  | DATA FLOW |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SELEN | CLK | SELO | SEL1 | SEL2 | SEL3 | SEL4 |  |
| H | $\uparrow$ | X | X | X | X | X | No change |
| L | $\uparrow$ | 0 | 0 | 0 | 0 | 0 | None, all l/Os off |
| L | $\uparrow$ | 0 | 0 | 0 | 0 | 1 | Not used |
| L | $\uparrow$ | 0 | 0 | 0 | 1 | 0 | Not used |
| L | $\uparrow$ | 0 | 0 | 0 | 1 | 1 | Not used |
| L | $\uparrow$ | 0 | 0 | 1 | 0 | 0 | Not used |
| L | $\uparrow$ | 0 | 0 | 1 | 0 | 1 | Not used |
| L | $\uparrow$ | 0 | 0 | 1 | 1 | 0 | Not used |
| L | $\uparrow$ | 0 | 0 | 1 | 1 | 1 | Not used |
| L | $\uparrow$ | 0 | 1 | 0 | 0 | 0 | $2 A$ to $1 A$ and $1 B$ to 2B |
| L | $\uparrow$ | 0 | 1 | 0 | 0 | 1 | $2 A$ to $1 A$ |
| L | $\uparrow$ | 0 | 1 | 0 | 1 | 0 | $2 B$ to 1B |
| L | $\uparrow$ | 0 | 1 | 0 | 1 | 1 | $2 A$ to $1 A$ and $2 B$ to $1 B$ |
| L | $\uparrow$ | 0 | 1 | 1 | 0 | 0 | $1 A$ to 2A and 1B to 2B |
| L | $\uparrow$ | 0 | 1 | 1 | 0 | 1 | $1 A$ to 2A |
| L | $\uparrow$ | 0 | 1 | 1 | 1 | 0 | $1 B$ to 2B |
| L | $\uparrow$ | 0 | 1 | 1 | 1 | 1 | $1 A$ to $2 A$ and 2B to 1B |
| L | $\uparrow$ | 1 | 0 | 0 | 0 | 0 | $1 A$ to $1 B$ and $2 B$ to $2 A$ |
| L | $\uparrow$ | 1 | 0 | 0 | 0 | 1 | $1 A$ to 1B |
| L | $\uparrow$ | 1 | 0 | 0 | 1 | 0 | $2 A$ to $2 B$ |
| L | $\uparrow$ | 1 | 0 | 0 | 1 | 1 | $1 A$ to $1 B$ and $2 A$ to $2 B$ |
| L | $\uparrow$ | 1 | 0 | 1 | 0 | 0 | $1 B$ to $1 A$ and $2 A$ to 2B |
| L | $\uparrow$ | 1 | 0 | 1 | 0 | 1 | $1 B$ to 1A |
| L | $\uparrow$ | 1 | 0 | 1 | 1 | 0 | $2 B$ to $2 A$ |
| L | $\uparrow$ | 1 | 0 | 1 | 1 | 1 | $1 B$ to $1 A$ and $2 B$ to $2 A$ |
| L | $\uparrow$ | 1 | 1. | 0 | 0 | 0 | $2 B$ to $1 A$ and $2 A$ to $1 B$ |
| L | $\uparrow$ | 1 | 1 | 0 | 0 | 1 | $1 B$ to 2A |
| L | $\uparrow$ | 1 | 1 | 0 | 1 | 0 | $2 B$ to $1 A$ |
| L | $\uparrow$ | 1 | 1 | 0 | 1 | 1 | $2 B$ to $1 A$ and $1 B$ to $2 A$ |
| L | $\uparrow$ | 1 | 1 | 1 | 0 | 0 | $1 A$ to $2 B$ and $1 B$ to $2 A$ |
| L | $\uparrow$ | 1 | 1 | 1 | 0 | 1 | $1 A$ to 2B |
| L | $\uparrow$ | 1 | 1 | 1 | 1 | 0 | $2 A$ to 1B |
| L | $\uparrow$ | 1 | 1 | 1 | 1 | 1 | $1 A$ to $2 B$ and $2 A$ to $1 B$ |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  | $V_{\text {cc }}$ | MIN TYPt MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | $\mathrm{l}^{\mathrm{OH}}=-100 \mu \mathrm{~A}$ |  | 2.3 V to 3.6 V | $\mathrm{V}_{\mathrm{CC}}-0.2$ | V |
|  | $\mathrm{I}^{\mathrm{OH}}=-6 \mathrm{~mA}$, | $\mathrm{V}_{\mathrm{IH}}=1.7 \mathrm{~V}$ | 2.3 V | 2 |  |
|  | $\mathrm{IOH}=-12 \mathrm{~mA}$ | $\mathrm{V}_{1 \mathrm{H}}=1.7 \mathrm{~V}$ | 2.3 V | 1.7 |  |
|  |  | $\mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}$ | 2.7 V | 2.2 |  |
|  |  | $\mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}$ | 3 V | 2.4 |  |
|  | $1 \mathrm{OH}=-24 \mathrm{~mA}$, | $\mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}$ | 3 V | 2 |  |
| $\mathrm{V}_{\text {OL }}$ | $1 \mathrm{OL}=100 \mu \mathrm{~A}$, |  | 2.3 V to 3.6 V | 0.2 | V |
|  | $\mathrm{IOL}=6 \mathrm{~mA}$, | $\mathrm{V}_{\mathrm{IL}}=0.7 \mathrm{~V}$ | 2.3 V | 0.4 |  |
|  | $\mathrm{IOL}=12 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{IL}}=0.7 \mathrm{~V}$ | 2.3 V | 0.7 |  |
|  |  | $\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}$ | 2.7 V | 0.4 |  |
|  | $\mathrm{IOL}=24 \mathrm{~mA}, \quad \mathrm{~V}_{\text {IL }}=0.8 \mathrm{~V}$ |  | 3 V | 0.55 |  |
| 11 | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND |  | 3.6 V | $\pm 5$ | $\mu \mathrm{A}$ |
| $1 /$ (hold) | $\mathrm{V}_{1}=0.7 \mathrm{~V}$ |  | 2.3 V | 45 | $\mu \mathrm{A}$ |
|  | $V_{1}=1.7 \mathrm{~V}$ |  |  | -45 |  |
|  | $\mathrm{V}_{1}=0.8 \mathrm{~V}$ |  | 3 V | 75 |  |
|  | $\mathrm{V}_{1}=2 \mathrm{~V}$ |  |  | -75 |  |
|  | $\mathrm{V}_{1}=0$ to $3.6 \mathrm{~V} \ddagger$ |  | 3.6 V | $\pm 500$ |  |
| loz§ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}$ or GND |  | 3.6 V | $\pm 10$ | $\mu \mathrm{A}$ |
| ICC | $V_{1}=V_{\text {CC }}$ or GND, | $10=0$ | 3.6 V | 40 | $\mu \mathrm{A}$ |
| $\Delta \mathrm{l} C \mathrm{C}$ | One input at $\mathrm{V}_{\text {CC }}-0.6 \mathrm{~V}$, | Other inputs at $\mathrm{V}_{\text {CC }}$ or GND | 3 V to 3.6 V | 750 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}}$ Control inputs | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND |  | 3.3 V | 4 | pF |
| $\mathrm{C}_{\text {io }} \quad$ A or B ports | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}$ or GND |  | 3.3 V | 8 | pF |

$\dagger$ All typical values are measured at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ This is the bus-hold maximum dynamic current required to switch the input from one state to another.
§ For I/O ports, the parameter IOZ includes the input leakage current.
timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

|  |  |  | $\begin{array}{r} v_{c c}= \\ \pm 0.2 \end{array}$ | $2.5 \mathrm{~V}$ | Vcc | 2.7 V | $\begin{aligned} & v_{c c}= \end{aligned}$ | $\begin{aligned} & 3.3 \mathrm{~V} \\ & \mathrm{iv} \\ & \hline \end{aligned}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| ${ }^{\text {f }}$ lock | Clock frequency |  | 0 | 120 | 0 | 120 | 0 | 120 | MHz |
| $\mathrm{t}_{\mathrm{w}}$ | Pulse duration, CLK high or low |  | 4.2 |  | 4.2 |  | 3 |  | ns |
|  |  | A or B before CLK $\uparrow$ | 1.9 |  | 1.9 |  | 1.4 |  |  |
|  | Setup time | SEL before CLK个 | 5.1 |  | 4.2 |  | 3.5 |  |  |
| ${ }^{\text {stu }}$ |  | $\overline{\text { SELEN }}$ before CLK $\uparrow$ | 2.5 |  | 2.5 |  | 1.8 |  |  |
|  |  | PRE before CLK $\uparrow$ | 1 |  | 1 |  | 0.7 |  |  |
|  |  | A or B after CLK $\uparrow$ | 0.8 |  | 0.8 |  | 1 |  |  |
| th | Hold time | SEL after CLK $\uparrow$ | 0 |  | 0 |  | 0 |  | ns |
|  |  | SELEN after CLK $\uparrow$ | 0.5 |  | 0.5 |  | 0.8 |  |  |

## PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$



NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. tpLZ and tPHZ are the same as $t_{\text {dis. }}$.
F. tpZL and tpZH are the same as ten-
G. tPLH and tPHL are the same as tpd-

Figure 1. Load Circuit and Voltage Waveforms

- Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- EPIC ${ }^{\text {TM }}$ (Enhanced-Performance Implanted CMOS) Submicron Process
- B-Port Outputs Have Equivalent 26- $\Omega$ Series Resistors, So No External Resistors are Required
- UBE ${ }^{\text {TM }}$ (Universal Bus Exchanger) Allows Synchronous Data Exchange
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $C=200 \mathrm{pF}, \mathrm{R}=0$ )
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages


## description

This 9-bit 4-port universal bus exchanger is designed for $2.3-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
The SN74ALVCHR162409 allows synchronous data exchange between four different buses. Data flow is controlled by the select (SELO-SEL4) inputs. A data-flow state is stored on the rising edge of the clock (CLK) input, provided the select-enable (SELEN) input is low. Once a data-flow state is established, data is stored in the flip-flop on the rising edge of the CLK, provided SELEN is high.
The data-flow control logic is designed to allow glitch-free data transmission.
The B outputs, which are designed to sink up to 12 mA , include $26-\Omega$ resistors to reduce overshoot and undershoot.
To ensure the high-impedance state during power up or power down, $\overline{\operatorname{SELEN}}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
The SN74ALVCHR162409 is available in Tl's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area.

The SN74ALVCHR162409 is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

DATA-FLOW CONTROL FUNCTION TABLE

| INPUTS |  |  |  |  |  |  | DATA FLOW |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SELEN | CLK | SELO | SEL1 | SEL2 | SEL3 | SEL4 |  |
| H | $\uparrow$ | X | X | X | X | X | No change |
| L | $\uparrow$ | 0 | 0 | 0 | 0 | 0 | None, all l/Os off |
| L | $\uparrow$ | 0 | 0 | 0 | 0 | 1 | Not used |
| L | $\uparrow$ | 0 | 0 | 0 | 1 | 0 | Not used |
| L | $\uparrow$ | 0 | 0 | 0 | 1 | 1 | Not used |
| L | $\uparrow$ | 0 | 0 | 1 | 0 | 0 | Not used |
| L | $\uparrow$ | 0 | 0 | 1 | 0 | 1 | Not used |
| L | $\uparrow$ | 0 | 0 | 1 | 1 | 0 | Not used |
| L | $\uparrow$ | 0 | 0 | 1 | 1 | 1 | Not used |
| L | $\uparrow$ | 0 | 1 | 0 | 0 | 0 | $2 A$ to $1 A$ and $1 B$ to $2 B$ |
| L | $\uparrow$ | 0 | 1 | 0 | 0 | 1 | 2 A to 1A |
| L | $\uparrow$ | 0 | 1 | 0 | 1 | 0 | 2 B to 1B |
| L | $\uparrow$ | 0 | 1 | 0 | 1 | 1 | $2 A$ to $1 A$ and $2 B$ to $1 B$ |
| L | $\uparrow$ | 0 | 1 | 1 | 0 | 0 | $1 A$ to $2 A$ and $1 B$ to $2 B$ |
| L | $\uparrow$ | 0 | 1 | 1 | 0 | 1 | 1 A to 2 A |
| L | $\uparrow$ | 0 | 1 | 1 | 1 | 0 | $1 B$ to 2B |
| L | $\uparrow$ | 0 | 1 | 1 | 1 | 1 | $1 A$ to $2 A$ and $2 B$ to 1B |
| L | $\uparrow$ | 1 | 0 | 0 | 0 | 0 | $1 A$ to $1 B$ and $2 B$ to 2A |
| L | $\uparrow$ | 1 | 0 | 0 | 0 | 1 | $1 A$ to 1B |
| L | $\uparrow$ | 1 | 0 | 0 | 1 | 0 | $2 A$ to $2 B$ |
| L | $\uparrow$ | 1 | 0 | 0 | 1 | 1 | $1 A$ to $1 B$ and $2 A$ to $2 B$ |
| L | $\uparrow$ | 1 | 0 | 1 | 0 | 0 | $1 B$ to $1 A$ and $2 A$ to $2 B$ |
| L | $\uparrow$ | 1 | 0 | 1 | 0 | 1 | $1 B$ to 1A |
| L | $\uparrow$ | 1 | 0 | 1 | 1 | 0 | 2 B to 2A |
| L | $\uparrow$ | 1 | 0 | 1 | 1 | 1 | $1 B$ to $1 A$ and $2 B$ to $2 A$ |
| L | $\uparrow$ | 1 | 1 | 0 | 0 | 0 | $2 B$ to $1 A$ and $2 A$ to $1 B$ |
| L | $\uparrow$ | 1 | 1 | 0 | 0 | 1 | $1 B$ to 2A |
| L | $\uparrow$ | 1 | 1 | 0 | 1 | 0 | 2 B to 1A |
| L | $\uparrow$ | 1 | 1 | 0 | 1 | 1 | $2 B$ to $1 A$ and $1 B$ to $2 A$ |
| L | $\uparrow$ | 1 | 1 | 1 | 0 | 0 | $1 A$ to $2 B$ and $1 B$ to $2 A$ |
| L | $\uparrow$ | 1 | 1 | 1 | 0 | 1 | $1 A$ to 2B |
| L | $\uparrow$ | 1 | 1 | 1 | 1 | 0 | 2 A to 1B |
| L | $\uparrow$ | 1 | 1 | 1 | 1 | 1 | 1 A to $2 B$ and 2 A to $1 B$ |

## SN74ALVCHR162409 9-BIT, 4-PORT UNIVERSAL BUS EXCHANGER WITH 3-STATE OUTPUTS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  | $V_{\text {cc }}$ | MIN TYPt MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{VOH}^{\text {O }}$ | ${ }^{1} \mathrm{OH}=-100 \mu \mathrm{~A}$ |  | 2.3 V to 3.6 V | $\mathrm{V}_{\mathrm{CC}}-0.2$ | V |
|  | $\mathrm{I} \mathrm{OH}=-4 \mathrm{~mA}$, | $\mathrm{V}_{1 H}=1.7 \mathrm{~V}$ | 2.3 V | 1.9 |  |
|  | $\mathrm{IOH}=-6 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{HH}}=1.7 \mathrm{~V}$ | 2.3 V | 1.7 |  |
|  |  | $\mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}$ | 3 V | 2.4 |  |
|  | $\mathrm{I} \mathrm{OH}=-8 \mathrm{~mA}$, | $\mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}$ | 2.7 V | 2 |  |
|  | $\mathrm{l}^{\mathrm{OH}}=-12 \mathrm{~mA}$, | $\mathrm{V}_{\mathrm{H}}=2 \mathrm{~V}$ | 3 V | 2 |  |
| $\mathrm{VOL}_{\text {O }}$ | $\mathrm{I} \mathrm{OL}=100 \mu \mathrm{~A}$ |  | 2.3 V to 3.6 V | 0.2 | V |
|  | $\mathrm{l}_{\mathrm{OL}}=4 \mathrm{~mA}$, | $\mathrm{V}_{\text {IL }}=0.7 \mathrm{~V}$ | 2.3 V | 0.4 |  |
|  | $\mathrm{lOL}=6 \mathrm{~mA}$ | $\mathrm{V}_{\text {IL }}=0.7 \mathrm{~V}$ | 2.3 V | 0.55 |  |
|  |  | $\mathrm{V}_{\text {IL }}=0.8 \mathrm{~V}$ | 3 V | 0.55 |  |
|  | $\mathrm{l} \mathrm{OL}=8 \mathrm{~mA}$, | $\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}$ | 2.7 V | 0.6 |  |
|  | $\mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA}$, | $\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}$ | 3 V | 0.8 |  |
| 11 | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND |  | 3.6 V | $\pm 5$ | $\mu \mathrm{A}$ |
| 1 (hold) | $\mathrm{V}_{1}=0.7 \mathrm{~V}$ |  | 2.3 V | 45 | $\mu \mathrm{A}$ |
|  | $\mathrm{V}_{1}=1.7 \mathrm{~V}$ |  |  | -45 |  |
|  | $\mathrm{V}_{1}=0.8 \mathrm{~V}$ |  | 3 V | 75 |  |
|  | $\mathrm{V}_{1}=2 \mathrm{~V}$ |  |  | -75 |  |
|  | $\mathrm{V}_{1}=0$ to $3.6 \mathrm{~V} \ddagger$ |  | 3.6 V | $\pm 500$ |  |
| loz§ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}$ or GND |  | 3.6 V | $\pm 10$ | $\mu \mathrm{A}$ |
| ICC | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND, $\quad 10=0$ |  | 3.6 V | 40 | $\mu \mathrm{A}$ |
| $\Delta \mathrm{l}$ CC | One input at $\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V}, \quad$ Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND |  | 3 V to 3.6 V | 750 | $\mu \mathrm{A}$ |
| $C_{i}$ Control inputs | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND |  | 3.3 V | 4 | pF |
| $\mathrm{C}_{\mathrm{io}}$ A or B ports | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}$ or GND |  | 3.3 V | 8 | pF |

$\dagger_{\text {All typical values are at }} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ This is the bus-hold maximum dynamic current required to switch the input from one state to another.
§ For I/O ports, the parameter IOZ includes the input leakage current.
timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)


## PARAMETER MEASUREMENT INFORMATION $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$



| TEST | S1 |
| :---: | :---: |
| ${ }^{t} \mathrm{pd}$ tplz'tpZL tPHz/tPZH | $\begin{aligned} & \text { Open } \\ & 4.6 \mathrm{~V} \\ & \text { GND } \end{aligned}$ |



NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{ZO}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}$, $\mathrm{tf}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $t_{P Z H}$ are the same as ten.
G. $t_{P L H}$ and $\mathrm{t}_{\mathrm{PHL}}$ are the same as $\mathrm{t}_{\mathrm{pd}}$ -

Figure 1. Load Circuit and Voltage Waveforms

- $5-\Omega$ Switch Connection Between Two Ports
- TTL-Compatible Input and Output Levels
- Package Options Include Plastic Thin Shrink Small-Outline (DGG) and 300-mil Shrink Small-Outline (DL) Packages


## description

The SN74CBT16232 is a 16 -bit to 32 -bit synchronous switch used in applications in which two separate datapaths must be multiplexed onto, or demultiplexed from, a single path.

Two select inputs (SO and S1) control the data flow. A clock (CLK) and a clock enable (CLKEN) synchronize the device operation. When CLKEN is high, the bus switch remains in the last clocked function.
The SN74CBT16232 is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

FUNCTION TABLE

| S1 | S0 | CLK | CLKEN | FUNCTION |
| :---: | :---: | :---: | :---: | :---: |
| X | X | X | H | Last state |
| L | L | $\uparrow$ | L | Disconnect |
| L | $H$ | $\uparrow$ | L | A $=$ B1 and $A=B 2$ |
| $H$ | L | $\uparrow$ | L | A $=$ B1 |
| H | $H$ | $\uparrow$ | L | A $=$ B2 |

DGG OR DL PACKAGE
(TOP VIEW)
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  |  | MIN TYPt | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IK }}$ |  | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $\boldsymbol{I}=-18 \mathrm{~mA}$ |  |  | -1.2 | V |
| 4 |  | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=5.5 \mathrm{~V}$ or GND |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| ICC |  | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $10=0$, | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND |  | 3 | $\mu \mathrm{A}$ |
| $\mathrm{DICC}^{\ddagger}$ | Control pins | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}$, | One input at 3.4 V, | Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND |  | 2.5 | mA |
| $\mathrm{Cl}_{1}$ | Control pins | $\mathrm{V}_{1}=3 \mathrm{~V}$ or 0 |  |  | 4.5 |  | pF |
| $\mathrm{Cio}_{\text {(OFF) }}$ | A port | $\mathrm{V}_{\mathrm{O}}=3 \mathrm{~V}$ or 0 , | $\overline{\text { CLKEN }}=0$, | S1 $=0$ | 6.5 |  | pF |
|  | B port |  |  |  | 4 |  |  |
| $\mathrm{ron}^{\text {§ }}$ |  | $\mathrm{V}_{\mathrm{CC}}=4 \mathrm{~V}$, | $\mathrm{V}_{1}=2.4 \mathrm{~V}$, | $\mathrm{I}=15 \mathrm{~mA}$ | 14 | 20 | $\Omega$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | $\mathrm{V}_{1}=0$, | $1=64 \mathrm{~mA}$ | 5 | 7 |  |
|  |  | $V_{1}=0$, | $1=30 \mathrm{~mA}$ | 5 | 7 |  |
|  |  | $\mathrm{V}_{1}=2.4 \mathrm{~V}$, | $\mathrm{l}=15 \mathrm{~mA}$ | 10 | 15 |  |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ This is the increase in supply current for each input that is at the specified TTL voltage level rather than $V_{C C}$ or GND.
§ Measured by the voltage drop between the $A$ and $B$ terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two ( $A$ or $B$ ) terminals.
timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER |  |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \\ \pm 0.5 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\text {c }}=4 \mathrm{~V}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX |  |
| $\mathrm{f}_{\text {clock }}$ | Clock frequency |  | 0 | 150 | 0 | 150 | MHz |
| ${ }^{\text {t }}$ w | Pulse duration | CLK high or low | 3.3 |  | 3.3 |  | ns |
| $\mathrm{t}_{\text {su }}$ | Setup time | S0, S1 before CLK $\uparrow$ | 1.9 |  | 2.2 |  | ns |
|  |  | CLKEN before CLK $\uparrow$ | 1.9 |  | 2.4 |  |  |
| th | Hold time | S0, S1 after CLK $\uparrow$ | 1 |  | 0.5 |  | ns |
|  |  | $\overline{\text { CLKEN atter CLK } \uparrow ~}$ | 1.8 |  | 1.9 |  |  |

switching characteristics over recommended operating free-air temperature range, $\mathrm{C}_{\mathrm{L}}=\mathbf{5 0} \mathrm{pF}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{gathered} \mathrm{VCC}=5 \mathrm{~V} \\ \pm 0.5 \mathrm{~V} \end{gathered}$ |  | $V_{C C}=4 \mathrm{~V}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN MAX |  |
| ${ }^{\text {max }}$ |  |  | 150 |  | 150 | MHz |
| $t_{p d}{ }^{\text {d }}$ | A or B | B or A |  | 0.25 | 0.25 | ns |
| tpd | CLK | A or B | 2 | 5.8 | 6.1 | ns |
| $t_{\text {en }}$ | CLK | A, B1, B2 | 1.8 | 6.2 | 6.8 | ns |
| $\mathrm{t}_{\text {en }}$ | CLK | B 1 or B2 | 3.1 | 7.9 | 8.5 | ns |
| ${ }^{\text {dis }}$ | CLK | A or B | 1.9 | 6.2 | 5.8 | ns |

TThis parameter is warranted but not production tested. The propagation delay is based on the RC time constant of the typical on-state resistance of the switch and a load capacitance of 50 pF , when driven by an ideal voltage source (zero output impedance).

- $5-\Omega$ Switch Connection Between Two Ports

TTL-Compatible Input and Output Levels
Package Options Include Plastic Thin Shrink Small-Outline (DGG) and 300-mil Shrink Small-Outline (DL) Packages

## description

The SN74CBT16233 is a 16 -bit to 32 -bit switch used in applications in which two separate data paths must be multiplexed onto, or demultiplexed from, a single path. This device can be used for memory interleaving, where two different banks of memory need to be addressed simultaneously. The SN74CBT16233 can be used as two 8-bit to 16-bit multiplexers or as one 16 -bit to 32-bit multiplexer.

Two select inputs (SEL1 and SEL2) control the data flow. When the TEST inputs are asserted, the A port is connected to both the B1 and the B2 ports. SEL1, SEL2, and the TEST inputs can be driven with a $5-\mathrm{V}$ CMOS, a $5-\mathrm{V}$ TTL, or a low-voltage TTL driver.

The SN74CBT16233 is specified by design not to have through current when switching directions.
The SN74CBT16233 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.
FUNCTION TABLE

| INPUTS |  | FUNCTION |
| :---: | :---: | :---: |
| SEL | TEST |  |
| L | L | $\mathrm{A}=\mathrm{B} 1$ |
| H | L | $\mathrm{A}=\mathrm{B} 2$ |
| X | H | $\mathrm{A}=\mathrm{B} 1$ and $\mathrm{A}=\mathrm{B} 2$ |


recommended operating conditions

|  |  | MIN | MAX |
| :--- | :--- | ---: | :---: |
| $V_{\text {CC }}$ | Uupply voltage | 4.75 | 5.25 |
| $\mathrm{~V}_{\text {IH }}$ | High-level control input voltage | V |  |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level control input voltage | 2 |  |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating free-air temperature | V |  |

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  |  | MIN | TYPt | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IK }}$ |  | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$, | $\mathrm{I}_{1}=-18 \mathrm{~mA}$ |  |  |  | -1.2 | V |
| 1 |  | $\mathrm{V}_{\text {CC }}=0$ | $\mathrm{V}_{1}=5.25 \mathrm{~V}$ |  |  |  | 10 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {CC }}=5.25 \mathrm{~V}$, | $\mathrm{V}_{1}=5.25 \mathrm{~V}$ or GND |  |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| ICC |  | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$, | $10=0$, | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND |  |  | 3 | $\mu \mathrm{A}$ |
| $\Delta_{\text {l }} \mathrm{cc}^{\ddagger}$ | Control pins | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}$, | One input at 3.4 V, | Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND |  |  | 2.5 | mA |
| $\mathrm{C}_{1}$ | Control pins | $\mathrm{V}_{1}=3 \mathrm{~V}$ or 0 |  |  |  | 4.5 |  | pF |
| $\mathrm{CiO}_{\mathrm{io}}$ (OFF) |  | $\mathrm{V}_{\mathrm{O}}=3 \mathrm{~V}$ or 0 |  |  |  | 4 |  | pF |
| ron§ |  | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ | $V_{1}=0$, | $1 /=64 \mathrm{~mA}$ |  | 5 | 7 | $\Omega$ |
|  |  | $\mathrm{V}_{1}=2.4 \mathrm{~V}$, | $\boldsymbol{Y}=30 \mathrm{~mA}$ |  | 5 | 7 |  |
|  |  | $\mathrm{V}_{1}=2.4 \mathrm{~V}$, | $\mathrm{I}=15 \mathrm{~mA}$ |  | 7 | 12 |  |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ This is the increase in supply current for each input that is at the specified TTL voltage level rather than $V_{C C}$ or GND.
§ Measured by the voltage drop between $A$ and $B$ terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two $(A, B)$ terminals.
switching characteristics over recommended operating free-air temperature range, $\mathrm{C}_{\mathrm{L}}=\mathbf{5 0} \mathrm{pF}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{aligned} \mathrm{T}_{\mathrm{A}} & =0^{\circ} \mathrm{C} \mathrm{TO} \\ & 70^{\circ} \mathrm{C} \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX |  |
| $t_{p d}{ }^{\text {I }}$ | A or B | B or A |  | 0.25 | ns |
| tpd | SEL | A | 1.6 | 5.3 | ns |
| $t_{\text {en }}$ | TEST or SEL | B | 1.3 | 5.2 | ns |
| $\mathrm{t}_{\text {dis }}$ |  |  | 1 | 5.3 |  |

TThis parameter is warranted but not production tested. The propagation delay is based on the RC time constant of the typical on-state resistance of the switch and a load capacitance of 50 pF , when driven by an ideal voltage source (zero output impedance).

## General Information

Data Transceivers/Multiplexers
Address Buffers/Latches/Flip-Flops
Clock-Distribution Circults ..... 4
SDRAMs ..... 5
Application Report ..... 6
Mechanical Data ..... 7

- Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- EPIC ${ }^{\text {TM }}$ (Enhanced-Performance Implanted CMOS) Submicron Process
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Package Optlons Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages


## description

The SN74ALVCH16344 is a 1-bit to 4-bit address driver used in applications where four separate memory locations must be addressed by a single address.

To ensure the high-impedance state during power up or power down, OE should be tied to $V_{C C}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
Active bus-hold circuitry is provided to hold unused or floating inputs at a valid logic level.

The SN74ALVCH16344 is available in Tl's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of staridard small-outine packages in the same printed circuit board area.

The SN74ALVCH16344 is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

## dgG OR DL PACKAGE

 (TOP VIEW)| 1 | $\mathrm{J}_{56}$ OE4 |
| :---: | :---: |
| $181{ }^{1}$ | $55]$ 8B1 |
| $1 \mathrm{B2}$ [3 | 54 882 |
| GND [4 | 53 |
| 1 B 35 | $52.8 \mathrm{B3}$ |
| $1 \mathrm{B4}$ | 517884 |
| $\mathrm{v}_{\mathrm{CC}}{ }^{7}$ | $50 . \mathrm{VCC}$ |
| 1A 08 | 49] 8A |
| $2 \mathrm{B1} \mathrm{Cl}_{9}$ | 48 7B1 |
| 2B2 10 | 47 7B2 |
| GND 11 | 46 GND |
| 12 | 45 7B3 |
| $2 \mathrm{B4}$ [13 | $44]$ 7B4 |
| 2A 14 | 43 7A |
| 3A 15 | $42 \mathrm{6A}$ |
| $381{ }^{16}$ | ${ }_{41} 6 \mathrm{~B} 1$ |
| 3B2 17 | 40]6B2 |
| GND 18 | 39 GND |
| зв3 19 | 38 6B3 |
| $3 \mathrm{B4}$-20 | 37 6B4 |
| 4A 21 | 36 5A |
| $\mathrm{v}_{\text {CC }}{ }^{22}$ | ${ }^{35} \mathrm{~V}_{\mathrm{Cc}}$ |
| 4B1 23 | 34 5B1 |
| 4B2 24 | 33 5B2 |
| GND 25 | 32 GND |
| 4B3 26 | 315 53 |
| 4B4 27 | 30] 5B4 |
| OE2 428 | 29.0 OE3 |

function table

| INPUTS |  | OUTPUT |
| :---: | :---: | :---: |
| $\overline{\text { OE }}$ | A | BN |
| L | $H$ | $H$ |
| L | L | L |
| $H$ | $H$ | $Z$ |

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$


Input voltage range, $\mathrm{V}_{\mathrm{I}}$ : Except I/O ports (see Note 1) .......................................... -0.5 V to 4.6 V
I/O ports (see Notes 1 and 2) $\ldots \ldots . \ldots \ldots . . . . . . . . . .$.

Input clamp current, $\mathrm{I}_{\mathrm{IK}}\left(\mathrm{V}_{\mathrm{I}}<0\right)$..................................................................... -50 mA



Maximum power dissipation at $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$ (in still air) (see Note 3): DGG package .................. 1 W
DL package .....................1.4 W
Storage temperature range, $\mathrm{T}_{\text {stg }}$
$-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This value is limited to 4.6 V maximum
3. The maximum package power dissipation is calculated using a junction temperature of $150^{\circ} \mathrm{C}$ and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the ABT Advanced BiCMOS Technology Data Book.
recommended operating conditions (see Note 4)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{C C}$ | Supply voltage |  | 2.3 | 3.6 | V |
|  | High-level input voltage | $\mathrm{V}_{C C}=2.3 \mathrm{~V}$ to 2.7 V | 1.7 |  | V |
| VIH | High-level input volkage | $\mathrm{V}_{C C}=2.7 \mathrm{~V}$ to 3.6 V | 2 |  | $v$ |
|  | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 0.7 | v |
| $V_{\text {IL }}$ | Low-level input voltage | $\mathrm{V}_{C C}=2.7 \mathrm{~V}$ to 3.6 V |  | 0.8 |  |
| $V_{1}$ | Input voltage |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{0}$ | Output voltage |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | -12 |  |
| ${ }^{1} \mathrm{OH}$ | High-level output current | $\mathrm{V}_{\text {CC }}=2.7 \mathrm{~V}$ |  | -12 | mA |
|  |  | $V_{C C}=3 \mathrm{~V}$ |  | -24 |  |
|  |  | $\mathrm{V}_{\text {CC }}=2.3 \mathrm{~V}$ |  | 12 |  |
| IOL | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | 12 | mA |
|  |  | $\mathrm{V}_{C C}=3 \mathrm{~V}$ |  | 24 |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate |  | 0 | 10 | ns/V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.
switching characteristics over recommended ranges of supply voltage and operating free-air temperature range, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (unless otherwise noted) (see Figures 1 and 2)

| PARAMETER | FROM (INPUT) | TO(OUTPUT) | $\begin{gathered} V_{C C}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $V_{C C}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $t_{\text {pd }}$ | A | B | 1.3 | 5.2 |  | 4.6 | 1.4 | 4 | ns |
| $t_{\text {en }}$ | $\overline{O E}$ | B | 1.1 | 6.7 |  | 6.2 | 1.2 | 5.1 | ns |
| $t_{\text {dis }}$ | $\overline{\mathrm{OE}}$ | B | 1.5 | 5.3 |  | 4.4 | 1.2 | 4 | ns |
| ${ }^{\text {skj(0) }}{ }^{\dagger}$ |  |  |  |  |  |  |  | 0.35 | ns |
| $\mathrm{t}_{\text {sk(0) }}{ }^{\ddagger}$ |  |  |  |  |  |  |  | 0.5 | ns |

$\dagger$ Skew between outputs of same bank and same package (same transition). This parameter is warranted but not production tested.
$\ddagger$ Skew between outputs of all banks and same package (A1 through A8 tied together). This parameter is warranted but not production tested.
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{VCC}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP | TYP |  |
| $\mathrm{C}_{\text {pd }}$ | Power dissipation capacitance | Outputs enabled |  |  | $C_{L}=50 \mathrm{pF}$, | $\mathrm{f}=10 \mathrm{MHz}$ | 68 | 84 | pF |
|  |  | Outputs disabled | 11 | 14 |  |  |  |  |

## PARAMETER MEASUREMENT INFORMATION <br> $\mathbf{V}_{\mathbf{C C}}=2.7 \mathrm{~V}$ AND $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$



Figure 2. Load Circuit and Voltage Waveforms

- Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- EPIC ${ }^{\text {TM }}$ (Enhanced-Performance Implanted CMOS) Submicron Process
- Output Ports Have Equivalent 26- $\Omega$ Series Resistors, So No External Resistors Are Required
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DGG) and Thin Shrink Small-Outline (DL) Packages


## description

The SN74ALVCH162344 is a 1 -bit-to-4-bit address driver used in applications where four separate memory locations must be addressed by a single address.
The outputs, which are designed to sink up to 12 mA , include $26-\Omega$ resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down, $\overline{O E}$ should be tied to $V_{C C}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating inputs at a valid logic level.
The SN74ALVCH162344 is packaged in Tl's shrink small-outline package, which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area.
The SN74ALVCH162344 is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.
A-TO-b FUNCTION TABLE

| INPUTS |  | OUTPUT |
| :---: | :---: | :---: |
| $\mathbf{O E}$ | A |  |
| L | $H$ | $H$ |
| L | L | L |
| $H$ | $X$ | $Z$ |

absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$



Input clamp current, $\mathrm{I}_{\mathrm{KK}}\left(\mathrm{V}_{\mathrm{I}}<0\right)$..................................................................... -50 mA

Continuous output current, $\mathrm{l}_{\mathrm{O}}\left(\mathrm{V}_{\mathrm{O}}=0\right.$ to $\left.\mathrm{V}_{\mathrm{C}}\right)$..................................................... $\pm 50 \mathrm{~mA}$

Maximum power dissipation at $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$ (in still air) (see Note 3): DGG package ................... 1. W
DL package ...................... 1.4 W
Storage temperature range, $T_{\text {stg }}$ $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This value is limited to 4.6 V maximum.
3. The maximum package power dissipation is calculated using a junction temperature of $150^{\circ} \mathrm{C}$ and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the ABTAdvanced BiCMOS Technology Data Book.
recommended operating conditions (see Note 4)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| V CC | Supply voltage |  | 2.3 | 3.6 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | $\mathrm{V}_{C C}=2.3 \mathrm{~V}$ to 2.7 V | 1.7 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V | 2 |  |  |
| VIL | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 0.7 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V |  | 0.8 |  |
| $\mathrm{V}_{1}$ | Input voitage |  | 0 | $V_{C C}$ | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| IOH | High-level output current | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | -6 | mA |
|  |  | $\mathrm{V}_{\text {CC }}=2.7 \mathrm{~V}$ |  | -8 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | -12 |  |
| IOL | Low-level output current | $\mathrm{V}_{\text {CC }}=2.3 \mathrm{~V}$ |  | 6 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | 8 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 12 |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate |  | 0 | 10 | ns/V |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\begin{gathered} V_{C C}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP | TYP |  |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance | Outputs enabled |  |  | $C_{L}=0$, | $\mathrm{f}=10 \mathrm{MHz}$ |  |  | pF |
|  |  | Outputs disabled |  |  |  |  |  |  |

## PARAMETER MEASUREMENT INFORMATION <br> $V_{C C}=2.7 \mathrm{~V}$ AND 3.3 $\mathrm{V} \pm 0.3 \mathrm{~V}$



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES

| TEST | S1 |
| :---: | :---: |
| $\begin{gathered} \mathrm{t}_{\mathrm{pd}} \\ \mathrm{t}_{\mathrm{PLz}} / \mathrm{t}_{\mathrm{PZL}} \\ \mathrm{t}_{\mathrm{PHZ}} / \mathrm{t}_{\mathrm{PZH}} \end{gathered}$ | $\begin{aligned} & \text { Open } \\ & 6 \mathrm{~V} \\ & \text { GND } \end{aligned}$ |



VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. tpLZ and tPHZ are the same as $\mathrm{t}_{\text {dis. }}$.
F. tpZL and tpZH are the same as ten.
G. tPHL and tpLH are the same as tpd-

Figure 2. Load Circuit and Voltage Waveforms

- Member of the Texas instruments Widebus ${ }^{\text {TM }}$ Family
- EPICTM (Enhanced-Performance Implanted CMOS) Submicron Process
- High-Impedance State During Power Up
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Packaged In Plastic $\mathbf{3 0 0}$-mil Thin Shrink Small-Outline Package


## description

This 1-bit-to-4-bit address register/driver is designed for $2.3-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation. The device is ideal for use in applications where a single address bus is driving four separate memory locations. The SN74ALVCH16831 can be used as a buffer or a register, depending on the logic level of the select (SEL) input.
When $\overline{S E L}$ is logic high, the device is in the buffer mode. The outputs follow the inputs and are controlled by the two output-enable ( $\overline{\mathrm{OE}})$ controls. Each $\overline{O E}$ controls two groups of nine outputs.
When SEL is logic low, the device is in the register mode. The register is an edge-triggered D-type flip-flop. On the positive transition of the clock (CLK) input, data set up at the A inputs is stored in the internal registers. $\overline{O E}$ controls operate the same as in buffer mode.
When $\overline{O E}$ is logic low, the outputs are in a normal logic state (high or low logic level). When $\overline{O E}$ is logic high, the outputs are in the high-impedance state.
$\overline{S E L}$ or $\overline{O E}$ does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.
When $V_{c c}$ is between 0 and 1.2 V , the device is in the high-impedance state during power up. However, to ensure the high-impedance state above $1.2 \mathrm{~V}, \overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


NC - No internal connection

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

$\qquad$







Storage temperature range, $\mathrm{T}_{\text {stg }}$
$-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This value is limited to 4.6 V maximum.
3. The maximum package power dissipation is calculated using a junction temperature of $150^{\circ} \mathrm{C}$ and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the ABT Advanced BiCMOS Technology Data Book.
recommended operating conditions (see Note 4)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 2.3 | 3.6 | V |
| $\mathrm{V}_{1 \mathrm{H}}$ | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 1.7 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V | 2 |  |  |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 0.7 | V |
|  |  | $\mathrm{V}_{C C}=2.7 \mathrm{~V}$ to 3.6 V |  | 0.8 |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| IOH | High-level output current | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | -12 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | -12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | -24 |  |
| ${ }^{\text {IOL}}$ | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | 12 | mA |
|  |  | $\mathrm{V}_{\text {CC }}=2.7 \mathrm{~V}$ |  | 12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 24 |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate |  | 0 | 10 | $\mathrm{ns} / \mathrm{V}$ |
| $\Delta t / \Delta V_{C C}$ | Power-up ramp rate |  | 200 |  | $\mu \mathrm{s} N$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.
switching characteristics over recommended operating free-air temperature range, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (unless otherwise noted) (see Figures 1 and 2)

| PARAMETER | FROM (INPUT) | то (OUTPUT) | $\begin{gathered} \mathrm{VCC}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $V_{C C}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| ${ }_{\text {max }}$ |  |  | 150 |  | 150 |  | 150 |  | MHz |
| ${ }^{\text {tpd }}$ | A | Y |  |  |  |  |  |  | ns |
|  | CLK |  |  |  |  |  |  |  |  |
|  | SEL |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {en }}$ | $\overline{O E}$ | Y |  |  |  |  |  |  | ns |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\mathrm{OE}}$ | $Y$ |  |  |  |  |  |  | ns |

operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS | $\begin{gathered} V_{C C}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP | TYP |  |
| $\mathrm{C}_{\text {pd }}$ | Power dissipation capacitance | Outputs enabled |  | $C_{L}=0 \mathrm{pF}, \quad f=10 \mathrm{MHz}$ |  |  | pF |
|  |  | Outputs disabled |  |  |  |  |  |

## PARAMETER MEASUREMENT INFORMATION <br> $V_{C C}=2.7 \mathrm{~V}$ AND 3.3 $\mathrm{V} \pm 0.3 \mathrm{~V}$



| TEST | S1 |
| :---: | :---: |
| $\begin{gathered} \text { tpd } \\ \text { tpLz }^{\prime / t P Z L} \\ t_{\text {tPHz }} / t_{P Z H} \end{gathered}$ | $\begin{gathered} \hline \text { Open } \\ 6 \mathrm{~V} \\ \text { GND } \end{gathered}$ |



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{p H Z}$ are the same as $t_{\text {dis. }}$.
F. $t_{P Z L}$ and $\mathrm{t}_{\mathrm{PZH}}$ are the same as $t_{\text {en }}$.
G. $t_{P H L}$ and $t_{P L H}$ are the same as $t_{p d}$.

Figure 2. Load Circuit and Voltage Waveforms

- Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- EPIC ${ }^{\text {TM }}$ (Enhanced-Performance Implanted CMOS) Submicron Process
- Output Ports Have Equivalent 26- $\Omega$ Series Resistors, So No External Resistors Are Required
- High-Impedance State During Power Up
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Packaged in Plastic 300-mil Thin Shrink Small-Outline Package


## description

This 1-bit-to-4-bit address register/driver is designed for $2.3-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation. The device is ideal for use in applications where a single address bus is driving four separate memory locations. The SN74ALVCH162831 can be used as a buffer or a register, depending on the logic level of the select (SEL) input.
When SEL is logic high, the device is in the buffer mode. The outputs follow the inputs and are controlled by the two output-enable ( $\overline{\mathrm{OE}}$ ) controls. Each $\overline{O E}$ controls two groups of nine outputs.
When SEL is logic low, the device is in the register mode. The register is an edge-triggered D-type flip-flop. On the positive transition of the clock (CLK) input, data set up at the $A$ inputs is stored in the internal registers. $\overline{O E}$ controls operate the same as in buffer mode.
When $\overline{O E}$ is logic low, the outputs are in a normal logic state (high or low logic level). When $\overline{O E}$ is logic high, the outputs are in high-impedance state.
$\overline{S E L}$ or $\overline{O E}$ does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.
The outputs, which are designed to sink up to 12 mA , include $26-\Omega$ resistors to reduce overshoot and undershoot.


NC - No internal connection

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\boldsymbol{\dagger}$








Maximum power dissipation at $T_{A}=55^{\circ} \mathrm{C}$ (in still air) (see Note 3) ................................. 0.84 W

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This value is limited to 4.6 V maximum.
3. The maximum package power dissipation is calculated using a junction temperature of $150^{\circ} \mathrm{C}$ and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the ABTAdvanced BiCMOS Technology Data Book.
recommended operating conditions (see Note 4)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| V CC | Supply voltage |  | 2.3 | 3.6 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 1.7 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V | 2 |  |  |
| VIL | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 0.7 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V |  | 0.8 |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{0}$ | Output voltage |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| IOH | High-level output current | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | -6 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | -8 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | -12 |  |
| IOL | Low-level output current | $\mathrm{V}_{\text {CC }}=2.3 \mathrm{~V}$ |  | 6 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | 8 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 12 |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate |  | 0 | 10 | $\mathrm{ns} / \mathrm{V}$ |
| $\Delta t / \Delta V_{\text {CC }}$ | Power-up ramp rate |  | 200 |  | $\mu \mathrm{s} N$ |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.
switching characteristics over recommended operating free-air temperature range, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (unless otherwise noted) (see Figures 1 and 2)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | $\begin{gathered} v_{C C}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $f_{\text {max }}$ |  |  | 150 |  | 150 |  | 150 |  | MHz |
| ${ }^{\text {tpd }}$ | A | Y |  |  |  |  |  |  | ns |
|  | CLK |  |  |  |  |  |  |  |  |
|  | SEL |  |  |  |  |  |  |  |  |
| $t_{\text {en }}$ | $\overline{O E}$ | Y |  |  |  |  |  |  | ns |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\text { OE }}$ | Y |  |  |  |  |  |  | ns |

operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

|  | PARAMETE |  | TEST CONDITIONS | $\begin{gathered} \mathrm{VCC}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | TYP | TYP |  |
|  | Power dissipation capacit | Outputs enabled |  |  |  |  |
| $\mathrm{O}_{\text {pd }}$ | Power dissipation capacitance | Outputs disabled | F, $\mathrm{f}=10$ |  |  | pr |

## PARAMETER MEASUREMENT INFORMATION <br> $V_{C C}=2.7 \mathrm{~V}$ AND 3.3 $\mathrm{V} \pm 0.3 \mathrm{~V}$



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES

| TEST | S1 |
| :---: | :---: |
| $\begin{gathered} \mathrm{t}_{\mathrm{pd}} \\ \mathrm{t}_{\mathrm{pLz}} / \mathrm{tpZL}^{\prime} \\ \mathrm{tpHz}^{\prime} \mathrm{tpZH}^{2} \end{gathered}$ | Open 6 V GND |



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. tPLZ and tPHZ are the same as $t_{\text {dis }}$.
F. tPZL and tPZH are the same as ten.
G. tPHL and tpLH are the same as $\mathrm{t}_{\mathrm{pd}}$ -

Figure 2. Load CIrcult and Voltage Waveforms

- Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- EPIC ${ }^{\text {TM }}$ (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $\mathrm{C}=\mathbf{2 0 0} \mathrm{pF}, \mathrm{R}=0$ )
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages


## description

This 10-bit flip-flop is designed for 2.3-V to $3.6-\mathrm{V}$ $V_{C C}$ operation.
The flip-flops of the SN74ALVCH16820 are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the device provides true data at the Q outputs.
A buffered output-enable ( $\overline{\mathrm{OE}}$ ) input can be used to place the ten outputs in either a normal logic state (high or low logic level) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

DGG OR DL PACKAGE
(TOP VIEW)


NC - No internal connection
$\overline{\mathrm{OE}}$ input does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, $\overline{O E}$ should be tied to $\mathrm{V}_{\mathrm{Cc}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
The SN74ALVCH16820 is available in Tl's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area.

The SN74ALVCH16820 is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.
recommended operating conditions (see Note 4)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {cc }}$ | Supply voltage |  | 2.3 | 3.6 | V |
|  | High | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 1.7 |  | V |
|  |  | $\mathrm{V}_{C C}=2.7 \mathrm{~V}$ to 3.6 V | 2 |  | $v$ |
| $V_{11}$ | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 0.7 | v |
|  | Low-level iput volage | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V |  | 0.8 |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{0}$ | Output voltage |  | 0 | $\mathrm{V}_{\text {CC }}$ | V |
|  |  | $V_{C C}=2.3 \mathrm{~V}$ |  | -12 |  |
| IOH | High-level output current | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | -12 | mA |
|  |  | $\mathrm{V}_{\text {CC }}=3 \mathrm{~V}$ |  | -24 |  |
|  |  | $\mathrm{V}_{\text {CC }}=2.3 \mathrm{~V}$ |  | 12 |  |
| IOL | Low-level output current | $\mathrm{V}_{\text {CC }}=2.7 \mathrm{~V}$ |  | 12 | mA |
|  |  | $\mathrm{V}_{C C}=3 \mathrm{~V}$ |  | 24 |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate |  | 0 | 10 | $\mathrm{ns} / \mathrm{V}$ |
| $T_{\text {A }}$ | Operating free-air temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | VCC | MIN TYPt | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH |  | $1 \mathrm{OH}=-100 \mu \mathrm{~A}$ |  | 2.3 V to 3.6 V | $\mathrm{V}_{\mathrm{CC}}-0.2$ |  | V |
|  |  | $1 \mathrm{OH}=-6 \mathrm{~mA}$, | $\mathrm{V}_{1 /}=1.7 \mathrm{~V}$ | 2.3 V | 2 |  |  |
|  |  | $\mathrm{I} \mathrm{OH}=-12 \mathrm{~mA}$ | $\mathrm{V}_{1 \mathrm{H}}=1.7 \mathrm{~V}$ | 2.3 V | 1.7 |  |  |
|  |  | $\mathrm{V}_{1 \mathrm{H}}=2 \mathrm{~V}$ | 2.7 V | 2.2 |  |  |
|  |  | $\mathrm{V}_{1 \mathrm{H}}=2 \mathrm{~V}$ | 3 V | 2.4 |  |  |
|  |  | $\mathrm{I}^{\mathrm{OH}}=-24 \mathrm{~mA}, \quad \mathrm{~V}_{1 \mathrm{H}}=2 \mathrm{~V}$ | 3 V | 2 |  |  |
| VOL |  |  | $\mathrm{OL}=100 \mu \mathrm{~A}$ |  | 2.3 V to 3.6 V |  | 0.2 | V |
|  |  | $1 \mathrm{OL}=6 \mathrm{~mA}$, | $\mathrm{V}_{\text {IL }}=0.7 \mathrm{~V}$ | 2.3 V |  | 0.4 |  |  |
|  |  | $\mathrm{OL}=12 \mathrm{~mA}$ | $\mathrm{V}_{\text {IL }}=0.7 \mathrm{~V}$ | 2.3 V |  | 0.7 |  |  |
|  |  | $\mathrm{V}_{\text {IL }}=0.8 \mathrm{~V}$ | 2.7 V |  | 0.4 |  |  |
|  |  | $\mathrm{OLL}=24 \mathrm{~mA}$, | $\mathrm{V}_{\text {IL }}=0.8 \mathrm{~V}$ | 3 V |  | 0.55 |  |  |
| 11 |  |  | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND |  | 3.6 V |  | $\pm 5$ | $\mu \mathrm{A}$ |
| $1 /$ (hold) |  | $\mathrm{V}_{1}=0.7 \mathrm{~V}$ |  | 2.3 V | 45 |  | $\mu \mathrm{A}$ |  |
|  |  | $\mathrm{V}_{1}=1.7 \mathrm{~V}$ |  |  | -45 |  |  |  |
|  |  | $\mathrm{V}_{1}=0.8 \mathrm{~V}$ |  | 3 V | 75 |  |  |  |
|  |  | $V_{1}=2 \mathrm{~V}$ |  |  | -75 |  |  |  |
|  |  | $\mathrm{V}_{1}=0$ to $3.6 \mathrm{~V} \ddagger$ |  | 3.6 V | $\pm 500$ |  |  |  |
| loz |  |  |  | 3.6 V |  | $\pm 10$ | $\mu \mathrm{A}$ |  |
| ICC |  | $V_{1}=V_{\text {CC }}$ or GND, $\quad 10=0$ |  | 3.6 V |  | 40 | $\mu \mathrm{A}$ |  |
| $\Delta \mathrm{l} C \mathrm{C}$ |  | One input at $\mathrm{V}_{\text {CC }}-0.6 \mathrm{~V}$, | Other inputs at $\mathrm{V}_{\text {CC }}$ or GND | 3 V to 3.6 V |  | 750 | $\mu \mathrm{A}$ |  |
| $\mathrm{C}_{i}$ | Control inputs | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND |  | 3.3 V | 3.5 |  | pF |  |
|  | Data inputs |  |  | 6 |  |  |  |
| $\mathrm{C}_{0}$ | Outputs | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}$ or GND |  |  | 3.3 V | 7 |  | pF |

$\dagger^{\dagger}$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

PARAMETER MEASUREMENT INFORMATION

$$
\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}
$$



| TEST | S1 |
| :---: | :---: |
| $\mathbf{t}_{\text {pd }}$ | Open |
| tpLZ $^{\prime} /$ tPZL | 4.6 V |
| tPHZ $^{\text {PHZH }}$ | GND |



NOTES: A. CL includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $P R R \leq 10 \mathrm{MHz}, \mathrm{ZO}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. tPLZ and tPHZ are the same as $t_{\text {dis }}$.
F. tpZL and tPZH are the same as ten.
G. tPLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

- Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- EPIC ${ }^{\text {TM }}$ (Enhanced-Performance Implanted CMOS) Submicron Process
- Output Ports Have Equivalent $26-\Omega$ Series Resistors, So No External Resistors Are Required.
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $C=200 \mathrm{pF}, \mathrm{R}=0$ )
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages


## description

This 10-bit flip-flop is designed for $2.3-\mathrm{V}$ to $3.6-\mathrm{V}$ $V_{C C}$ operation.
The SN74ALVCH162820 flip-flops are edgetriggered D-type flip-flops. On the positive transition of the clock (CLK) input, the device provides true data at the $Q$ outputs.
A buffered output-enable ( $\overline{O E}$ ) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a highimpedance state. In the high-impedance state,


NC - No internal connection the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.
$\overline{\mathrm{OE}}$ does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.
The outputs, which are designed to sink up to 12 mA , include $26-\Omega$ resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down, $\bar{O}$ should be tied to $V_{C C}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
recommended operating conditions (see Note 4)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{v}_{\mathrm{CC}}$ | Supply voltage |  | 2.3 | 3.6 | V |
|  | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 1.7 |  | V |
| VIH | High-level input vorage | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V | 2 |  |  |
|  | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 0.7 | V |
| $V_{\text {IL }}$ | Low-level input volage | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V |  | 0.8 |  |
| $V_{1}$ | Input voltage |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{0}$ | Output voltage |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | -6 |  |
| IOH | High-level output current | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | -8 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | -12 |  |
|  |  | $\mathrm{V}_{\text {CC }}=2.3 \mathrm{~V}$ |  | 6 |  |
| IOL | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | 8 | mA |
|  |  | $V_{C C}=3 \mathrm{~V}$ |  | 12 |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate |  | 0 | 10 | $\mathrm{ns} / \mathrm{V}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.
timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

|  |  | $\begin{gathered} \mathrm{V}_{C C}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{C C}=2.7 \mathrm{~V}$ |  | $\begin{gathered} V_{C C}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| ${ }_{\text {f clock }}$ | Clock frequency | 0 | 150 | 0 | 150 | 0 | 150 | MHz |
| ${ }^{\text {tw }}$ | Pulse duration, CLK high or low | 3.3 |  | 3.3 |  | 3.3 |  | ns |
| $\mathrm{t}_{\text {su }}$ | Setup time, data before CLK $\uparrow$ | 1.7 |  | 1.8 |  | 1.4 |  | ns |
| th | Hold time, data after CLK $\uparrow$ | 1.1 |  | 1.1 |  | 1 |  | ns |

switching characteristics over recommended operating free-air temperature range, $\mathrm{C}_{\mathrm{L}}=\mathbf{5 0} \mathrm{pF}$ (unless otherwise noted) (see Figures 1 and 2)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\text {cc }}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{cc}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| ${ }_{\text {max }}$ |  |  | 150 |  | 150 |  | 150 |  | MHz |
| $t_{\text {pd }}$ | CLK | Q | 1 | 7 |  | 6.2 | 1 | 5.4 | ns |
| $t_{\text {en }}$ | $\overline{\mathrm{OE}}$ | Q | 1 | 7.4 |  | 6.8 | 1 | 5.6 | ns |
| ${ }^{\text {d }}$ dis | $\overline{\mathrm{OE}}$ | Q | 1.3 | 6.4 |  | 5.5 | 1 | 5 | ns |

operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP | TYP |  |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance | Outputs enabled |  | $C_{L}=50 \mathrm{pF}, \mathrm{f}=10 \mathrm{MHz}$ | 68 | 66 | pF |
|  |  | Outputs disabled | 39 |  | 47 |  |  |

## PARAMETER MEASUREMENT INFORMATION <br> $\mathbf{V}_{\mathbf{C C}}=2.7 \mathrm{~V}$ AND $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$



NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $\quad t_{P L Z}$ and $\mathrm{t}_{\mathrm{P}} \mathrm{HZ}$ are the same as $\mathrm{t}_{\text {dis. }}$.
F. ${ }^{t P Z L}$ and $t_{P Z H}$ are the same as ten.
G. $\mathrm{t}_{\mathrm{PHL}}$ and $\mathrm{t}_{\mathrm{PLH}}$ are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 2. Load Circuit and Voltage Waveforms

- EPIC ${ }^{\text {TM }}$ (Enhanced-Performance Implanted CMOS) Submicron Process
- Member of the Texas Instruments WIdebus ${ }^{\text {TM }}$ Family
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulidown Resistors
- Package Options Include Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages


## description

This 16-bit universal bus driver is designed for $2.3-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
Data flow from $A$ to $Y$ is controlled by the output-enable ( $\overline{\mathrm{OE}}$ ) input. The device operates in the transparent mode when the latch-enable ( $\overline{\mathrm{LE}})$ input is low. The A data is latched if the clock (CLK) input is held at a high or low logic level. If $\overline{L E}$ is high, the A-bus data is stored in the latch/flip-flop on the low-to-high transition of CLK. When $\overline{O E}$ is high, the outputs are in the high-impedance state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
The SN74ALVCH16334 is available in Tl's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area.
The SN74ALVCH16334 is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

DGG OR DL PACKAGE
(TOP VIEW) (TOP VIEW)
OE
Y1

NC - No internal connection

## logic diagram（positive logic）


absolute maximum ratings over operating free－air temperature range（unless otherwise noted）$\dagger$



Input clamp current， $\mathrm{I}_{\mathrm{K}}\left(\mathrm{V}_{\mathrm{I}}<0\right)$ ．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．． 50 mA



Maximum power dissipation at $T_{A}=55^{\circ} \mathrm{C}$（in still air）（see Note 3）：DGG package $\ldots \ldots \ldots \ldots . .0 .85 \mathrm{~W}$
DL package ．．．．．．．．．．．．．．．．．．．．．1．2 W

$\dagger$ Stresses beyond those listed under＂absolute maximum ratings＂may cause permanent damage to the device．These are stress ratings only，and functional operation of the device at these or any other conditions beyond those indicated under＂recommended operating conditions＂is not implied．Exposure to absolute－maximum－rated conditions for extended periods may affect device reliability．
NOTES：1．The input and output negative－voltage ratings may be exceeded if the input and output clamp－current ratings are observed．
2．This value is limited to 4.6 V maximum．
3．The maximum package power dissipation is calculated using a junction temperature of $150^{\circ} \mathrm{C}$ and a board trace length of 750 mils． For more information，refer to the Package Thermal Considerations application note in the ABT Advanced BICMOS Technology Data Book．
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | $V_{\text {cc }}$ | MIN TYPt MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH |  | $1 \mathrm{OH}=-100 \mu \mathrm{~A}$ |  | 2.3 V to 3.6 V | $\mathrm{V}_{\mathrm{CC}}-0.2$ | V |
|  |  | $1 \mathrm{OH}=-6 \mathrm{~mA}$, | $\mathrm{V}_{1 H}=1.7 \mathrm{~V}$ | 2.3 V | 2 |  |
|  |  | $\mathrm{IOH}=-12 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{IH}}=1.7 \mathrm{~V}$ | 2.3 V | 1.7 |  |
|  |  | $\mathrm{V}_{1 \mathrm{H}}=2 \mathrm{~V}$ | 2.7 V | 2.2 |  |
|  |  | $\mathrm{V}_{1 \mathrm{H}}=2 \mathrm{~V}$ | 3 V | 2.4 |  |
|  |  | $1 \mathrm{OH}=-24 \mathrm{~mA}$, | $\mathrm{V}_{1 \mathrm{H}}=2 \mathrm{~V}$ | 3 V | 2 |  |
| VOL |  |  | $\mathrm{OL}=100 \mu \mathrm{~A}$ |  | 2.3 V to 3.6 V | 0.2 | V |
|  |  | $\mathrm{OL}=6 \mathrm{~mA}$, | $\mathrm{V}_{\mathrm{IL}}=0.7 \mathrm{~V}$ | 2.3 V | 0.4 |  |  |
|  |  | $\mathrm{OL}=12 \mathrm{~mA}$ | $\mathrm{V}_{\text {IL }}=0.7 \mathrm{~V}$ | 2.3 V | 0.7 |  |  |
|  |  | $\mathrm{V}_{\text {IL }}=0.8 \mathrm{~V}$ | 2.7 V | 0.4 |  |  |
|  |  | $1 \mathrm{OL}=24 \mathrm{~mA}$, | $\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}$ | 3 V | 0.55 |  |  |
| 11 |  |  | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND |  | 3.6 V | $\pm 5$ | $\mu \mathrm{A}$ |
| Inold |  | $\mathrm{V}_{1}=0.7 \mathrm{~V}$ |  | 2.3 V | 45 | $\mu \mathrm{A}$ |  |
|  |  | $\mathrm{V}_{1}=1.7 \mathrm{~V}$ |  |  | -45 |  |  |
|  |  | $\mathrm{V}_{1}=0.8 \mathrm{~V}$ |  | 3 V | 75 |  |  |
|  |  | $\mathrm{V}_{1}=2 \mathrm{~V}$ |  |  | -75 |  |  |
|  |  | $\mathrm{V}_{1}=0$ to $3.6 \mathrm{~V} \ddagger$ |  | 3.6 V | $\pm 500$ |  |  |
| $10 z^{\S}$ |  | $V_{\text {O }}=V_{\text {CC }}$ or GND |  | 3.6 V | $\pm 10$ | $\mu \mathrm{A}$ |  |
| ICC |  | $V_{1}=V_{\text {CC }}$ or GND, | $10=0$ | 3.6 V | 40 | $\mu \mathrm{A}$ |  |
| $\Delta \mathrm{l} C \mathrm{C}$ |  | One input at $\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V}$, | Other inputs at $\mathrm{V}_{\text {CC }}$ or GND | 3 V to 3.6 V | 750 | $\mu \mathrm{A}$ |  |
| $\mathrm{C}_{i}$ | Control inputs | $V_{1}=V_{C C}$ or GND |  | 3.3 V |  | pF |  |
|  | Data inputs |  |  |  |  |  |
| $\mathrm{C}_{0}$ | Outputs | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}$ or GND |  |  | 3.3 V |  | pF |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$.
$\ddagger$ This is the bus-hold maximum dynamic current required to switch the input from one state to another.
§ For I/O ports, the parameter loz includes the input leakage current.
timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

|  |  |  | $\mathrm{v}_{\mathrm{cc}}=$ | $2.5 \mathrm{~V}$ | Vcc | 2.7 V | $\mathrm{v}_{\mathrm{cc}}=$ | $\begin{aligned} & 3.3 \mathrm{~V} \\ & \mathrm{v} \\ & \hline \end{aligned}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| ${ }^{\text {f clock }}$ | Clock frequency |  |  |  |  |  |  |  | MHz |
|  | Pulse duration | LE low |  |  |  |  |  |  |  |
| tw | Pulse duration | CLK high or low |  |  |  |  |  |  | ns |
|  |  | Data before CLK $\uparrow$ |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {su }}$ | Setup time | Data before $\overline{\text { LE }} \uparrow$, CLK high |  |  |  |  |  |  | ns |
|  |  | Data before $\overline{\text { EE } \uparrow \text {, CLK low }}$ |  |  |  |  |  |  |  |
|  |  | Data after CLK $\uparrow$ |  |  |  |  |  |  |  |
| th | Hold time | Data after $\overline{\text { LE }} \uparrow$, CLK high or low |  |  |  |  |  |  | ns |

## PARAMETER MEASUREMENT INFORMATION <br> $$
\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}
$$



NOTES: A. $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{ZO}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis. }}$.
F. $t_{P Z L}$ and $t_{P Z H}$ are the same as $t_{\text {en }}$.
G. tPLH and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

- State-of-the-Art Advanced Low-Voltage BICMOS Technology (ALB) Design for 3.3-V Operation
- Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- Schottky Diodes on All Inputs to Eliminate Overshoot and Undershoot
- Industry Standard '16244 Pinout
- Distributed $V_{C C}$ and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic $300-\mathrm{mil}$ Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages


## description

The SN74ALB16244 16-bit buffer and line driver is designed for high-speed, low-voltage (3.3-V) $\mathrm{V}_{\text {cc }}$ operation. This device is intended to replace the conventional driver in any speed-critical path. The small propagation delay is achieved using a unity gain amplifier on the input and feedback resistors from input to output, which allows the output to track the input with a small offset voltage.

The device can be used as four 4-bit buffers, two 8 -bit buffers, or one 16 -bit buffer. This device provides true outputs and symmetrical active-low output-enable ( $\overline{\mathrm{OE}}$ ) inputs.

The SN74ALB16244 is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

FUNCTION TABLE
(each buffer)

| INPUTS |  | OUTPUT |
| :---: | :---: | :---: |
| $\mathbf{O E}$ | A |  |
| L | $H$ | $H$ |
| L | L | L |
| H | $X$ | $Z$ |


| dGG OR DL PACKAGE (TOP VIEW) |  |
| :---: | :---: |
| 1 | 48 |
| 12 | 47 1A1 |
| $1 \mathrm{Y} 2 \mathrm{Cl}^{2}$ | 46 1A2 |
| GND 4 | 45 GND |
| $1 Y 3{ }^{\text {[ }}$ | 44 1A3 |
| $1 \mathrm{Y} \mathrm{Cl}^{6}$ | 43 1A4 |
| v CC [7 | 42 V cc |
| $2 \mathrm{Y} 1 \mathrm{D}^{8}$ | 41 1-2A1 |
| 2 Y 29 | 40 2A2 |
| GND 10 | 39 GND |
| 11 | 12 a |
| 12 | 37 2A4 |
| 13 | 36 3A1 |
| Y2 14 | 35 3A2 |
| GND 15 | 34 GND |
| 316 | 33 3A3 |
| 3 Y 417 | 32 3A4 |
| $\mathrm{v}_{\text {CC }} 18$ | $31 . \mathrm{V}_{\mathrm{CC}}$ |
| 4Y1 19 | $30]$ 4A1 |
| 4 Y 20 | 29.4 A 2 |
| GND 21 | 28 GND |
| 4 Y 3 | 27.4 A 3 |
| $4{ }^{23}$ | 26 4A4 |
| E 24 | 25 3 $\overline{O E}$ |

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$ ..... -0.5 V to 4.6 V
Input voltage range, $\mathrm{V}_{\mathrm{I}}$ : Except I/O ports (see Note 1) ..... -0.5 V to 4.6 V
l/O ports (see Notes 1 and 2) ..... -0.5 V to $\mathrm{V}_{\mathrm{CC}}$ ..... 0.5 V
Output voltage range, $\mathrm{V}_{\mathrm{O}}$ (see Notes 1 and 2) -0.5 V to $\mathrm{V}_{\mathrm{CC}}+$ ..... $+0.5 \mathrm{~V}$
Input clamp current, $I_{\mathrm{IK}}\left(\mathrm{V}_{1}<0\right)$ ..... $-50 \mathrm{~mA}$
Output clamp current, $\mathrm{I}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right.$ or $\left.\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}\right)$ ..... $\pm 50 \mathrm{~mA}$
Continuous output current, $\mathrm{l}_{\mathrm{O}}\left(\mathrm{V}_{\mathrm{O}}=0\right.$ to $\left.\mathrm{V}_{\mathrm{C}}\right)$ ..... $\pm 50 \mathrm{~mA}$
Continuous current through each $V_{C C}$ or GND ..... $\pm 100 \mathrm{~mA}$
Maximum power dissipation at $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$ (in still air) (see Note 3): DGG package ..... 1 W
DL package ..... 1.4 W
Storage temperature range, $\mathrm{T}_{\text {stg }}$ $-65^{\circ} \mathrm{C}$ ..... $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This value is limited to 4.6 V maximum.
3. The maximum package power dissipation is calculated using a junction temperature of $150^{\circ} \mathrm{C}$ and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the ABT Advanced BiCMOS Technology Data Book.

## recommended operating conditions

|  |  | MIN | MAX |
| :--- | :--- | ---: | ---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | UNIT |  |
| $\mathrm{IOH}^{\ddagger}$ | High-level output current | 3 | 3.6 |
| $\mathrm{IOL}^{\ddagger}$ | Low-level output current | -18 | mA |
| $\Delta \mathrm{~m} / \Delta \mathrm{v}$ | Input transition rise or fall rate |  | 18 |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating free-air temperature | mA |  |

$\ddagger$ Refer to Figures 1 and 2 for typical I/O ranges.


Figure 2. VOL Over Recommended Free-Air Temperature Range
switching characteristics over recommended operating free-air temperature range, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (unless otherwise noted) (see Figure 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\mathrm{V}_{\text {CC }}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYPt | MAX |  |
| ${ }^{\text {tpd }}$ | A | $Y$ | 0.8 | 1.6 | 2.2 | ns |
| ten | $\overline{O E}$ | $Y$ | 2.5 | 3.4 | 4.4 | ns |
| $\mathrm{t}_{\text {dis }}$ | $\overline{O E}$ | $Y$ | 2 | 2.9 | 4 | ns |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

- Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- EPIC'M (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C=200 pF, $\mathrm{R}=0$ )
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages


## description

This 16 -bit buffer/driver is designed for 2.3-V to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
The SN74ALVCH16244 is designed specifically to improve both the performance and density of 3 -state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.
The device can be used as four 4-bit buffers, two 8 -bit buffers, or one 16 -bit buffer. It provides true outputs and symmetrical active-low outputenable ( $\overline{\mathrm{OE}}$ ) inputs.
To ensure the high-impedance state during power up or power down, $\overline{O E}$ should be tied to $V_{C C}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
The SN74ALVCH16244 is available in Tl's shrink small-outline (DL) and thin shrink small-outine (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area.
The SN74ALVCH16244 is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.
FUNCTION TABLE

| (each 4-bit buffer) |  |  |
| :---: | :---: | :---: |
| INPUTS | OUTPUT |  |
| OE | A | Y |
| L | H | H |
| L | L | L |
| H | X | Z |

absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\boldsymbol{\dagger}$







Maximum power dissipation at $T_{A}=55^{\circ} \mathrm{C}$ (in still air) (see Note 3): DGG package ................. 0.85 W
DL package ...................... 1.2 W

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This value is limited to 4.6 V maximum.
3. The maximum package power dissipation is calculated using a junction temperature of $150^{\circ} \mathrm{C}$ and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the ABT Advanced BiCMOS Technology Data Book.
recommended operating conditions (see Note 4)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VCC | Supply voltage |  | 2.3 | 3.6 | V |
|  | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 1.7 |  | V |
| $\mathrm{V}_{\mathrm{H}}$ | High-level input vorage | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V | 2 |  | $V$ |
|  |  | $\mathrm{V}_{C C}=2.3 \mathrm{~V}$ to 2.7 V |  | 0.7 | v |
|  | Low-level input volage | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V |  | 0.8 |  |
| $V_{1}$ | Input voltage |  | 0 | $V_{C C}$ | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage |  | 0 | $V_{C C}$ | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | -12 |  |
| IOH | High-level output current | $\mathrm{V}_{\text {CC }}=2.7 \mathrm{~V}$ |  | -12 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | -24 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | 12 |  |
| IOL | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | 12 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 24 |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate |  | 0 | 10 | $\mathrm{ns} / \mathrm{N}$ |
| TA | Operating free-air temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

## PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES

| TEST | S1 |
| :---: | :---: |
| $\begin{gathered} \mathbf{t}_{\text {pd }} \\ \text { tpLz }_{\text {P/ }}^{\text {PZZL }} \\ \mathbf{t}_{\text {PHZ }} / \mathrm{t}_{\text {PZH }} \end{gathered}$ | $\begin{aligned} & \hline \text { Open } \\ & 4.6 \mathrm{~V} \\ & \text { GND } \end{aligned}$ |



NOTES: A. CL includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis. }}$.
F. tpZL and tpZH are the same as ten.
G. $t_{P L H}$ and $t_{P H L}$ are the same as $t_{p d}$.

Figure 1. Load Circuit and Voltage Waveforms

- Member of the Texas Instruments WIdebus ${ }^{\text {TM }}$ Family
- EPIC'M (Enhanced-Performance Implanted CMOS) Submicron Process
- Output Ports Have Equivalent 26- $\Omega$ Serles Resistors, So No External Resistors Are Required.
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $\mathrm{C}=200 \mathrm{pF}, \mathrm{R}=0$ )
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages


## description

This 16 -bit buffer/driver is designed for $2.3-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
The SN74ALVCH162244 is designed specifically to improve both the performance and density of 3 -state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

DGG OR DL PACKAGE (TOP VIEW)

| E 1 | 48] $2 \overline{O E}$ |
| :---: | :---: |
| $1 \mathrm{Y} 1 \mathrm{Cl}_{2}$ | 47 1A1 |
| 1 Y 2 | 46 1A2 |
| GND 4 | 45 GND |
| 1 Y3 5 | 44] 1A3 |
| $1 Y 46$ | 43 1A4 |
| vCC 7 | 42 V VCC |
| $2 \mathrm{Y} 1{ }^{\text {d }}$ | 41 2A1 |
| 2 Y 20 | 40 2A2 |
| GND 10 | 39 GND |
| 2 Y 311 | 38 2A3 |
| Y 12 | 37 2A4 |
| $3 \mathrm{Y} \mathrm{C}_{13}$ | 36 3A1 |
| $3 Y 214$ | 35 3A2 |
| GND 15 | $34.10{ }^{\text {GND }}$ |
| $3 Y 316$ | 33 3А3 |
| 3 Y 4 17 | $32]$ 3A4 |
| $\mathrm{V}_{\text {CC }}{ }^{18}$ | $31 . V_{C C}$ |
| 4 Y 19 | 30 4A1 |
| 4 Y 220 | $29]$ 4A2 |
| GND 21 | 28 GND |
| 4 Y 3 | 27 4A3 |
| $4 \mathrm{Y} 4{ }^{2}$ | 26 4A4 |
| OE 24 | 3可 |

The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. It provides true outputs and symmetrical active-low output-enable ( $\overline{\mathrm{OE}}$ ) inputs.
The outputs, which are designed to sink up to 12 mA , include $26-\Omega$ resistors to reduce overshoot and undershoot.
To ensure the high-impedance state during power up or power down, $\overline{O E}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
The SN74ALVCH162244 is available in Tl's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area.
The SN74ALVCH162244 is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

| FUNCTION TABLE <br> (each 4-bIt buffer) |  |
| :---: | :---: |
| INPUTS  OUTPUT <br> OE A $\mathbf{Y}$ <br> L $H$ $H$ <br> L L L <br> H $X$ $Z$ |  |

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\boldsymbol{\dagger}$

$$
\begin{aligned}
& \text { Maximum power dissipation at } T_{A}=55^{\circ} \mathrm{C} \text { (in still air) (see Note 3): DGG package ................... } 1 \mathrm{~W} \\
& \text { DL package ..................... 1.4 W } \\
& \text { Storage temperature range, } T_{\text {stg }} \\
& -65^{\circ} \mathrm{C} \text { to } 150^{\circ} \mathrm{C}
\end{aligned}
$$

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This value is limited to 4.6 V maximum.
3. The maximum package power dissipation is calculated using a junction temperature of $150^{\circ} \mathrm{C}$ and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the ABT Advanced BICMOS Technology Data Book.
recommended operating conditions (see Note 4)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| V CC | Supply voltage |  | 2.3 | 3.6 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 1.7 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V | 2 |  |  |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 0.7 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V |  | 0.8 |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | $\mathrm{V}_{\text {cc }}$ | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage |  | 0 | $\mathrm{V}_{\text {cc }}$ | V |
| ${ }^{\mathrm{I}} \mathrm{OH}$ | High-level output current | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | -6 | mA |
|  |  | $\mathrm{V}_{\text {CC }}=2.7 \mathrm{~V}$ |  | -8 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | -12 |  |
| 1 OL | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | 6 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | 8 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 12 |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate |  | 0 | 10 | ns/V |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

## PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$



| TEST | S1 |
| :---: | :---: |
|  | $\begin{aligned} & \text { Open } \\ & 4.6 \mathrm{~V} \\ & \text { GND } \end{aligned}$ |



NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. tPLZ and tPHZ are the same as $\mathrm{t}_{\text {dis }}$.
F. tpZL and tpZH are the same as ten.
G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms
－Members of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
－High－Impedance State During Power Up and Power Down
－5－V I／O Compatible
－High－Drive Capability（－32 mA／64 mA）
－Typical VOLP（Output Ground Bounce） $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
－Auto 3－State Eliminates Bus Current Loading When Voltage at the Output Exceeds VCC
－Bus Hold on Data Inputs Eliminates the Need for External Pullup／Pulldown Resistors
－Power Off Disables Inputs／Outputs， Permitting Live Insertion
－Package Options Include Plastic 300－mil Shrink Small－Outline（DL），Thin Shrink Small－Outline（DGG），Thin Very Small－Outline（DGV）Packages，and 380－mil Fine－Pitch Ceramic Flat（WD）Package

## description

The＇ALVTH16244 are 16－bit buffers／line drivers designed for $2.5-\mathrm{V}$ or $3.3-\mathrm{V}_{\mathrm{CC}}$ operation，but with the capability to provide a TTL interface to a 5－V system environment．These devices can be used as four 4－bit buffers，two 8－bit buffers，or one 16－bit buffer．

SN54ALVTH16244 ．．．WD PACKAGE
SN74ALVTH16244．．．DGG，DGV，OR DL PACKAGE （TOP VIEW）


Active bus－hold circuitry is provided to hold unused or floating data inputs at a valid logic level．
When $\mathrm{V}_{\mathrm{CC}}$ is between 0 and 1.2 V ，the device is in the high－impedance state during power up or power down． However，to ensure the high－impedance state above $1.2 \mathrm{~V}, \overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor； the minimum value of the resistor is determined by the current－sinking capability of the driver．
The SN74ALVTH16244 is available in Tl＇s thin very small－outline package（DGV），which provides the same I／O pin count and functionality of standard Widebus packages in less than half the printed circuit board area．

The SN54ALVTH16244 is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ ．The SN74ALVTH16244 is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ ．

FUNCTION TABLE
（each buffer）

| INPUTS |  | OUTPUT |
| :---: | :---: | :---: |
| $\overline{O E}$ | A |  |
| $L$ | $H$ | $H$ |
| $L$ | $L$ | $L$ |
| $H$ | $X$ | $Z$ |

[^4]
## recommended operating conditions, $\mathrm{V}_{\mathbf{C C}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ (see Note 3)



NOTE 3: Unused control inputs must be held high or low to prevent them from floating.
recommended operating conditions, $\mathbf{V}_{\mathbf{C C}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ (see Note 3 )


NOTE 3: Unused control inputs must be held high or low to prevent them from floating.
electrical characteristics over recommended operating free-air temperature range, $\mathbf{V}_{\mathbf{C C}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ (unless otherwise noted) (see Figure 2)

| PARAMETER | TEST CONDITIONS |  |  | SN54ALVTH16244 |  |  | SN74ALVTH16244 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYPt | MAX | MIN | TYPt | MAX |  |
| $\mathrm{V}_{\mathrm{IK}}$ | $V_{C C}=3 \mathrm{~V}$, | $\boldsymbol{I}=-18 \mathrm{~mA}$ |  |  |  | -1.2 |  |  | -1.2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{\text {CC }}=3 \mathrm{~V}$ to 3.6 V , | $\mathrm{I}^{\mathrm{OH}}=-100 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{CC}}-0.2$ |  |  | $\mathrm{V}_{\mathrm{CC}}-0.2$ |  |  | V |
|  | $V_{C C}=3 \mathrm{~V}$ | $1 \mathrm{OH}=-24 \mathrm{~mA}$ |  | 2 |  |  |  |  |  |  |
|  |  | $\mathrm{I}^{\mathrm{OH}}=-32 \mathrm{~mA}$ |  |  |  |  | 2 |  |  |  |
| VOL | $\mathrm{V} \mathrm{CC}=3 \mathrm{~V}$ to $3.6 \mathrm{~V}, \quad \mathrm{I} \mathrm{OL}=100 \mu \mathrm{~A}$ |  |  | 0.2 |  |  | 0.2 |  |  | V |
|  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ | $\mathrm{IOL}=16 \mathrm{~mA}$ |  |  |  |  | 0.4 |  |  |  |
|  |  | $1 \mathrm{OL}=24 \mathrm{~mA}$ |  | 0.5 |  |  |  |  |  |  |
|  |  | $1 \mathrm{OL}=32 \mathrm{~mA}$ |  |  |  |  | 0.5 |  |  |  |
|  |  | $1 \mathrm{OL}=48 \mathrm{~mA}$ |  | 0.55 |  |  |  |  |  |  |
|  |  | $\mathrm{IOL}=64 \mathrm{~mA}$ |  |  |  |  | 0.55 |  |  |  |
| 1 | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}, \quad \mathrm{~V}_{1}=\mathrm{V}_{\text {CC }}$ or GND |  | Control inputs |  |  | $\pm 1$ | $\pm 1$ |  |  | $\mu \mathrm{A}$ |
|  | $\mathrm{V}_{\mathrm{CC}}=0$ or 3.6 V , | $\mathrm{V}_{1}=5.5 \mathrm{~V}$ |  | 10 |  |  | 10 |  |  |  |
|  | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}$ | $\mathrm{V}_{1}=5.5 \mathrm{~V}$ | Data inputs | 20 |  |  | 20 |  |  |  |
|  |  | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}$ |  | 10 |  |  | 10 |  |  |  |
|  |  | $V_{1}=0$ |  | -5 |  |  | -5 |  |  |  |
| loff | $\mathrm{V}_{\mathrm{CC}}=0, \quad \mathrm{~V}_{1}$ or $\mathrm{V}_{\mathrm{O}}=0$ to 4.5 V |  |  |  |  | $\pm 100$ |  |  | $\pm 100$ | $\mu \mathrm{A}$ |
| 1 (hold) | $V_{C C}=3 \mathrm{~V}$ | $\begin{array}{\|l} V_{1}=0.8 \mathrm{~V} \\ V_{1}=2 \mathrm{~V} \\ \hline \end{array}$ | Data inputs | 75 |  |  | 75 |  |  | $\mu \mathrm{A}$ |
|  |  |  |  | -75 |  |  | -75 |  |  |  |
|  | $\mathrm{V}_{\text {CC }}=3.6 \mathrm{~V} \ddagger$, | $\mathrm{V}_{1}=0$ to 3.6 V |  | $\pm 500$ |  |  | $\pm 500$ |  |  |  |
| $\mathrm{IEX}^{\text {§ }}$ | $\mathrm{V}_{C C}=3 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{O}}=5.5 \mathrm{~V}$ |  |  | 125 |  |  | 125 |  |  | $\mu \mathrm{A}$ |
| IOZ(PU/PD) ${ }^{\prime \prime}$ | $\begin{array}{\|ll} \hline \mathrm{V}_{\mathrm{CC}} \leq 1.2 \mathrm{~V}, & \mathrm{~V}_{\mathrm{O}}=0.5 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{CC}}, \\ \mathrm{~V}_{\mathrm{I}}=\mathrm{GND} \text { or } \mathrm{V}_{\mathrm{CC}}, & \mathrm{OE}=\text { don't care } \\ \hline \end{array}$ |  |  | $\pm 100$ |  |  | $\pm 100$ |  |  | $\mu \mathrm{A}$ |
| l OZH | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=3 \mathrm{~V}, \mathrm{~V}_{1}=0.8 \mathrm{~V}$ or 2 V |  |  |  |  | 5 |  |  | 5 | $\mu \mathrm{A}$ |
| IOZL | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{l}}=0.8 \mathrm{~V}$ or 2 V |  |  | -5 |  |  | -5 |  |  | $\mu \mathrm{A}$ |
| ICC | $\begin{aligned} & V_{C C}=3.6 \mathrm{~V}, \quad \mathrm{IO}=0, \\ & \mathrm{~V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}} \text { or } G N D \end{aligned}$ |  | Outputs high |  | 0.07 | 0.09 |  | 0.07 | 0.09 | mA |
|  |  |  | Outputs low |  | 3.2 | 5 |  | 3.2 | 5 |  |
|  |  |  | Outputs disabled |  | 0.07 | 0.09 |  | 0.07 | 0.09 |  |
| $\Delta^{\prime} C^{\# \#}$ | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V , One input at $\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V}$, Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND |  |  | 0.2 |  |  | 0.2 |  |  | mA |
| $\mathrm{C}_{1}$ | $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{I}}=3.3 \mathrm{~V}$ or 0 |  |  | 3 |  |  | 3 |  |  | pF |
| $\mathrm{C}_{0}$ | $\mathrm{V}_{\text {CC }}=3.3 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=3.3 \mathrm{~V}$ or 0 |  | 9 |  |  | 9 |  |  | pF |

[^5]
## PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{C}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$



| TEST | S1 |
| :---: | :---: |
| $\begin{gathered} \mathrm{t}_{\mathrm{pd}} \\ \mathrm{tpLz}^{\prime} \mathrm{tPZLL}^{t_{\text {PHZ }} / \mathrm{t}_{\mathrm{PZH}}} \end{gathered}$ | $\begin{gathered} \text { Open } \\ 2 \times V_{\text {CC }} \end{gathered}$ GND |



NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. tpL $^{2}$ and $\mathrm{tPHZ}^{2}$ are the same as $\mathrm{t}_{\text {dis }}$.
F. tpZL and tpZH are the same as ten.
G. $\mathrm{t}_{\mathrm{PLH}}$ and $\mathrm{t}_{\mathrm{PHL}}$ are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 1. Load Circuit and Voltage Waveforms

- Members of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- Output Ports Have Equivalent $30-\Omega$ Serles Resistors, So No External Resistors Are Required
- High-Impedance State During Power Up and Power Down
- 5-V I/O Compatible
- High-Drive Capability ( $\mathbf{- 1 2} \mathrm{mA} / 12 \mathrm{~mA}$ )
- Typical Volp (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{C}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Auto 3-State Eliminates Bus Current Loading When Voltage at the Output Exceeds VCC
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Power Off Disables Inputs/Outputs, Permitting Live Insertion
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), Thin Very Small-Outline (DGV) Packages, and 380-mil Fine-Pitch Ceramic Flat (WD) Package


## description

The 'ALVTH162244 are 16-bit buffers/line drivers designed for low-voltage $2.5-\mathrm{V}$ or $3.3-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation, but with the capability to provide a TTL interface to a $5-\mathrm{V}$ system environment.

SN54ALVTH162244....WD PACKAGE
SN74ALVTH162244...DGG, DGV, OR DL PACKAGE
(TOP VIEW)

| $\text { SE } 1$ | $\mathrm{U}_{48}$ | $1{ }^{\text {2 }}$ E |
| :---: | :---: | :---: |
| $1 \mathrm{Y} 1 \mathrm{Cl}_{2}$ | 47 | 1 A 1 |
| $1 \mathrm{Y} 2 \mathrm{Cl}^{3}$ | 46 | 1A2 |
| GND 4 | 45 | GND |
| $1 \mathrm{Y} \mathrm{C}_{5}$ | 44 | 1A3 |
| 1Y4 [6 | 43 | 1A4 |
| vccil | 42 | $\mathrm{V}_{\mathrm{Cc}}$ |
| $2 \mathrm{Y} 1{ }^{\text {d }}$ | 41 | 2A1 |
| 2 Y 20 | 40 | 2A2 |
| GND 10 | 39 | GND |
| 2 Y3 11 | 38 | 2A3 |
| 2 Y 412 | 37 | 2A4 |
| $3 \mathrm{Y} 1{ }^{13}$ | 36 | 3A1 |
| 3Y2 14 | 35 | 3A2 |
| GND 15 | 34 | GND |
| $3 \mathrm{Y}^{\text {d }} 16$ | 33 | 3A3 |
| 3 Y 417 | 32 | 3A4 |
| $\mathrm{V}_{\text {CC }} 18$ | 31 | $\mathrm{V}_{\mathrm{CC}}$ |
| $4 \mathrm{Y} 1{ }^{19}$ | 30 | 4A1 |
| 4 Y 20 | 29 | 4A2 |
| GND 21 | 28 | GND |
| 4Y3 22 | 27 | 4A3 |
| $4 \mathrm{Y} 4{ }^{23}$ | 26 | 4A4 |
| 4OE 24 | 25 | 3 $\overline{O E}$ |

These devices can be used as four 4-bit buffers, two 8 -bit buffers, or one 16 -bit buffer. These devices provide true outputs and symmetrical active-low output-enable ( $\overline{O E}$ ) inputs.
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
When $\mathrm{V}_{\mathrm{CC}}$ is between 0 and 1.2 V , the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.2 V , $\overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{Cc}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
All outputs are designed to sink up to 12 mA and include $30-\Omega$ resistors to reduce overshoot and undershoot.
The SN74ALVTH162244 is available in TI's thin very small-outline package (DGV), which provides the same I/O pin count and functionality of standard Widebus packages in less than half the printed circuit board area.

The SN54ALVTH162244 is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74ALVTH162244 is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

# SN54ALVTH162244, SN74ALVTH162244 <br> 2.5-V/3.3-V 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS <br> SCESO74A - JUNE 1996-REVISED JULY 1996 

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

> Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$
> -0.5 V to 4.6 V
> Input voltage range, $\mathrm{V}_{1}$ (see Note 1) ........................................................... -0.5 V to 7 V
> Voltage range applied to any output in the high state or power-off state, $\mathrm{V}_{\mathrm{O}}$ (see Note 1 ) $\ldots .-0.5 \mathrm{~V}$ to 7 V

$$
\begin{aligned}
& \text { Input clamp current, } \mathrm{I}_{\mathrm{IK}}\left(\mathrm{~V}_{\mathrm{I}}<0\right) \text {....................................................................... }-50 \mathrm{~mA}
\end{aligned}
$$

> Maximum power dissipation at $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$ (in still air) (see Note 2): DGG package $\ldots \ldots \ldots \ldots \ldots .$.
> DGV package .................. 0.87 W
> DL package ......................1.2 W
> Storage temperature range, $\mathrm{T}_{\text {stg }}$
> $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
> $\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
> NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
> 2. The maximum package power dissipation is calculated using a junction temperature of $150^{\circ} \mathrm{C}$ and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the ABT Advanced BiCMOS Technology Data Book.
recommended operating conditions, $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ (see Note 3)

|  |  |  | SN54ALVTH162244 |  | SN74ALVTH162244 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 2.3 | 2.7 | 2.3 | 2.7 | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage |  | 1.7 |  | 1.7 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  |  | 0.7 |  | 0.7 | V |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | 5.5 | 0 | 5.5 | V |
| ${ }^{1} \mathrm{OH}$ | High-level output current |  |  |  |  |  | mA |
| lOL | Low-level output current |  |  |  |  |  | mA |
| $\Delta t / \Delta v$ | Input transition rise or fall rate | Outputs enabled |  | 10 |  | 10 | $\mathrm{ns} / \mathrm{V}$ |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  | -55 | 125 | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 3: Unused control inputs must be held high or low to prevent them from floating.
recommended operating conditions, $\mathbf{V}_{\mathbf{C C}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ (see Note 3 )


NOTE 3: Unused control inputs must be held high or low to prevent them from floating.
electrical characteristics over recommended operating free-air temperature range, $\mathbf{V}_{\mathbf{C C}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ (unless otherwise noted) (see Figure 2)

$\dagger$ All typical values are at $\mathrm{V}_{C C}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ This is the bus-hold maximum dynamic current required to switch the input from one state to another.
§ Current into an output in the high state when $\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}$
THigh-impedance state during power up/high-impedance state during power down
\# This is the increase in supply current for each input that is at the specified TTL voltage level rather than $V_{C C}$ or GND.


NOTES: A. CL includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{ZO}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}$, $\mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. tPLZ and $t_{P H Z}$ are the same as $t_{d i s}$.
F. tpZL and $\mathrm{t}_{\mathrm{PZ}} \mathrm{H}$ are the same as $\mathrm{t}_{\text {en }}$.
G. $\mathrm{t}_{\mathrm{PLH}}$ and $\mathrm{tPHL}_{\mathrm{P}}$ are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 1. Load Circuit and Voltage Waveforms

- State-of-the-Art Advanced BICMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Members of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- High-Impedance State During Power Up and Power Down
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V VCC)
- Support Unregulated Battery Operation Down to 2.7 V
- Typical Volp (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $C=200 \mathrm{pF}, \mathrm{R}=0$ )
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Power Off Disables Inputs/Outputs, Permitting Live Insertion
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages, and 380-mil Fine-Pitch Ceramic Flat (WD) Packages Using 25-mil Center-to-Center Spacings

... DGG OR DL PACKAGE
$2 \overline{O E}$
] 1 A 1
1A2
GND
1A3
1A4
I CC
] 2A2
$]$ GND
2A3
2A4
3A1
3A2
3A3
3A4
$\mathrm{V}_{\mathrm{CC}}$
4A1
4A2
4A3
4A4



## description

The 'LVTH16244A are 16-bit buffers and line drivers designed for low-voltage (3.3-V) $\mathrm{V}_{\mathrm{CC}}$ operation, but with the capability to provide a TTL interface to a $5-\mathrm{V}$ system environment. These devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. These devices provide true outputs and symmetrical active-low output-enable ( $\overline{\mathrm{OE}}$ ) inputs.
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
When $\mathrm{V}_{\mathrm{CC}}$ is between 0 and $1.5-\mathrm{V}$, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above $1.5-\mathrm{V}, \overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{Cc}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
The SN74LVTH16244A is available in Tl's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area. specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of ali parameters.

## logic diagram (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$


Input voltage range, $\mathrm{V}_{1}$ (see Note 1) .......................................................... -0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $\mathrm{V}_{\mathrm{O}}$ (see Note 1) $\ldots .-0.5 \mathrm{~V}$ to 7 V
Current into any output in the low state, $\mathrm{I}_{\mathrm{O}}$ : SN54LVTH16244A $\ldots . . . . . . . . . . . . . . . . . . . . . . . . . . . . .$.
SN74LVTH16244A .................................... 128 mA
Current into any output in the high state, $\mathrm{I}_{\mathrm{O}}$ (see Note 2): SN54LVTH16244A ...................... 48 mA
SN74LVTH16244A ....................... 64 mA
Input clamp current, $\mathrm{I}_{\mathrm{IK}}\left(\mathrm{V}_{\mathrm{I}}<0\right)$. .................................................................... 50 mA

Maximum power dissipation at $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$ (in still air) (see Note 3): DGG package .................. 0.85 W
DL package . . . . . . . . . . . . . . . . . . . 1.2 W

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This current flows only when the output is in the high state and $V_{O}>V_{C C}$.
3. The maximum package power dissipation is calculated using a junction temperature of $150^{\circ} \mathrm{C}$ and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the ABTAdvanced BiCMOS Technology Data Book.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ This parameter is warranted by characterization but not production tested.
§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than $V_{C C}$ or GND.

## PARAMETER MEASUREMENT INFORMATION



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES INVERTING AND NONINVERTING OUTPUTS

| TEST | S1 |
| :---: | :---: |
| tPLH/tPHL tpLz/tPZL tphztitezh | Open 6 V <br> GND |



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES LOW- AND HIGH-LEVEL ENABLING

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

- Output Ports Have Equivalent $22-\Omega$ Series Resistors, So No External Resistors Are Required
- State-of-the-Art Advanced BICMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Members of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V VCC)
- Support Unregulated Battery Operation Down to 2.7 V
- High-Impedance State During Power Up and Power Down
- Typical Volp (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{C}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $\mathrm{C}=200 \mathrm{pF}, \mathrm{R}=0$ )
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Power Off Disables Inputs/Outputs, Permitting Live Insertion
- Distributed VCC and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

SN54LVTH162244 . . . WD PACKAGE SN74LVTH162244...DGG OR DL PACKAGE (TOP VIEW)

| 1 $\overline{O E} 1$ | 48 | $12 \overline{O E}$ |
| :---: | :---: | :---: |
| $1 \mathrm{Y} 1{ }^{\text {[ }}$ | 47 | 1 A 1 |
| $1 \mathrm{Y} 2{ }^{\text {d }}$ | 46 | 1 1A2 |
| GND [4 | 45 | 1 GND |
| 1 Y3 5 | 44 | 1 1A3 |
| $1 \mathrm{Y} \mathrm{Cl}^{6}$ | 43 | 1 1A4 |
| $\mathrm{v}_{\mathrm{CC}}[7$ | 42 | $\mathrm{V}_{\mathrm{CC}}$ |
| $2 \mathrm{Y} 1{ }^{\text {d }}$ | 41 | 2A1 |
| 2 Y 2 C | 40 | 2A2 |
| GND 10 | 39 | 1 GND |
| $2 \mathrm{Y} 3{ }^{11}$ | 38 | 12 A |
| 2 Y 412 | 37 | 2A4 |
| $3 \mathrm{Y} 1{ }^{13}$ | 36 | 3A1 |
| 3 Y 214 | 35 | 3A2 |
| GND 15 | 34 | GND |
| 3 Y 316 | 33 | 3A3 |
| 3 Y 417 | 32 | 3A4 |
| $\mathrm{V}_{\mathrm{CC}} 18$ | 31 | $\mathrm{V}_{\mathrm{cc}}$ |
| 4Y1 19 | 30 | 4A1 |
| 4Y2 20 | 29 | 4A2 |
| GND [21 | 28 | GND |
| 4 Y 3 [22 | 27 | 4A3 |
| 4 Y 4 [23 | 26 | [4A |
| 4 $\overline{O E}$ O 24 |  | ] $\overline{\mathrm{O}} \mathrm{E}$ |

## description

The 'LVTH162244 are 16-bit buffers and line drivers designed for low-voltage (3.3-V) $\mathrm{V}_{\mathrm{CC}}$ operation, but with the capability to provide a TTL interface to a $5-\mathrm{V}$ system environment. These devices can be used as four 4-bit buffers, two 8 -bit buffers, or one 16 -bit buffer. These devices provide true outputs and symmetrical active-low output-enable ( $\overline{\mathrm{OE}}$ ) inputs.

The outputs, which are designed to source or sink up to 12 mA , include $22-\Omega$ series resistors to reduce overshoot and undershoot.

[^6]logic symbolt

$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
logic diagram (positive logic)

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  |  | SN54LVTH162244 |  | SN74LVTH162244 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYPt MAX | MIN | TYPt | MAX |  |
| VIK | $\mathrm{V}_{C C}=2.7 \mathrm{~V}$, | $I_{1}=-18 \mathrm{~mA}$ |  |  | -1.2 |  |  | -1.2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$, | $\mathrm{IOH}=-12 \mathrm{~mA}$ |  | 2 |  | 2 |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$, | $\mathrm{l}^{\mathrm{OL}}=12 \mathrm{~mA}$ |  |  | 0.8 |  |  | 0.8 | V |
| 1 | $\mathrm{V}_{C C}=0$ or 3.6 V | $\mathrm{V}_{1}=5.5 \mathrm{~V}$ |  |  | 10 |  |  | 10 | $\mu \mathrm{A}$ |
|  | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}$ | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND | Control pins |  | $\pm 1$ |  |  | $\pm 1$ |  |
|  |  | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ | Data pins |  | \& 1 |  |  | 1 |  |
|  |  | $\mathrm{V}_{1}=0$ |  |  | \% ${ }^{3}$ |  |  | -5 |  |
| loff | $\mathrm{V}_{\mathrm{CC}}=0, \quad \mathrm{~V}_{1}$ or $\mathrm{V}_{\mathrm{O}}=0$ to 4.5 V | $\mathrm{V}_{1}$ or $\mathrm{V}_{\mathrm{O}}=0$ to 4.5 V |  |  | $\%^{4}$ |  |  | $\pm 100$ | $\mu \mathrm{A}$ |
| 1 (hold) | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ | $\mathrm{V}_{1}=0.8 \mathrm{~V}$ | A inputs | 75 |  | 75 |  |  | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{1}=2 \mathrm{~V}$ |  | -75 |  | -75 |  |  |  |
| IOZH | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{O}}=3 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{O}}=3 \mathrm{~V}$ |  |  | 5 |  |  | 5 | $\mu \mathrm{A}$ |
| IOZL | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{O}}=0.5 \mathrm{~V}$ |  |  | Q | -5 |  |  | -5 | $\mu \mathrm{A}$ |
| lozpu ${ }^{\ddagger}$ | $\mathrm{V}_{\mathrm{CC}}=0$ to $1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0.5 \mathrm{~V}$ to $3 \mathrm{~V}, \overline{\mathrm{OE}}=\mathrm{X}$ |  |  |  | $\pm 100$ |  |  | $\pm 100$ | $\mu \mathrm{A}$ |
| lozPD ${ }^{\ddagger}$ | $\mathrm{V}_{C C}=1.5 \mathrm{~V}$ to $0, \mathrm{~V}_{\mathrm{O}}=0.5 \mathrm{~V}$ to $3 \mathrm{~V}, \overline{\mathrm{OE}}=\mathrm{X}$ |  |  |  | $\pm 100$ |  |  | $\pm 100$ | $\mu \mathrm{A}$ |
| ICC | $\begin{array}{ll} v_{C C}=3.6 v, & \mathrm{IO}=0, \\ v_{1}=v_{C C} \text { or } G N D & \end{array}$ |  | Outputs high |  | 0.19 |  |  | 0.19 | mA |
|  |  |  | Outputs low |  | 5 |  |  | 5 |  |
|  |  |  | Outputs disabled |  | 0.19 |  |  | 0.19 |  |
| $\Delta c_{C C}{ }^{\text {§ }}$ | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V , One input at $\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V}$, Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND |  |  |  | 0.2 |  |  | 0.2 | mA |
| $\mathrm{C}_{i}$ | $\mathrm{V}_{1}=3 \mathrm{~V}$ or 0 |  |  |  | 4 |  | 4 |  | pF |
| $\mathrm{C}_{0}$ | $\mathrm{V}_{\mathrm{O}}=3 \mathrm{~V}$ or 0 |  |  |  | 9 |  | 9 |  | pF |

$\dagger$ All typical values are at $\mathrm{VCC}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ This parameter is characterized but not tested.
§This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.
switching characteristics over recommended operating free-air temperature range, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO(OUTPUT) | SN54LVTH162244 |  |  | SN74LVTH162244 |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} \hline \mathrm{V}_{\text {CC }}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ | $\mathrm{V}_{C C}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  |  |
|  |  |  | MIN MAX | MIN | MAX | MIN | TYPt | MAX | MIN | MAX |  |
| tPLH | A | Y | 1.34 .5 |  |  | 1.4 | 3.4 | 4 |  | 4.8 | ns |
| tPHL |  |  | 1.1 | 4 |  | 1.2 | 2.9 | 3.6 |  | 4.1 |  |
| tPZH | $\overline{O E}$ | Y | 1.15 |  | 6.7 | 1.2 | 3.9 | 5.1 |  | 6.5 | ns |
| tpZL |  |  | 1.3 \% ${ }^{8}$ |  | 6.1 | 1.4 | 3.8 | 4.5 |  | 5.8 |  |
| tPHZ | $\overline{O E}$ | Y | $2.1 \times 5.3$ |  | 5.6 | 2.2 | 4.4 | 5 |  | 5.4 | ns |
| tPLZ |  |  | $1.9 \% \quad 5.5$ |  | 5.8 | 2 | 4.2 | 5 |  | 5.4 |  |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

- Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
EPIC ${ }^{\text {TM }}$ (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-833, Method 3015; Exceeds 200 V Using Machine Model ( $C=200 \mathrm{pF}, \mathrm{R}=0$ )
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages


## description

This 16-bit transparent D-type latch is designed for $2.3-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.

The SN74ALVCH16373 is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. This device can be used as two 8-bit latches or one 16 -bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the $D$ inputs.
A buffered output-enable ( $\overline{\mathrm{OE}}$ ) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components. $\overline{O E}$ does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.
To ensure the high-impedance state during power up or power down, $\overline{O E}$ should be tied to $V_{C C}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
The SN74ALVCH16373 is available in Tl's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area.
The SN74ALVCH16373 is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$ 

Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$ ..... -0.5 V to 4.6 V
Input voltage range, $V_{1}$ (see Note 1) ..... -0.5 V to 4.6 V
Output voltage range, $\mathrm{V}_{\mathrm{O}}$ (see Notes 1 and 2) -0.5 V to $\mathrm{V}_{\mathrm{CC}}$ ..... 0.5 V
Input clamp current, $l_{I K}\left(V_{1}<0\right)$ ..... $-50 \mathrm{~mA}$
Output clamp current, $\mathrm{I}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right.$ or $\left.\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}\right)$ ..... $\pm 50 \mathrm{~mA}$
Continuous output current, $\mathrm{l}_{\mathrm{O}}\left(\mathrm{V}_{\mathrm{O}}=0\right.$ to $\left.\mathrm{V}_{\mathrm{C}}\right)$ ..... $\pm 50 \mathrm{~mA}$
Continuous current through each $\mathrm{V}_{\mathrm{CC}}$ or GND ..... $\pm 100 \mathrm{~mA}$
Maximum power dissipation at $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$ (in still air) (see Note 3): DGG package ..... 0.85 W
DL package ..... 1.2 W
Storage temperature range, $\mathrm{T}_{\text {stg }}$ ..... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This value is limited to 4.6 V maximum.
3. The maximum package power dissipation is calculated using a junction temperature of $150^{\circ} \mathrm{C}$ and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the ABT Advanced BiCMOS Technology Data Book.
recommended operating conditions (see Note 4)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 2.3 | 3.6 | V |
|  | High-level input voltage | $\mathrm{V}_{\text {CC }}=2.3 \mathrm{~V}$ to 2.7 V | 1.7 |  |  |
| $V_{\text {IH }}$ | High-level input vorkage | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V | 2 |  | v |
|  | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 0.7 | v |
| $V_{\text {IL }}$ | Low-level input vokage | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V |  | 0.8 |  |
| $V_{1}$ | Input voltage |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{0}$ | Output voltage |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | -12 |  |
| IOH | High-level output current | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | -12 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | -24 |  |
|  |  | $\mathrm{V}_{\text {CC }}=2.3 \mathrm{~V}$ |  | 12 |  |
| IOL | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | 12 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 24 |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate |  | 0 | 10 | ns/V |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.
timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

|  |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\text {cc }}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| ${ }^{\text {w }}$ w | Pulse duration, LE high or low | 3.3 |  | 3.3 |  | 3.3 |  | ns |
| $\mathrm{t}_{\text {su }}$ | Setup time, data before LE $\downarrow$ | 1 |  | 1 |  | 1.1 |  | ns |
| th | Hold time, data after LE $\downarrow$ | 1.5 |  | 1.7 |  | 1.4 |  | ns |

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

| PARAMETER | FROM (INPUT) | то (OUTPUT) | $\begin{gathered} V_{C C}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\text {CC }}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \hline V_{C C}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| ${ }^{\text {tpd }}$ | D | Q | 1 | 5.1 |  | 4.3 | 1.1 | 3.6 | ns |
|  | LE | Q | 1 | 5.5 |  | 4.6 | 1 | 3.9 |  |
| ten | $\overline{O E}$ | Q | 1 | 6.5 |  | 5.7 | 1 | 4.7 | ns |
| $t_{\text {dis }}$ | $\overline{\mathrm{OE}}$ | Q | 1.9 | 5.3 |  | 4.5 | 1.4 | 4.1 | ns |

operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS | $\begin{gathered} \mathrm{V}_{\text {CC }}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\begin{gathered} V_{C C}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | TYP | TYP |  |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance | Outputs enabled | $C_{L}=50 \mathrm{pF}, \quad f=10 \mathrm{MHz}$ | 19 | 22 | pF |
|  |  | Outputs disabled |  | 4 | 5 |  |

## PARAMETER MEASUREMENT INFORMATION <br> $\mathbf{V}_{C C}=2.7 \mathrm{~V}$ AND $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES

| TEST | S1 |
| :---: | :---: |
| tpd | Open |
| tpLz/tpZL | 6 V |
| tpHz/tPZH | GND |



VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}, \mathrm{tf}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis. }}$.
F. $t_{P Z L}$ and $\mathrm{t}_{\mathrm{PZ}} \mathrm{H}$ are the same as $\mathrm{t}_{\mathrm{en}}$.
G. $t_{P L H}$ and $\mathrm{t}_{\mathrm{PHL}}$ are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 2. Load Circuit and Voltage Waveforms

- State-of-the-Art Advanced BICMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Members of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V VCC)
- Support Unregulated Battery Operation Down to 2.7 V
- High-Impedance State During Power Up and Power Down
- Typical Volp (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $C=200 \mathrm{pF}, \mathrm{R}=0$ )
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Power Off Disables Inputs/Outputs, Permitting Live Insertion
- Distributed Vcc and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

SN54LVTH16373 . . . WD PACKAGE
SN74LVTH16373 . . . DGG OR DL PACKAGE
(TOP VIEW)

| E 1 |  |  |
| :---: | :---: | :---: |
| $1 \mathrm{Q1} \mathrm{C}_{2}$ | 47 | 1D1 |
| 1 Q 2 C | 46 | 1D2 |
| GND ${ }_{4}$ | 45 | GND |
| 1 Q3 [5 | 44 | 1D3 |
| 1 104 6 | 43 | $1{ }^{\text {1 }} 4$ |
| $\mathrm{V}_{\mathrm{Cc}}{ }_{7}$ | 42 | $V_{C C}$ |
| 1Q5 8 | 41 | 1 D5 |
| 1Q6 ${ }^{\text {a }}$ | 40 | 1D6 |
| GND 10 | 39 | GND |
| 1 Q7 11 | 38 | 1D7 |
| Q 12 | 37 | 1D8 |
| $1{ }^{13}$ | 36 | 2D1 |
| 2Q2 14 | 35 | 2D2 |
| GND 15 | 34 | GND |
| 2Q3 16 | 33 | 2D3 |
| 2 Q 417 | 32 | 2D4 |
| $\mathrm{v}_{\text {cc }} 18$ | 31 | $\mathrm{V}_{\mathrm{cc}}$ |
| 2 S 19 | 30 | 2D5 |
| 2Q6 20 | 29 | 2D6 |
| GND 21 | 28 | GND |
| 207 [22 | 27 | 2D7 |
| $2 \mathrm{Q8} 23$ | 26 | 2D8 |
| E 24 |  | 2LE |

## description

The 'LVTH16373 are 16-bit transparent D-type latches with 3-state outputs designed for low-voltage (3.3-V) $V_{C C}$ operation, but with the capability to provide a TTL interface to a $5-\mathrm{V}$ system environment. These devices are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.
These devices can be used as two 8 -bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the $Q$ outputs follow the data (D) inputs. When LE is taken low, the $Q$ outputs are latched at the levels set up at the $D$ inputs.
logic symbolt

$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
logic diagram (positive logic)


To Seven Other Channels


To Seven Other Channels
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | SN54LVTH16373 |  | SN74LVTH16373 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYPt MAX | MIN | TYPt | MAX |  |
| $\mathrm{V}_{\text {IK }}$ |  |  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$, | $\mathrm{I}_{1}=-18 \mathrm{~mA}$ |  | -1.2 |  |  | -1.2 | V |
| VOH |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to $3.6 \mathrm{~V} \quad 1 \mathrm{OH}=-100 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{CC}}-0.2$ |  | $\mathrm{V}_{\mathrm{CC}}-0.2$ |  |  | v |
|  |  | $\mathrm{V} \mathrm{CC}=2.7 \mathrm{~V}, \quad \mathrm{OH}=-8 \mathrm{~mA}$ |  | 2.4 |  | 2.4 |  |  |  |
|  |  | $V_{C C}=3 \mathrm{~V}$ | $1 \mathrm{OH}=-24 \mathrm{~mA}$ | 2 |  | 2 |  |  |  |
|  |  | $1 \mathrm{OH}=-32 \mathrm{~mA}$ |  |  |  |  |  |  |
| VOL |  |  | $V_{C C}=2.7 \mathrm{~V}$ | $\mathrm{IOL}=100 \mu \mathrm{~A}$ |  | 0.2 |  |  | 0.2 | V |
|  |  | $1 \mathrm{OL}=24 \mathrm{~mA}$ |  |  | 0.5 |  |  | 0.5 |  |  |
|  |  | $V_{C C}=3 \mathrm{~V}$ | $\mathrm{IOL}=16 \mathrm{~mA}$ |  | 0.4 |  |  | 0.4 |  |  |
|  |  | $1 \mathrm{OL}=32 \mathrm{~mA}$ |  | 0.5 |  |  | 0.5 |  |  |
|  |  | $\mathrm{OL}=48 \mathrm{~mA}$ |  | 0.55 |  |  |  |  |  |
|  |  | $1 \mathrm{OL}=64 \mathrm{~mA}$ |  | S |  |  | 0.55 |  |  |
| 1 |  |  | $\mathrm{V}_{C C}=0$ or $3.6 \mathrm{~V} \quad \mathrm{~V}_{1}=5.5 \mathrm{~V}$ |  |  | \% 10 |  |  | 10 | $\mu \mathrm{A}$ |
|  | Control inputs |  | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}$, | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND |  | $8^{*} \pm 1$ |  |  | $\pm 1$ |  |
|  | Data inputs |  | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}$ | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ |  | * 1 |  |  | 1 |  |
|  |  | $V_{1}=0$ |  |  | $\bigcirc \quad-5$ |  |  | -5 |  |  |
| loff |  | $\mathrm{V}_{C C}=0$, | $\mathrm{V}_{1}$ or $\mathrm{V}_{\mathrm{O}}=0$ to 4.5 V |  | $\pm 100$ |  |  | $\pm 100$ | $\mu \mathrm{A}$ |  |
| 11 (hold) | Data inputs | $V_{C C}=3 \mathrm{~V}$ | $\mathrm{V}_{1}=0.8 \mathrm{~V}$ | 75 |  | 75 |  |  | $\mu \mathrm{A}$ |  |
|  |  |  | $\mathrm{V}_{1}=2 \mathrm{~V}$ | -75 |  | -75 |  |  |  |  |
| IOZH |  | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=3 \mathrm{~V}$ |  | 5 |  |  | 5 | $\mu \mathrm{A}$ |  |
| IOZL |  | $\mathrm{V}_{\text {CC }}=3.6 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{O}}=0.5 \mathrm{~V}$ |  |  | -5 |  |  | -5 | $\mu \mathrm{A}$ |  |
| lozpu ${ }^{\ddagger}$ |  | $\mathrm{V}_{\mathrm{CC}}=0$ to $1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0.5 \mathrm{~V}$ to $3 \mathrm{~V}, \overline{\mathrm{OE}}=\mathrm{X}$ |  |  | $\pm 100$ |  |  | $\pm 100$ | $\mu \mathrm{A}$ |  |
| lozpd ${ }^{\ddagger}$ |  | $\mathrm{V}_{\mathrm{CC}}=1.5 \mathrm{~V}$ to $0, \mathrm{~V}_{\mathrm{O}}=0.5 \mathrm{~V}$ to $3 \mathrm{~V}, \overline{\mathrm{OE}}=\mathrm{X}$ |  |  | $\pm 100$ |  |  | $\pm 100$ | $\mu \mathrm{A}$ |  |
| ICC | Outputs high | $\left\{\begin{array}{l} \mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}, \\ \mathrm{~V}_{1}=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND} \end{array}\right.$ | $\mathrm{l}=0,$ |  | 0.19 |  |  | 0.19 | mA |  |
|  | Outputs low |  |  |  | 5 |  |  | 5 |  |  |
|  | Outputs disabled |  |  |  | 0.19 |  |  | 0.19 |  |  |
| $\Delta \mathrm{lcC}{ }^{\text {§ }}$ |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V , One input at $\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V}$, Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND |  | 0.2 |  | 0.2 |  |  | mA |  |
| $\mathrm{C}_{i}$ |  | $\mathrm{V}_{1}=3 \mathrm{~V}$ or 0 |  | 3 |  | 3 |  |  | pF |  |
| $\mathrm{C}_{0}$ |  | $\mathrm{V}_{\mathrm{O}}=3 \mathrm{~V}$ or 0 |  | 9 |  | 9 |  |  |  |  |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ This parameter is characterized but not tested.
§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than $V_{C C}$ or GND.
timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

|  |  | SN54LVTH16373 |  |  |  | SN74LVTH16373 |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} V_{C C}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | $\begin{gathered} V_{C C}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  |  |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| ${ }^{\text {w }}$ w | Pulse duration, LE high | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {su }}$ | Setup time, data before LE $\downarrow$ |  | - ${ }^{3}$ | 0.6 |  | 1 |  | 0.6 |  | ns |
| th | Hold time, data after LE $\downarrow$ | 1 | \% | 1.1 |  | 1 |  | 1.1 |  | ns |

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR OUTPUTS


VOLTAGE WAVEFORMS
PULSE DURATION


VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES INVERTING AND NONINVERTING OUTPUTS

| TEST | S1 |
| :---: | :---: |
| $\mathrm{t}_{\mathrm{t} L H} / \mathrm{t}_{\mathrm{PHL}}$ | Open |
| $\mathrm{t}_{\mathrm{PLZ}} / \mathrm{t}_{\mathrm{PZL}}$ | 6 V |
| $\mathrm{t}_{\mathrm{PHZ}} / \mathrm{t}_{\mathrm{PZH}}$ | GND |



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES

A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

- Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- EPIC ${ }^{\text {M }}$ (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-833, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, $R=0)$
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Bus Hold On Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages


## description

This 16-bit edge-triggered D-type flip-flop is designed for $2.3-\mathrm{V}$ to $3.6-\mathrm{V}_{\mathrm{CC}}$ operation.
The SN74ALVCH16374 is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. It can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CLK) input, the Q outputs of the flip-flop take on the logic levels set up at the data ( $D$ ) inputs. $\overline{O E}$ ) can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components. $\overline{O E}$ does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.
To ensure the high-impedance state during power up or power down, $\overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
The SN74ALVCH16374 is available in Tl's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area.

The SN74ALVCH16374 is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

Supply voltage range, $V_{C C}$ ..... -0.5 V to 4.6 V
Input voltage range, $\mathrm{V}_{1}$ (see Note 1) ..... -0.5 V to 4.6 V
Output voltage range, $\mathrm{V}_{\mathrm{O}}$ (see Notes 1 and 2) 0.5 V to $\mathrm{V}_{\mathrm{CC}}$ ..... $+0.5 \mathrm{~V}$
Input clamp current, $\mathrm{I}_{\mathrm{K}}\left(\mathrm{V}_{1}<0\right)$ ..... $-50 \mathrm{~mA}$
Output clamp current, $\mathrm{I}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right.$ or $\left.\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}\right)$ ..... $\pm 50 \mathrm{~mA}$
Continuous output current, $\mathrm{l}_{\mathrm{O}}\left(\mathrm{V}_{\mathrm{O}}=0\right.$ to $\mathrm{V}_{\mathrm{C}}$ ) ..... $\pm 50 \mathrm{~mA}$
Continuous current through each $\mathrm{V}_{\mathrm{CC}}$ or GND ..... $\pm 100 \mathrm{~mA}$
Maximum power dissipation at $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$ (in still air) (see Note 3): DGG package ..... 0.85 W
DL package ..... 1.2 W
Storage temperature range, $T_{\text {stg }}$$-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This value is limited to 4.6 V maximum.
3. The maximum package power dissipation is calculated using a junction temperature of $150^{\circ} \mathrm{C}$ and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the ABT Advanced BiCMOS Technology Data Book.
recommended operating conditions (see Note 4)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 2.3 | 3.6 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 1.7 |  |  |
|  |  | $\mathrm{V}_{C C}=2.7 \mathrm{~V}$ to 3.6 V | 2 |  | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 0.7 | V |
|  | Low-level inpurvorage | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V |  | 0.8 |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{0}$ | Output voltage |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
|  |  | $\mathrm{V}_{\text {CC }}=2.3 \mathrm{~V}$ |  | -12 |  |
| IOH | High-level output current | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | -12 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | -24 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | 12 |  |
| IOL | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | 12 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 24 |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate |  | 0 | 10 | $\mathrm{ns} / \mathrm{V}$ |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.
timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

| PARAMETER | FROM (INPUT) | то (OUTPUT) | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $V_{C C}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $f_{\text {max }}$ |  |  | 150 |  | 150 |  | 150 |  | MHz |
| tod | CLK | Q | 1 | 5.9 |  | 4.9 | 1 | 4.2 | ns |
| ten | CLK | Q | 1 | 6.7 |  | 5.9 | 1 | 4.8 | ns |
| $t_{\text {dis }}$ | CLK | Q | 1.7 | 5.5 |  | 4.7 | 1.2 | 4.3 | ns |

operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS | $\begin{gathered} \hline \mathrm{VCC}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \hline V_{C C}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP | TYP |  |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance | Outputs enabled |  | $C_{L}=50 \mathrm{pF}, \quad \mathrm{f}=10 \mathrm{MHz}$ | 31 | 30 | pF |
|  |  | Outputs disabled | 16 |  | 18 |  |  |

## PARAMETER MEASUREMENT INFORMATION

$\mathbf{V}_{\mathbf{C C}}=2.7 \mathrm{~V}$ AND $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$


| TEST | S1 |
| :---: | :---: |
| $\begin{gathered} \text { tpd } \\ \text { tpLz/tPZL } \\ \text { tpHz/tpZH } \end{gathered}$ | $\begin{aligned} & \text { Open } \\ & 6 \mathrm{~V} \\ & \text { GND } \end{aligned}$ |



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis. }}$.
F. $t_{P Z L}$ and $\mathrm{t}_{\mathrm{PZ}} \mathrm{H}$ are the same as $\mathrm{t}_{\mathrm{en}}$.
G. tPLH and tPHL are the same as $t_{p d}$.

Figure 2. Load Circuit and Voltage Waveforms

- State-of-the-Art Advanced BICMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Members of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V VCc)
- Support Unregulated Battery Operation Down to 2.7 V
- High-Impedance State During Power Up and Power Down
- Typical Volp (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $\mathrm{C}=200 \mathrm{pF}, \mathrm{R}=0$ )
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Power Off Disables Inputs/Outputs, Permitting Live Insertion
- Distributed $\mathbf{V}_{\mathbf{C C}}$ and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings


## description

The 'LVTH16374 are 16-bit edge-triggered D-type flip-flops with 3-state outputs designed for low-voltage $(3.3-\mathrm{V}) \mathrm{V}_{\mathrm{CC}}$ operation, but with the capability to provide a TTL interface to a $5-\mathrm{V}$ system environment. These devices are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

These devices can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CLK), the Q outputs of the flip-flop take on the logic levels set up at the data (D) inputs.

[^7]
## logic symbolt



## logic diagram (positive logic)

To Seven Other Channels

To Seven Other Channels


(

$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | SN54 | LVTH16374 | SN7 | LVTH16 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYPt MAX | MIN | TYPt | MAX |  |
| $\mathrm{V}_{\text {IK }}$ |  |  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$, | $\mathrm{l}=-18 \mathrm{~mA}$ |  | -1.2 |  |  | -1.2 | V |
| VOH |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to $3.6 \mathrm{~V} \quad \mathrm{OH}=-100 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\text {cc }}-0.2$ |  | $\mathrm{V}_{\mathrm{Cc}}-0.2$ |  |  | V |
|  |  | $\mathrm{V}_{C C}=2.7 \mathrm{~V}$, | $\mathrm{I}_{\mathrm{OH}}=-8 \mathrm{~mA}$ | 2.4 |  | 2.4 |  |  |  |
|  |  | $V_{C C}=3 \mathrm{~V}$ | $1 \mathrm{OH}=-24 \mathrm{~mA}$ | 2 |  |  |  |  |  |
|  |  | $1 \mathrm{OH}=-32 \mathrm{~mA}$ |  |  | 2 |  |  |  |
| VOL |  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ | $\mathrm{I}^{\mathrm{OL}}=100 \mu \mathrm{~A}$ |  | 0.2 |  |  | 0.2 | V |
|  |  | $1 \mathrm{OL}=24 \mathrm{~mA}$ |  |  | 0.5 |  |  | 0.5 |  |  |
|  |  | $V_{C C}=3 \mathrm{~V}$ | $\mathrm{I}^{\mathrm{OL}}=16 \mathrm{~mA}$ |  | 0.4 |  |  | 0.4 |  |  |
|  |  | $1 \mathrm{OL}=32 \mathrm{~mA}$ |  | 0.5 |  |  | 0.5 |  |  |
|  |  | $\mathrm{lOL}=48 \mathrm{~mA}$ |  | 0.55 |  |  |  |  |  |
|  |  | $1 \mathrm{OL}=64 \mathrm{~mA}$ |  | * |  |  | 0.55 |  |  |
| 1 |  |  | $\mathrm{V}_{\mathrm{CC}}=0$ or 3.6 V | $\mathrm{V}_{1}=5.5 \mathrm{~V}$ |  | \% 10 |  |  | 10 | $\mu \mathrm{A}$ |
|  | Control inputs |  | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}, \quad \mathrm{~V}_{1}=\mathrm{V}_{\mathrm{CC}}$ or GND |  |  | * $\quad \pm 1$ |  |  | $\pm 1$ |  |
|  | Data inputs |  | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}$ | $\mathrm{V}_{1}=\mathrm{V}_{\text {cc }}$ |  | 1 |  |  | 1 |  |
|  |  | $V_{1}=0$ |  |  | 3 - |  |  | -5 |  |  |
| loff |  | $\mathrm{V}_{\mathrm{CC}}=0$, | $V_{1}$ or $V_{O}=0$ to 4.5 V |  | $\pm 100$ |  |  | $\pm 100$ | $\mu \mathrm{A}$ |  |
| II(hold) | Data inputs | $V_{C C}=3 \mathrm{~V}$ | $\mathrm{V}_{1}=0.8 \mathrm{~V}$ | $7{ }^{\text {\% }}$ |  | 75 |  |  | $\mu \mathrm{A}$ |  |
|  |  |  | $\mathrm{V}_{1}=2 \mathrm{~V}$ | -75 |  | -75 |  |  |  |  |
| IOZH |  | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=3 \mathrm{~V}$ |  | 5 |  |  | 5 | $\mu \mathrm{A}$ |  |
| lozl |  | $\mathrm{V}_{C C}=3.6 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V}$ |  | -5 |  |  | -5 | $\mu \mathrm{A}$ |  |
| lozPu ${ }^{\ddagger}$ |  | $\mathrm{V}_{\mathrm{CC}}=0$ to $1.5 \mathrm{~V}, \mathrm{~V}$ | $=0.5 \mathrm{~V}$ to $3 \mathrm{~V}, \overline{\mathrm{OE}}=\mathrm{X}$ |  | $\pm 100$ |  |  | $\pm 100$ | $\mu \mathrm{A}$ |  |
| lozPd ${ }^{\ddagger}$ |  | $\mathrm{V}_{\mathrm{CC}}=1.5 \mathrm{~V}$ to $0, \mathrm{~V}$ | $=0.5 \mathrm{~V}$ to $3 \mathrm{~V}, \overline{\mathrm{OE}}=\mathrm{X}$ |  | $\pm 100$ |  |  | $\pm 100$ | $\mu \mathrm{A}$ |  |
| ICC | Outputs high | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}, \\ & \mathrm{~V}_{1}=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND} \end{aligned}$ |  |  | 0.19 |  |  | 0.19 | mA |  |
|  | Outputs low |  |  |  | 5 |  |  | 5 |  |  |
|  | Outputs disabled |  |  |  | 0.19 |  |  | 0.19 |  |  |
| $\Delta \mathrm{lcc}$ § |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V , Other inputs at $V_{C C}$ | One input at $V_{C C}-0.6 \mathrm{~V}$, GND |  | 0.2 |  |  | 0.2 | mA |  |
| $\mathrm{C}_{i}$ |  | $\mathrm{V}_{1}=3 \mathrm{~V}$ or 0 |  |  | 3 |  | 3 |  | pF |  |
| $\mathrm{C}_{0}$ |  | $\mathrm{V}_{\mathrm{O}}=3 \mathrm{~V}$ or 0 |  |  | 9 |  | 9 |  | pF |  |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ This parameter is characterized but not tested.
§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than $\mathrm{V}_{\mathrm{CC}}$ or GND.

## PARAMETER MEASUREMENT INFORMATION



| TEST | S1 |
| :---: | :---: |
| tpLH/tPHL tpLz/tpZL tPHz/tpZH | $\begin{gathered} \hline \text { Open } \\ 6 \mathrm{~V} \\ \text { GND } \end{gathered}$ |




VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES INVERTING AND NONINVERTING OUTPUTS
VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES LOW- AND HIGH-LEVEL ENABLING

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

- Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- EPICTM (Enhanced-Performance Implanted CMOS) Submicron Process
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $C=200$ pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Package Options Include Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages


## description

This 18-bit universal bus driver is designed for $2.3-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
Data flow from $A$ to $Y$ is controlled by the output-enable ( $\overline{\mathrm{OE}}$ ). The device operates in the transparent mode when the latch-enable (LE) input is high. The A data is latched if the clock (CLK) input is held at a high or low logic level. If LE is low, the A-bus data is stored in the latch/flip-flop on the low-to-high transition of CLK. When OE is high, the outputs are in the high-impedance state.
To ensure the high-impedance state during power up or power down, $\overline{O E}$ should be tied to $V_{C C}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

## DGG OR DL PACKAGE (TOP VIEW)



NC - No internal connection

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
The SN74ALVCH16835 is available in Tl's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area.

The SN74ALVCH16835 is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

INSTRUMENTS

## logic diagram (positive logic)


absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$
Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$ ..... -0.5 V to 4.6 V
Input voltage range, $V_{1}$ (see Note 1) ..... -0.5 V to 4.6 V
Output voltage range, $\mathrm{V}_{\mathrm{O}}$ (see Notes 1 and 2) -0.5 V to $\mathrm{V}_{\mathrm{CC}}+$ ..... $+0.5 \mathrm{~V}$
Input clamp current, $\mathrm{I}_{\mathrm{IK}}\left(\mathrm{V}_{\mathrm{I}}<0\right)$ ..... $-50 \mathrm{~mA}$
Output clamp current, $\mathrm{l}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right.$ or $\left.\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}\right)$ ..... $\pm 50 \mathrm{~mA}$
Continuous output current, $\mathrm{l}_{\mathrm{O}}\left(\mathrm{V}_{\mathrm{O}}=0\right.$ to VCC$)$ ..... $\pm 50 \mathrm{~mA}$
Continuous current through each $\mathrm{V}_{\mathrm{CC}}$ or GND ..... $\pm 100 \mathrm{~mA}$
Maximum power dissipation at $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$ (in still air) (see Note 3): DGG package ..... 1 W
DL package ..... 1.4 W
Storage temperature range, $\mathrm{T}_{\text {stg }}$ ..... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This value is limited to 4.6 V maximum.
3. The maximum package power dissipation is calculated using a junction temperature of $150^{\circ} \mathrm{C}$ and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the ABT Advanced BiCMOS Technology Data Book.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | $V_{\text {cc }}$ | MIN | TYPt MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH |  | $\mathrm{I}^{\mathrm{OH}}=-100 \mu \mathrm{~A}$ |  | 2.3 V to 3.6 V | $\mathrm{V}_{\mathrm{CC}}-0.2$ |  | V |
|  |  | $1 \mathrm{OH}=-6 \mathrm{~mA}$, | $\mathrm{V}_{1 \mathrm{H}}=1.7 \mathrm{~V}$ | 2.3 V | 2 |  |  |
|  |  | $\mathrm{IOH}=-12 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{IH}}=1.7 \mathrm{~V}$ | 2.3 V | 1.7 |  |  |
|  |  | $\mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}$ | 2.7 V | 2.2 |  |  |
|  |  | $\mathrm{V}_{1 \mathrm{H}}=2 \mathrm{~V}$ | 3 V | 2.4 |  |  |
|  |  | $\mathrm{IOH}=-24 \mathrm{~mA}, \quad \mathrm{~V}_{\mathrm{IH}}=2 \mathrm{~V}$ | 3 V | 2 |  |  |
| $\mathrm{VOL}_{\text {O }}$ |  |  | $\mathrm{OL}=100 \mu \mathrm{~A}$ |  | 2.3 V to 3.6 V |  | 0.2 | V |
|  |  | $1 \mathrm{OL}=6 \mathrm{~mA}$, | $\mathrm{V}_{\text {IL }}=0.7 \mathrm{~V}$ | 2.3 V |  | 0.4 |  |  |
|  |  | $\mathrm{lOL}=12 \mathrm{~mA}$ | $\mathrm{V}_{\text {IL }}=0.7 \mathrm{~V}$ | 2.3 V |  | 0.7 |  |  |
|  |  | $\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}$ | 2.7 V |  | 0.4 |  |  |
|  |  | $1 \mathrm{OL}=24 \mathrm{~mA}, \quad \mathrm{~V}_{\text {IL }}=0.8 \mathrm{~V}$ | 3 V |  | 0.55 |  |  |
| 4 |  |  | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND |  | 3.6 V |  | $\pm 5$ | $\mu \mathrm{A}$ |
| ${ }^{1}$ (hold) |  | $V_{1}=0.7 \mathrm{~V}$ |  | 2.3 V | 45 |  | $\mu \mathrm{A}$ |  |
|  |  | $\mathrm{V}_{1}=1.7 \mathrm{~V}$ |  | 2.3 V | -45 |  |  |  |
|  |  | $\mathrm{V}_{1}=0.8 \mathrm{~V}$ |  | 3 V | 75 |  |  |  |
|  |  | $\mathrm{V}_{1}=2 \mathrm{~V}$ |  | 3 V | -75 |  |  |  |
|  |  | $\mathrm{V}_{1}=0$ to $3.6 \mathrm{~V} \ddagger$ |  | 3.6 V | $\pm 500$ |  |  |  |
| loz |  | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}$ or GND |  | 3.6 V |  | $\pm 10$ | $\mu \mathrm{A}$ |  |
| ICC |  | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND, $\quad 10=0$ |  | 3.6 V |  | 40 | $\mu \mathrm{A}$ |  |
| $\Delta \mathrm{l} C \mathrm{C}$ |  | One input at $\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V}$, Other inputs at $V_{C C}$ or GND |  | 3 V to 3.6 V |  | 750 | $\mu \mathrm{A}$ |  |
| $\mathrm{Ci}_{i}$ | Control inputs | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND |  | 3.3 V |  | 3.5 | pF |  |
|  | Data inputs | $V_{1}=V_{\text {CC }}$ or GND |  | 3.3 V | 6 |  |  |  |
| $\mathrm{Cio}_{\text {io }}$ | Outputs |  | $V_{O}=V_{C C}$ or GND | 3.3 V |  | 7 | pF |  |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ This is the bus-hold maximum dynamic current required to switch the input from one state to another.
timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)


## PARAMETER MEASUREMENT INFORMATION <br> $$
V_{C C}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}
$$



NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. tPZL and tPZH are the same as ten.
G. tPLH and tPHL are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 1. Load Circuit and Voltage Waveforms

- State-of-the-Art Advanced BICMOS

Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation

- Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With $3.3-\mathrm{V} \mathrm{V}_{\mathrm{Cc}}$ )
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical Volp (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Supports Live Insertion
- Distributed Vcc and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages Using 25-mil Center-to-Center Spacings


## description

The SN74LVT16835 is an 18-bit universal bus driver designed for low-voltage (3.3-V) $\mathrm{V}_{\mathrm{CC}}$ operation, but with the capability to provide a TTL interface to a 5-V system environment.
Data flow from $A$ to $Y$ is controlled by the output-enable ( $\overline{\mathrm{OE}}$ ) input. This device operates in the transparent mode when the latch-enable (LE) input is high. The A data is latched if the clock (CLK) input is held at a high or low logic level. If LE is low, the A-bus data is stored in the latch/flip-flop on the low-to-high transition of the clock. When OE is high, the outputs are in the high-impedance state.
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
To ensure the high-impedance state during power up or power down, $\overline{O E}$ should be tied to $\mathrm{V}_{c c}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVT16835 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the input/output (I/O) pins and functionality of standard small-outline packages in the same printed circuit board area.
The SN74LVT16835 is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

[^8]
## logic diagram (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$ ..... -0.5 V to 4.6 V
Input voltage range, $\mathrm{V}_{1}$ (see Note 1) ..... -0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $\mathrm{V}_{\mathrm{O}}$ (see Note 1) .... -0.5 V to 7 V
Current into any output in the low state, Io ..... 128 mA
Current into any output in the high state, 10 (see Note 2) ..... 64 mA
Input clamp current, $\mathrm{I}_{\mathrm{K}}\left(\mathrm{V}_{1}<0\right)$ ..... $-50 \mathrm{~mA}$
Output clamp current, IOK ( $\mathrm{V}_{\mathrm{O}}<0$ ) ..... $-50 \mathrm{~mA}$
Maximum power dissipation at $T_{A}=55^{\circ} \mathrm{C}$ (in still air) (see Note 3): DGG package ..... 1 W
DL package ..... 1.4 W
Operating free-air temperature range, $\mathrm{T}_{\mathrm{A}}$ ..... $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
Storage temperature range, $T_{\text {stg }}$ ..... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This current flows only when the output is in the high state and $\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}$.
3. The maximum package power dissipation is calculated using a junction temperature of $150^{\circ} \mathrm{C}$ and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the ABT Advanced BiCMOS Technology Data Book.
timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

switching characteristics over recommended operating free-air temperature range, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | $\begin{aligned} & \text { FROM } \\ & \text { (INPUT) } \end{aligned}$ | TO (OUTPUT) | $\mathrm{V}_{\text {CC }}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ |  |  | $\mathrm{V}_{C C}=2.7 \mathrm{~V}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYPt | MAX | MIN | MAX |  |
| $f_{\text {max }}$ |  |  | 150 |  |  | 150 |  | MHz |
| tPLH | A | Y | 1.7 | 3 | 5.4 |  | 6.8 | ns |
| tpHL |  |  | 1.6 | 3.2 | 5.9 |  | 7.7 |  |
| tPLH | LE | Y | 2.3 | 4 | 7 |  | 8.5 | ns |
| tPHL |  |  | 2.7 | 4.3 | 7.9 |  | 9.7 |  |
| tPLH | CLK | Y | 2.5 | 4.1 | 7.9 |  | 9.2 | ns |
| tPHL |  |  | 3.5 | 5.4 | 8.9 |  | 10.4 |  |
| tPZH | $\overline{O E}$ | Y | 1.2 | 3 | 5 |  | 5.9 | ns |
| tPZL |  |  | 1.5 | 3 | 5.8 |  | 6.9 |  |
| tPHZ | $\overline{O E}$ | Y | 2.7 | 4.6 | 7.4 |  | 8.3 | ns |
| tPLZ |  |  | 2.8 | 4.7 | 6.7 |  | 7.2 |  |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

- Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- EPIC ${ }^{\mathrm{TM}}$ (Enhanced-Performance Implanted CMOS) Submicron Process
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method3015; Exceeds 200 V Using Machine Model ( $C=200 \mathrm{pF}, \mathrm{R}=0$ )
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages


## description

This 18 -bit buffer and line driver is designed for $2.3-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
This SN74ALVCH16825 improves the performance and density of 3 -state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The device can be used as two 9-bit buffers or one 18-bit buffer. It provides true data.

The 3-state control gate is a 2-input AND gate with active-low inputs so that if either output-enable ( $\overline{O E 1}$ or $\overline{O E 2}$ ) input is high, all nine affected outputs are in the high-impedance state.
To ensure the high-impedance state during power up or power down, $\overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{Cc}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating inputs at a valid logic level.
The SN74ALVCH16825 is available in Tl's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area.

The SN74ALVCH16825 is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$


$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This value is limited to 4.6 V maximum.
3. The maximum package power dissipation is calculated using a junction temperature of $150^{\circ} \mathrm{C}$ and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the ABT Advanced BiCMOS Technology Data Book.

## recommended operating conditions (see Note 4)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 2.3 | 3.6 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 1.7 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V | 2 |  | V |
| $\mathrm{V}_{11}$ | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 0.7 | v |
|  | Low-level inpurvolage | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V |  | 0.8 |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | -12 |  |
| IOH | High-level output current | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | -12 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | -24 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | 12 |  |
| IOL | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | 12 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 24 |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate |  | 0 | 10 | $\mathrm{ns} / \mathrm{V}$ |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

## PARAMETER MEASUREMENT INFORMATION <br> $$
\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}
$$



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES

| TEST | S1 |
| :---: | :---: |
|  | $\begin{aligned} & \text { Open } \\ & 4.6 \mathrm{~V} \\ & \text { GND } \end{aligned}$ |



NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{ZO}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $\mathrm{t}_{\mathrm{PLZ}}$ and $\mathrm{t}_{\mathrm{PHZ}}$ are the same as $\mathrm{t}_{\text {dis. }}$.
F. tPZL $^{\text {and }} \mathrm{t}_{\mathrm{PZH}}$ are the same as $\mathrm{t}_{\mathrm{en}}$.
G. $\mathrm{tPLH}^{\text {and }} \mathrm{tPHL}^{\text {are }}$ the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

- Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- EPIC ${ }^{\text {TM }}$ (Enhanced-Performance Implanted CMOS) Submicron Process
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages


## description

This 18-bit bus-interface D-type latch is designed for $2.3-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
The SN74ALVCH16843 features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. This device is particularly suitable for implementing buffer registers, unidirectional bus drivers, and working registers.
The SN74ALVCH16843 can be used as two 9-bit latches or one 18 -bit latch. The 18 latches are transparent D-type latches. The device has noninverting data (D) inputs and provides true data at its outputs.
A buffered output-enable ( $\overline{\mathrm{OE}}$ ) input can be used to place the nine outputs in either a normal logic state (high or low logic levels) or ahigh-impedance state. The outputs also are in the high-impedance state during power-up and power-down conditions. The outputs remain in the high-impedance state while the device is powered down. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

The output-enable ( $\overline{\mathrm{OE}}$ ) input does not affect the internal operations of the latch. Previously stored data can be retained or new data can be entered while the outputs are in the high-impedance state.
To ensure the high-impedance state during power up or power down, $\overline{O E}$ should be tied to $V_{C c}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
Active bus-hold circuitry is provided to hold unused or floating inputs at a valid logic level.
The SN74ALVCH16843 is available in Tl's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area.
The SN74ALVCH16843 is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

FUNCTION TABLE
(each 9-blt latch)

| INPUTS |  |  |  |  | OUTPUT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PRE | $\overline{\text { CLR }}$ | $\overline{\text { OE }}$ | LE | D | Q |
| L | X | L | X | X | H |
| H | L | L | X | X | L |
| H | H | L | H | L | L |
| H | H | L | H | H | H |
| H | H | L | L | X | Q |
| X | X | H | X | X | Z |

absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\boldsymbol{\dagger}$



Input clamp current, $\mathrm{I}_{\mathrm{IK}}\left(\mathrm{V}_{\mathrm{I}}<0\right)$...................................................................... -50 mA


Continuous current through each $\mathrm{V}_{\mathrm{CC}}$ or GND .................................................. $\pm 100 \mathrm{~mA}$
Maximum power dissipation at $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$ (in still air) (see Note 3): DGG package $\ldots \ldots \ldots \ldots \ldots \ldots .1 \mathrm{~W}$
DL package ...................... 1.4 W
Storage temperature range, $\mathrm{T}_{\text {stg }}$ $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This value is limited to 4.6 V maximum.
3. The maximum package power dissipation is calculated using a junction temperature of $150^{\circ} \mathrm{C}$ and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the ABT Advanced BiCMOS Technology Data Book.
recommended operating conditions (see Note 4)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 2.3 | 3.6 | V |
|  | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 1.7 |  | V |
|  | Hign-level | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V | 2 |  |  |
|  | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 0.7 |  |
| VIL | Low-level input volage | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V |  | 0.8 | V |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | -12 |  |
| IOH | High-level output current | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | -12 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | -24 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | 12 |  |
| ${ }^{\text {IOL}}$ | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | 12 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 24 |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate |  | 0 | 10 | $\mathrm{ns} / \mathrm{N}$ |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

- Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- EPIC ${ }^{\text {TM }}$ (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, $R=0$ )
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages


## description

This 18-bit bus-interface flip-flop is designed for $2.3-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
The SN74ALVCH16823 features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. This device is particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers with parity, and working registers.
The SN74ALVCH16823 can be used as two 9-bit flip-flops or one 18-bit flip-flop. With the clock-enable (CLKEN) input low, the D-type flip-flops enter data on the low-to-high transitions of the clock. Taking $\overline{C L K E N}$ high disables the clock buffer, thus latching the outputs. Taking the clear ( $\overline{\mathrm{CLR}}$ ) input low causes the Q outputs to go low independently of the clock.

DGG OR DL PACKAGE (TOP VIEW)


A buffered output-enable $(\overline{\mathrm{OE}})$ input can be used to place the nine outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.
The output-enable ( $\overline{\mathrm{OE}}$ ) input does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.
To ensure the high-impedance state during power up or power down, $\overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{Cc}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
logic symbolt

$\dagger$ This symbol is in accordance with ANSIIIEEE Std 91-1984 and IEC Publication 617-12.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$



Output voltage range, $\mathrm{V}_{\mathrm{O}}$ (see Notes 1 and 2) $\ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots . .$.
Input clamp current, $\mathrm{I}_{\mathrm{K}}\left(\mathrm{V}_{\mathrm{I}}<0\right)$. ..................................................................... 50 mA
Output clamp current, $\mathrm{I}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right.$ or $\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}$ ) ................................................... $\pm 50 \mathrm{~mA}$

Continuous current through each $\mathrm{V}_{\mathrm{CC}}$ or GND ................................................. $\pm 100 \mathrm{~mA}$

DL package ..................... 1.4 W
Storage temperature range, $\mathrm{T}_{\text {stg }}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This value is limited to 4.6 V maximum.
3. The maximum package power dissipation is calculated using a junction temperature of $150^{\circ} \mathrm{C}$ and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the ABT Advanced BiCMOS Technology Data Book.
recommended operating conditions (see Note 4)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{Cc}}$ | Supply voltage |  | 2.3 | 3.6 | V |
|  | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 1.7 |  | V |
| $\mathrm{V}_{\text {IH }}$ | High-levelinput vorage | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V | 2 |  | $v$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 0.7 | V |
|  | Low-levol input volage | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V |  | 0.8 |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{0}$ | Output voltage |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | -12 |  |
| IOH | High-level output current | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | -12 | mA |
|  |  | $\mathrm{V}_{C C}=3 \mathrm{~V}$ |  | -24 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | 12 |  |
| IOL | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | 12 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 24 |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate |  | 0 | 10 | $\mathrm{ns} / \mathrm{N}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.
timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

switching characteristics over recommended operating free-air temperature range, $\mathrm{C}_{\mathrm{L}}=\mathbf{5 0} \mathrm{pF}$ (unless otherwise noted) (see Figures 1 and 2)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{C C}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{cc}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| ${ }_{\text {max }}$ |  |  | 150 |  | 150 |  | 150 |  | MHz |
| ${ }^{\text {tpd }}$ | CLK | Q | 1 | 6.4 |  | 5.2 | 1 | 4.5 | ns |
|  | $\overline{C L R}$ | Q | 1.4 | 6 |  | 5.2 | 1.2 | 4.6 |  |
| ten | $\overline{\mathrm{OE}}$ | Q | 1 | 6.5 |  | 5.7 | 1 | 4.8 | ns |
| $t_{\text {dis }}$ | $\overline{\text { OE }}$ | Q | 1.8 | 5.6 |  | 4.7 | 1.3 | 4.5 | ns |

operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP | TYP |  |
| $C_{p d}$ | Power dissipation capacitance | Outputs enabled |  | $C_{L}=50 \mathrm{pF}, \quad \mathrm{f}=10 \mathrm{MHz}$ | 27 | 30 | pF |
|  |  | Outputs disabled | 16 |  | 18 |  |  |

## PARAMETER MEASUREMENT INFORMATION <br> $\mathbf{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ AND $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$



| TEST | S1 |
| :---: | :---: |
| $\begin{gathered} \mathrm{t}_{\mathrm{pd}} \\ \mathrm{t}_{\mathrm{PLz}} / \mathrm{t}_{\text {PZL }} \\ \mathrm{t}_{\mathrm{PHZ}} / \mathrm{t}_{\mathrm{PZH}} \end{gathered}$ | $\begin{gathered} \text { Open } \\ 6 \mathrm{~V} \\ \text { GND } \end{gathered}$ |




VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{tf}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. tpLZ and tpHZ are the same as tdis.
F. tPZL and $\mathrm{t}_{\mathrm{PZ}} \mathrm{H}$ are the same as $\mathrm{t}_{\mathrm{en}}$.
G. tPLH and tPHL are the same as $\mathrm{t}_{\mathrm{pd}}$ -

Figure 2. Load Circuit and Voltage Waveforms
－Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
－EPIC ${ }^{\text {TM }}$（Enhanced－Performance Implanted CMOS）Submicron Process
－Bus Hold on Data Inputs Eliminates the Need for External Pullup／Pulldown Resistors
－Plastic 300－mil Thin Shrink Small－Outline Package

## description

This 1－bit－to－2－bit address driver is designed for $2.3-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation．
Active bus－hold circuitry is provided to hold unused or floating inputs at a valid logic level．

To ensure the high－impedance state during power up or power down，OE should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor；the minimum value of the resistor is determined by the current－sinking capability of the driver．

The SN74ALVCH16830 is packaged in Tl＇s thin shrink small－outline（DBB）package，which provides twice the I／O pin count and functionality of standard small－outline packages in the same printed－circuit－board area．
The SN74ALVCH16830 is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ ．
FUNCTION TABLE

| INPUTS |  |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { OE1 }}$ | $\overline{\text { OE2 }}$ | A | 1Yn | 2Yn |
| L | H | H | H | Z |
| L | H | L | L | Z |
| H | L | H | Z | H |
| H | L | L | Z | L |
| L | L | H | H | H |
| L | L | L | L | L |
| H | H | X | Z | Z |


recommended operating conditions (see Note 4)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VCC | Supply voltage |  | 2.3 | 3.6 | V |
|  | High-level input voltage | $\mathrm{V}_{C C}=2.3 \mathrm{~V}$ to 2.7 V | 1.7 |  |  |
| $V_{1}$ | High-level input volage | $\mathrm{V}_{C C}=2.7 \mathrm{~V}$ to 3.6 V | 2 |  |  |
|  | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 0.7 | V |
| $V_{\text {IL }}$ | Low-level input volage | $\mathrm{V}_{C C}=2.7 \mathrm{~V}$ to 3.6 V |  | 0.8 |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{0}$ | Output voltage |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | -12 |  |
| IOH | High-level output current | $\mathrm{V}_{\text {CC }}=2.7 \mathrm{~V}$ |  | -12 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | -24 |  |
|  |  | $\mathrm{V}_{\text {CC }}=2.3 \mathrm{~V}$ |  | 12 |  |
| IOL | Low-level output current | $\mathrm{V}_{\text {CC }}=2.7 \mathrm{~V}$ |  | 12 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 24 |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate |  | 0 | 10 | ns/V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

PARAMETER MEASUREMENT INFORMATION
$V_{C C}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$



> VOLTAGE WAVEFORMS
> ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}$, $\mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis. }}$.
F. $\mathrm{t}_{\mathrm{PZL}}$ and $\mathrm{tPZH}^{2}$ are the same as ten.
G. tPHL and tPLH are the same as tpd.

Figure 1. Load CIrcult and Voltage Waveforms

- Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family EPICTM (Enhanced-Performance Implanted CMOS) Submicron Process
- Output Ports Have Equivalent 26- $\Omega$ Series Resistors, So No External Resistors Are Required
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Plastic 300-mil Thin Shrink Small-Outline Package


## description

This 1-bit-to-2-bit address driver is designed for $2.3-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
Active bus-hold circuitry is provided to hold unused or floating inputs at a valid logic level.
The outputs, which are designed to sink up to 12 mA , include $26-\Omega$ resistors to reduce overshoot and undershoot.
To ensure the high-impedance state during power up or power down, $\overline{O E}$ should be tied to $V_{C C}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
The SN74ALVCH162830 is packaged in Tl's thin shrink small-outline (DBB) package, which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.
The SN74ALVCH162830 is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

| FUNCTION TABLE |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| INPUTS   OUTPUTS  <br> $\overline{\text { OE1 }}$ $\overline{\text { OE2 }}$ A 1Yn  <br> 2Yn     <br> L H H H  <br> L H L L  <br> H L H Z  <br> H L L Z  <br> L L H H  <br> L L L L  <br> H H X Z  <br> L     |  |  |  |  |


| DBB PACKAGE (TOP VIEW) |  |
| :---: | :---: |
| 2 Y 2 l | $\left.\square_{80}\right] 1 \mathrm{Y} 3$ |
| 1 Y 2 | $79]$ |
| GND 3 | 78 GND |
| $2 \mathrm{Y} 1{ }^{4}$ | 77 1Y4 |
| $1 \mathrm{Y} 1{ }^{5}$ | 76 2Y4 |
| $v_{\text {cc }} 6$ | 75 V CC |
| A1 7 | 741 Y 5 |
| A2 8 | $73{ }^{2} \mathrm{Y} 5$ |
| GND 9 | 72 GND |
| A3 10 | 71.1 Y 6 |
| A4 11 | $70{ }^{2 Y 6}$ |
| GND 12 | 69 GND |
| A5 13 | $681 \mathrm{Y7}$ |
| A6 14 | 67.2 Y |
| $\mathrm{V}_{\mathrm{CC}} 15$ | 66 V cc |
| A7 16 | $65] 1 Y 8$ |
| A8 17 | 64 2Y8 |
| GND 18 | 63 GND |
| A9 19 | $62^{6} 1 \mathrm{Y9}$ |
| OE1 20 | 61.2 Y 9 |
| OE2 21 | 601 Y 10 |
| A10 22 | 592 Y 10 |
| GND 23 | 58 GND |
| A11 24 | 57 1Y11 |
| A12 25 | $56{ }^{2} \mathrm{Y} 11$ |
| VCC [ 26 | 55. |
| A13 27 | 541 Y 12 |
| A14 28 | $53] 2 \mathrm{Y} 12$ |
| GND [ 29 | 52 GND |
| A15 30 | 51.1 Y 13 |
| A16 31 | $50] 2 \mathrm{Y} 13$ |
| GND [ 32 | $49]$ GND |
| A17 33 | 48 1 Y14 |
| A18 34 | $47 \mathrm{2Y14}$ |
| $\mathrm{V}_{\mathrm{cc}}$ [35 | 46 V CC |
| 2 Y 18 -36 | 451 Y 15 |
| 1 Y 18 -37 | $44{ }^{2} 1515$ |
| GND 38 | 43 GND |
| 2 Y 17 [ 39 | 421 Y 16 |
| 1 Y 17 C 40 | 41 2Y16 |

recommended operating conditions (see Note 4)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply vottage |  | 2.3 | 3.6 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 1.7 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V | 2 |  |  |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 0.7 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V |  | 0.8 |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{0}$ | Output voltage |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| IOH | High-level output current | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | -6 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | -8 |  |
|  |  | $V_{C C}=3 \mathrm{~V}$ |  | -12 |  |
| loL | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | 6 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | 8 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 12 |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate |  | 0 | 10 | ns/V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

## PARAMETER MEASUREMENT INFORMATION

$\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$


| TEST | S1 |
| :---: | :---: |
| $\begin{gathered} \mathrm{t}_{\text {pd }} \\ \mathrm{t}_{\mathrm{PL}} / \mathrm{t}_{\mathrm{PZL}} \\ \mathrm{t}_{\mathrm{PHZ}} / \mathrm{t}_{\mathrm{PZH}} \end{gathered}$ | Open 4.6 V GND |




NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}$, $\mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis. }}$.
F. $t_{P Z L}$ and $\mathrm{t}_{\mathrm{PZ}} \mathrm{H}$ are the same as ten.
G. tPHL and tpLH are the same as tpd.

Figure 1. Load CIrcuit and Voltage Waveforms

- EPIC ${ }^{\text {™ }}$ (Enhanced-Performance Implanted CMOS) Submicron Process
- Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages


## description

This 20-bit universal bus driver is designed for $2.3-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
Data flow from $A$ to $Y$ is controlled by the output-enable (OE) input. The device operates in the transparent mode when the latch-enable ( $\overline{\mathrm{LE}}$ ) input is low. The A data is latched if the clock (CLK) input is held at a high or low logic level. If $\overline{L E}$ is high, the A-bus data is stored in the latch/flip-flop on the low-to-high transition of CLK. When OE is high, the outputs are in the high-impedance state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
The SN74ALVCH16836 is available in Tl's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area.
The SN74ALVCH16836 is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.


[^9]
## logic diagram (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\boldsymbol{\dagger}$

Supply voltage range, $\mathrm{V}_{\mathrm{CC}} \ldots \ldots . . \ldots . .$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to 4.6 V Input voltage range, $\mathrm{V}_{1}$ (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to 4.6 V
Output voltage range, $\mathrm{V}_{\mathrm{O}}$ (see Notes 1 and 2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
Input clamp current, $l_{\mathrm{IK}}\left(\mathrm{V}_{1}<0\right)$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -50 mA
Output clamp current, $\mathrm{I}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right.$ or $\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}$ ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm 50 \mathrm{~mA}$
Continuous output current, $\mathrm{I}_{\mathrm{O}}\left(\mathrm{V}_{\mathrm{O}}=0\right.$ to $\mathrm{V}_{\mathrm{C}}$ ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm 50 \mathrm{~mA}$
Continuous current through each $\mathrm{V}_{\mathrm{CC}}$ or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm 100 \mathrm{~mA}$
Maximum power dissipation at $T_{A}=55^{\circ} \mathrm{C}$ (in still air) (see Note 3): DGG package .................... 1 W
DL package ........................ 1.4 W
Storage temperature range, $\mathrm{T}_{\text {stg }}$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This value is limited to 4.6 V maximum.
3. The maximum package power dissipation is calculated using a junction temperature of $150^{\circ} \mathrm{C}$ and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the ABT Advanced BiCMOS Technology Data Book.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$.
$\ddagger$ This is the bus-hold maximum dynamic current required to switch the input from one state to another.
§ For I/O ports, the parameter IOZ includes the input leakage current.
timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)


## PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES

| TEST | S1 |
| :---: | :---: |
|  | $\begin{aligned} & \text { Open } \\ & 4.6 \mathrm{~V} \end{aligned}$ GND |


VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. tPLZ $^{2}$ and $\mathrm{t}_{\mathrm{PHZ}}$ are the same as $\mathrm{t}_{\text {dis. }}$.
F. tpZL and tpZH are the same as ten.
G. $\mathrm{t}_{\mathrm{PL}}$ and $\mathrm{t}_{\mathrm{PHL}}$ are the same as $\mathrm{t}_{\mathrm{pd}}$.

Figure 1. Load Circuit and Voltage Waveforms

- Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- Supports SSTL_3 Signal Inputs and Outputs
- Flow-Through Architecture Optimizes PCB Layout
- Meets SSTL_3 Class I and Class II Specifications
- Packaged In Plastic Thin Shrink Small-Outline Package


## description

This 20-bit universal bus driver is designed for 3-V to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation and SSTL_3 or LVTTL I/O levels.

Data flow from $A$ to $Y$ is controlled by the output-enable ( $\overline{O E}$ ). The device operates in the transparent mode when LE is high. The A data is latched if LE is low and CLK is held at a high or low logic level. If LE is low, the A-bus data is stored in the latch/flip-flop on the low-to-high transition of CLK. When $\overline{O E}$ is high, the outputs are in the high-impedance state.
To ensure the high-impedance state during power up or power down, $\overline{O E}$ should be tied to $V_{C C}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
The SN74SSTL16837 is available in Tl's thin shrink small-outline package, which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN74SSTL16837 is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

recommended operating conditions (see Note 4)

|  |  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | Supply voltage |  | 3 |  | 3.6 | V |
| $V_{\text {DDQ }}$ | 1/O supply voltage |  | 3 |  | 3.6 | V |
| $\mathrm{V}_{\text {REF }}$ | Supply voltage |  | 1.3 | 1.5 | 1.7 | V |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 |  | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | All pins | $\mathrm{V}_{\text {REF }+200 \mathrm{mV}}$ |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage | All pins |  |  | $\mathrm{V}_{\text {REF }}-200 \mathrm{mV}$ | V |
| IOH | High-level output current |  |  |  | -20 | mA |
| IOL | Low-level output current |  |  |  | 20 |  |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | -40 |  | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: Unused inputs must be held high or low to prevent them from floating.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | MIN | TYP ${ }^{\text {d }}$ MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IK }}$ |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ | $\mathrm{I}=-18 \mathrm{~mA}$ |  | -1.2 |  |
| VOH |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V | $\mathrm{I}^{\mathrm{OH}}=-100 \mu \mathrm{~A}$ |  |  | V |
|  |  | $V_{C C}=3 \mathrm{~V}$ | $1 \mathrm{OH}=-16 \mathrm{~mA}$ | 2.2 |  |  |
|  |  | $1 \mathrm{OH}=-20 \mathrm{~mA}$ | 2.1 |  |  |
| VOL |  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V | $\mathrm{IOL}=100 \mu \mathrm{~A}$ |  |  | V |
|  |  | $\mathrm{V}_{C C}=3 \mathrm{~V}$ | $\mathrm{I}^{\mathrm{OH}}=16 \mathrm{~mA}$ |  | 0.5 |  |  |
|  |  | $1 \mathrm{OH}=20 \mathrm{~mA}$ |  | 0.55 |  |  |
| 11 | LE |  | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}$ | $\mathrm{V}_{1}=2.1 \mathrm{~V}$ or $0.9 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=1.3 \mathrm{~V}$ or 1.7 V |  | $\pm 40$ | $\mu \mathrm{A}$ |
|  | LE | $\mathrm{V}_{1}=3.6 \mathrm{~V}$ or $0, \quad \mathrm{~V}_{\text {REF }}=1.3 \mathrm{~V}$ or 1.7 V |  |  | $\pm 500$ |  |  |
|  | Data inputs, $\overline{O E}$ | $\mathrm{V}_{1}=2.1 \mathrm{~V}$ or $0.9 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=1.3 \mathrm{~V}$ or 1.7 V |  |  | $\pm 5$ |  |  |
|  | Data inputs, $\overline{O E}$ | $\mathrm{V}_{1}=3.6 \mathrm{~V}$ or $0, \quad \mathrm{~V}_{\text {REF }}=1.3 \mathrm{~V}$ or 1.7 V |  |  | $\pm 5$ |  |  |
|  | CLK | $\mathrm{V}_{1}=2.1 \mathrm{~V}$ or $0.9 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=1.3 \mathrm{~V}$ or 1.7 V |  |  | $\pm 150$ |  |  |
|  | CLK | $\mathrm{V}_{1}=3.6 \mathrm{~V}$ or $0, \quad \mathrm{~V}_{\text {REF }}=1.3 \mathrm{~V}$ or 1.7 V |  |  | $\pm 2$ | mA |  |
|  | $\mathrm{V}_{\text {REF }}$ | $\mathrm{V}_{\text {REF }}=1.3 \mathrm{~V}$ or 1.7 V |  |  | $\pm 150$ | $\mu \mathrm{A}$ |  |
| loz |  | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{O}}=0.9 \mathrm{~V}$ or 2.1 V |  | $\pm 10$ | $\mu \mathrm{A}$ |  |
|  |  | $\mathrm{V}_{\mathrm{O}}=0$ or 3.6 V |  | $\pm 10$ |  |  |
| ICC |  |  | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}$ | $\mathrm{V}_{1}=2.1 \mathrm{~V}$ or $0.9 \mathrm{~V}, \mathrm{l} \mathrm{O}=0$ |  | 90 | mA |
|  |  | $\mathrm{V}_{1}=3.6 \mathrm{~V}$ or $0, \quad \mathrm{l}=0$ |  |  | 90 |  |  |
| $\mathrm{C}_{i}$ | Control pin | $V_{C C}=3.3 \mathrm{~V}$ | $\mathrm{V}_{1}=2.1 \mathrm{~V}$ or 0.9 V |  |  | pF |  |
|  | A port |  |  |  |  |  |  |
| Co | Y port | $\mathrm{V}_{C C}=3.3 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{O}}=2.1 \mathrm{~V}$ or 0.9 V |  |  | pF |  |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

PARAMETER MEASUREMENT INFORMATION


NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $P R R \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 1 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 1 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $V T T=V_{\text {REF }}=V C C \times 0.45$
F. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
G. tPZL and tPZH are the same as ten.
H. $t_{P H L}$ and tpLH are the same as $t_{p d}$.

Figure 1. Load Circuit and Voltage Waveforms

- Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- EPIC ${ }^{\text {TM }}$ (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, $R=0$ )
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages


## description

This 20-bit non-inverting buffer/driver is designed for $2.3-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{Cc}}$ operation.
The SN74ALVCH16827 is composed of two 10-bit sections with separate output-enable signals. For either 10 -bit buffer section, the two output-enable (1 $\overline{\mathrm{OE}} 1$ and $1 \overline{\mathrm{OE} 2}$ or $2 \overline{\mathrm{OE} 1}$ and 2 $\overline{\mathrm{OE} 2}$ ) inputs must both be low for the corresponding Y outputs to be active. If either output-enable input is high, the outputs of that 10 -bit buffer section are in the high-impedance state.

To ensure the high-impedance state during power up or power down, $\overline{O E}$ should be tied to $V_{C C}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
The SN74ALVCH16827 is available in Tl's shrink small-outline (DL) and thin shrink small-outine (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area.
The SN74ALVCH16827 is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$


$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This value is limited to 4.6 V maximum. For more information, refer to the Package Thermal Considerations application note in the ABT Advanced BiCMOS Technology Data Book.
recommended operating conditions (see Note 4)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 2.3 | 3.6 | V |
|  | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 1.7 |  | V |
| $V_{\text {IH }}$ | lever input voitage | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V | 2 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 0.7 | V |
| $V_{\text {IL }}$ | Low-level input voitage | $\mathrm{V}_{C C}=2.7 \mathrm{~V}$ to 3.6 V |  | 0.8 |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{0}$ | Output voltage |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | -12 |  |
| IOH | High-level output current | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | -12 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | -24 |  |
|  |  | $\mathrm{V}_{\text {CC }}=2.3 \mathrm{~V}$ |  | 12 |  |
| ${ }^{\prime} \mathrm{OL}$ | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | 12 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 24 |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate |  | 0 | 10 | $\mathrm{ns} / \mathrm{N}$ |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

## PARAMETER MEASUREMENT INFORMATION <br> $$
V_{C C}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}
$$



| TEST | S1 |
| :---: | :---: |
| tpd $^{\text {Pd }}$ | Open |
| tpL/tpZL $^{\text {tpHz }}$ | 4.6 V |
| tPHZ | GND |



NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $P R R \leq 10 \mathrm{MHz}, \mathrm{ZO}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{tf}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis. }}$.
F. $t_{P Z L}$ and $t_{P Z H}$ are the same as $t_{e n}$.
G. tPLH and $t_{P H L}$ are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

- Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- EPIC ${ }^{\text {TM }}$ (Enhanced-Performance Implanted CMOS) Submicron Process
- Output Ports Have Equivalent $26-\Omega$ Series Resistors, So No External Resistors Are Required
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $\mathrm{C}=\mathbf{2 0 0} \mathrm{pF}$, $\mathrm{R}=0$ )
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages


## description

This 20-bit noninverting buffer/driver is designed for $2.3-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
The SN74ALVCH162827 is composed of two 10-bit sections with separate output-enable signals. For either 10 -bit buffer section, the two output-enable ( $1 \overline{\mathrm{OE}} 1$ and $1 \overline{\mathrm{OE} 2}$ or $2 \overline{\mathrm{OE}}$ and 2ОE2) inputs must both be low for the corresponding $Y$ outputs to be active. If either output-enable input is high, the outputs of that 10-bit buffer section are in the high-impedance state.

| $\begin{gathered} \text { DGG OR D } \\ \text { (TOF } \end{gathered}$ | dL PACKAGE VIEW) |
| :---: | :---: |
| $1 \overline{O E 1}]_{1}$ | $\left.\cup_{56}\right]_{1 \overline{O E} 2}$ |
| $1 Y_{1} 0_{2}$ | 55 1A1 |
| $1 \mathrm{Y} 2{ }^{\text {[ }}$ | 54 1A2 |
| GND[4 | 53 GND |
| $1 \mathrm{Y} \square^{5}$ | 52 1A3 |
| $1 \mathrm{Y} \mathrm{Cl}_{6}$ | 51 1A4 |
| vcc ${ }^{\text {a }}$ | 50 v CC |
| 1 Y 58 | 491 1 5 |
| 1 Y 69 | 48 1A6 |
| $1 \mathrm{Y7}$ [10 | 47 1A7 |
| GND 11 | 46 GND |
| $1 \mathrm{Y} \mathrm{C}^{12}$ | 45 1A8 |
| $1 \mathrm{Y9}$ 13 | 44 1A9 |
| 1Y10 14 | 43 1A10 |
| $2 \mathrm{Y} 1{ }^{15}$ | 42 2A1 |
| 2 Y [16 | 41 2A2 |
| $2 \mathrm{Y}{ }^{\text {a }} 17$ | 40 2A3 |
| GND 18 | 39 GND |
| 2 Y 419 | 38 2A4 |
| 2 Y 50 | 37 2A5 |
| 2 Y 621 | 36 2A6 |
| $\mathrm{v}_{\mathrm{CC}} \mathrm{L}_{22}$ | ${ }^{35} \mathrm{~V}_{\mathrm{CC}}$ |
| $2 \mathrm{Y}^{\text {a }} 23$ | 34 2A7 |
| 2 Y 8 [24 | 33 2A8 |
| GND [ 25 | 32 GND |
| 2 Y 9 [26 | 31 2A9 |
| $2 \mathrm{Y} 10{ }^{27}$ | 30 2A10 |
| $2 \overline{\mathrm{EF}} \mathrm{C} 28$ | $29] 2 \overline{O E 2}$ |

The outputs, which are designed to sink up to 12 mA , include $26-\Omega$ resistors to reduce overshoot and undershoot.
To ensure the high-impedance state during power up or power down, $\overline{O E}$ should be tied to $V_{C C}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
The SN74ALVCH162827 is available in Tl's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area.

The SN74ALVCH162827 is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$ ..... -0.5 V to 4.6 V
Input voltage range, $\mathrm{V}_{1}$ (see Note 1) ..... -0.5 V to 4.6 V
Output voltage range, $\mathrm{V}_{\mathrm{O}}$ (see Notes 1 and 2) 0.5 V to $\mathrm{V}_{\mathrm{CC}}$ ..... $+0.5 \mathrm{~V}$
Input clamp current, $l_{\mathrm{IK}}\left(\mathrm{V}_{1}<0\right)$ ..... $-50 \mathrm{~mA}$
Output clamp current, $\mathrm{I}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right.$ or $\left.\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}\right)$ ..... $\pm 50 \mathrm{~mA}$
Continuous output current, $\mathrm{l}_{\mathrm{O}}\left(\mathrm{V}_{\mathrm{O}}=0\right.$ to $\left.\mathrm{V}_{\mathrm{C}}\right)$ ..... $\pm 50 \mathrm{~mA}$
Continuous current through each $\mathrm{V}_{\mathrm{CC}}$ or GND ..... $\pm 100 \mathrm{~mA}$
Maximum power dissipation at $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$ (in still air): DGG package ..... 1 W
DL package ..... 1.4 W
Storage temperature range, $\mathrm{T}_{\text {stg }}$ ..... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This value is limited to 4.6 V maximum.
3. The maximum package power dissipation is calculated using a junction temperature of $150^{\circ} \mathrm{C}$ and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the ABT Advanced BiCMOS Technology Data Book.
recommended operating conditions (see Note 4)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 2.3 | 3.6 | V |
|  |  | $\mathrm{V}_{\text {CC }}=2.3 \mathrm{~V}$ to 2.7 V | 1.7 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V | 2 |  | $v$ |
|  | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 0.7 | V |
| VIL | Low-level inpurvorage | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V |  | 0.8 |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage |  | 0 | V CC | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | -6 |  |
| IOH | High-level output current | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | -8 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | -12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | 6 |  |
| IOL | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | 8 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 12 |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate |  | 0 | 10 | ns/V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

## PARAMETER MEASUREMENT INFORMATION $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$



| TEST | S1 |
| :---: | :---: |
| tpd | Open |
| tPLz/tPZL | 4.6 V |
| $\mathrm{tPHz}^{\prime} \mathrm{t}_{\text {PZH }}$ | GND |


VOLTAGE WAVEFORMS SETUP AND HOLD TIMES
VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES


NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{ZO}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{f} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.

F. tPZL and tPZH are the same as ten.
G. tPLH and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

- Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- EPIC ${ }^{\text {TM }}$ (Enhanced-Performance Implanted CMOS) Submicron Process
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method3015; Exceeds 200 V Using Machine Model ( $\mathrm{C}=200 \mathrm{pF}, \mathrm{R}=0$ )
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages


## description

This 20-bit bus-interface D-type latch is designed for $2.3-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
The SN74ALVCH16841 features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. This device is particularly suitable for implementing buffer registers, unidirectional bus drivers, and working registers.
The SN74ALVCH16841 can be used as two 10-bit latches or one 20 -bit latch. The 20 latches are transparent D-type latches. The device has noninverting data ( $D$ ) inputs and provides true data at its outputs. While the latch-enable (1LE or 2LE) input is high, the Q outputs of the corresponding 10-bit latch follow the $D$ inputs. When LE is taken low, the Q outputs are latched at the levels set up at the $D$ inputs.
A buffered output-enable ( $1 \overline{\mathrm{OE}}$ or $2 \overline{\mathrm{OE}}$ ) input can be used to place the outputs of the corresponding 10 -bit latch in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly.
The output-enable ( $\overline{\mathrm{OE}}$ ) input does not affect the internal operation of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.
To ensure the high-impedance state during power up or power down, $\bar{O}$ should be tied to $\mathrm{V}_{\mathrm{Cc}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
Active bus-hold circuitry is provided to hold unused or floating inputs at a valid logic level.
The SN74ALVCH16841 is available in Tl's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area.
The SN74ALVCH16841 is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

# SN74ALVCH16841 <br> 20-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS 

absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This value is limited to 4.6 V maximum.
3. The maximum package power dissipation is calculated using a junction temperature of $150^{\circ} \mathrm{C}$ and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the ABTAdvanced BiCMOS Technology Data Book.
recommended operating conditions (see Note 4)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 2.3 | 3.6 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 1.7 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V | 2 |  | $v$ |
| $\mathrm{V}_{11}$ | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 0.7 | V |
|  | Low-level iput volage | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V |  | 0.8 |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{0}$ | Output voltage |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | -12 |  |
| IOH | High-level output current | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | -12 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | -24 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | 12 |  |
| IOL | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | 12 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 24 |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate |  | 0 | 10 | $\mathrm{ns} / \mathrm{N}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.
timing requirements over recommended ranges of supply voltage and operating free-air temperature, (unless otherwise noted) (see Figures 1 and 2)

| PARAMETER |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\text {cc }}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{t}_{\text {w }}$ | Pulse duration, LE high or low | 3.3 |  | 3.3 |  | 3.3 |  | ns |
| $\mathrm{t}_{\text {su }}$ | Setup time, data before LET | 0.9 |  | 0.7 |  | 1.1 |  | ns |
| th | Hold time, data after LE $\uparrow$ | 1.2 |  | 1.5 |  | 1.1 |  | ns |

switching characteristics over recommended operating free-air temperature range, $\mathrm{C}_{\mathrm{L}}=\mathbf{5 0} \mathrm{pF}$ (unless otherwise noted) (see Figures 1 and 2)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\text {cc }}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \hline V_{C C}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| ${ }^{\text {tpd }}$ | D | Q | 1.1 | 5.6 |  | 4.7 | 1.2 | 3.9 | ns |
|  | LE | Q | 1 | 6.2 |  | 5.1 | 1 | 4.3 |  |
| ten | $\overline{O E}$ | Q | 1 | 6.7 |  | 6 | 1 | 4.9 | ns |
| $t_{\text {dis }}$ | $\overline{\mathrm{OE}}$ | Q | 1.8 | 5.5 |  | 4.3 | 1.3 | 4.1 | ns |

operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS | $\begin{gathered} \mathrm{v}_{\mathrm{cc}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \hline V_{C C}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP | TYP |  |
| $C_{\text {pd }}$ | Power dissipation capacitance | Outputs enabled |  | $C_{L}=50 \mathrm{pF}, \quad \mathrm{f}=10 \mathrm{MHz}$ | 12 | 20 | pF |
|  |  | Outputs disabled | 1 |  | 3 |  |  |

## PARAMETER MEASUREMENT INFORMATION

 $\mathbf{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ AND $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$

| TEST | S1 |
| :---: | :---: |
| ${ }^{\text {tpd }}$ tplzitpzL tphz/tpzH | $\begin{gathered} \text { Open } \\ 6 \mathrm{~V} \\ \text { GND } \end{gathered}$ |




NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $t_{P Z H}$ are the same as $t_{\text {en }}$.
G. $t_{P L H}$ and $t_{P H L}$ are the same as $t_{p d}$.

Figure 2. Load Circuit and Voltage Waveforms

- Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- EPIC ${ }^{\text {TM }}$ (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $\mathrm{C}=\mathbf{2 0 0} \mathrm{pF}, \mathrm{R}=0$ )
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages


## description

This 20-bit flip-flop is designed specifically for $2.3-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
The SN74ALVCH16721 20 flip-flops are edgetriggered D-type flip-flops with qualified clock storage. On the positive transition of the clock (CLK) input, the device provides true data at the Qoutputs if the clock-enable (CLKEN) input is low. If CLKEN is high, no data is stored.
A buffered output-enable ( $\overline{\mathrm{OE}}$ ) input places the 20 outputs in either a normal logic state (high or low) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components. $\overline{O E}$ does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.
To ensure the high-impedance state during power up or power down, $\overline{O E}$ should be tied to $V_{C C}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
The SN74ALVCH16721 is available in Tl's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area.
The SN74ALVCH16721 is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.
recommended operating conditions (see Note 4)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VCC | Supply voltage |  | 2.3 | 3.6 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 1.7 |  |  |
| $\mathrm{V}_{1} \mathrm{H}$ | Hign-level input voitage | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V | 2 |  | $v$ |
|  | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 0.7 | V |
| $V_{\text {IL }}$ | Low-level input volage | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V |  | 0.8 |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{0}$ | Output voltage |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | -12 |  |
| IOH | High-level output current | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | -12 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | -24 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | 12 |  |
| IOL | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | 12 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 24 |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate |  | 0 | 10 | $\mathrm{ns} / \mathrm{V}$ |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: Unused control inputs must be heid high or low to prevent them from floating.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | Vcc | MIN TYPt | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH |  | $1 \mathrm{OH}=-100 \mu \mathrm{~A}$ |  | 2.3 V to 3.6 V | $\mathrm{V}_{\mathrm{CC}}-0.2$ |  | V |
|  |  | $1 \mathrm{OH}=-6 \mathrm{~mA}$, | $\mathrm{V}_{\mathrm{IH}}=1.7 \mathrm{~V}$ | 2.3 V | 2 |  |  |
|  |  | $\mathrm{I}^{\mathrm{OH}}=-12 \mathrm{~mA}$, | $\mathrm{V}_{1 \mathrm{H}}=1.7 \mathrm{~V}$ | 2.3 V | 1.7 |  |  |
|  |  | $1 \mathrm{OH}=-12 \mathrm{~mA}$, | $\mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}$ | 2.7 V | 2.2 |  |  |
|  |  | $1 \mathrm{OH}=-12 \mathrm{~mA}$, | $\mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}$ | 3 V | 2.4 |  |  |
|  |  | $1 \mathrm{OH}=-24 \mathrm{~mA}$, | $\mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}$ | 3 V | 2 |  |  |
| VOL |  | $\mathrm{OL}=100 \mu \mathrm{~A}$ |  | 2.3 V to 3.6 V |  | 0.2 | V |
|  |  | $\mathrm{IOL}=6 \mathrm{~mA}$, | $\mathrm{V}_{\mathrm{IL}}=0.7 \mathrm{~V}$ | 2.3 V |  | 0.4 |  |
|  |  | $\mathrm{OL}=12 \mathrm{~mA}$, | $\mathrm{V}_{\mathrm{IL}}=0.7 \mathrm{~V}$ | 2.3 V |  | 0.7 |  |
|  |  | $\mathrm{IOL}=12 \mathrm{~mA}$, | $\mathrm{V}_{\text {IL }}=0.8 \mathrm{~V}$ | 2.7 V |  | 0.4 |  |
|  |  | $\mathrm{OL}=24 \mathrm{~mA}$, | $\mathrm{V}_{\text {IL }}=0.8 \mathrm{~V}$ | 3 V |  | 0.55 |  |
| 11 |  | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND |  | 3.6 V |  | $\pm 5$ | $\mu \mathrm{A}$ |
| $1 /$ (hold) |  | $\mathrm{V}_{1}=0.7 \mathrm{~V}$ |  | 2.3 V | 45 |  | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{1}=1.7 \mathrm{~V}$ |  |  | -45 |  |  |
|  |  | $\mathrm{V}_{1}=0.8 \mathrm{~V}$ |  | 3 V | 75 |  |  |
|  |  | $\mathrm{V}_{1}=2 \mathrm{~V}$ |  |  | -75 |  |  |
|  |  | $\mathrm{V}_{1}=0$ to $3.6 \mathrm{~V} \ddagger$ |  | 3.6 V | $\pm 500$ |  |  |
| Ioz |  | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}$ or GND |  | 3.6 V |  | $\pm 10$ | $\mu \mathrm{A}$ |
| ICC |  | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND, | $10=0$ | 3.6 V |  | 40 | $\mu \mathrm{A}$ |
| $\Delta \mathrm{l}$ c |  | One input at $\mathrm{V}_{\text {CC }}-0.6 \mathrm{~V}$, | Other inputs at $\mathrm{V}_{\text {CC }}$ or GND | 3 V to 3.6 V |  | 750 | $\mu \mathrm{A}$ |
| $C_{i}$ | Control inputs | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}$ or GND |  | 3.3 V | 3.5 |  | pF |
|  | Data inputs |  |  | 6 |  |  |
| $\mathrm{C}_{10}$ | Data inputs | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}$ or GND |  |  | 3.3 V | 7 |  | pF |

$\dagger$ Typical values are measured at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

## PARAMETER MEASUREMENT INFORMATION <br> $V_{C C}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$



| TEST | S1 |
| :---: | :---: |
| $\begin{gathered} \mathrm{t}_{\text {pd }} \\ \mathrm{t}_{\mathrm{pLz}} / \mathrm{t}_{\text {PZL }} \\ \mathrm{t}_{\mathrm{PH}} / \mathrm{t}_{\mathrm{PZH}} \end{gathered}$ | $\begin{aligned} & \text { Open } \\ & 4.6 \mathrm{~V} \end{aligned}$ GND |



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES


VOLTAGE WAVEFORMS SETUP AND HOLD TIMES


VOLTAGE WAVEFOFMS ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveiorm 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \mathrm{MHz}, \mathrm{Z} O=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $\mathrm{t}_{\mathrm{PH}} \mathrm{Z}$ are the same as $\mathrm{t}_{\mathrm{dis}}$.
F. $\mathrm{tPZLL}^{2}$ and $\mathrm{tPZH}^{2}$ are the same as ten.
G. $t_{P L H}$ and $t_{P H L}$ are the same as $t_{p d . ~}^{\text {. }}$

Figure 1. Load Circuit and Voltage Waveforms

- Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- EPIC ${ }^{\text {TM }}$ (Enhanced-Performance Implanted CMOS) Submicron Process
- Output Ports Have Equivalent 26- $\Omega$ Series Resistors, So No External Resistors Are Required
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = $\mathbf{2 0 0}$ pF, $R=0$ )
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300 -mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages


## description

This 20-bit flip-flop is designed for low-voltage $2.3-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
The 20 flip-flops are edge-triggered D-type flip-flops with qualified clock storage. On the positive transition of the clock (CLK) input, the device provides true data at the Q outputs if the clock-enable (CLKEN) input is low. If CLKEN is high, no data is stored.
A buffered output-enable ( $\overline{O E}$ ) input places the 20 outputs in either a normal logic state (high or low level) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components. $\overline{O E}$ does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.
To ensure the high-impedance state during power up or power down, $\overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
Active bus-hold circuitry holds unused or floating data inputs at a valid logic level.
The outputs, which are designed to sink up to 12 mA , include $26-\Omega$ resistors to reduce overshoot and undershoot.

[^10]
## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

Supply voltage range, $V_{C C}$ ..... -0.5 V to 4.6 V
Input voltage range, $V_{1}$ (see Note 1) ..... -0.5 V to 4.6 V
Output voltage range, $\mathrm{V}_{\mathrm{O}}$ (see Notes 1 and 2) -0.5 V to $\mathrm{V}_{\mathrm{CC}}$ ..... 0.5 V
Input clamp current, $\mathrm{I}_{\mathrm{I}}\left(\mathrm{V}_{1}<0\right)$ ..... $-50 \mathrm{~mA}$
Output clamp current, $\mathrm{l}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right.$ or $\left.\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}\right)$ ..... $\pm 50 \mathrm{~mA}$
Continuous output current, $10\left(\mathrm{~V}_{\mathrm{O}}=0\right.$ to $\left.\mathrm{V}_{\mathrm{C}}\right)$ ..... $\pm 50 \mathrm{~mA}$
Continuous current through each $\mathrm{V}_{\mathrm{CC}}$ or GND ..... $\pm 100 \mathrm{~mA}$
Maximum power dissipation at $T_{A}=55^{\circ} \mathrm{C}$ (in still air) (see Note 3): DGG package ..... 1 W
DL package ..... 1.4 W
Storage temperature range, $\mathrm{T}_{\text {stg }}$ ..... $65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This value is limited to 4.6 V maximum.
3. The maximum package power dissipation is calculated using a junction temperature of $150^{\circ} \mathrm{C}$ and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the ABT Advanced BiCMOS Technology Data Book.
recommended operating conditions (see Note 4)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VCC | Supply voltage |  | 2.3 | 3.6 | V |
|  | High-level input vola | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 1.7 |  | V |
|  | High-lever input vo | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V | 2 |  |  |
|  | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V |  | 0.7 | V |
| $V_{\text {IL }}$ | W-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V |  | 0.8 |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{0}$ | Output voltage |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | -6 |  |
| ${ }^{\mathrm{I}} \mathrm{OH}$ | High-level output current | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | -8 | mA |
|  |  | $\mathrm{V}_{C C}=3 \mathrm{~V}$ |  | -12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ |  | 6 |  |
| IOL | Low-level output current | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | 8 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 12 |  |
| $\Delta t / \Delta v$ | Input transition rise or fall rate |  | 0 | 10 | $\mathrm{ns} / \mathrm{V}$ |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.
timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figures 1 and 2)

|  |  |  | $\begin{array}{r} \mathrm{v}_{\mathrm{CC}}= \\ \pm 0 . \end{array}$ | $2.5 \mathrm{~V}$ | $\mathrm{V}_{\text {cc }}$ | 2.7 V | $\mathrm{V}_{\mathrm{cc}}=$ | $\begin{aligned} & 3.3 \mathrm{~V} \\ & \mathrm{v} \\ & \hline \end{aligned}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $f_{\text {clock }}$ | Clock freque |  | 0 | 150 | 0 | 150 | 0 | 150 | MHz |
| $\mathrm{t}_{\mathrm{w}}$ | Pulse duratio |  | 3.3 |  | 3.3 |  | 3.3 |  | ns |
|  | Setup tim | Data before CLK $\uparrow$ | 4 |  | 3.6 |  | 3.1 |  | ns |
| tsu | Setup time | CLKEN before CLK $\uparrow$ | 3.4 |  | 3.1 |  | 2.7 |  | ns |
|  | dr time | Data after CLK $\uparrow$ | 0 |  | 0 |  | 0 |  |  |
| th | ld time | $\overline{\text { CLKEN }}$ after CLK $\uparrow$ | 0 |  | 0 |  | 0 |  | ns |

switching characteristics over recommended operating free-air temperature range, $\mathrm{C}_{\mathrm{L}}=\mathbf{5 0} \mathrm{pF}$ (unless otherwise noted) (see Figures 1 and 2)

| PARAMETER | FROM (INPUT) | то (OUTPUT) | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{C C}=2.7 \mathrm{~V}$ |  | $\begin{gathered} V_{C C}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $f_{\text {max }}$ |  |  | 150 |  | 150 |  | 150 |  | MHz |
| $t_{\text {pd }}$ | CLK | Q | 1 | 7.5 |  | 6.4 | 1 | 5.5 | ns |
| ten | OE | Q | 1 | 7.9 |  | 7.2 | 1 | 6 | ns |
| $t_{\text {dis }}$ | $\overline{\mathrm{OE}}$ | Q | 1 | 6.7 |  | 5.6 | 1 | 5.2 | ns |

operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

|  | PARAMETER |  | TEST CONDITIONS | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \\ \hline \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | TYP | TYP |  |
|  |  | Outputs enabled |  | 55 | 59 |  |
| $C_{\text {pd }}$ | Power dissipation capacitance | Outputs disabled | $=$ | 46 | 49 | pF |

## PARAMETER MEASUREMENT INFORMATION <br> $\mathbf{V}_{\mathbf{C C}}=2.7 \mathrm{~V}$ AND $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$



| TEST | S1 |
| :---: | :---: |
| $\mathbf{t}^{\text {pd }}$ | Open |
| tpLz/tPZL | $6 \mathbf{V}$ |
| tPHZ $^{\prime} / \mathrm{tPZH}^{2}$ | GND |




NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. tPLZ and $t_{P H Z}$ are the same as $t_{\text {dis. }}$.
F. $t_{P Z L}$ and $\mathrm{t}_{\mathrm{PZ}} \mathrm{H}$ are the same as $\mathrm{t}_{\mathrm{en}}$.
G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms

- Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- EPIC ${ }^{\text {TM }}$ (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $\mathrm{C}=\mathbf{2 0 0} \mathrm{pF}, \mathrm{R}=0$ )
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages


## description

This 20-bit bus-interface flip-flop is designed for $2.3-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
The SN74ALVCH16821 can be used as two 10-bit flip-flops or one 20 -bit flip-flop. The 20 flip-flops are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the device provides true data at the Q outputs.
A buffered output-enable ( $\overline{O E}$ ) input can be used to place the ten outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.
$\overline{O E}$ does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.
To ensure the high-impedance state during power up or power down, $\overline{O E}$ should be tied to $V_{C C}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
The SN74ALVCH16821 is available in Tl's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area.
The SN74ALVCH16821 is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

INSTRUMENTS

## logic diagram (positive logic)


electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted) otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | Vcc | MIN TYPt | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH |  | $1 \mathrm{OH}=-100 \mu \mathrm{~A}$ |  | 2.3 V to 3.6 V | $\mathrm{V}_{\mathrm{CC}}-0.2$ |  | V |
|  |  | $\mathrm{OH}=-6 \mathrm{~mA}$, | $\mathrm{V}_{\mathrm{IH}}=1.7 \mathrm{~V}$ | 2.3 V | 2 |  |  |
|  |  | $\mathrm{IOH}=-12 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{IH}}=1.7 \mathrm{~V}$ | 2.3 V | 1.7 |  |  |
|  |  | $\mathrm{V}_{1 \mathrm{H}}=2 \mathrm{~V}$ | 2.7 V | 2.2 |  |  |
|  |  | $\mathrm{V}_{1 \mathrm{H}}=2 \mathrm{~V}$ | 3 V | 2.4 |  |  |
|  |  | $1 \mathrm{OH}=-24 \mathrm{~mA}, \quad \mathrm{~V}_{\mathrm{IH}}=2 \mathrm{~V}$ | 3 V | 2 |  |  |
| VOL |  |  | $\mathrm{OL}=100 \mu \mathrm{~A}$ |  | 2.3 V to 3.6 V |  | 0.2 | V |
|  |  | $\mathrm{OL}=6 \mathrm{~mA}$, | $\mathrm{V}_{\text {IL }}=0.7 \mathrm{~V}$ | 2.3 V |  | 0.4 |  |  |
|  |  | $\mathrm{IOL}=12 \mathrm{~mA}$ | $\mathrm{V}_{\text {IL }}=0.7 \mathrm{~V}$ | 2.3 V |  | 0.7 |  |  |
|  |  | $\mathrm{V}_{\text {IL }}=0.8 \mathrm{~V}$ | 2.7 V |  | 0.4 |  |  |
|  |  | $\mathrm{IOL}=24 \mathrm{~mA}$, | $\mathrm{V}_{\text {IL }}=0.8 \mathrm{~V}$ | 3 V |  | 0.55 |  |  |
| 11 |  |  | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}$ or GND |  | 3.6 V |  | $\pm 5$ | $\mu \mathrm{A}$ |
| 11 (hold) |  | $\mathrm{V}_{1}=0.7 \mathrm{~V}$ |  | 2.3 V | 45 |  | $\mu \mathrm{A}$ |  |
|  |  | $\mathrm{V}_{1}=1.7 \mathrm{~V}$ |  |  | -45 |  |  |  |
|  |  | $\mathrm{V}_{1}=0.8 \mathrm{~V}$ |  | 3 V | 75 |  |  |  |
|  |  | $V_{1}=2 \mathrm{~V}$ |  |  | -75 |  |  |  |
|  |  | $\mathrm{V}_{1}=0$ to $3.6 \mathrm{~V} \ddagger$ |  | 3.6 V | $\pm 500$ |  |  |  |
| loz |  | $V_{O}=V_{\text {CC }}$ or GND |  | 3.6 V |  | $\pm 10$ | $\mu \mathrm{A}$ |  |
| ICC |  | $\begin{array}{\|ll} \hline V_{1}=V_{C C} \text { or GND, } & 10=0 \\ \hline \end{array}$ |  | 3.6 V |  | 40 | $\mu \mathrm{A}$ |  |
| $\Delta \mathrm{l} C \mathrm{C}$ |  | One input at $\mathrm{V}_{\text {CC }}-0.6 \mathrm{~V}$, | Other inputs at $\mathrm{V}_{\text {CC }}$ or GND | 3 V to 3.6 V |  | 750 | $\mu \mathrm{A}$ |  |
| $\mathrm{Ci}_{i}$ | Control inputs | $V_{l}=V_{C C}$ or GND |  | 3.3 V | 3.5 |  | pF |  |
|  | Data inputs |  |  | 6 |  |  |  |
| $\mathrm{C}_{0}$ | Outputs | $V_{O}=V_{C C}$ or GND |  |  | 3.3 V | 7 |  | pF |

$\dagger$ All typical values are measured at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

## PARAMETER MEASUREMENT INFORMATION <br> $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$



| TEST | S1 |
| :---: | :---: |
| ${ }^{\text {tpd }}$ | Open |
| tpLz/tpZL | 4.6 V |
| tPHz/tpzH | GND |




VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES

## VOLTAGE WAVEFORMS

ENABLE AND DISABLE TIMES

NOTES:
A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the foilowing characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. tpLZ and $t_{P H Z}$ are the same as $t_{\text {dis. }}$
F. tpZL and tpZH are the same as ten.
G. $t_{\text {PLH }}$ and $t_{P H L}$ are the same as $t_{p d}$.

Figure 1. Load Circuit and Voltage Waveforms

## General Information

# Data Transcelvers/Multiplexers 

SDRAMs

- Phase-Lock Loop Clock Distribution for Synchronous DRAM Applicatlons
- Distributes One Clock Input to One Bank of Five and One Bank of Four Outputs
- Separate Output Enable for Each Output Bank
- External Feedback (FBIN) Pin Is Used to Synchronize the Outputs to the Clock Input
- No External RC Network Required
- Operates at 3.3-V VCC
- Packaged in Plastic 24-Pin Thin Shrink Small-Outline Package


## description

The CDC509 is a high-performance, low-skew, low-jitter, phase-lock loop (PLL) clock driver. It uses a PLL to precisely align, in both frequency and phase, the feedback (FBOUT) output to the clock (CLK) input signal. It is specifically designed for use with synchronous DRAMs. The CDC509 operates at $3.3-\mathrm{V}_{\mathrm{CC}}$ and is designed to drive up to five clock loads per output.

One bank of five outputs and one bank of four outputs provide nine low-skew, low-jitter copies of CLK. Output signal duty cycles are adjusted to 50 percent, independent of the duty cycle at CLK. Each bank of outputs can be enabled or disabled separately via the control (1G and 2G) inputs. When the $G$ inputs are high, the outputs switch in phase and frequency with CLK; when the $G$ inputs are low, the outputs are disabled to the logic-low state.

Unlike many products containing PLLs, the CDC509 does not require external RC networks. The loop filter for the PLL is included on-chip, minimizing component count, board space, and cost.
Because it is based on PLL circuitry, the CDC509 requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization time is required, following power up and application of a fixed-frequency, fixed-phase signal at CLK, as well as following any changes to the PLL reference or feedback signals. The PLL can be bypassed for test purposes by strapping $\mathrm{AV}_{\mathrm{CC}}$ to ground.
The CDC509 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.
FUNCTION TABLE

| INPUTS |  |  | OUTPUTS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1G | 2G | CLK | 1Y | 2Y |  |
| $(0: 4)$ | (0:3) | FBOUT |  |  |  |
| X | X | L | L | L | L |
| L | L | H | L | L | H |
| L | H | H | L | H | H |
| H | L | H | H | L | H |
| H | H | H | H | H | H |

## Terminal Functions

| TERMINAL |  | TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. |  |  |
| CLK | 24 | 1 | Clock input. CLK provides the clock signal to be distributed by the CDC509 clock driver. CLK is used to provide the reference signal to the integrated PLL that generates the clock output signals. CLK must have a fixed frequency and fixed phase for the PLL to obtain phase lock. Once the circuit is powered up and a valid CLK signal is applied, a stabilization time is required for the PLL to phase lock the feedback signal to its reference signal. |
| FBIN | 13 | 1 | Feedback input. FBIN provides the feedback signal to the internal PLL. FBIN must be hard-wired to FBOUT to complete the PLL. The integrated PLL synchronizes CLK and FBIN so that there is nominally zero phase error between CLK and FBIN. |
| 1G | 11 | 1 | Output bank enable. 1 G is the output enable for outputs $1 \mathrm{Y}(0: 4)$. When 1 G is low, outputs $1 \mathrm{Y}(0: 4)$ are disabled to a logic-low state. When 1 G is high, all outputs $1 \mathrm{Y}(0: 4)$ are enabled and switch at the same frequency as CLK. |
| 2G | 14 | 1 | Output bank enable. 2G is the output enable for outputs $2 \mathrm{Y}(0: 3)$. When 2 G is low, outputs $2 \mathrm{Y}(0: 3)$ are disabled to a logic low state. When $2 G$ is high, all outputs $2 Y(0: 3)$ are enabled and switch at the same frequency as CLK. |
| FBOUT | 12 | 0 | Feedback output. FBOUT is dedicated for external feedback. It switches at the same frequency as CLK. When externally wired to FBIN, FBOUT completes the feedback loop of the PLL. |
| $1 \mathrm{Y}(0: 4)$ | $3,4,5,8,9$ | 0 | Clock outputs. These outputs provide low-skew copies of CLK. Output bank $1 \mathrm{Y}(0: 4)$ is enabled via the 1G input. These outputs can be disabled to a logic-low state by deasserting the 1G control input. |
| $2 Y(0: 3)$ | 16, 17, 2021 | 0 | Clock outputs. These outputs provide low-skew copies of CLK. Output bank $2 Y(0: 3)$ is enabled via the 2G input. These outputs can be disabled to a logic-low state by deasserting the 2G control input. |
| $\mathrm{AV}_{\mathrm{CC}}$ | 23 | Power | Analog power supply. $\mathrm{AV}_{\mathrm{CC}}$ provides the power reference for the analog circuitry. In addition, $\mathrm{AV}_{\mathrm{CC}}$ can be used to bypass the PLL for test purposes. When $A V_{C C}$ is strapped to ground, PLL is bypassed and CLK is buffered directly to the device outputs. |
| AGND | 1 | Ground | Analog ground. AGND provides the ground reference for the analog circuitry. |
| $\mathrm{V}_{\mathrm{CC}}$ | 2, 10, 15, 22 | Power | Power supply |
| GND | 6, 7, 18, 19 | Ground | Ground |

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

Supply voltage range, $V_{C C}$ ..... -0.5 V to 6.5 V
Input voltage range, $\mathrm{V}_{1}$ (see Note 1) -0.5 V to 6.5 V
Voltage range applied to any output in the high-impedance state
or power-off state, $\mathrm{V}_{\mathrm{O}}$ (see Note 1) ..... -0.5 V to 6.5 V
Voltage range applied to any output in the highor low state, $\mathrm{V}_{\mathrm{O}}$ (see Notes 1 and 2)-0.5 V to $\mathrm{V}_{\mathrm{CC}}$$+0.5 \mathrm{~V}$
Input clamp current, $\mathrm{I}_{\mathrm{IK}}\left(\mathrm{V}_{1}<0\right)$ ..... $-50 \mathrm{~mA}$
Output clamp current, $\mathrm{I}_{\mathrm{KK}}$ ( $\mathrm{V}_{\mathrm{O}}<0$ or $\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}$ ) ..... $\pm 50 \mathrm{~mA}$
Continuous output current, $\mathrm{IO}_{\mathrm{O}}\left(\mathrm{V}_{\mathrm{O}}=0\right.$ to $\left.\mathrm{V}_{\mathrm{CC}}\right)$ ..... $\pm 50 \mathrm{~mA}$
Continuous current through each $V_{C C}$ or GND ..... $\pm 100 \mathrm{~mA}$
Maximum power dissipation at $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$ (in still air) (see Note 3) ..... 0.7 W
Storage temperature range, $\mathrm{T}_{\text {stg }}$ ..... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, andfunctional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is notimplied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This value is limited to 4.6 V maximum.
3. The maximum package power dissipation is calculated using a junction temperature of $150^{\circ} \mathrm{C}$ and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the ABT Advanced BiCMOS Technology Data Book, literature number SCBD002.PRODUCT PREVIEW
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ (see Note 5 and Figures 1 and 2)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.165 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX |  |
| $t_{\text {phase error }}{ }^{\dagger}$ | CLKIN $\uparrow$ | FBIN $\uparrow$ |  |  | -150 | 150 | ps |
| ${ }_{\text {t }}^{\text {sk(0) }}$ ( ${ }^{\dagger}$ | Any Y or FBOUT | Any Y or FBOUT |  |  |  | 250 | ps |
| Jitter (pk-pk) |  | Any Y or FBOUT |  |  | -100 | 100 | ps |
| Duty cycle |  | Any Y or FBOUT |  |  | 45\% | 55\% |  |
| $\mathrm{tr}_{r}$ |  | Any Y or FBOUT | 0.4 | 1.6 | 0.5 | 2 | ns |
| $t_{f}$ |  | Any Y or FBOUT | 0.4 | 1.6 | 0.5 | 2 | ns |

$\dagger$ The tsk $_{\text {sk }}$ ) specification is only valid for equal loading of all outputs.
NOTE 5: The specifications for parameters in this table are applicable only after any appropriate stabilization time has elapsed.

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR OUTPUTS
VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. All input pulses are supplied by generators having the following characteristics: $P R R \leq 100 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{f} \leq 2.5 \mathrm{~ns}$.
C. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

- Phase-Lock Loop Clock Distribution for Synchronous DRAM Applications
- Distributes One Clock Input to One Bank of Five and One Bank of Four Outputs
- Separate Output Enable for Each Output Bank
- External Feedback (FBIN) Pin Is Used to Synchronize the Outputs to the Clock Input
- On-Chip Series Damping Resistors
- No External RC Network Required
- Operates at 3.3-V VCC
- Packaged in Plastic 24-Pin Thin Shrink Small-Outline Package


## description

The CDC2509 is a high-performance, low-skew, low-jitter, phase-lock loop (PLL) clock driver. It uses a PLL to precisely align, in both frequency and phase, the feedback (FBOUT) output to the clock (CLK) input signal. It is specifically designed for use with synchronous DRAMs. The CDC2509 operates at $3.3-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ and provides integrated series-damping resistors that make it ideal for driving point-to-point loads.
One bank of five outputs and one bank of four outputs provide nine low-skew, low-jitter copies of CLK. Output signal duty cycles are adjusted to 50 percent, independent of the duty cycle at CLK. Each bank of outputs can be enabled or disabled separately via the control ( $1 G$ and 2 G ) inputs. When the $G$ inputs are high, the outputs switch in phase and frequency with CLK; when the $G$ inputs are low, the outputs are disabled to the logic-low state.
Unlike many products containing PLLs, the CDC2509 does not require external RC networks. The loop filter for the PLL is included on-chip, minimizing component count, board space, and cost.
Because it is based on PLL circuitry, the CDC2509 requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization time is required, following power up and application of a fixed-frequency, fixed-phase signal at CLK, as well as following any changes to the PLL reference or feedback signals. The PLL can be bypassed for test purposes by strapping $\mathrm{AV}_{\mathrm{CC}}$ to ground.
The CDC2509 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.
FUNCTION TABLE

| INPUTS |  |  | OUTPUTS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1G | 2G | CLK | 1Y | 2Y | FBOUT |
| (0:3) | FBOU |  |  |  |  |
| X | X | L | L | L | L |
| L | L | H | L | L | H |
| L | H | H | L | H | H |
| H | L | H | H | L | H |
| H | H | H | H | H | H |

## Terminal Functions

| TERMINAL |  | TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. |  |  |
| CLK | 24 | 1 | Clock input. CLK provides the clock signal to be distributed by the CDC2509 clock driver. CLK is used to provide the reference signal to the integrated PLL that generates the clock output signals. CLK must have a fixed frequency and fixed phase for the PLL to obtain phase lock. Once the circuit is powered up and a valid CLK signal is applied, a stabilization time is required for the PLL to phase lock the feedback signal to its reference signal. |
| FBIN | 13 | 1 | Feedback input. FBIN provides the feedback signal to the internal PLL. FBIN must be hard-wired to FBOUT to complete the PLL. The integrated PLL synchronizes CLK and FBIN so that there is nominally zero phase error between CLK and FBIN. |
| 1G | 11 | 1 | Output bank enable. 1 G is the output enable for outputs $1 \mathrm{Y}(0: 4)$. When 1 G is low, outputs $1 \mathrm{Y}(0: 4)$ are disabled to a logic-low state. When $1 G$ is high, all outputs $1 Y(0: 4)$ are enabled and switch at the same frequency as CLK. |
| 2G | 14 | 1 | Output bank enable. 2 G is the output enable for outputs $2 \mathrm{Y}(0: 3)$. When 2 G is low, outputs $2 \mathrm{Y}(0: 3)$ are disabled to a logic low state. When 2 G is high, all outputs $2 \mathrm{Y}(0: 3)$ are enabled and switch at the same frequency as CLK. |
| FBOUT | 12 | 0 | Feedback output. FBOUT is dedicated for external feedback. It switches at the same frequency as CLK. When externally wired to FBIN, FBOUT completes the feedback loop of the PLL. FBOUT has and integrated $25-\Omega$ series-damping resistor. |
| $1 \mathrm{Y}(0: 4)$ | 3, 4, 5, 8, 9 | 0 | Clock outputs. These outputs provide low-skew copies of CLK. Output bank 1Y(0:4) is enabled via the 1 G input. These outputs can be disabled to a logic-low state by deasserting the 1 G control input. Each output has an integrated $25-\Omega$ series-damping resistor. |
| $2 \mathrm{Y}(0: 3)$ | 16, 17, 20, 21 | 0 | Clock outputs. These outputs provide low-skew copies of CLK. Output bank $2 \mathrm{Y}(0: 3)$ is enabled via the 2G input. These outputs can be disabled to a logic-low state by deasserting the 2G control input. Each output has an integrated $25-\Omega$ series-damping resistor. |
| $\mathrm{AV}_{\mathrm{CC}}$ | 23 | Power | Analog power supply. $\mathrm{AV}_{\mathrm{CC}}$ provides the power reference for the analog circuitry. In addition, $\mathrm{AV}_{\mathrm{CC}}$ can be used to bypass the PLL for test purposes. When $\mathrm{AV}_{\mathrm{CC}}$ is strapped to ground, PLL is bypassed and CLK is buffered directly to the device outputs. |
| AGND | 1 | Ground | Analog ground. AGND provides the ground reference for the analog circuitry. |
| $\mathrm{V}_{\mathrm{CC}}$ | 2, 10, 15, 22 | Power | Power supply |
| GND | 6, 7, 18, 19 | Ground | Ground |

timing requirements over recommended ranges of supply voltage and operating free-air temperature

|  | MIN | MAX | UNIT |
| :--- | ---: | ---: | ---: |
| fclock | Clock frequency | 25 | 125 |
| Input clock duty cycle | MHz |  |  |
| Stabilization time $\dagger$ |  | $40 \%$ | $60 \%$ |

$\dagger$ Time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. For phase lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present at CLK. Until phase lock is obtained, the specifications for propagation delay, skew, and jitter parameters given in the switching characteristics table are not applicable.
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ (see Note 5 and Figures 1 and 2)

| PARAMETER | FROM (INPUT) | $\begin{gathered} \text { TO } \\ \text { (OUTPUT) } \end{gathered}$ | $\begin{gathered} \text { VCC }=3.3 \mathrm{~V} \\ \pm 0.165 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\text {CC }}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX |  |
| tphase error ${ }^{\ddagger}$ | CLKIN $\uparrow$ | FBIN $\uparrow$ |  |  | -150 | 150 | ps |
| $\mathrm{t}_{\text {sk }}(0)^{\ddagger}$ | Any Y or FBOUT | Any $Y$ or FBOUT |  |  |  | 250 | ps |
| Jitter(pk-pk) |  | Any $Y$ or FBOUT |  |  | -100 | 100 | ps |
| Duty cycle |  | Any $Y$ or FBOUT |  |  | 45\% | 55\% |  |
| $t_{r}$ |  | Any $Y$ or FBOUT | 0.4 | 1.6 | 0.5 | 2 | ns |
| $t_{f}$ |  | Any Y or FBOUT | 0.4 | 1.6 | 0.5 | 2 | ns |

$\ddagger$ The $t_{\text {sk }}(0)$ specification is only valid for equal loading of all outputs.
NOTE 5: The specifications for parameters in this table are applicable only after any appropriate stabilization time has elapsed.


LOAD CIRCUIT FOR OUTPUTS


VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES

NOTES: A. $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance.
B. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 100 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{f} \leq 2.5 \mathrm{~ns}$.
C. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load CIrcuit and Voltage Waveforms

- Phase-Lock Loop Clock Distribution for Synchronous DRAM Applications
- Distributes One Clock Input to Four Banks of Four Outputs
- Separate Output Enable for Each Output Bank
- External Feedback Pin (FBIN) Is Used to Synchronize the Outputs to the Clock Input
- No External RC Network Required
- Operates at 3.3-V VCC
- Packaged in Plastic 48-Pin Thin Shrink Small-Outline Package


## description

The CDC516 is a high-performance, low-skew, low-jitter, phase-lock loop clock driver. It uses a phase-lock loop (PLL) to precisely align, in both frequency and phase, the feedback output (FBOUT) to the clock (CLK) input signal. It is specifically designed for use with synchronous DRAMs. The CDC516 operates at $3.3-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ and is designed to drive up to five clock loads per output.

Four banks of four outputs provide 16 low-skew, low-jitter copies of the input clock. Output signal duty cycles are adjusted to 50 percent, independent of the duty cycle at the input clock. Each bank of outputs can be enabled or disabled separately via the $1 \mathrm{G}, 2 \mathrm{G}, 3 \mathrm{G}$, and 4 G control inputs. When the $G$ inputs are high, the outputs switch in phase and frequency with CLK; when the G inputs are low, the outputs are disabled to the logic-low state.
Unlike many products containing PLLs, the CDC516 does not require external RC networks. The loop filter for the PLL is included on-chip, minimizing component count, board space, and cost.

Because it is based on PLL circuitry, the CDC516 requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization time is required following power up and application of a fixed-frequency, fixed-phase signal at CLK, as well as following any changes to the PLL reference or feedback signals. The PLL may be bypassed for test purposes by strapping $\mathrm{AV}_{\mathrm{CC}}$ to ground.

The CDC516 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.
functional block diagram


PRODUCT PREVIEW

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

| Supply voltage range, V | 0.5 V |
| :---: | :---: |
| Input voltage range, $\mathrm{V}_{\mathrm{I}}$ (see Note 1) | -0.5 V to 6.5 V |
| Voltage range applied to any output in the high-impedance state |  |
| or power-off state, $\mathrm{V}_{\mathrm{O}}$ (see Note 1) | -0.5 V to 6.5 V |
| Voltage range applied to any output in the high |  |
| or low state, $\mathrm{V}_{\mathrm{O}}$ (see Notes 1 and 2) | -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ |
| Input clamp current, $\mathrm{I}_{\mathrm{K}}\left(\mathrm{V}_{1}<0\right)$ | -50 mA |
| Output clamp current, $\mathrm{I}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right.$ or $\left.\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}\right)$ | $\pm 50 \mathrm{~mA}$ |
| Continuous output current, $\mathrm{I}_{0}\left(\mathrm{~V}_{\mathrm{O}}=0\right.$ to $\left.\mathrm{V}_{\mathrm{CC}}\right)$ | $\pm 50 \mathrm{~mA}$ |
| Continuous current through each $\mathrm{V}_{\mathrm{CC}}$ or GND | $\pm 100 \mathrm{~mA}$ |
| Maximum power dissipation at $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$ (in still air) (see Note 3) | . 0.85 W |
| Storage temperature range, $\mathrm{T}_{\text {stg }}$ | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This value is limited to 4.6 V maximum.
3. The maximum package power dissipation is calculated using a junction temperature of $150^{\circ} \mathrm{C}$ and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the ABT Advanced BiCMOS Technology Data Book, literature number SCBD002.
recommended operating conditions (see Note 4)

|  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | Supply voltage | 3 | 3.6 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | 2 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  | 0.8 | V |
| $\mathrm{V}_{1}$ | Input voltage | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{I}^{\mathrm{OH}}$ | High-level output current |  | -20 | mA |
| OL | Low-level output current |  | 20 | mA |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: Unused inputs must be held high or low to prevent them from floating.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  | $\mathrm{V}_{\text {cc }}$ | MIN | TYP $\ddagger$ MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IK }}$ | $1=-18 \mathrm{~mA}$ |  | 3 V |  | -1.2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}^{\mathrm{OH}}=-100 \mu \mathrm{~A}$ |  | MIN to MAX | $\mathrm{V}_{\mathrm{CC}}-0.2$ |  | V |
|  | $1 \mathrm{OH}=-20 \mathrm{~mA}$ |  | 3 V | 2.4 |  |  |
| VOL | $\mathrm{OLL}=100 \mu \mathrm{~A}$ |  | MIN to MAX |  | 0.2 | V |
|  | $1 \mathrm{OL}=20 \mathrm{~mA}$ |  | 3 V |  | 0.55 |  |
| 1 | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND |  | 3.6 V |  | $\pm 5$ | $\mu \mathrm{A}$ |
| ICC | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND | $10=0$ | 3.6 V |  |  | mA |
| $\Delta \mathrm{C} C$ | One input at $\mathrm{V}_{C C}-0.6 \mathrm{~V}$, | Other inputs at $\mathrm{V}_{\text {CC }}$ or GND | 3.3 V to 3.6 V |  | 500 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{i}$ | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND |  | 3.3 V |  | 4 | pF |
| $\mathrm{C}_{0}$ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}$ or GND |  | 3.3 V |  | 6 | pF |

[^11]PARAMETER MEASUREMENT INFORMATION


## 3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS

- Phase-Lock Loop Clock Distribution for Synchronous DRAM Applications
- Distributes One Clock Input to Four Banks of Four Outputs
- Separate Output Enable for Each Output Bank
- External Feedback Pin (FBIN) Is Used to Synchronize the Outputs to the Clock Input
- On-Chip Series-Damping Resistors
- No External RC Network Required
- Operates at 3.3-V VCC
- Packaged In Plastic 48-PIn Thin Shrink Small-Outline Package


## description

The CDC2516 is a high-performance, low-skew, low-jitter, phase-lock loop (PLL) clock driver. It uses a PLL to precisely align, in both frequency and phase, the feedback output (FBOUT) to the clock (CLK) input signal. It is specifically designed for use with synchronous DRAMs. The CDC2516 operates at $3.3-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ and provides integrated series-damping resistors that make it ideal for driving point-to-point loads.

Four banks of four outputs provide 16 low-skew, low-jitter copies of the input clock. Output signal duty cycles are adjusted to 50 percent, independent of the duty cycle at the input clock. Each bank of outputs can be enabled or disabled separately via the $1 \mathrm{G}, 2 \mathrm{G}, 3 \mathrm{G}$, and 4G control inputs. When the $G$ inputs are high, the outputs switch in phase and frequency with CLK; when the G inputs are low, the outputs are disabled to the logic-low state.
Unlike many products containing PLLs, the CDC2516 does not require external RC networks: The loop filter for the PLL is included on-chip, minimizing component count, board space, and cost.

Because it is based on PLL circuitry, the CDC2516 requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization time is required following power up and application of a fixed-frequency, fixed-phase signal at CLK, as well as following any changes to the PLL reference or feedback signals. The PLL may be bypassed for test purposes by strapping $\mathrm{AV}_{\mathrm{CC}}$ to ground.
The CDC2516 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.
functional block diagram


## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$


$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This value is limited to 4.6 V maximum.
3. The maximum package power dissipation is calculated using a junction temperature of $150^{\circ} \mathrm{C}$ and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the ABTAdvanced BiCMOS Technology Data Book, literature number SCBD002.
recommended operating conditions (see Note 4)

|  |  | MIN | MAX |
| :--- | :--- | ---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | 3 | 3.6 |
| $\mathrm{~V}_{\mathrm{IH}}$ | High-level input voltage | V |  |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage | 2 |  |
| $\mathrm{~V}_{\mathrm{I}}$ | Input voltage | V |  |
| $\mathrm{IOH}_{\mathrm{OH}}$ | High-level output current | 0.8 | V |
| $\mathrm{IOL}^{\prime}$ | Low-level output current | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature | -12 | mA |

NOTE 4: Unused inputs must be held high or low to prevent them from floating.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  | $\mathrm{V}_{\text {cc }}$ | MIN | TYP $\ddagger$ MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IK }}$ | $\mathrm{I}=-18 \mathrm{~mA}$ |  | 3 V |  | -1.2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}^{\mathrm{OH}}=-100 \mu \mathrm{~A}$ |  | MIN to MAX | $\mathrm{V}_{\mathrm{CC}}-0.2$ |  | V |
|  | $1 \mathrm{OH}=-12 \mathrm{~mA}$ |  | 3 V | 2.4 |  |  |
| VOL | $\mathrm{OLL}=100 \mu \mathrm{~A}$ |  | MIN to MAX |  | 0.2 | V |
|  | $1 \mathrm{OL}=12 \mathrm{~mA}$ |  | 3 V |  | 0.55 |  |
| 1 | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND |  | 3.6 V |  | $\pm 5$ | $\mu \mathrm{A}$ |
| ICC | $V_{1}=V_{\text {CC }}$ or GND | $10=0$ | 3.6 V |  |  | mA |
| $\Delta \mathrm{CC}$ | One input at $\mathrm{V}_{\text {CC }}-0.6 \mathrm{~V}$, | Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND | 3.3 V to 3.6 V |  | 500 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}}$ | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND |  | 3.3 V |  | 4 | pF |
| $\mathrm{C}_{0}$ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$ or GND |  | 3.3 V |  | 6 | pF |

$\ddagger$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

PARAMETER MEASUREMENT INFORMATION


Figure 2. Phase Error and Skew Calculations

- Low-Output Skew for Clock-Distribution and Clock-Generation Applications
- Operates at 3.3-V VCC
- Distributes One Clock Input to Six Outputs
- One Select Input Configures Three Outputs to Operate at One-Half or Double the Input Frequency
- No External RC Network Required
- External Feedback Pin (FBIN) Is Used to Synchronize the Outputs to the Clock Input
- Application for Synchronous DRAM, High-Speed Microprocessor
- Negative-Edge-Triggered Clear for Half-Frequency Outputs
- TTL-Compatible Inputs and Outputs
- Outputs Drive $50-\Omega$ Parallel-Terminated Transmission Lines
- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- Distributed VCc and Ground Pins Reduce Switching Noise
- Packaged in Plastic 28-Pin Shrink Small Outline Package


## DL PACKAGE

(TOP VIEW)


## description

The CDC536 is a high-performance, low-skew, low-jitter clock driver. It uses a phase-lock loop (PLL) to precisely align, in both frequency and phase, the clock output signals to the clock input (CLKIN) signal. It is specifically designed for use with synchronous DRAMs and popular microprocessors operating at speeds from 50 MHz to 100 MHz or down to 25 MHz on outputs configured as half-frequency outputs. The CDC536 operates at 3.3-V $\mathrm{V}_{\mathrm{CC}}$ and is designed to drive a properly terminated $50-\Omega$ transmission line.
The feedback input (FBIN) is used to synchronize the output clocks in frequency and phase to the input clock (CLKIN). One of the six output clocks must be fed back to FBIN for the PLL to maintain synchronization between CLKIN and the outputs. The output used as the feedback pin is synchronized to the same frequency as CLKIN.

The Y outputs can be configured to switch in phase and at the same frequency as CLKIN. The select (SEL) input configures three Y outputs to operate at one-half or double the CLKIN frequency depending on which pin is fed back to FBIN (see Tables 1 and 2). All output signal duty cycles are adjusted to $50 \%$ independent of the duty cycle at the input clock.
Output-enable ( $\overline{\mathrm{OE}})$ is provided for output control. When $\overline{\mathrm{OE}}$ is high, the outputs are in the high-impedance state. When OE is low, the outputs are active. CLR is negative-edge triggered and can be used to reset the outputs operating at half frequency. TEST is used for factory testing of the device and can be use to bypass the PLL. TEST should be strapped to GND for normal operation.
Unlike many products containing PLLs, the CDC536 does not require external RC networks. The loop filter for the PLL is included on chip, minimizing component count, board space, and cost.

## TEXAS

## functional block diagram



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$ 0.5 V to 4.6 V
Input voltage range, $\mathrm{V}_{1}$ (see Note 1) -0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $\mathrm{V}_{\mathrm{O}}$ (see Note 1) ... -0.5 V to 5.5 V
Current into any output in the low state, lo ................................................................... 64 mA
Input clamp current, $l_{I K}\left(V_{1}<0\right)$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 mA

Maximum power dissipation at $T_{A}=55^{\circ} \mathrm{C}$ (in still air) (see Note 2) .................................... 0.7 W
Operating free-air temperature range, $\mathrm{T}_{\mathrm{A}}$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage temperature range, $\mathrm{T}_{\text {stg }}$
$-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. The maximum package power dissipation is calculated using a junction temperature of $150^{\circ} \mathrm{C}$ and a board trace length of 75 mils. For more information, refer to the Package Thermal Considerations application note in the ABT Advanced BiCMOS Technology Data Book, literature number SCBD002.

## recommended operating conditions (see Note 3)

|  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | 3 | 3.6 | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage | 2 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  | 0.8 | V |
| $\mathrm{V}_{1}$ | Input voltage | 0 | 5.5 | V |
| IOH | High-level output current |  | -32 | mA |
| lOL | Low-level output current |  | 32 | mA |
| TA | Operating free-air temperature | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |

NOTE 3: Unused inputs must be held high or low.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN MAX |  |
| $\mathrm{V}_{\text {IK }}$ | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$, | $\mathrm{I}_{\mathrm{I}}=-18 \mathrm{~mA}$ |  | -1.2 | V |
| VOH | $\mathrm{V}_{\text {CC }}=$ MIN to MAX $\ddagger$, | $\mathrm{IOH}^{\prime}=-100 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{CC}}-0.2$ | V |
|  | $\mathrm{V}_{\text {CC }}=3 \mathrm{~V}$, | $1 \mathrm{OH}=-32 \mathrm{~mA}$ |  | 2 |  |
| $\mathrm{VOL}_{\text {O }}$ | $V_{C C}=3 \mathrm{~V}$, | $\mathrm{OL}=100 \mu \mathrm{~A}$ |  | 0.2 | V |
|  | $V_{\text {CC }}=3 \mathrm{~V}$, | $\mathrm{IOL}^{\prime}=32 \mathrm{~mA}$ |  | 0.5 |  |
| 11 | $\mathrm{V}_{\text {CC }}=0$ or MAX $\ddagger$, | $\mathrm{V}_{1}=3.6 \mathrm{~V}$ |  | $\pm 10$ | $\mu \mathrm{A}$ |
|  | $\mathrm{V}_{C C}=3.6 \mathrm{~V}$, | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND |  | $\pm 1$ |  |
| IOZH | $\mathrm{V}_{\text {CC }}=3.6 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=3 \mathrm{~V}$ |  | 10 | $\mu \mathrm{A}$ |
| IOZL | $\mathrm{V}_{C C}=3.6 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=0$ |  | -10 | $\mu \mathrm{A}$ |
| ICC | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V} \\ & \mathrm{~V}_{1}=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND} \end{aligned}$ | $\mathrm{l}=0$, | Outputs high | 2 | mA |
|  |  |  | Outputs low | 2 |  |
|  |  |  | Outputs disabled | 2 |  |
| $\mathrm{C}_{i}$ | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND |  |  | 6 | pF |
| $\mathrm{C}_{0}$ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}$ or GND |  |  | 9 | pF |

$\ddagger$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

## PARAMETER MEASUREMENT INFORMATION



NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. All input pulses are supplied by generators having the following characteristics: PRR $\leq 100 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
C. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circult and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION



NOTES: A. Output skew, $\mathrm{t}_{\mathrm{sk}(0)}$, is calculated as the greater of:

- The difference between the fastest and slowest of tphase error $n(n=10,11, \ldots 15)$
B. Process skew, $\mathrm{t}_{\mathrm{sk}(\mathrm{pr})}$, is calculated as the greater of:
- The difference between the maximum and minimum tphase error $n(n=10,11, \ldots 15)$ across multiple devices under identical operating conditions.

Figure 3. Waveforms for Calculation of $\mathbf{t}_{\mathbf{s k}(0)}$ and $\mathbf{t}_{\mathbf{s k}(\mathbf{p r})}$

- Low Output Skew for Clock-Distribution and Clock-Generation Applications
- Operates at 3.3-V VCC
- Distributes One Clock Input to Six Outputs
- One Select Input Configures Three Outputs to Operate at One-Half or Double the Input Frequency
- No External RC Network Required
- On-Chip Series Damping Resistors
- External Feedback Pin (FBIN) Is Used to Synchronize the Outputs to the Clock Input
- Application for Synchronous DRAM, High-Speed Microprocessor
- TTL-Compatible Inputs and Outputs
- Outputs Drive 50- $\Omega$ Parallel-Terminated Transmission Lines
- State-of-the-Art EPIC-IIB ${ }^{\text {TM }}$ BICMOS Design Significantly Reduces Power Dissipation
- Distributed VCc and Ground Pins Reduce Switching Noise
- Packaged in Plastic 28-Pin Shrink Small-Outline Package



## description

The CDC2536 is a high-performance, low-skew, low-jitter clock driver. It uses a phase-lock loop (PLL) to precisely align, in both frequency and phase, the clock output signals to the clock input (CLKIN) signal. It is specifically designed for use with syncronous DRAMs and popular microprocessors operating at speeds from 50 MHz to 100 MHz or down to 25 MHz on outputs configured as half-frequency outputs. The CDC2536 operates at $3.3-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ and is designed to drive a properly terminated $50-\Omega$ transmission line. The CDC2536 also provides on-chip series-damping resistors, eliminating the need for external termination components.
The feedback (FBIN) input is used to synchronize the output clocks in frequency and phase to the input clock (CLKIN). One of the six output clocks must be fed back to FBIN for the PLL to maintain synchronization between CLKIN and the outputs. The output used as the feedback pin is synchronized to the same frequency as CLKIN.
The Y outputs can be configured to switch in phase and at the same frequency as CLKIN. The select (SEL) input configures three Y outputs to operate at one-half or double the CLKIN frequency depending on which pin is fed back to FBIN (see Tables 1 and 2). All output signal duty cycles are adjusted to $50 \%$ independent of the duty cycle at the input clock.
Output-enable ( $\overline{\mathrm{OE}})$ is provided for output control. When $\overline{\mathrm{OE}}$ is high, the outputs are in the high-impedance state. When $\overline{O E}$ is low, the outputs are active. CLR is negative-edge triggered and can be used to reset the outputs operating at half frequency. TEST is used for factory testing of the device and can be use to bypass the PLL. TEST should be strapped to GND for normal operation.


## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\boldsymbol{\dagger}$


Input voltage range, $\mathrm{V}_{\mathrm{I}}$ (see Note 1) .......................................................... -0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $\mathrm{V}_{\mathrm{O}}$ (see Note 1) $\ldots-0.5 \mathrm{~V}$ to 5.5 V



Maximum power dissipation at $T_{A}=55^{\circ} \mathrm{C}$ (in still air) (see Note 2) .................................... 0.7 W

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. The maximum package power dissipation is calculated using a junction temperature of $150^{\circ} \mathrm{C}$ and a board trace length of 75 mils. For more information, refer to the Package Thermal Considerations application note in the ABT Advanced BiCMOS Technology Data Book, literature number SCBD002.
recommended operating conditions (see Note 3)

|  |  | MIN | MAX |
| :--- | :--- | ---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | UNIT |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | 3 | 3.6 |
| $\mathrm{~V}_{\mathrm{IL}}$ | Low-level input voltage | 2 | V |
| $\mathrm{~V}_{\mathrm{I}}$ | Input voltage | V |  |
| $\mathrm{IOH}_{\mathrm{OH}}$ | High-level output current | 0.8 | V |
| IOL | Low-level output current | 5.5 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating free-air temperature | -12 | mA |

NOTE 3: Unused inputs must be held high or low to prevent them from floating.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN MAX |  |
| $\mathrm{V}_{\mathrm{IK}}$ | $\mathrm{V}_{C C}=3 \mathrm{~V}$, | $1 /=-18 \mathrm{~mA}$ |  | -1.2 | V |
| VOH | $\mathrm{V}_{\mathrm{CC}}=$ MIN to MAX $\ddagger$, | $1 \mathrm{OH}=-100 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{CC}}-0.2$ | V |
|  | $\mathrm{V}_{\text {CC }}=3 \mathrm{~V}$, | $\mathrm{I} \mathrm{OH}=-12 \mathrm{~mA}$ |  | 2 |  |
| VOL | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$, | $\mathrm{IOL}=100 \mu \mathrm{~A}$ |  | 0.2 | V |
|  | $V_{C C}=3 \mathrm{~V}$, | $\mathrm{OL}=12 \mathrm{~mA}$ |  | 0.8 |  |
| 11 | $\mathrm{V}_{\text {CC }}=0$ or MAX $\ddagger$, | $\mathrm{V}_{1}=3.6 \mathrm{~V}$ |  | $\pm 10$ | $\mu \mathrm{A}$ |
|  | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}$, | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND |  | $\pm 1$ |  |
| lozh | $\mathrm{V}_{C C}=3.6 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=3 \mathrm{~V}$ |  | 10 | $\mu \mathrm{A}$ |
| IOZL | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=0$ |  | -10 | $\mu \mathrm{A}$ |
| Icc | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}, \\ & \mathrm{~V}_{1}=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND} \end{aligned}$ | $10=0$, | Outputs high | 2 | mA |
|  |  |  | Outputs low | 2 |  |
|  |  |  | Outputs disabled | 2 |  |
| $\mathrm{C}_{i}$ | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND |  |  | 6 | pF |
| $\mathrm{C}_{0}$ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}$ or GND |  |  | 9 | pF |

[^12]PARAMETER MEASUREMENT INFORMATION


NOTES: A. Output skew, $\mathrm{t}_{\mathrm{sk}(0)}$, is calculated as the greater of:

- The difference between the fastest and slowest of tphase error $n(n=1,2, \ldots 6)$
- The difference between the fastest and slowest of tphase error $n(n=7,8,9)$
B. Process skew, $\mathrm{t}_{\mathrm{sk}}(\mathrm{pr})$, is calculated as the greater of:
- The difference between the maximum and minimum tphase error $n(n=1,2, \ldots 6)$ across multiple devices under identical operating conditions
- The difference between the maximum and minimum tphase error $n(n=7,8,9)$ across multiple devices under identical operating conditions

Figure 2. Waveforms for Calculations of $\mathrm{t}_{\mathbf{s k}(\mathrm{o})}$ and $\mathrm{t}_{\mathbf{s k}(\mathrm{pr})}$

- Low Output Skew for Clock-Distribution and Clock-Generation Applications
- Operates at 3.3-V VCC
- Distributes Differential LVPECL Clock Inputs to 12 TTL-Compatible Outputs
- Two Select Inputs Configure Up to Nine Outputs to Operate at One-Half or Double the Input Frequency
- No External RC Network Required
- State-of-the-Art EPIC-IIBTM BICMOS Design Significantly Reduces Power Dissipation
- External Feedback Input (FBIN) Is Used to Synchronize the Outputs With the Clock Inputs
- Application for Synchronous DRAMs
- Distributed $\mathrm{V}_{\mathrm{CC}}$ and Ground Pins Reduce Switching Nolse
- Packaged in 52-PIn Quad Flatpack

PAH PACKAGE
(TOP VIEW)


## description

The CDC582 is a high-performance, low-skew, low-jitter clock driver. It uses a phase-lock loop (PLL) to precisely align the frequency and phase of the clock output signals to the differential LVPECL clock (CLKIN, CLKIN) input signals. It is specifically designed to operate at speeds from 50 MHz to 100 MHz or down to 25 MHz on outputs configured as half-frequency outputs. The CDC582 operates at $3.3-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$.
The feedback input (FBIN) synchronizes the frequency of the output clocks with the input clock (CLKIN, CLKIN) signals. One of the twelve output clocks must be fed back to FBIN for the PLL to maintain synchronization between the differential CLKIN and CLKIN inputs and the outputs. The output used as feedback is synchronized to the same frequency as the clock (CLKIN and CLKIN) inputs.

## output configuration $B$

Output configuration B is valid when any output configured as a $1 \times$ frequency output in Table 2 is fed back to FBIN. The frequency range for the differential clock inputs is 25 MHz to 50 MHz when using output configuration B. Outputs configured as $1 \times$ outputs operate at the input clock frequency, while outputs configured as $2 \times$ outputs operate at double the frequency of the differential clock inputs.

Table 2. Output Configuration B

| INPUTS |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: |
| SEL1 | SELO | 1x | $2 \times$ |
| FREQUENCY | FREQUENCY |  |  |
| L | L | All | None |
| H | H | 1 Yn | $2 \mathrm{Yn}, 3 \mathrm{Yn}, 4 \mathrm{Yn}$ |
| H | H | $1 \mathrm{Yn}, 2 \mathrm{Yn}, 2 \mathrm{Yn}, 3 \mathrm{Yn}$ | $3 \mathrm{Yn}, 4 \mathrm{Yn}$ |

NOTE: $n=1,2,3$

## Terminal Functions

| TERMINAL |  | 1/O | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. |  |  |
| $\frac{\text { CLKIN }}{\text { CLKIN }}$ | 44, 45 | 1 | Clock input. CLKIN and CLKIN are the differential clock signals to be distributed by the CDC582 clock-driver circuit. These inputs are used to provide the reference signal to the integrated PLL that generates the clock output signals. CLKIN and CLKIN must have a fixed frequency and fixed phase for the PLL to obtain phase lock. Once the circuit is powered up and valid CLKIN and CLKIN signals are applied, a stabilization time is required for the PLL to phase lock the feedback signal to its reference signal. |
| $\overline{C L R}$ | 40 | 1 | Clear. $\overline{C L R}$ is used to reset the VCO/4 reference frequency. $\overline{\mathrm{CLR}}$ is negative-edge triggered and should be strapped to $\mathrm{V}_{\mathrm{CC}}$ or GND for normal operation. |
| FBIN | 48 | 1 | Feedback input. FBIN provides the feedback signal to the internal PLL. FBIN must be hardwired to one of the twelve clock outputs to provide frequency and phase lock. The internal PLL adjusts the output clocks to obtain zero phase delay between the FBIN and the differential clock input (CLKIN and CLKIN). |
| $\overline{O E}$ | 42 | 1 | Output enable. $\overline{O E}$ is the output enable for all outputs. When $\overline{O E}$ is low, all outputs are enabled. When $\overline{O E}$ is high, all outputs are driven to the low state. Since the feedback signal for the PLL is taken directly from an output terminal, placing the outputs in the logic low state interrupts the feedback loop; therefore, when a high-to-low transition occurs at $\overline{\mathrm{OE}}$, enabling the output buffers, a stabilization time is required before the PLL obtains phase lock. |
| SEL1, SELO | 51, 50 | 1 | Output configuration select. SELO and SEL1 select the output configuration for each output bank (e.g., $1 \times, 1 / 2 \times$, or $2 \times$ ) (see Tables 1 and 2 ). |
| TEST | 41 | 1 | TEST is used to bypass the PLL circuitry for factory testing of the device. When TEST is low, all outputs operate using the PLL circuitry. When TEST is high, the outputs are placed in a test mode that bypasses the PLL circuitry. TEST should be strapped to GND for normal operation. |
| $\begin{aligned} & 1 Y 1-1 Y 3 \\ & 2 Y 1-2 Y 3 \\ & 3 Y 1-3 Y 3 \end{aligned}$ | $\begin{gathered} 2,5,8 \\ 12,15,18 \\ 22,25,28 \end{gathered}$ | 0 | These outputs are configured by SEL1 and SELO to transmit one-half or one-fourth the frequency of the VCO. The relationship between the input clock frequency and the output frequency is dependent on SEL. 1 and SELO and the frequency of the output being fed back to FBIN. The duty cycle of the $Y$ outputs is nominally $50 \%$ independent of the duty cycle of the input clock signals. |
| 4Y1-4Y3 | 32, 35,38 | 0 | These outputs transmit one-half the frequency of the VCO. The relationship between the input clock frequency and the output frequency is dependent on the frequency of the output being fed back to FBIN. The duty cycle of the Y outputs is nominally $50 \%$ independent of the duty cycle of CLKIN. |

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

| Supply voltage range, $\mathrm{V}_{\text {CC }}$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - 0.5 l V to 4.6 V |  |
| :---: | :---: |
| Input voltage range, $\mathrm{V}_{1}$ (see Note 1) | -0.5 V to 7 V |
| Voltage range applied to any output in the high state or power-off state, $\mathrm{V}_{\mathrm{O}}$ (see Note 1) ...-0.5 V to 5.5 V |  |
| Current into any output in the low state, $\mathrm{l}_{0}$ | 64 mA |
| Input clamp current, $\mathrm{I}_{\mathrm{K}}\left(\mathrm{V}_{1}<0\right)$ | -20 mA |
| Output clamp current, $\mathrm{I}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right)$ | -50 mA |
| Maximum power dissipationat $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$ (in still air) (see Note 2) | 1.2 W |
| Storage temperature range, $\mathrm{T}_{\text {stg }}$ | $65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. The maximum package power dissipation is calculated using a junction temperature of $150^{\circ} \mathrm{C}$ and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the ABT Advanced BiCMOS Technology Data Book, literature number SCBD002.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

## 3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH DIFFERENTIAL LVPECL CLOCK INPUTS

timing requirements over recommended ranges of supply voltage and operating free-air temperature

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Cock frequ | VCO is operating | 25 | 50 |  |
| clock | Clock frequency | VCO is operating | 50 | 100 |  |
|  | Input clock duty cycle |  | 40\% | 60\% |  |
|  |  | After SEL1, SELO |  | 50 |  |
|  | Stabilization time ${ }^{\dagger}$ | After $\overline{\text { EE }} \downarrow$ |  | 50 | $\mu \mathrm{s}$ |
|  |  | After power up |  | 50 |  |

$\dagger$ Time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. For phase lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present at CLKIN. Until phase lock is obtained, the specifications for propagation delay and skew parameters given in the switching characteristics table are not applicable.
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ (see Note 4 and Figures 1, 2, and 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Duty cycle |  | $Y$ | 45\% | 55\% |  |
| ${ }_{\text {max }}$ |  |  | 100 | , | MHz |
| Jitter(pk-pk) | CLKIN $\uparrow$ : | $Y \uparrow$ |  | 200 | ps |
| tphase error ${ }^{\ddagger}$ | CLKIN $\uparrow$ | $\underline{Y} \uparrow$ | -500 | 500 | ps |
| $\mathrm{t}_{\text {sk }}(0)^{\ddagger}$ |  | Y |  | 0.5 | ns |
| $\mathrm{t}_{\text {sk(pr) }}{ }^{\ddagger}$ |  | Y |  | 1 | ns |
| $\mathrm{tr}_{r}$ | * | , | \% | 1.4 | ns |
| $t_{f}$ |  |  | * | 1.4 | ns |

$\ddagger$ The propagation delay, $t_{\text {phase }}$ error, is dependent on the feedback path from any output to the FBIN. The tphase error, $\mathrm{t}_{\text {sk( }}$ ( $)$, and $\mathrm{t}_{\text {sk(pr) }}$ specifications are only valid for equal loading of all outputs.
NOTE 4: The specifications for parameters in this table are applicable only after any appropriate stabilization time has elapsed.

## PARAMETER MEASUREMENT INFORMATION



NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. The outputs are measured one at a time with one transition per measurement.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{ZO}_{\mathrm{O}}=50 \Omega, \mathrm{tr}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.

Figure 1. Load CIrcult and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION


NOTES: A. Output skew, $\mathrm{t}_{\mathrm{sk}}(0)$, is calculated as the greater of:

- The difference between the fastest and slowest of tphase error $n$ ( $n=10,11, \ldots$ 15)
B. Process skew, $\mathrm{t}_{\mathrm{sk}(\mathrm{pr})}$, is calculated as the greater of:
- The difference between the maximum and minimum tphase error $n(n=10,11, \ldots 15)$ across multiple devices under identical operating conditions

Figure 3. Waveforms for Calculation of $\mathrm{t}_{\mathbf{s k}(0)}$

- Low Output Skew for Clock-Distribution and Clock-Generation Applications
- Operates at 3.3-V VCC
- Distributes Differential LVPECL Clock Inputs to 12 TTL-Compatlble Outputs
- Two Select Inputs Configure Up to Nine Outputs to Operate at One-Half or Double the Input Frequency
- No External RC Network Required
- External Feedback Input (FBIN) Is Used to Synchronize the Outputs With the Clock Inputs
- Application for Synchronous DRAMs
- Outputs Have Internal $26-\Omega$ Series Resistors to Dampen Transmission-Line Effects
- State-of-the-Art EPIC-IIB ${ }^{\text {TM }}$ BICMOS Design Significantly Reduces Power Dissipation
- Distributed V $\mathbf{C c}$ and Ground Pins Reduce Switching Nolse
- Packaged in 52-Pin Quad Flatpack



## description

The CDC2582 is a high-performance, low-skew, low-jitter clock driver. It uses a phase-lock loop (PLL) to precisely align the frequency and phase of the clock output signals to the differential LVPECL clock (CLKIN, $\overline{\text { CLKIN }}$ ) input signals. It is specifically designed to operate at speeds from 50 MHz to 100 MHz or down to 25 MHz on outputs configured as half-frequency outputs. Each output has an internal $26-\Omega$ series resistor that improves the signal integrity at the load. The CDC2582 operates at $3.3-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$.
The feedback input (FBIN) synchronizes the frequency of the output clocks with the input clock (CLKIN, CLKIN) signals. One of the twelve output clocks must be fed back to FBIN for the PLL to maintain synchronization between the differential CLKIN and CLKIN inputs and the outputs. The output used as feedback is synchronized to the same frequency as the clock (CLKIN and CLKIN) inputs.

## output configuration B

Output configuration $B$ is valid when any output configured as a $1 \times$ frequency output in Table 2 is fed back to FBIN. The frequency range for the differential clock inputs is 25 MHz to 50 MHz when using output configuration B. Outputs configured as $1 \times$ outputs operate at the input clock frequency, while outputs configured as $2 \times$ outputs operate at double the frequency of the differential clock inputs.

Table 2. Output Configuration B

| INPUTS |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: |
| SEL1 | SELO | $1 \times$ <br> FREQUENCY | $2 x$ <br> FREQUENCY |
| L | L | All | None |
| L | H | 1 Yn | $2 \mathrm{Yn}, 3 \mathrm{Yn}, 4 \mathrm{Yn}$ |
| H | L | $1 \mathrm{Yn}, 2 \mathrm{Yn}$ | $3 \mathrm{Yn}, 4 \mathrm{Yn}$ |
| H | H | 1 Yn , 2Yn, 3Yn | 4 Yn |
| NOTE: $\mathrm{n}=1,2,3$ |  |  |  |

## Terminal Functions

| TERN <br> NAME | $\overline{A L}$ <br> NO. | 1/0 | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| $\frac{\text { CLKIN }}{\text { CLKIN }}$ | 44,45 | 1 | Clock input. CLKIN and CLKIN are the differential clock signals to be distributed by the CDC2582 clock-driver circuit. These inputs are used to provide the reference signal to the integrated PLL that generates the clock-output signals. CLKIN and CLKIN must have a fixed frequency and fixed phase for the PLL to obtain phase lock. Once the circuit is powered up and valid CLKIN and $\overline{C L K I N}$ signals are applied, a stabilization time is required for the PLL to phase lock the feedback signal to its reference signal. |
| - $\overline{\mathrm{CLR}}$ | 40 | 1 | Clear. $\overline{\mathrm{CLR}}$ is used to reset the VCO/4 reference frequency. $\overline{\mathrm{CLR}}$ is negative-edge triggered and should be strapped to $\mathrm{V}_{\mathrm{CC}}$ or GND for normal operation. |
| FBIN | 48 | 1 | Feedback input. FBIN provides the feedback signal to the internal PLL. FBIN must be hardwired to one of the twelve clock outputs to provide frequency and phase lock. The internal PLL adjusts the output clocks to obtain zero-phase delay between the FBIN and the differential clock input (CLKIN and CLKIN). |
| $\overline{O E}$ | 42 ; | 1 | Output enable. $\overline{\mathrm{OE}}$ is the output enable for all outputs. When $\overline{\mathrm{OE}}$ is low, all outputs are enabled. When $\overline{\mathrm{OE}}$ is high, all outputs are in the high-impedance state. Since the feedback signal for the PLL is taken directly from an output terminal, placing the outputs in the high-impedance state interrupts the feedback loop; therefore, when a high-to-low transition occurs at $\overline{\mathrm{OE}}$, enabling the output buffers, a stabilization time is required before the PLL obtains phase lock. |
| SEL1, SELO | 51, 50 | 1 | Output configuration select. SELO and SEL1 select the output configuration for each output bank (e.g., $1 \times, 1 / 2 x$, or $2 x$ ) (see Tables 1 and 2). |
| TEST | 41 | 1 | TEST is used to bypass the PLL circuitry for factory testing of the device. When TEST is low, all outputs operate using the PLL circuitry. When TEST is high; the outputs are placed in a test mode that bypasses the PLL circuitry. TEST should be strapped to GND for normal operation. |
| $\begin{aligned} & 1 Y 1-1 Y 3 \\ & 2 Y 1-2 Y 3 \\ & 3 Y 1-3 Y 3 \end{aligned}$ | $\begin{gathered} 2,5,8 \\ 12,15,18 \\ 22,25,28 \end{gathered}$ | 0 | These outputs are configured by SEL1 and SELO to transmit one-half or one-fourth the frequency of the VCO. The relationship between the input clock frequency and the output frequency is dependent on SEL1 and SELO and the frequency of the output being fed back to FBIN. The duty cycle of the Y outputs is nominally $50 \%$ independent of the duty cycle of the input clock signals. Each output has an internal series resistor to dampen transmission-line effects and improve the signal integrity at the load. |
| 4Y1-4Y3 | 32, 35, 38 | 0 | These outputs transmit one-half the frequency of the VCO. The relationship between the input clock frequency and the output frequency is dependent on the frequency of the output being fed back to FBIN. The duty cycle of the Y outputs is nominally $50 \%$ independent of the duty cycle of CLKIN. Each output has an internal series resistor to dampen transmission-line effects and improve the signal integrity at the load. |

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

> Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to 4.6 V
> Input voltage range, $\mathrm{V}_{1}$ (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - 0.5 V to 7 V
> Voltage range applied to any output in the high state or power-off state, $\mathrm{V}_{\mathrm{O}}$ (see Note 1 ) $\ldots-0.5 \mathrm{~V}$ to 5.5 V
> Current into any output in the low state, Io .................................................................. 24 mA
> Input clamp current, $\mathrm{I}_{\mathrm{IK}}\left(\mathrm{V}_{1}<0\right)$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -20 mA
> Output clamp current, $\mathrm{I}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right)$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -50 mA
> Maximum power dissipation at $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$ (in still air) (see Note 2) ...................................... 1.2 W
> Storage temperature range, $\mathrm{T}_{\text {stg }}$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. The maximum package power dissipation is calculated using a junction temperature of $150^{\circ} \mathrm{C}$ and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the ABTAdvanced BiCMOS Technology Data Book, literature number SCBD002.
timing requirements over recommended ranges of supply voltage and operating free-air temperature

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | VCO is operating at four times the CLKIN/CLKIN frequency | 25 | 50 |  |
| iclock | Clock frequency | VCO is operating at double the CLKIN/CLKIN frequency | 50 | 100 | MHz |
|  | Input clock duty cycle |  | 40\% | 60\% |  |
|  |  | After SEL1, SELO |  | 50 |  |
|  | Stabilization time $\dagger$ | After $\overline{\mathrm{OE}} \downarrow$ |  | 50 | $\mu \mathrm{s}$ |
|  |  | After power up |  | 50 |  |

$\dagger$ Time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. For phase lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present at CLKIN. Until phase lock is obtained, the specifications for propagation delay and skew parameters given in the switching characteristics table are not applicable.
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ (see Note 4 and Figures 1, 2, and 3)

| PARAMETER | $\begin{gathered} \hline \text { FROM } \\ \text { (INPUT) } \\ \hline \end{gathered}$ | TO (OUTPUT) | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Duty cycle |  | Y | 45\% | 55\% |  |
| $f_{\text {max }}$ |  |  | 100 |  | MHz |
| Jitter(pk-pk) | CLKIN $\uparrow$ | $Y \uparrow$ |  | 200 | ps |
| ${ }_{\text {tphase error }}{ }^{\ddagger}$ | CLKIN $\uparrow$ | $Y$ | -500 | 500 | ps |
| $\mathrm{t}_{\text {sk(0) }}{ }^{\ddagger}$ |  | $Y$ |  | 0.5 | ns |
| $\mathrm{t}_{\text {sk( }}^{\text {(pr) }}{ }^{\ddagger}$ |  | Y |  | 1 | ns |
| $t_{r}$ |  |  |  | 1.4 | ns |
| $t_{f}$ |  |  |  | 1.4 | ns |

 are only valid for equal loading of all outputs.
NOTE 4: The specifications for parameters in this table are applicable only after any appropriate stabilization time has elapsed.

PARAMETER MEASUREMENT INFORMATION


NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. The outputs are measured one at a time with one transition per measurement.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{f} \leq 2.5 \mathrm{~ns}$.

Figure 1. Load Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION



NOTES: A. Output skew, $\mathrm{t}_{\mathrm{sk}(0)}$, is calculated as the greater of:

- The difference between the fastest and slowest of tphase error n ( $\mathrm{n}=10,11, \ldots$ 15)
B. Process skew, $\mathrm{t}_{\mathrm{sk}}(\mathrm{pr})$, is calculated as the greater of:
- The difference between the maximum and minimum $t_{\text {phase error }} n(n=10,11, \ldots 15)$ across multiple devices under identical operating conditions

Figure 3. Waveforms for Calculation of $\mathrm{t}_{\mathbf{s k}(0)}$ and $\mathrm{t}_{\mathbf{s k}(\mathrm{pr})}$

- Low Output Skew for Clock-Distribution and Clock-Generation Applications
- Operates at 3.3-V VCC
- Distributes One Clock Input to Twelve Outputs
- Two Select Inputs Configure Up to Nine Outputs to Operate at One-Half or Double the Input Frequency
- No External RC Network Required
- External Feedback Pin (FBIN) Is Used to Synchronize the Outputs to the Clock Input
- Application for Synchronous DRAM, High-Speed Microprocessor
- TTL-Compatible Inputs and Outputs
- Outputs Drive Parallel 50- $\Omega$ Terminated Transmission Lines
- State-of-the-Art EPIC-IIBTM BICMOS Design Significantly Reduces Power Dissipation
- Distributed VCc and Ground Pins Reduce Switching Noise
- Packaged in 52-Pin Thin Quad Flat Package


NC - No internal connection

## description

The CDC586 is a high-performance, low-skew, low-jitter clock driver. It uses a phase-lock loop (PLL) to precisely align, in both frequency and phase, the clock output signals to the clock input (CLKIN) signal. It is specifically designed for use with popular microprocessors operating at speeds from 50 MHz to 100 MHz or down to 25 MHz on outputs configured as half-frequency outputs. The CDC586 operates at $3.3-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ and is designed to drive a properly terminated $50-\Omega$ transmission line.

## output configuration $A$

Output configuration $A$ is valid when any output configured as a 1 x frequency output in Table 1 is fed back to FBIN. The input frequency range for CLKIN is 50 MHz to 100 MHz when using output configuration A. Outputs configured as $1 / 2 \times$ outputs operate at half the CLKIN frequency, while outputs configured as $1 \times$ outputs operate at the same frequency as CLKIN.

Table 1. Output Configuration A

| INPUTS |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: |
| SEL1 | SELO | $\mathbf{1 / 2 x}$ | $1 x$ <br> FREQUENCY |
| FREQUENCY |  |  |  |
| L | L | None | All |
| H | L | $1 Y n$ | $2 Y n, 3 Y n, 4 Y n$ |
| $H$ | $H$ | $1 Y n, 2 Y n, 3 Y n$ | $3 Y n, 4 Y n$ |

NOTE: $n=1,2,3$

## output configuration B

Output configuration B is valid when any output configured as a $1 x$ frequency output in Table 2 is fed back to FBIN. The input frequency range for CLKIN is 25 MHz to 50 MHz when using output configuration B. Outputs configured as 1 x outputs operate at the CLKIN frequency, while outputs configured as 2 x outputs operate at double the frequency of CLKIN.

Table 2. Output Configuration B

| INPUTS |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: |
| SEL1 | SEL0 | 1x | 2x |
| $L$ | $L$ | All | None |
| $L$ | $H$ | $1 Y n$ | $2 Y n, 3 Y n, 4 Y n$ |
| $H$ | $L$ | $1 Y n, 2 Y n$ | $3 Y n, 4 Y n$ |
| $H$ | $H$ | $1 Y n, 2 Y n, 3 Y n$ | $4 Y n$ |

NOTE: $n=1,2,3$

Terminal Functions

| TERMINAL |  | 1/0 | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. |  |  |
| CLKIN | 45 | 1 | Clock input. CLKIN is the clock signal distributed by the CDC586 clock-driver circuit. CLKIN provides the reference signal to the integrated PLL that generates the clock output signals. CLKIN must have a fixed frequency and fixed phase for the PLL to obtain phase lock. Once the circuit is powered up and a valid CLKIN signal is applied, a stabilization time is required for the PLL to phase lock the feedback signal to its reference signal. |
| $\overline{C L R}$ | 40 | 1 | Clear. $\overline{\mathrm{CLR}}$ resets the $\mathrm{VCO} / 4$ reference frequency. $\overline{\mathrm{CLR}}$ is negative edge triggered and should be strapped to GND or $V_{C C}$ for normal operation. |
| FBIN | 48 | 1 | Feedback input. FBIN provides the feedback signal to the internal PLL. FBIN must be hardwired to one of the twelve clock outputs to provide frequency and phase lock. The internal PLL adjusts the output clocks to obtain zero phase delay between FBIN and CLKIN. |
| $\overline{O E}$ | 42 | 1 | Output enable. $\overline{\mathrm{OE}}$ is the output enable for all outputs. When $\overline{\mathrm{OE}}$ is low, all outputs are enabled. When $\overline{\mathrm{OE}}$ is high, all outputs are in the high-impedance state. Since the feedback signal for the PLL is taken directly from an output terminal, placing the outputs in the high-impedance state interrupts the feedback loop; therefore, when a high-to-low transition occurs at $\overline{O E}$, enabling the output buffers, a stabilization time is required before the PLL obtains phase lock. |
| SEL1, SELO | 51, 50 | 1 | Output configuration select. SELO and SEL1 select the output configuration for each output bank (e.g. $1 x, 1 / 2 x$, or $2 x$ ). (see Tables 1 and 2 ). |
| TEST | 41 | 1 | TEST is used to bypass the PLL circuitry for factory testing of the device. When TEST is low, all outputs operate using the PLL circuitry. When TEST is high, the outputs are placed in a test mode that bypasses the PLL circuitry. TEST should be strapped to GND for normal operation. |
| $\begin{aligned} & 1 Y 1-1 Y 3 \\ & 2 Y 1-2 Y 3 \\ & 3 Y 1-3 Y 3 \end{aligned}$ | $\begin{gathered} 2,5,8 \\ 12,15,18 \\ 22,25,28 \end{gathered}$ | 0 | Output ports. These outputs are configured by SEL1 and SELO to transmit one-half or one-fourth the frequency of the VCO. The relationship between the CLKIN frequency and the output frequency is dependent on SEL1 and SELO and the frequency of the output being fed back to FBIN. The duty cycle of the Y output signals is nominally $50 \%$ independent of the duty cycle of CLKIN. |
| 4Y1-4Y3 | 32,35, 38 | 0 | Output ports. 4Y1-4Y3 transmit one-half the frequency of the VCO regardless of the state of SEL1 and SELO. The relationship between the CLKIN frequency and the output frequency is dependent on the frequency of the output being fed back to FBIN. The duty cycle of the Y output signals is nominally $50 \%$ independent of the duty cycle of CLKIN. |

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

Supply voltage range, $V_{C C}$ ..... -0.5 V to 4.6 V
Input voltage range, $\mathrm{V}_{1}$ (see Note 1) ..... -0.5 V to 7 VVoltage range applied to any output in the high state or power-off state,$\mathrm{V}_{\mathrm{O}}$ (see Note 1)-0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
Current into any output in the low state, IO ..... 64 mA
Input clamp current, $\mathrm{I}_{\mathrm{K}}\left(\mathrm{V}_{\mathrm{I}}<0\right)$ ..... $-20 \mathrm{~mA}$
Output clamp current, $\mathrm{I}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right)$ ..... $-50 \mathrm{~mA}$
Maximum power dissipation at $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$ (in still air) (see Note 2) ..... 1.2 W
Storage temperature range, $\mathrm{T}_{\text {stg }}$$-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, andfunctional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is notimplied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. The maximum package power dissipation is calculated using a junction temperature of $150^{\circ} \mathrm{C}$ and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the ABT Advanced BICMOS Technology Data Book, literature number SCBD002.
timing requirements over recommended ranges of supply voltage and operating free-air temperature

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | VCO is operating at four times the CLKIN frequency | 25 | 50 |  |
| clock | Clock frequency | VCO is operating at double the CLKIN frequency | 50 | 100 | z |
|  | Input clock duty cycle |  | 40\% | 60\% |  |
|  |  | After SEL1, SELO |  | 50 |  |
|  | Stabilization timet | After $\overline{\mathrm{OE}} \downarrow$ |  | 50 |  |
|  | Stabilzation time | After power up |  | 50 | S |
|  |  | After CLKIN |  | 50 |  |

$\dagger$ Time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. For phase lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present at CLKIN. Until phase lock is obtained, the specifications for propagation delay and skew parameters given in the switching characteristics table are not applicable.
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ (see Note 4 and Figures 1 through 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | MIN MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $f_{\text {max }}$ |  |  | 100 | MHz |
| Duty cycle |  | Y | 45\% 55\% |  |
| tphase error ${ }^{\ddagger}$ | CLKIN $\uparrow$ | Y | -500 +500 | ps |
| Jitter(pk-pk) | CLKIN $\uparrow$ | Y | 200 | ps |
| $\mathrm{t}_{\text {sk(0) }}{ }^{\ddagger}$ |  |  | 0.5 | ns |
| $\mathrm{t}_{\text {sk(pr) }}{ }^{\ddagger}$ |  |  | 1 | ns |
| $\mathrm{tr}_{r}$ |  |  | 1.4 | ns |
| $t_{f}$ |  |  | 1.4 | ns |

$\ddagger$ The propagation delay, $t_{\text {phase }}$ error, is dependent on the feedback path from any outputto FBIN. The $t_{\text {phase }}$ error, ${ }_{\mathrm{sk}}(0)$, and $\mathrm{t}_{\mathrm{sk}}(\mathrm{pr})$ specifications are valid only for equal loading of all outputs.
NOTE 4: The specifications for parameters in this table are applicable only after any appropriate stabilization time has elapsed.

PARAMETER MEASUREMENT INFORMATION


NOTES: A. Output skew, $\mathrm{t}_{\mathrm{sk}(0)}$, is calculated as the greater of:

- The difference between the fastest and slowest of tphase error $n(n=1,2, \ldots 6)$
- The difference between the fastest and slowest of tphase error $n(n=7,8,9)$
B. Process skew, $\mathrm{t}_{\mathrm{sk}}(\mathrm{pr})$, is calculated as the greater of:
- The difference between the maximum and minimum tphase error $n(n=1,2, \ldots 6)$ across multiple devices under identical operating conditions.
- The difference between the maximum and minimum tphase error $n(n=7,8,9)$ across multiple devices under identical operating conditions.

Figure 2. Waveforms for Calculation of $\mathrm{t}_{\mathbf{s k}(0)}$

- Low Output Skew for Clock-Distribution and Clock-Generation Applications
- Operates at 3.3-V VCC
- Distributes One Clock Input to Twelve Outputs
- Two Select Inputs Configure Up to Nine Outputs to Operate at One-Half or Double the Input Frequency
- No External RC Network Required
- External Feedback (FBIN) Synchronizes the Outputs to the Clock Input
- Application for Synchronous DRAM, High-Speed Microprocessor
- TTL-Compatible Inputs and Outputs
- Outputs Have Internal 26- $\Omega$ Series Resistors to Dampen Transmission-Line Effects
- State-of-the-Art EPIC-IIB ${ }^{\text {TM }}$ BiCMOS Design Significantly Reduces Power Dissipation
- Distributed VCC and Ground Pins Reduce Switching Noise
- Packaged in 52-Pin Thin Quad Flat Package

$\mathrm{NC}-\mathrm{No}$ internal connection


## description

The CDC2586 is a high-performance, low-skew, low-jitter clock driver. It uses a phase-lock loop (PLL) to precisely align, in both frequency and phase, the clock output signals to the clock input (CLKIN) signal. It is specifically designed for use with popular microprocessors operating at speeds from 50 MHz to 100 MHz or down to 25 MHz on outputs configured for half-frequency operation. Each output has an internal $26-\Omega$ series resistor that improves the signal integrity at the load. The CDC2586 operates at nominal $3.3-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$.
The feedback input (FBIN) synchronizes the output clocks in frequency and phase to CLKIN. One of the twelve output clocks must be fed back to FBIN for the PLL to maintain synchronization between CLKIN and the outputs. The output used as feedback is synchronized to the same frequency as CLKIN.

## output configuration $A$

Output configuration $A$ is valid when any output configured as a $1 \times$ frequency output in Table 1 is fed back to FBIN. The input frequency range for CLKIN is 50 MHz to 100 MHz when using output configuration A. Outputs configured as $1 / 2 \times$ outputs operate at half the CLKIN frequency, while outputs configured as $1 \times$ outputs operate at the same frequency as CLKIN.

Table 1. Output Configuration A

| INPUTS |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: |
| SEL1 | SELO | $1 / 2 \times$ <br> FREQUENCY | $1 \times$ <br> FREQUENCY |
| L | L | None | All |
| L | H | 1 Yn | $2 \mathrm{Yn}, 3 \mathrm{Yn}, 4 \mathrm{Yn}$ |
| H | L | $1 \mathrm{Yn}, 2 \mathrm{Yn}$ | $3 \mathrm{Yn}, 4 \mathrm{Yn}$ |
| H | H | $1 \mathrm{Yn}, 2 \mathrm{Yn}, 3 \mathrm{Yn}$ | 4 Yn |

NOTE: $n=1,2,3$

## output configuration B

Output configuration B is valid when any output configured as a $1 \times$ frequency output in Table 2 is fed back to FBIN. The input frequency range for CLKIN is 25 MHz to 50 MHz when using output configuration B. Outputs configured as $1 \times$ outputs operate at the CLKIN frequency, while outputs configured as $2 \times$ outputs operate at double the frequency of CLKIN.

Table 2. Output Configuration B

| INPUTS |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: |
| SEL1 | SELO | $1 \times$ <br> FREQUENCY | $2 \times$ <br> FREQUENCY |
| L | L | All | None |
| L | $H$ | 1 Yn | $2 Y n, 3 Y n, 4 Y n$ |
| $H$ | L | $1 Y n, 2 Y n$ | $3 Y n, 4 Y n$ |
| $H$ | $H$ | $1 Y n, 2 Y n, 3 Y n$ | $4 Y n$ |

NOTE: $n=1,2,3$

## Terminal Functions

| TERMINAL |  |  | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. | 0 |  |
| CLKIN | 45 | 1 | Clock input. CLKIN is the clock signal to be distributed by the CDC2586 clock-driver circuit. CLKIN provides the reference signal to the integrated PLL that generates the clock output signals. CLKIN must have a fixed frequency and fixed phase for the PLL to obtain phase lock. Once the circuit is powered up and a valid CLKIN signal is applied, a stabilization time is required for the PLL to phase lock the feedback signal to its reference signal. |
| $\overline{C L R}$ | 40 | 1 | Clear. $\overline{C L} \bar{R}$ resets the VCO/4 reference frequency. $\overline{\mathrm{CLR}}$ is negative-edge triggered and should be strapped to GND or $V_{C C}$ for normal operation. |
| FBIN | 48 | 1 | Feedback input. FBIN provides the feedback signal to the internal PLL. FBIN must be hard wired to one of the twelve clock outputs to provide frequency and phase lock. The internal PLL adjusts the output clocks to obtain zero phase delay between FBIN and CLKIN. |
| $\overline{\mathrm{OE}}$ | 42 | I | Output enable. $\overline{\mathrm{OE}}$ is the output enable for all outputs. When $\overline{\mathrm{OE}}$ is low, all outputs are enabled. When $\overline{\mathrm{OE}}$ is high, all outputs are in the high-impedance state. Since the feedback signal for the PLL is taken directly from an output, placing the outputs in the high-impedance state interrupts the feedback loop; therefore, when a high-to-low transition occurs at $\overline{O E}$, enabling the output buffers, a stabilization time is required before the PLL obtains phase lock. |
| SEL1, SELO | 51, 50 | 1 | Output configuration select. SELO and SEL1 select the output configuration for each output bank (e.g., $1 / 2 \times$, $1 \times$, or $2 \times$ ) (see Tables 1 and 2). |
| TEST | 41 | 1 | TEST is used to bypass the PLL circuitry for factory testing of the device. When TEST is low, all outputs operate using the PLL circuitry. When TEST is high, the outputs are placed in a test mode that bypasses the PLL circuitry. TEST should be strapped to GND for normal operation. |
| $\begin{aligned} & 1 Y 1-1 Y 3 \\ & 2 Y 1-2 Y 3 \\ & 3 Y 1-3 Y 3 \end{aligned}$ | $\begin{gathered} 2,5,8 \\ 12,15,18 \\ 22,25,28 \end{gathered}$ | 0 | Output ports. These outputs are configured by the select inputs (SEL1, SELO) to transmit one-half or one-fourth the frequency of the VCO. The relationship between the CLKIN frequency and the output frequency is dependent on the select inputs and the frequency of the output being fed back to FBIN (see Tables 1 and 2). The duty cycle of the $Y$ output signals is nominally $50 \%$, independent of the duty cycle of CLKIN. Each output has an internal series resistor to dampen transmission-line effects and improve the signal integrity at the load. |
| 4Y1-4Y3 | 32, 35, 38 | 0 | Output ports. 4Y1-4Y3 transmit one-half the frequency of the VCO regardless of the state of the select inputs. The relationship between the CLKIN frequency and the output frequency is dependent on the frequency of the output being fed back to FBIN (see Tables 1 and 2). The duty cycle of the Y output signals is nominally $50 \%$, independent of the duty cycle of CLKIN. Each output has an internal series resistor to dampen transmission-line effects and improve the signal integrity at the load. |

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

|  |  |
| :---: | :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. The maximum package power dissipation is calculated using a junction temperature of $150^{\circ} \mathrm{C}$ and a board trace length of 75 mils. For more information, refer to the Package Thermal Considerations application note in the ABT Advanced BICMOS Technology Data Book, literature number SCBD002.
timing requirements over recommended ranges of supply voltage and operating free-air temperature

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | VCO operating at four times the CLKIN frequency | 25 | 50 |  |
| flock | Clock frequency | VCO operating at double the CLKIN frequency | 50 | 100 | MHz |
|  | Input clock duty cycle |  | 40\% | 60\% |  |
|  |  | After SEL1, SELO |  | 50 |  |
|  |  | After $\overline{\mathrm{OE}} \downarrow$ |  | 50 |  |
|  | Stabilization time $\dagger$ | After power up |  | 50 | $\mu \mathrm{s}$ |
|  |  | After CLKIN |  | 50 |  |

$\dagger$ Time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. In order for phase lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present at CLKIN. Until phase lock is obtained, the specifications for propagation delay and skew parameters given in the switching characteristics table are not applicable.
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ (see Note 4 and Figures 1 through 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {max }}$ |  |  | 100 |  | MHz |
| Duty cycle |  | $Y$ | 45\% | 55\% |  |
| ${ }_{\text {phase error }}{ }^{\ddagger}$ | CLKIN $\uparrow$ | $Y \uparrow$ | -500 | +500 | ps |
| jitter | CLKIN $\uparrow$ | $\mathrm{Y} \uparrow$ |  | 200 | ps |
| $\mathrm{t}_{\text {sk(0) }}{ }^{\ddagger}$ |  |  |  | 0.5 | ns |
| ${ }_{\text {tsk }}$ (pr) ${ }^{\ddagger}$ |  |  |  | 1 | ns |
| $t_{r}$ |  |  |  | 1.4 | ns |
| ${ }_{\text {t }}$ |  |  |  | 1.4 | ns |

$\ddagger$ The propagation delay, tphase error, is dependent on the feedback path from any output to FBIN. The $t_{\text {phase }}$ error, $t_{s k}(0)$, and $\mathrm{t}_{\mathrm{sk}}(\mathrm{pr})$ specifications are valid only for equal loading of all outputs.
NOTE 4: The specifications for parameters in this table are applicable only after any appropriate stabilization time has elapsed.

PARAMETER MEASUREMENT INFORMATION


NOTES: A. Output skew, $\mathrm{t}_{\mathrm{sk}}(0)$, is calculated as the greater of:

- The difference between the fastest and slowest of tphase error $n(n=1,2, \ldots 6)$
- The difference between the fastest and slowest of tphase error $n(n=7,8,9)$
B. Process skew, $\mathrm{tsk}_{\mathrm{sk}}(\mathrm{pr})$, is calculated as the greater of:
- The difference between the maximum and minimum tphase error $n(n=1,2, \ldots 6)$ across multiple devices under identical operating conditions
- The difference between the maximum and minimum tphase error $n(n=7,8,9)$ across multiple devices under identical operating conditions
C. For configuration A, see Table 1

Figure 2. Waveforms for Calculation of $\mathrm{t}_{\mathbf{s k}(0)}$ for Configuration A

## 3．3－V PHASE－LOCK LOOP CLOCK DRIVER <br> WITH 3－STATE OUTPUTS <br> SCAS562B－DECEMBER 1995－REVISED JULY 1996

－Low－Output Skew and Jitter for Clock Distribution and Synchronization
－Operates at 3．3－V VCC
－Distributes One Clock Input to 16 Outputs
－Four Select Inputs Configure Output Frequency
－Internal Loop Filter Eliminates the Need for External RC Network
－Dedicated External Feedback Output and Input for Phase Synchronization With the Clock Input
－Applications for Synchronous DRAM， High－Speed Microprocessors，and SSTL＿3 Applications
－LVTTL－or SSTL＿3－Compatible Inputs and Outputs
－Distributed VCc and Ground Pins Reduce Switching Noise
－Meets SSTL＿3 Class 1 and 2 Specifications
－Packaged in Plastic Small－Outline Package

## description

The CDC587 is a high－performance，low－skew， low－jitter，phase－lock loop（PLL）clock driver．It uses a PLL to precisely align，in both frequency and phase，the clock output signals to the clock input（CLKIN）signal．The CDC587 operates at 3．3－V $V_{C C}$ and provides LVTTL－or SSTL＿3－compatible inputs and outputs．The CDC587 operates at frequencies from 16.67 MHz up to 150 MHz ，and is ideally suited for high－speed microprocessor and synchronous DRAM applications．

（TOP VIEW）

A dedicated feedback output（FBOUT）is used to synchronize the output clocks in frequency and phase to the CLKIN reference．Four banks of four outputs（ $1 \mathrm{Yn}, 2 \mathrm{Yn}, 3 \mathrm{Yn}, 4 \mathrm{Yn}$ ）are configured to operate at specified ratios of the input frequency by four select（SELn）inputs．Selectable ratios of the input frequency are $1 \mathrm{X}, 2 \mathrm{X}, 3 \mathrm{X}, 1 / 2 \mathrm{X}$ ， and $1 / 3 X$ ．
The output－enable（ $\overline{\mathrm{OE}})$ input provides control for the Y output banks．When $\overline{\mathrm{OE}}$ is high，the outputs are in a high－impedance state．When $\overline{O E}$ is low，the outputs switch in accordance with the select inputs．In addition， RESET provides a master reset for the CDC587 counter circuitry．This allows the outputs to be reset to a known state．TEST provides a bypass of the integrated PLL and divider circuitry．When TEST is high，the input clock bypasses the PLL and is buffered directly to the outputs．

## functional block diagram


recommended operating conditions (see Note 4)

|  |  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | Supply voltage |  | 3 |  | 3.6 | V |
| $\mathrm{V}_{\text {REF }}$ | SSTL reference voltage |  | 1.3 | 1.5 | 1.7 | V |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 |  | 5.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | CLK, FBIN | $\mathrm{V}_{\text {REF }+100 \mathrm{mV}}$ |  |  | V |
|  |  | CLK, FBIN (VREF = GND) | 2 |  |  |  |
|  |  | Other inputs | 2 |  |  |  |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage | CLK, FBIN |  |  | mV | V |
|  |  | CLK, FBIN (VREF = GND) |  |  | 0.8 |  |
|  |  | Other inputs |  |  | 0.8 |  |
| ${ }^{\mathrm{IOH}}$ | High-level output current |  |  |  | -20 | mA |
| IOL | Low-level output current |  |  |  | 20 | mA |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: Unused inputs must be held high or low to prevent them from floating.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  |  | MIN | TYPt | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IK }}$ | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$, | $1 \mathrm{l}=-18 \mathrm{~mA}$ |  |  |  | -1.2 | V |
| VOH | $\mathrm{V}_{\text {CC }}=$ MIN to MAX $\ddagger$, | $1 \mathrm{OH}=-100 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\mathrm{CC}}-0.2$ |  |  | V |
|  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ | $1 \mathrm{OH}=-16 \mathrm{~mA}$ |  | 2.2 |  |  |  |
|  |  | $1 \mathrm{OH}=-20 \mathrm{~mA}$ |  | 2.1 |  |  |  |
| VOL | $\mathrm{V}_{C C}=3 \mathrm{~V}$ | $\mathrm{I}^{\mathrm{OL}}=100 \mu \mathrm{~A}$ |  |  |  | 0.2 | V |
|  |  | $\mathrm{IOL}=16 \mathrm{~mA}$ |  |  |  | 0.5 |  |
|  |  | $\mathrm{OL}=20 \mathrm{~mA}$ |  |  |  | 0.5 |  |
| 1 | $\mathrm{V}_{\text {CC }}=0$ or MAX $\ddagger$, | $\mathrm{V}_{1}=3.6 \mathrm{~V}$, | $V_{\text {REF }}=$ GND | $\pm 10$ |  |  | $\mu \mathrm{A}$ |
|  | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}$ | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND, | $\mathrm{V}_{\text {REF }}=\mathrm{GND}$ |  |  | $\pm 1$ |  |
|  |  | $\mathrm{V}_{\mathrm{I}}=2.1 \mathrm{~V}$ or 0.9 V , | $\mathrm{V}_{\text {REF }}=1.5$ |  |  | $\pm 1$ |  |
| IOZH | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=3 \mathrm{~V}$ |  |  |  | 10 | $\mu \mathrm{A}$ |
| lozL | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=0$ |  |  |  | -10 | $\mu \mathrm{A}$ |
| ICC | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}, \\ & \mathrm{lo}=0 \end{aligned}$ | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND, | $\mathrm{V}_{\text {REF }}=$ GND |  |  | 1 | mA |
|  |  | $\mathrm{V}_{1}=2.1 \mathrm{~V}$ or 0.9 V , | $\mathrm{V}_{\text {REF }}=1.5 \mathrm{~V}$ |  |  | 6 |  |
| $C_{i}$ | $\begin{array}{\|l\|} \hline \mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}} \text { or } G N D, \\ \mathrm{~V}_{1}=2.1 \mathrm{~V} \text { or } 0.9 \mathrm{~V}, \\ \hline \end{array}$ | $\mathrm{V}_{\text {REF }}=\mathrm{GND}$ |  |  | 3 |  | pF |
|  |  | $\mathrm{V}_{\text {REF }}=1.5 \mathrm{~V}$ |  | 3 |  |  |  |
| $\mathrm{C}_{0}$ | $\mathrm{V}_{\mathrm{O}}=3 \mathrm{~V}$ or 0 , |  |  | 6 |  |  | pF |
|  | $\mathrm{V}_{\mathrm{O}}=2.1 \mathrm{~V}$ or 0.9 V , | $\mathrm{V}_{\mathrm{REF}}=1.5 \mathrm{~V}$ |  |  | 6 |  |  |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

## PARAMETER MEASUREMENT INFORMATION



NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 150 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
C. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circult and Voltage Waveforms for LVTTL



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. All input pulses are supplied by generators having the following characteristics: $P R R \leq 150 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
C. The outputs are measured one at a time with one transition per measurement.
D. $V_{T T}=V_{R E F}=V_{C C} \times 0.45$

Figure 2. Load CIrcult and Voltage Waveforms for SSTL_3
CDC2587
3.3-V PHASE-LOCK LOOP CLOCK DRIVER
WITH 3-STATE OUTPUTS
SCAS560B-DECEMBER $1995-$ REVISED JULY 1996

- Low-Output Skew and Jitter for Clock Distribution and Synchronization
- Operates at 3.3-V VCC
- Distributes One Clock Input to 16 Outputs
- Four Select Inputs Configure Output Frequency
- Internal Loop Filter Eliminates the Need for External RC Network
- Dedicated External Feedback Output and Input for Phase Synchronization With the Clock Input
- Applications for Synchronous DRAM, High-Speed Microprocessors, and SSTL_3 Applications
- LVTTL- or SSTL_3-Compatible Inputs and Outputs
- Distributed $\mathbf{V}_{\mathbf{C C}}$ and GND Pin Configuration Minimize High-Speed Switching Noise
- Meets SSTL_3 Class 1 and 2 Specifications
- Packaged in 56-Pin Plastic Small-Outline Package


## description

The CDC2587 is a high-performance, low-skew, low-jitter, phase-lock loop (PLL) clock driver. It uses a PLL to precisely align, in both frequency and phase, the clock output signals to the clock input (CLKIN) signal. The CDC2587 operates at 3.3-V $V_{C C}$ and provides LVTTL- or SSTL_3-compatible inputs and outputs. The CDC2587 operates at frequencies from 16.67 MHz to 150 MHz , and is ideally suited for high-speed microprocessor and synchronous DRAM applications. The CDC2587 provides integrated $25-\Omega$ series damping resistors to improve signal integrity.
A dedicated feedback output (FBOUT) is used to synchronize the output clocks in frequency and phase to the CLKIN reference. Four banks of four outputs ( $1 \mathrm{Yn}, 2 \mathrm{Yn}, 3 \mathrm{Yn}, 4 \mathrm{Yn}$ ) are configured to operate at specified ratios of the input frequency by four select (SELn) inputs. Selectable ratios of the input frequency are $1 \mathrm{X}, 2 \mathrm{X}, 3 \mathrm{X}, 1 / 2 \mathrm{X}$, and $1 / 3 X$.
functional block diagram

recommended operating conditions (see Note 4)

|  |  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | Supply voltage |  | 3 |  | 3.6 | V |
| $\mathrm{V}_{\text {REF }}$ | SSTL reference voltage |  | 1.3 | 1.5 | 1.7 | V |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 |  | 5.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | CLKIN, FBIN | $\mathrm{V}_{\text {REF }+100 \mathrm{mV}}$ |  |  | V |
|  |  | CLKIN, FBIN (VREF = GND) | 2 |  |  |  |
|  |  | Other inputs | 2 |  |  |  |
| VIL | Low-level input voltage | CLKIN, FBIN |  |  | $\mathrm{V}_{\text {REF }}-100 \mathrm{mV}$ | V |
|  |  | CLKIN, FBIN (VREF = GND) |  |  | 0.8 |  |
|  |  | Other inputs |  |  | 0.8 |  |
| IOH | High-level output current |  |  |  | -12 | mA |
| IOL | Low-level output current |  |  |  | 12 | mA |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: Unused inputs must be held high or low to prevent them from floating.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

## PARAMETER MEASUREMENT INFORMATION



NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. All input pulses are supplied by generators having the following characteristics: PRR $\leq 150 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
C. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circult and Voltage Waveforms


VOLTAGE WAVEFORMS
LOAD CIRCUIT
PROPAGATION DELAY TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. All input pulses are supplied by generators having the following characteristics: $P R R \leq 150 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
C. The outputs are measured one at a time with one transition per measurement.
D. $V_{T T}=V_{R E F}=V_{C C} \times 0.4$

Figure 2. Load Circult and Voltage Waveforms for SSTL_3 Class 1
General Information ..... 1
Data Transceivers/Multiplexers ..... 2
Address Buffers/Latches/Flip-Flops ..... 3
Clock-Distribution Circuits ..... 4
SDRAMs5
Application Report6
Mechanical Data ..... 7

- Organization . . . 512K $\times 16 \times 2$ Banks
- 3.3-V Power Supply ( $\pm 10 \%$ Tolerance)
- Two Banks for On-Chip Interleaving (Gapless Accesses)
- High Bandwidth - Up to 83-MHz Data Rates
- Read Latency Programmable to 1, 2, or 3 Cycles From Column-Address Entry
- Burst Sequence Programmable to Serial or Interleave
- Burst Length Programmable to 1, 2, 4, 8, or Full Page
- Chip Select and Clock Enable for Enhanced-System Interfacing
- Cycle-by-Cycle DQ-Bus Mask Capability With Upper and Lower Byte Control
- Auto-Refresh and Self-Refresh Capability
- 4K Refresh (Total for Both Banks)
- High-Speed, Low-Noise, Low-Voltage TTL (LVTTL) Interface
- Power-Down Mode
- Compatible With JEDEC Standards
- Pipeline Architecture
- Employs Enhanced Performance Implanted CMOS (EPIC ${ }^{\text {M }}$ ) Technology Fabricated by Texas Instruments ( $\mathrm{TI}^{\mathrm{TM}}$ )
- Temperature Ranges:

Operating, $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage, $-55^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$

- Performance Ranges:

|  |  | ACTV |  |
| :---: | :---: | :---: | :---: |
|  | SYNCHRONOUS | COMMAND TO | REFRESH |
| CLOCK CYCLE | READ OR WRT | TIME |  |
|  | TIME | COMMAND | INTERVAL |
|  | tCK | tRCD | tREF |
|  | (MIN) | (MIN) | (MAX) |
| '626162-12A | 12 ns | 30 ns | 64 ms |
| '626162-12 | 12 ns | 30 ns | 64 ms |
| '626162-15 | 15 ns | 30 ns | 64 ms |

## description

The TMS626162 series of devices are high-speed 16777216-bit synchronous dynamic randomaccess memories (SDRAMs) organized as two banks of 524288 words with sixteen bits per word.

DGE PACKAGE
( TOP VIEW)


|  | PIN NOMENCLATURE |
| :--- | :--- |
| AO-A10 | Address Inputs |
|  | A0-A10 Row Addresses |
|  | AO-A7 Column Addresses |
|  | A10 Automatic-Precharge Select |
| $\frac{\text { A11 }}{\text { CAS }}$ | Bank Select |
| CKE | Column-Address Strobe |
| CLK | Clock Enable |
| CS | System Clock |
| DQ0-DQ15 | Chip Select |
| DQML, DQMU | Data/Output Mask Enables |
| NC | No Connect |
| RAS | Row-Address Strobe |
| VCC | Power Supply (3.3 V Typ) |
| VCCQ | Power Supply for Output Drivers (3.3 V Typ) |
| VSS | Ground |
| VSSQ | Ground for Output Drivers |
| W | Write Enable |

operation (continued)
Table 1. Basic Command Truth Tablet

| COMMAND | STATE OF BANK(S) | $\overline{\text { cs }}$ | $\overline{\text { RAS }}$ | $\overline{\text { CAS }}$ | $\overline{\mathbf{W}}$ | A11 | A10 | A9-A0 | MNEMONIC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mode register set | $\begin{aligned} & T=\text { deac } \\ & B=\text { deac } \end{aligned}$ | L | L | L | L | X | X | $\begin{gathered} A 9=V \\ A 8-A 7=0 \\ A 6-A 0=V \end{gathered}$ | MRS |
| Bank deactivate (precharge) | X | L | L | H | L | BS | L | X | DEAC |
| Deactivate all banks | X | L | L | H | L | X | H | X | DCAB |
| Bank activate/row-address entry | SB = deac | L | L | H | H | BS | V | V | ACTV |
| Column-address entry/write operation | SB = actv | L | H | L | L | BS | L | V | WRT |
| Column-address entry/write operation with auto-deactivate | SB = actv | L | H | L | L | BS | H | V | WRT-P |
| Column-address entry/read operation | SB = actv | L | H | L | H | BS | L | V | READ |
| Column-address entry/read operation with auto-deactivate | SB $=$ actv | L | H | L | H | BS | H | V | READ-P |
| Burst stop | SB = actv | L | H | H | L | X | X | X | STOP |
| No operation | X | L | H | H | H | X | X | X | NOOP |
| Control-input inhibit/no operation | X | H | X | X | X | X | X | X | DESL |
| Auto refresh $\ddagger$ | $\begin{aligned} & \mathrm{T}=\text { deac } \\ & \mathrm{B}=\text { deac } \end{aligned}$ | L | L | L | H | X | X | X | REFR |

$\dagger$ For execution of these commands on cycle $n$ :

- CKE ( $n-1$ ) must be high, or
- tCESP must be satisfied for power-down exit, or
- tCESP and $t_{R C}$ must be satisfied for self-refresh exit, or
- ${ }^{\text {tCES }}$ and nCLE must be satisfied for clock-suspend exit.

DQMx( $n$ ) is a don't care.
$\ddagger$ Auto-refresh or self-refresh entry requires that all banks be deactivated or in an idle state prior to the command entry. Legend:
$n=$ CLK cycle number
$\mathrm{L}=$ Logic low
$H=$ Logic high
$\mathrm{X}=$ Don't care, either logic low or logic high
$V=$ Valid
$T=$ Bank T
$B=$ Bank B
actv $=$ Activated
deac $=$ Deactivated
BS = Logic high to select bank T; logic low to select bank B
$\mathrm{SB}=$ Bank selected by A11 at cycle n
operation (continued)
Table 3. DQM-Use Command Truth Tablet

| COMMAND | STATE OF BANK(S) | DQML DQMU $\ddagger$ ( $n$ ) | DATA IN <br> (n) | DATA OUT $(n+2)$ | MNEMONIC |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | $\begin{aligned} & T=\text { deac } \\ & \text { and } \\ & B=\text { deac } \end{aligned}$ | X | N/A | $\mathrm{Hi}-\mathrm{Z}$ | - |
| - | $\begin{gathered} \mathrm{T}=\text { actv } \\ \text { and } \\ \mathrm{B}=\text { actv } \\ \text { (no access operation)§ } \end{gathered}$ | X | N/A | Hi-Z | - |
| Data-in enable | $\begin{gathered} \mathrm{T}=\text { write } \\ \text { or } \\ \mathrm{B}=\text { write } \end{gathered}$ | L | V | N/A | ENBL |
| Data-in mask | $\begin{gathered} \mathrm{T}=\text { write } \\ \text { or } \\ \mathrm{B}=\text { write } \end{gathered}$ | H | M | N/A | MASK |
| Data-out enable | $\begin{gathered} T=\text { read } \\ \text { or } \\ B=\text { read } \end{gathered}$ | L | N/A | V | ENBL |
| Data-out mask | $\begin{gathered} \mathrm{T}=\text { read } \\ \text { or } \\ \mathrm{B}=\text { read } \end{gathered}$ | H | N/A | Hi-Z | MASK |

$\dagger$ For execution of these commands on cycle n :

- CKE ( $n$ ) must be high, or
- tCESP must be satisfied for power-down exit, or
- tCESP and tRC must be satisfied for self-refresh exit, or
- tCES and nCLE must be satisfied for clock suspend exit.
$\overline{\mathrm{CS}}(\mathrm{n}), \overline{\operatorname{RAS}}(\mathrm{n}), \overline{\mathrm{CAS}}(\mathrm{n}), \overline{\mathrm{W}}(\mathrm{n})$, and A0-A11 are don't cares.
$\ddagger$ DQML controls DO -D7 and Q0 -Q7
DQMU controls D8 -D 15 and Q8-Q15
§ A bank is no longer in an access operation one cycle after the last data-out cycle of a read operation, and two cycles atter the last data-in cycle of a write operation. Neither the PDE nor the HOLD command is allowed on the cycle immediately following the last data-in cycle of a write operation.
Legend:

| $n$ | $=$ CLK cycle number |
| :--- | :--- |
| L | $=$ Logic low |
| $H$ | $=$ Logic high |
| X | $=$ Don't care, either logic low or logic high |
| V | $=$ Valid |
| M | $=$ Masked input data |
| $\mathrm{N} / \mathrm{A}$ | $=$ Not applicable |
| T | $=$ Bank $T$ |
| B | $=$ Bank $B$ |
| actv $=$ Activated |  |
| deac $=$ Deactivated |  |
| write $=$ Activated and accepting data in on cycle $n$ |  |
| read $=$ Activated and delivering data out on cycle $(\mathrm{n}+2)$ |  |

burst sequence (continued)
Table 6. 8-Blt Burst Sequences

|  | INTERNAL COLUMN ADDRESS A2-A0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | DECIMAL |  |  |  |  |  |  |  | BINARY |  |  |  |  |  |  |  |
|  | START | 2ND | 3RD | 4TH | 5TH | 6TH | TH | 8TH | START | 2ND | 3RD | 4TH | 5TH | 6TH | 7TH | 8TH |
| Serial | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 000 | 001 | 010 | 011 | 100 | 101 | 110 | 111 |
|  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 0 | 001 | 010 | 011 | 100 | 101 | 110 | 111 | 000 |
|  | 2 | 3 | 4 | 5 | 6 | 7 | 0 | 1 | 010 | 011 | 100 | 101 | 110 | 111 | 000 | 001 |
|  | 3 | 4 | 5 | 6 | 7 | 0 | 1 | 2 | 011 | 100 | 101 | 110 | 111 | 000 | 001 | 010 |
|  | 4 | 5 | 6 | 7 | 0 | 1 | 2 | 3 | 100 | 101 | 110 | 111 | 000 | 001 | 010 | 011 |
|  | 5 | 6 | 7 | 0 | 1 | 2 | 3 | 4 | - 101 | 110 | 111 | 000 | 001 | 010 | 011 | 100 |
|  | 6 | 7 | 0 | 1 | 2 | 3 | 4 | 5 | 110 | 111 | 000 | 001 | 010 | 011 | 100 | 101 |
|  | 7 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 111 | 000 | 001 | 010 | 011 | 100 | 101 | 110 |
| Interleave | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 000 | 001 | 010 | 011 | 100 | 101 | 110 | 111 |
|  | 1 | 0 | 3 | 2 | 5 | 4 | 7 | 6 | 001 | 000 | 011 | 010 | 101 | 100 | 111 | 110 |
|  | 2 | 3 | 0 | 1 | 6 | 7 | 4 | 5 | 010 | 011 | 000 | 001 | 110 | 111 | 100 | 101 |
|  | 3 | 2 | 1 | 0 | 7 | 6 | 5 | 4 | 011 | 010 | 001 | 000 | 111 | 110 | 101 | 100 |
|  | 4 | 5 | 6 | 7 | 0 | 1 | 2 | 3 | 100 | 101 | 110 | 111 | 000 | 001 | 010 | 011 |
|  | 5 | 4 | 7 | 6 | 1 | 0 | 3 | 2 | 101 | 100 | 111 | 110 | 001 | 000 | 011 | 010 |
|  | 6 | 7 | 4 | 5 | 2 | 3 | 0 | 1 | 110 | 111 | 100 | 101 | 010 | 011 | 000 | 001 |
|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 111 | 110 | 101 | 100 | 011 | 010 | 001 | 000 |

## latency

The beginning data-out cycle of a read burst can be programmed to occur 1,2 , or 3 CLK cycles after the read command (see the section on setting the mode register, page 5-11). This feature allows the user to adjust the ' 626162 to operate in accordance with the system's capability to latch the data output from the ' 626162 . The delay between the READ command and the beginning of the output burst is known as read latency (also known as CAS latency). After the initial output cycle begins, the data burst occurs at the CLK frequency without any intervening gaps. Use of minimum read latencies is restricted based on the particular maximum frequency rating of the ' 626162.
There is no latency for data-in cycles (write latency). The first data-in cycle of a write burst is entered at the same rising edge of CLK on which the WRT command is entered. The write latency is fixed and is not determined by the mode-register contents.

## two-bank operation

The '626162 contains two independent banks that can be accessed individually or in an interleaved fashion. Each bank must be activated with a row address before it can be accessed. Each bank then must be deactivated before it can be activated again with a new row address. The bank-activate/row-address-entry command (ACTV) is entered by holding RAS low, $\overline{\mathrm{CAS}}$ high, $\overline{\mathrm{W}}$ high, and A11 valid on the rising edge of CLK. A bank can be deactivated either automatically during a READ-P or a WRT-P command or by use of the deactivate-bank (DEAC) command. Both banks can be deactivated at once by use of the DCAB command (see Table 1 and the section on bank deactivation, page 5-10).

## CLK-suspend/power-down mode

For normal device operation, CKE should be held high to enable CLK. If CKE goes low during the execution of a READ (READ-P) or WRT (WRT-P) operation, the state of the DQ bus occurring at the immediate next rising edge of CLK is frozen at its current state, and no further inputs are accepted until CKE returns high. This is known as a CLK-suspend operation, and its execution is denoted as a HOLD command. The device resumes operation from the point at which it was placed in suspension, beginning with the second rising edge of CLK after CKE returns high.
If CKE is brought low when no read or write command is in progress, the device enters power-down mode. If both banks are deactivated when power-down mode is entered, power consumption is reduced to the minimum. Power-down mode can be used during row-active or auto-refresh periods to reduce input-buffer power. After power-down mode is entered, no further inputs are accepted until CKE returns high. To ensure that data in the device remains valid during the power-down mode, the self-refresh command (SLFR) must be executed concurrently with the power-down entry (PDE) command. When exiting power-down mode, new commands can be entered on the first CLK edge after CKE returns high, provided that the setup time (tCESP) is satisfied. Table 2 shows the command configuration for a CLK-suspend/power-down operation; Figure 19, Figure 20, and Figure 38 show examples of the procedure.

## setting the mode register

The '626162 contains a mode register that must be programmed with the read latency, the burst type, and the burst length. This is accomplished by executing a mode-register set (MRS) command with the information entered on the address lines A0-A9. A logic 0 must be entered on A7 and A8, but A10 and A11 are don't-care entries for the ' 626162 . When $A 9=1$, the write-burst length is always 1 . When $A 9=0$, the write-burst length is defined by AO-A2. Figure 1 shows the valid combinations for a successful MRS command. Only valid addresses allow the mode register to be changed. If the addresses are not valid, the previous contents of the mode register remain unaffected. The MRS command is executed by holding $\overline{\text { RAS }}, \overline{\mathrm{CAS}}$, and $\overline{\mathrm{W}}$ low and the input mode word valid on A0-A9 on the rising edge of CLK (see Table 1). The MRS command can be executed only when both banks are deactivated.


Figure 1. Mode-Register Programming

Table 7. Read-Burst Interruption

| $\begin{array}{c}\text { INTERRUPTING } \\ \text { COMMAND }\end{array}$ | $\quad$ EFFECT OR NOTE ON USE DURING READ BURST |
| :--- | :--- |$]$| READ, READ-P | Current output cycles continue until the programmed latency from the superseding-READ (READ-P) command is met <br> and new output cycles begin (see Figure 2). |
| :--- | :--- |
| WRT, WRT-P | The WRT (WRT-P) command immediately supersedes the read burst in progress. To avoid data contention, DQMx must <br> be held high before the WRT (WRT-P) command to mask output of the read burst on cycles (nCCD-1), nCCD, and <br> (nCCD+1), assuming that there is any output on these cycles. For read latency = 1, read burst interruption by a WRT <br> (WRT-P) command is not allowed at nCCD $=1,2$ (see Figure 3). |
| DEAC, DCAB | The DQbus is in the high-impedance state when nHZP cycles are satisfied or when the read burst completes, whichever <br> occurs first (see Figure 4). |
| STOP | The DQbus is in the high-impedance state when nBSD cycles are satisfied or when the read burst completes, whichever <br> occurs first. The bank remains active. A new read or write command cannot be entered for at least two cycles after the <br> STOP command (see Figure 5). |

## interrupted bursts (continued)



NOTE A: For this example, assume read latency $=3$ and burst length $=4$.
Figure 4. Read Burst Interrupted by DEAC Command


NOTE A: For this example, assume read latency $=3$ and burst length $=4$.
Figure 5. Read Burst Interrupt by STOP Command
Table 8. Write-Burst Interruption

| INTERRUPTING <br> COMMAND | EFFECT OR NOTE ON USE DURING WRITE BURST |
| :--- | :--- |
| READ, READ-P | Data in on previous cycle is written. No further data in is accepted (see Figure 6). |
| WRT, WRT-P | The new WRT (WRT-P) command and data in immediately supersede the write burst in progress <br> (see Figure 7). |
| DEAC, DCAB | The DEAC/DCAB command immediately supersedes the write burst in progress. DQMx must be used to <br> mask the DQ bus such that the write recovery specification (tRWL) is not violated by the <br> interrupt (see Figure 8). |
| STOP | The data on the input pins at the time of the burst-STOP command is not written; no further data is accepted. <br> The bank remains active. A new read or write command cannot be entered for at least nBSD cycles after the <br> STOP command (see Figure 9). |

## interrupted bursts (continued)



NOTE A: For this example, assume burst length $=4$.
Figure 8. Write Burst Interrupted by DEAC/DCAB Command


NOTE A: For this example, assume burst length $=4$.
Figure 9. Write Burst Interrupted by STOP Command

## power up

Device initialization should be performed after a power up to the full $\mathrm{V}_{\mathrm{Cc}}$ level. After power is established, a $200-\mu s$ interval is required (with no inputs other than CLK). After this interval, both banks of the device must be deactivated. Eight REFR commands must be performed, and the mode register must be set to complete the device initialization.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.5 V to 4.6 V
Supply voltage range for output drivers, $\mathrm{V}_{\mathrm{CCQ}}$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to 4.6 V
Voltage range on any pin (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.5 V to 4.6 V
Short-circuit output current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 mA
Power dissipation ..................................................................................................... . . . 1 W


$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: All voltage values are with respect to $V_{S S}$.
electrical characteristics over recommended ranges of supply voltage and free-air temperature (unless otherwise noted) (see Note 2)


NOTES: 2. All specifications apply to the device after power-up initialization. All control and address inputs must be stable and valid.

## ac timing requirements over recommended ranges of supply voltage and operating free-air temperaturet $\ddagger$

|  |  |  | '626162-12A | '626162-12 | '626162-15 | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN MAX | MIN MAX | MIN MAX |  |
| ${ }^{\text {t }}$ CK | Cycle time, CLK (system clock) | Read latency $=1$ | 36 | 36 | 40 | ns |
|  |  | Read latency $=2$ | 15 | 18 | 20 |  |
|  |  | Read latency $=3$ | 12 | 12 | 15 |  |
| ${ }^{\text {t CKH }}$ | Pulse duration, CLK (system clock) high |  | 4 | 4 | 4 | ns |
| tCKL | Pulse duration, CLK (system clock) low |  | 4 | 4 | 4 | ns |
| ${ }^{\text {t }}$ A | Access time, CLK $\uparrow$ to data out (see Note 4) | Read latency $=1$ | 31 | 31 | 35 | ns |
|  |  | Read latency $=2$ | 9 | 13 | 15 |  |
|  |  | Read latency = 3 | 9 | 9 | 9 |  |
| tLz | Delay time, CLK to DQ in the low-impedance state (see Note 5) |  | 0 | 0 | 0 | ns |
| ${ }^{\text {thz }}$ | Delay time, CLK to DQ in the high-impedance state (see Note 6) | Read latency = 1 | 20 | 20 | 20 | ns |
|  |  | Read latency $=2$ | 13 | 13 | 14 |  |
|  |  | Read latency $=3$ | 10 | 10 | 11 |  |
| tDS | Setup time, data input |  | 3 | 3 | 3 | ns |
| tAS | Setup time, address |  | 3 | 3 | 3 | ns |
| ${ }^{\mathrm{t}} \mathrm{t}$ S | Setup time, control input ( $\overline{\mathrm{CS}}, \overline{\mathrm{RAS}}, \overline{\mathrm{CAS}}, \overline{\mathrm{W}}, \mathrm{DQMx}$ ) |  | 3 | 3 | 3 | ns |
| tCES | Setup time, CKE (suspend entry/exit, power-down entry) |  | 3 | 3 | 3 | ns |
| tCESP | Setup time, CKE (power-down/self-refresh exit) (see Note 7) |  | 10 | 10 | 10 | ns |
| ${ }^{\mathrm{t}} \mathrm{OH}$ | Hold time, CLK $\uparrow$ to data out |  | 3 | 3 | 3 | ns |
| tDH | Hold time, data input |  | 1 | 1.5 | 1.5 | ns |
| ${ }^{\text {t }}$ H ${ }^{\text {H }}$ | Hold time, address |  | 1 | 1.5 | 1.5 | ns |
| ${ }^{+}{ }^{\text {cher }}$ | Hold time, control input ( $\overline{\mathrm{CS}}, \overline{\mathrm{RAS}}, \overline{\mathrm{CAS}}, \overline{\mathrm{W}}, \mathrm{DQMx}$ ) |  | 1 | 1.5 | 1.5 | ns |
| ${ }^{\text {t CEEH }}$ | Hold time, CKE |  | 1 | 1.5 | 1.5 | ns |
| ${ }^{\text {tRC }}$ | REFR command to ACTV, MRS, REFR, or SLFR command; ACTV command to ACTV, MRS, REFR, or SLFR command; Seli-refresh exit to ACTV, MRS, REFR, or SLFR command |  | 96 | 108 | 120 | ns |
| tras | ACTV command to DEAC or DCAB command |  | $60 \quad 100000$ | $72 \quad 100000$ | $75 \quad 100000$ | ns |
| ${ }^{\text {tr }}$ CD | ACTV command to READ or WRT command (see Note 8) |  | 30 | 30 | 30 | ns |
| $t_{\text {RP }}$ | DEAC or DCAB command to ACTV, MRS, SLFR, or REFR command |  | 36 | 36 | 45 | ns |

† See Parameter Measurement Information, page 5-24, for load circuits.
$\ddagger$ All references are made to the rising transition of CLK, unless otherwise noted.
NOTES: 4. $t_{A C}$ is referenced from the rising transition of CLK that is previous to the data-out cycle. For example, the first data out tac is referenced from the rising transition of CLK that is read latency - one cycle after the READ command. An access time is measured at output reference level 1.4 V .
5. $t_{L Z}$ is measured from the rising transition of CLK that is read latency - one cycle after the READ command.
6. $\mathrm{t}_{\mathrm{HZ}}$ ( $\max$ ) defines the time at which the outputs are no longer driven and is not referenced to output voltage levels.
7. See Figure 20 and Figure 21
8. For read or write operations with automatic deactivate, tRCD must be set to satisfy minimum tras.

Table 9. Number of Cycles Required to Meet Minimum Specification for Key Timing Parameters $\dagger$

|  |  |  | TMS626802-12A |  |  | TMS626802-12 |  |  | TMS626802-15 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating frequency |  |  | 83 | 66 | 50 | 83 | 66 | 50 | 66 | 50 | 33 | MHz |
| tck | Cycle time, CLK (system clock) |  | 12 | 15 | 20 | 12 | 15 | 20 | 15 | 20 | 30 | ns |
| KEY PARAMETER |  |  | NUMBER OF CYCLES REQUIRED |  |  |  |  |  |  |  |  |  |
| Read latency, minimum programmed value |  |  | 3 | 2 | 2 | 3 | 3 | 2 | 3 | 2 | 2 | cycles |
| tred | ACTV command to READ or WRT command |  | 3 | 2 | 2 | 3 | 2 | 2 | 2 | 2 | 1 | cycles |
| tras | ACTV command to DEAC or DCAB command |  | 5 | 4 | 3 | 6 | 5 | 4 | 5 | 4 | 3 | cycles |
| tRP | DEAC or DCAB command to ACTV, MRS, SLFR, or REFR command |  | 3 | 3 | 2 | 3 | 3 | 2 | 3 | 3 | 2 | cycles |
| ${ }^{\text {tr }}$ C | REFR command to ACTV, MRS, or REFR command; self-refresh exit to ACTV, MRS, SLFR, or REFR command |  | 8 | 7 | 5 | 9 | 8 | 6 | 8 | 6 | 4 | cycles |
| trwL | Final data in to DEAC or DCAB command |  | 2 | 2 | 1 | 3 | 2 | 1 | 2 | 2 | 1 | cycles |
| trRD | ACTV command for one bank to ACTV command for the other bank |  | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 1 | cycles |
| tAPR | Final data out of READ-P operation to ACTV, MRS, SLFR, or REFR command | Read latency = 1 | - | - | - | - | - | - | - | - | - | cycles |
|  |  | Read latency $=2$ | - | 2 | 1 | - | - | 1 | - | 2 | 1 | cycles |
|  |  | Read latency $=3$ | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | cycles |
| t APW | Final data in of WRT-P operation to ACTV, MRS, SLFR, or REFR command |  | 5 | 4 | 3 | 5 | 4 | 3 | 5 | 4 | 3 | cycles |

$\dagger$ All references are made to the rising transition of CLK, unless otherwise noted.

## PARAMETER MEASUREMENT INFORMATION



Figure 12. Output Parameters


Figure 13. Command-to-Command Parameters


Figure 17. Write With Auto-Deactivate


NOTE A: For this example, assume read latency $=3$, and burst length $=4$.
Figure 18. DQ Masking


Figure 20. Power-Down Operation

Figure 22. Read Burst (read latency $=3$, burst length $=4$ )


t Column-address sequence depends on programmed burst type and starting column address C 0 and C 1 (see Table 4).
NOTE A: This example illustrates minimum trin and nEP for the '626162-12 at 83 MHz .
Figure 24. Write-Read Burst (read latency $=3$, burst length $=2$ )
 524288-WORD BY 16-BIT BY 2-BANK


| BURST TYPE (D/Q) | BANK <br> (B/T) | $\begin{aligned} & \text { ROW } \\ & \text { ADDR } \end{aligned}$ | a | BURST CYCLEt |  |  |  |  |  |  | i |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | b | c | d | e | f | g | h |  |
| Q | T | R0 | C0 | C0+1 | $\mathrm{C} 0+2$ | $\mathrm{CO}+3$ | $\mathrm{C} 0+4$ | $\mathrm{C} 0+5$ | $\mathrm{CO}+6$ | $\mathrm{C} 0+7$ |  |
| D | T | R0 |  |  |  |  |  |  |  |  | C1 |

$\dagger$ Column-address sequence depends on programmed burst type and starting column address C 0 and C 1 (see Table 6). NOTE A: This example illustrates minimum $t_{R C D}$ for the ' $626162-12$ at 83 MHz .
Figure 26. Read Burst -Single Write With Automatic Deactivate (read latency $=3$, burst length $=8$ )


| BURST TYPE （D／Q） | BANK <br> （B／T） | $\begin{aligned} & \text { ROW } \\ & \text { ADDR } \end{aligned}$ |  |  |  |  |  |  |  |  |  | URST | YCL |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | a | b | c | d | e | $f$ | g | h | i | j | k | 1 | m | n | － | p | q | $r$ | s | ． | ． |
| Q | B | R0 | $\mathrm{Co}$ | $\mathrm{CO}+1 \mathrm{CO}+2 \mathrm{CO}+3 \mathrm{CO}+4 \mathrm{CO}+5 \mathrm{CO}+6 \mathrm{CO}+7$ |  |  |  |  |  |  |  |  |  |  |  | C1＋ |  |  |  |  |  |  |  |
| Q | T | R1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  | ＋ 6 | ＋7 | C2 | $\mathrm{C} 2+1 \mathrm{C} 2+2$ |  |  |  |
| Q | B | R2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

† Column－address sequence depends on programmed burst type and starting column address $\mathrm{C} 0, \mathrm{C} 1$ ，and C 2 （see Table 6）．
NOTE A：This example illustrates minimum $\mathrm{t}_{\mathrm{RCD}}$ for the＇ $626162-12$ at 83 MHz ．
Figure 28．Two－Bank Row－Interleaving Read Bursts With Automatic Deactivate（read latency＝3，burst length $=8$ ）




$\dagger$ Column-address sequence depends on programmed burst type and starting column address $\mathrm{C0}$ and C 1 (see Table 5 ). NOTE A: This example illustrates minimum $\mathrm{t}_{\mathrm{RCD}}$ for the ' $626162-12$ at 83 MHz .

Figure 32. Data Mask (read latency $=3$, burst length $=4$ )

[^13]

| BURST |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TYPE | BANK $\quad$ ROW

$\dagger$ Column-address sequence depends on programmed burst type and starting column address C 0 and C 1 (see Table 5)
NOTE A: This example illustrates minimum $t_{R C D}$ and $n_{E P}$ read burst, and a minimum $t_{R W L}$ write burst for the ' $626162-12$ at 83 MHz
Figure 34. Data Mask With Byte Control (read latency $=\mathbf{3}$, burst length $=4$ )


| BURST | BANK | ROW |  | BURST CYCLE $\dagger$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TYPE |  |  |  |  |  |  |
| (D/Q) | (B/T) | ADDR | $\mathbf{a}$ | $\mathbf{b}$ | $\mathbf{c}$ | d |
| $\mathbf{Q}$ | T | RO | C 0 | $\mathrm{C} 0+1$ | $\mathrm{C} 0+2$ | $\mathrm{C} 0+3$ |

$\dagger$ Column-address sequence depends on programmed burst type and starting column address $\mathrm{C0}$ (see 5).
NOTE A: This example illustrates minimuim $t_{R C}, t_{R C D}$, and $n_{E P}$ for the ' $626162-12$ at 83 MHz .
Figure 36. Refresh Cycles (read latency $=3$, burst length $=4$ )

Figure 38. CLK Suspend (HOLD) During Read Burst and Write Burst (read Latency = 3, burst length $=4$ )
র
device symbolization


- Organization . . . $1 \mathrm{M} \times 8 \times 2$ Banks
3.3-V Power Supply ( $\pm 10 \%$ Tolerance)
- Two Banks for On-Chip Interleaving (Gapless Accesses)
- High Bandwidth - Up to 83-MHz Data Rates
- Read Latency Programmable to 1, 2, or 3 Cycles From Column-Address Entry
- Burst Sequence Programmable to Serial or Interleave
- Burst Length Programmable to 1, 2, 4, or 8
- Chip Select and Clock Enable for Enhanced-System Interfacing
- Cycle-by-Cycle DQ-Bus Mask Capability
- Auto-Refresh and Self-Refresh Capability
- 4K Refresh (Total for Both Banks)
- High-Speed, Low-Noise Low-Voltage TTL (LVTTL) Interface
- Power-Down Mode
- Compatible With JEDEC Standards
- Pipeline Architecture
- Employs Enhanced Performance Implanted CMOS (EPICTM) Technology Fabricated by Texas Instruments ( $\mathrm{Tl}^{\text {™ }}$ )
- Temperature Ranges Operating, $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ Storage, $-55^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
- Performance Ranges:

ACTV


## description

The TMS626812 series of devices are high-speed 16777216-bit synchronous dynamic randomaccess memories (SDRAMs) organized as two banks of 1048576 words with eight bits per word.
All inputs and outputs of the TMS626812 series are compatible with the LVTTL interface.

| DGE PACKAGE (TOP VIEW) |  |  |  |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | 1 | 44 | $\mathrm{V}_{\text {SS }}$ |
| DQ0 | 2 | 43 | D D 7 |
| $V_{\text {SSQ }}$ | 3 | 42 | $V_{\text {SSQ }}$ |
| DQ1 | 4 | 41 | J DQ6 |
| $V_{\text {CCQ }}$ | 5 | 40 | $\mathrm{V}_{\mathrm{CCQ}}$ |
| DQ2 | 6 | 39 | DQ5 |
| $V_{S S Q}$ | 7 | 38 | $\mathrm{V}_{\text {SSQ }}$ |
| DQ3 | 8 | 37 | D DQ |
| $V_{\text {CCQ }}$ | 9 | 36 | $\mathrm{V}_{\text {CCQ }}$ |
| NC | 10 | 35 | J NC |
| NC | 11 | 34 | ] NC |
| $\bar{W}$ | 12 | 33 | DQM |
| $\overline{\text { CAS }}$ | 13 | 32 | ] CLK |
| RAS | 14 | 31 | ] CKE |
| $\overline{\text { CS }}$ | 15 | 30 | INC |
| A11 | 16 | 29 | A9 |
| A10 | 17 | 28 | A8 |
| AO | 18 | 27 | ] A |
| A1 | 19 | 26 | A6 |
| A2 | 20 | 25 | 1 A5 |
| A3 | 21 | 24 | 7 A 4 |
| $\mathrm{V}_{\mathrm{CC}}$ | 22 | 23 | $\mathrm{V}_{\text {S }}$ |


|  | PIN NOMENCLATURE |
| :--- | :--- |
| AO-A10 | Address Inputs |
|  | AO-A10 Row Addresses |
|  | AO-A8 Column Addresses |
|  | A10 Automatic-Precharge Select |
| A11 | Bank Select |
| CAS | Column-Address Strobe |
| CKE | Clock Enable |
| CLK | System Clock |
| CS | Chip Select |
| DQ0-DQ7 | SDRAM Data Input/Data Output |
| DQM | Data/Output Mask Enable |
| NC | No External Connect |
| RAS | Row-Address Strobe |
| VCC | Power Supply (3.3 V Typ) |
| VCCQ | Power Supply for Output Drivers (3.3 V Typ) |
| VSS | Ground |
| VSSQ | Ground for Output Drivers |
| W | Write Enable |

## operation (continued)

Table 1. Basic-Command Truth Table $\dagger$

| COMMAND | STATE OF BANK(S) | $\overline{\mathbf{C S}}$ | $\overline{\mathbf{R A S}}$ | $\overline{\text { CAS }}$ | $\overline{\mathbf{W}}$ | A11 | A10 | A9-A0 | MNEMONIC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mode register set | $\begin{aligned} & T=\text { deac } \\ & B=\text { deac } \end{aligned}$ | L | L | L | L | X | X | $\begin{aligned} & A 9=V \\ & A 8-A 7=0 \\ & A 6-A 0=V \end{aligned}$ | MRS |
| Bank deactivate (precharge) | X | L | L | H | L | BS | L | X | DEAC |
| Deactivate all banks | X | L | L | H | L | X | H | X | DCAB |
| Bank activate/row-address entry | SB = deac | L | L | H | H | BS | V | V | ACTV |
| Column-address entry/write operation | $\mathrm{SB}=$ actv | L | H | L | L | BS | L | V | WRT |
| Column-address entry/write operation with automatic deactivate | SB $=$ actv | L | H | L | L | BS | H | V | WRT-P |
| Column-address entry/read operation | $\mathrm{SB}=$ actv | L | H | L | H | BS | L | V | READ |
| Column-address entry/read operation with automatic deactivate | SB $=$ actv | L | H | L | H | BS | H | V | READ-P |
| Burst stop | SB = actv | L | H | H | L | X | X | X | STOP |
| No operation | X | L | H | H | H | X | X | X | NOOP |
| Control-input inhibit / no operation | X | H | X | X | X | X | X | X | DESL |
| Auto-refresh $\ddagger$ | $\begin{aligned} & \mathrm{T}=\text { deac } \\ & \mathrm{B}=\text { deac } \end{aligned}$ | L | L | L | H | X | X | X | REFR |

$\dagger$ For exception of these commands on cycle n :

- CKE( $n-1$ ) must be high, or
- tCESP must be satisfied for power-down exit, or
- tCESP and $t_{\text {RC }}$ must be satisfied for self-refresh exit, or
- tCES and nCLE must be satisfied for clock-suspend exit. DQM ( n ) is a don't care.
$\ddagger$ Auto-refresh or self-refresh entry requires that all banks be deactivated or in an idle state prior to the command entry. Legend:
$n=$ CLK cycle number
$L=$ Logic low
$\mathrm{H}=$ Logic high
$\mathrm{X}=$ Don't care, either logic low or logic high
$V=$ Valid
$T=$ Bank T
$B=$ Bank B
actv $=$ Activated
deac $=$ Deactivated
BS = Logic high to select bank T; logic low to select bank B
$\mathrm{SB}=$ Bank selected by A11 at cycle n
operation (continued)
Table 3. DQM-Use Command Truth Tablet

| COMMAND | STATE OF BANK(S) | DQM <br> (n) | DATA IN <br> (n) | DATA OUT $(n+2)$ | MNEMONIC |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | $\begin{gathered} \mathrm{T}=\text { deac } \\ \text { and } \\ \mathrm{B}=\text { deac } \end{gathered}$ | X | N/A | Hi-Z | - |
| - | $\begin{gathered} \mathrm{T}=\text { actv } \\ \text { and } \\ \mathrm{B}=\text { actv } \\ \text { (no access operation) } \ddagger \end{gathered}$ | $x$ | N/A | Hi-Z | - |
| Data-in enable | $\begin{gathered} \mathrm{T}=\text { write } \\ \text { or } \\ \mathrm{B}=\text { write } \end{gathered}$ | L | V | N/A | ENBL |
| Data-in mask | $\begin{gathered} \mathrm{T}=\text { write } \\ \text { or } \\ \mathrm{B}=\text { write } \end{gathered}$ | H | M | N/A | MASK |
| Data-out enable | $\begin{gathered} \mathrm{T}=\text { read } \\ \text { or } \\ \mathrm{B}=\text { read } \end{gathered}$ | L | N/A | V | ENBL |
| Data-out mask | $\begin{aligned} & \mathrm{T}=\mathrm{read} \\ & \text { or } \\ & \mathrm{B}=\mathrm{read} \end{aligned}$ | H | N/A | Hi-Z | MASK |

$\dagger$ For exception of these commands on cycle n :

- CKE( $n-1$ ) must be high, or
- tCESP must be satisfied for power-down exit, or
- tCESP and tRC must be satisfied for self-refresh exit, or
- $\mathrm{t}_{\text {CES }}$ and $\mathrm{n}_{\text {CLE }}$ must be satisfied for clock-suspend exit.
$\overline{\mathrm{CS}}(\mathrm{n}), \overline{\operatorname{RAS}}(\mathrm{n}), \overline{\mathrm{CAS}}(\mathrm{n}), \overline{\mathrm{W}}(\mathrm{n})$, and A0-A11(n) are don't cares
$\ddagger$ A bank is no longer in an access operation one cycle after the last data-out cycle of a read operation, and two cycles after the last data-in cycle of a write operation. Neither the PDE nor the HOLD command is allowed on the cycle immediately following the last data-in cycle of a write operation.


## Legend:

$\mathrm{n}=$ CLK cycle number
$\mathrm{L}=$ Logic low
$\mathrm{H}=$ Logic high
$\mathrm{X}=$ Don't care, either logic low or logic high
$\mathrm{V}=$ Valid
$M=$ Masked input data
N/A $=$ Not applicable
$T=$ Bank $T$
$B=$ Bank B
actv $=$ Activated
deac $=$ Deactivated
write $=$ Activated and accepting data in on cycle n
read $=$ Activated and delivering data out on cycle $(n+2)$

## burst sequence (continued)

Table 6. 8-Bit Burst Sequences

|  | INTERNAL COLUMN ADDRESS A2-A0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | DECIMAL |  |  |  |  |  |  |  | BINARY |  |  |  |  |  |  |  |
|  | START | 2ND | 3RD | 4TH | 5TH | 6TH | 7TH | 8TH | START | 2ND | 3RD | 4TH | 5TH | 6TH | 7TH | 8TH |
| Serial | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 000 | 001 | 010 | 011 | 100 | 101 | 110 | 111 |
|  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 0 | 001 | 010 | 011 | 100 | 101 | 110 | 111 | 000 |
|  | 2 | 3 | 4 | 5 | 6 | 7 | 0 | 1 | 010 | 011 | 100 | 101 | 110 | 111 | 000 | 001 |
|  | 3 | 4 | 5 | 6 | 7 | 0 | 1 | 2 | 011 | 100 | 101 | 110 | 111 | 000 | 001 | 010 |
|  | 4 | 5 | 6 | 7 | 0 | 1 | 2 | 3 | 100 | 101 | 110 | 111 | 000 | 001 | 010 | 011 |
|  | 5 | 6 | 7 | 0 | 1 | 2 | 3 | 4 | 101 | 110 | 111 | 000 | 001 | 010 | 011 | 100 |
|  | 6 | 7 | 0 | 1 | 2 | 3 | 4 | 5 | 110 | 111. | 000 | 001 | 010 | 011 | 100 | 101 |
|  | 7 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 111 | 000 | 001 | 010 | 011 | 100 | 101 | 110 |
| Interleave | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 000 | 001 | 010 | 011 | 100 | 101 | 110 | 111 |
|  | 1 | 0 | 3 | 2 | 5 | 4 | 7 | 6 | 001 | 000 | 011 | 010 | 101 | 100 | 111 | 110 |
|  | 2 | 3 | 0 | 1 | 6 | 7 | 4 | 5 | 010 | 011 | 000 | 001 | 110 | 111 | 100 | 101 |
|  | 3 | 2 | 1 | 0 | 7 | 6 | 5 | 4 | 011 | 010 | 001 | 000 | 111 | 110 | 101 | 100 |
|  | 4 | 5 | 6 | 7 | 0 | 1 | 2 | 3 | 100 | 101 | 110 | 111 | 000 | 001 | 010 | 011 |
|  | 5 | 4 | 7 | 6 | 1 | 0 | 3 | 2 | 101 | 100 | 111 | 110 | 001 | 000 | 011 | 010 |
|  | 6 | 7 | 4 | 5 | 2 | 3 | 0 | 1 | 110 | 111 | 100 | 101 | 010 | 011 | 000 | 001 |
|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 111 | 110 | 101 | 100 | 011 | 010 | 001 | 000 |

## latency

The beginning data-out cycle of a read burst can be programmed to occur 1,2 , or 3 CLK cycles after the read command (see the section on setting the mode register, page 5-59). This feature allows the user to adjust the ' 626812 to operate in accordance with the system's capability to latch the data output from the ' 626812 . The delay between the READ command and the beginning of the output burst is known as read latency (also known as $\overline{\text { CAS }}$ latency). After the initial output cycle begins, the data burst occurs at the CLK frequency without any intervening gaps. Use of minimum read latencies is restricted based on the particular maximum frequency rating of the '626812.
There is no latency for data-in cycles (write latency). The first data-in cycle of a write burst is entered at the same rising edge of CLK on which the WRT command is entered. The write latency is fixed and is not determined by the mode-register contents.

## two-bank operation

The '626812 contains two independent banks that can be accessed individually or in an interleaved fashion. Each bank must be activated with a row address before it can be accessed. Each bank must then be deactivated before it can be activated again with a new row address. The bank-activate/row-address-entry command (ACTV) is entered by holding RAS low, CAS high, $\bar{W}$ high, and A11 valid on the rising edge of CLK. A bank can be deactivated either automatically during a READ-P or a WRT-P command or by use of the deactivate-bank (DEAC) command. Both banks can be deactivated at once by use of the DCAB command (see Table 1 and the section on bank deactivation description, page 5-58).

## CLK suspend/power-down mode (continued)

as a CLK-suspend operation, and its execution is denoted as a HOLD command. The device resumes operation from the point at which it was placed in suspension, beginning with the second rising edge of CLK after CKE returns high.

If CKE is brought low when no read or write command is in progress, the device enters power-down mode. If both banks are deactivated when power-down mode is entered, power consumption is reduced to the minimum. Power-down mode can be used during row-active or auto-refresh periods to reduce input buffer power. After power-down mode is entered, no further inputs are accepted until CKE returns high. To ensure that data in the device remains valid during the power-down mode, the self-refresh command (SLFR) must be executed concurrently with the power-down entry (PDE) command. When exiting power-down mode, new commands can be entered on the first CLK edge after CKE returns high, provided that the setup time (tCESP) is satisfied. Table 2 shows the command configuration for a CLK suspend/power-down operation, and Figure 19, Figure 20, and Figure 38 show an example of the procedure.

## setting the mode register

The ' 626812 contains a mode register that must be programmed with the read latency, the burst type, and the burst length. This is accomplished by executing a mode-register set (MRS) command with the information entered on address lines A0-A9. A logic 0 must be entered on A7 and A8, but A10 and A11 are don't-care entries for the ' 626812 . When $A 9=1$, the write-burst length is always 1 . When $A 9=0$, the write-burst length is defined by A0-A2. Figure 1 shows the valid combinations for a successful MRS command. Only valid addresses allow the mode register to be changed. If the addresses are not valid, the previous contents of the mode register remain unaffected. The MRS command is executed by holding $\overline{R A S}, \overline{C A S}$, and $\bar{W}$ low, and the input-mode word valid on A0-A9 on the rising edge of CLK (see Table 1). The MRS command can be executed only when both banks are deactivated.


| REGISTER <br> BIT A9 | WRITE-BURST <br> LENGTH |
| :---: | :---: |
| 0 | A2-A0 |
| 1 | 1 |


| REGISTER BITS $\dagger$ |  |  | READ <br> LATENCY $\ddagger$ |  |
| :---: | :---: | :---: | :---: | :---: |
| A6 | A5 | A4 |  |  |
| 0 | 0 | 1 | 1 |  |
| 0 | 1 | 0 | 2 |  |
| 0 | 1 | 1 | 3 |  |

$\dagger$ All other combinations are reserved.
$\ddagger$ Refer to timing requirements for minimum valid-read latencies based on maximum frequency rating.

| REGISTER BITS§ |  |  | BURST LENGTH |
| :---: | :---: | :---: | :---: |
| A2 | A1 | A0 |  |
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 2 |
| 0 | 1 | 0 | 4 |
| 0 | 1 | 1 | 8 |

§ All other combinations are reserved.

Figure 1. Mode-Register Programming
interrupted bursts (continued)
Table 7. Read-Burst Interruption

| INTERRUPTING <br> COMMAND | EFFECT OR NOTE ON USE DURING READ BURST |
| :--- | :--- |
| READ, READ-P | Current output cycles continue until the programmed latency from the superseding READ (READ-P) command is <br> met and new output cycles begin (see Figure 2). |
| WRT, WRT-P | The WRT (WRT-P) command immediately supersedes the read burst in progress. To avoid data contention, DQM <br> must be high before the WRT (WRT-P) command to mask output of the read burst on cycles (ncCD-1), nCCD, and <br> (ncCD+1) assuming that there is any output on these cycles. For read latency = 1, read burst interruption by WRT <br> (WRT-P) command is not allowed at ncCD = 1, 2 (see Figure 3). |
| DEAC, DCAB | The DQ bus is in the high-impedance state when nHZP cycles are satisfied or when the read burst completes, <br> whichever occurs first (see Figure 4). |
| STOP | The DQ bus is in the high-impedance state when nBSD cycles are satisfied or when the read burst completes, <br> whichever occurs first. The bank remains active. A new read or write command cannot be entered for at least two <br> cycles after the STOP command (see Figure 5). |



NOTE A: For these examples assume read latency $=3$, and burst length $=4$.
Figure 2. Read Burst Interrupted by Read Command
interrupted bursts (continued)

Table 8. Write-Burst Interruption

| INTERRUPTING <br> COMMAND | EFFECT OR NOTE ON USE DURING WRITE BURST |
| :--- | :--- |
| READ, READ-P | Data in on previous cycle is written. No further data in is accepted (see Figure 6). |
| WRT, WRT-P | The new WRT (WRT-P) command and data in immediately supersede the write burst in progress (see Figure 7). |
| DEAC, DCAB | The DEAC/DCAB command immediately supersedes the write burst in progress. DQM must be used to mask the <br> DQ bus such that the write recovery specification (tRWL) is not violated by the interrupt (see Figure 8). |
| STOP | The data on the input pins at the time of the burst STOP command is not written, and no further data is accepted. <br> The bank remains active. A new read or write command cannot be entered for at least nBSD cycles after the STOP <br> command (see Figure 9). |


a) INTERRUPTED ON ODD CYCLES

b) INTERRUPTED ON EVEN CYCLES

NOTE A: For these examples assume read latency $=3$, burst length $=4$.
Figure 6. Write Burst Interrupted by Read Command

## interrupted bursts (continued)



NOTE A: For this example assume burst length $=4$.
Figure 9. Write Burst Interrupted by STOP Command

## power up

Device initialization should be performed after a power up to the full $\mathrm{V}_{\mathrm{Cc}}$ level. After power is established, a $200-\mu \mathrm{s}$ interval is required (with no inputs other than CLK). After this interval, both banks of the device must be deactivated. Eight REFR commands must be performed, and the mode register must be set to complete the device initialization.

|  | elec (see | ical characteristics o Note 2) | r recomm | nded ran | of supply | Itage and free | ir te | per | re |  |  |  | ted) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  | '626812 | -12A | '62681 | 2-12 | '62681 | 2-15 | UNT |
|  |  | PARAMETER |  |  | CONDITIONS |  | MIN | MAX | MIN | MAX | MIN | MAX | UNIT |
|  | $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | $1 \mathrm{OH}=-2 \mathrm{~mA}$ |  |  |  | 2.4 |  | 2.4 |  | 2.4 |  | V |
|  | $\mathrm{V}_{\mathrm{OL}}$ | Low-level output voltage | $\mathrm{OL}=2 \mathrm{~mA}$ |  |  |  |  | 0.4 |  | 0.4 |  | 0.4 | V |
|  | 1 | Input current (leakage) | $0 \mathrm{~V} \leq \mathrm{V}_{1} \leq \mathrm{V}_{\text {CC }}$ | +0.3V, | other pins $=0 \mathrm{~V}$ to | CC |  | $\pm 10$ |  | $\pm 10$ |  | $\pm 10$ | $\mu \mathrm{A}$ |
|  | 10 | Output current (leakage) | $0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{C}}$ | + 0.3 V , | utput disabled |  |  | $\pm 10$ |  | $\pm 10$ |  | $\pm 10$ | $\mu \mathrm{A}$ |
|  |  |  |  |  |  | Burst length $=1$ or 2 |  | 85 |  | 85 |  | 75 |  |
|  |  |  | $\mathrm{t}_{\mathrm{RC}}=\mathrm{MIN}$, | ${ }^{\text {t }} \mathrm{CK}=\mathrm{MIN}$, | One bank active | Burst length $=4$ or 8 |  | 105 |  | 105 |  | 90 | mA |
|  | ${ }^{\text {CCC1 }}$ |  | Read latency |  | Two banks active | Burst length $=1$ or 2 |  | 140 |  | 140 |  | 120 | mA |
|  |  |  |  |  | interleaving | Burst length $=4$ or 8 |  | 165 |  | 165 |  | 135 |  |
|  |  |  |  | CKE $=\mathrm{V}_{\text {IH }}$ |  |  |  | 25 |  | 25 |  | 20 |  |
| $$ |  |  | Both banks deactivated | CKE $=\mathrm{V}_{\mathrm{IL}}$ |  |  |  | 2 |  | 2 |  | 2 | mA |
|  | ICC2 | Standby current |  | CKE $=0 \mathrm{~V}$ (CM |  |  |  | 1 |  | 1 |  | 1 |  |
|  |  |  | 1 or 2 banks | CKE $=\mathrm{V}_{\text {IH }}$ |  |  |  | 30 |  | 30 |  | 25 | mA |
|  |  |  | active | CKE $=\mathrm{V}_{\mathrm{IL}}$ |  |  |  | 8 |  | 8 |  | 8 | A |
|  | ICC3 | Consecutive CBR commands | $\mathrm{t}_{\mathrm{RC}}=\mathrm{MIN}$ |  |  |  |  | 80 |  | 80 |  | 70 | mA |
|  |  |  |  |  |  | Read latency $=1$ |  | 60 |  | 60 |  | 50 |  |
|  | ICC4 | Burst current, gapless burst |  | eaved | $K=\mathrm{MIN}$, | Read latency $=2$ |  | 120 |  | 100 |  | 90 | mA |
|  |  |  |  |  |  | Read latency $=3$ |  | 140 |  | 140 |  | 120 |  |
|  |  |  | CKE $=\mathrm{V}_{\text {IL }}$ |  |  |  |  | 2 |  | 2 |  | 2 |  |
|  | ICC | Seli-refresh current | CKE $=0 \mathrm{~V}$ (CM | OS) |  |  |  | 1 |  | 1 |  | 1 | mA |

NOTE 2: All specifications apply to the device after power-up initialization. All control and address inputs must be stable and valid.
ac timing requirements over recommended ranges of supply voltage and operating free-air temperature $\dagger \ddagger$

|  |  | '626812-12A |  | '626812-12 |  | '626812-15 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| tras | ACTV command to DEAC or DCAB command | 60 | 100000 | 72 | 100000 | 75 | 100000 | ns |
| ${ }^{\text {tr CD }}$ | ACTV command to READ or WRT command (see Note 8) | 30 |  | 30 |  | 30 |  | ns |
| ${ }_{\text {tr }} \mathrm{P}$ | DEAC or DCAB command to ACTV, MRS, SLFR, or REFR command | 36 |  | 36 |  | 45 |  | ns |
| ${ }^{\text {tapR }}$ | Final data out of READ-P operation to ACTV, MRS, SLFR, or REFR command | ${ }^{\text {tr }}$ + $+\left(n_{E P}+t^{\prime} C K\right)$ |  |  |  |  |  | ns |
| ${ }^{\text {t APW }}$ | Final data in of WRT-P operation to ACTV, MRS, SLFR, or REFR command | 60 |  | 60 |  | 75 |  | ns |
| trWL | Final data in to DEAC or DCAB command | 18 |  | 20 |  | 30 |  | ns |
| ${ }^{\text {trRRD }}$ | ACTV command for one bank to ACTV command for the other bank | 24 |  | 24 |  | 30 |  | ns |
| $t \mathrm{~T}$ | Transition time, all inputs (see Note 9) | 1 | 5 | 1 | 5 | 1 | 5 | ns |
| treF | Refresh interval |  | 64 |  | 64 |  | 64 | ms |

$\dagger$ See Parameter Measurement Information for load circuits.
$\ddagger$ All references are made to the rising transition of CLK, unless otherwise noted.
NOTES: 8. For read or write operations with automatic deactivate, $t_{R C D}$ must be set to satisfy minimum tras.
9. Transition time, $t_{T}$, is measured between $V_{I H}$ and $V_{I L}$.

Table 9. Number of Cycles Required to Meet Minimum Specification for Key Timing Parameters

|  |  |  | TMS626812-12A |  |  | TMS626812-12 |  |  | TMS626812-15 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating frequency |  |  | 83 | 66 | 50 | 83 | 66 | 50 | 66 | 50 | 33 | MHz |
| ${ }^{\text {t }}$ CK | Cycle time, CLK (system clock) |  | 12 | 15 | 20 | 12 | 15 | 20 | 15 | 20 | 30 | ns |
| KEY PARAMETER |  |  | NUMBER OF CYCLES REQUIRED |  |  |  |  |  |  |  |  |  |
| Read latency, minimum programmed value |  |  | 3 | 2 | 2 | 3 | 3 | 2 | 3 | 2 | 2 | cycles |
| trce | ACTV command to READ or WRT command |  | 3 | 2 | 2 | 3 | 2 | 2 | 2 | 2 | 1 | cycles |
| tras | ACTV command to DEAC or DCAB command |  | 5 | 4 | 3 | 6 | 5 | 4 | 5 | 4 | 3 | cycles |
| ${ }_{\text {tRP }}$ | DEAC or DCAB command to ACTV, MRS, SLFR, or REFR command |  | 3 | 3 | 2 | 3 | 3 | 2 | 3 | 3 | 2 | cycles |
| tRC | REFR command to ACTV, MRS, or REFR command; seli-refresh exit to ACTV, MRS, SLFR, or REFR command |  | 8 | 7 | 5 | 9 | 8 | 6 | 8 | 6 | 4 | cycles |
| trWL | Final data in to DEAC or DCAB command |  | 2 | 2 | 1 | 3 | 2 | 1 | 2 | 2 | 1 | cycles |
| tRRD | ACTV command for one bank to ACTV command for the other bank |  | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 1 | cycles |
| ${ }^{\text {tapR }}$ | Final data out of READ-P operation to ACTV, MRS, SLFR, or REFR command | Read latency $=1$ | - | - | - | - | - | - | - | - | - | cycles |
|  |  | Read latency $=2$ | - | 2 | 1 | - | - | 1 | - | 2 | 1 | cycles |
|  |  | Read latency $=3$ | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | cycles |
| ${ }^{\text {tapW }}$ | Final data in of WRT-P operation to ACTV, MRS, SLFR, or REFR command |  | 5 | 4 | 3 | 5 | 4 | 3 | 5 | 4 | 3 | cycles |

$\dagger$ All references are made to the rising transition of CLK, unless otherwise noted.

## PARAMETER MEASUREMENT INFORMATION



Figure 12. Output Parameters


Figure 13. Command-to-Command Parameters

## PARAMETER MEASUREMENT INFORMATION



Figure 17. Write With Auto-Deactivate


NOTE A: For this example assume read latency $=3$, and burst length $=4$.
Figure 18. DQ Masking

## PARAMETER MEASUREMENT INFORMATION



Figure 20. Power-Down Operation


| BURST | BANK | ROW |  | BURST CYCLEt |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TYPE | BANK |  |  | b | c | d |
| (D/Q) | (B/T) | ADDR | a | b | c |  |
| Q | T | RO | C 0 | $\mathrm{C} 0+1$ | $\mathrm{C} 0+2$ | $\mathrm{C} 0+3$ |

† Column-address sequence depends on programmed burst type and starting column address $\mathrm{C0}$ (see Table 5). NOTE A: This example illustrates minimum $\mathrm{t}_{\mathrm{RCD}}$ and $\mathrm{n}_{\mathrm{EP}}$ for the ' $626812-12$ at 83 MHz .
Figure 22. Read Burst (read latency $=3$, burst length $=4$ )


| BURST | BANK | ROW |  | BURST CYCLET |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TYPE |  |  |  |  |  |  |
| (D/Q) | (B/T) | ADDR | a | b | c | d |
| D | B | R0 | C0 | $\mathrm{C} 0+1$ |  |  |
| Q | B | RO |  |  | C1 $\ddagger$ | $\mathrm{C} 1+1$ |

$\dagger$ Column-address sequence depends on programmed burst type and starting column address $\mathrm{C0}$ and C 1 (see Table 4). NOTE A: This example illustrates minimum ${ }^{\text {R }}$ RCD, $\mathrm{n}^{\prime} \mathrm{CWL}$, and $\mathrm{n}_{\text {EP }}$ for the ' $626812-12$ at 83 MHz .
Figure 24. Write-Read Burst (read latency $=3$, burst length $=2$ )

1048576-WORD BY 8-BIT BY 2-BANK

† Column-address sequence depends on programmed burst type and starting column address $\mathrm{C} 0, \mathrm{C} 1$, and C 2 (see Table 6).
NOTE A: This example illustrates minimum $t_{R C D}$ for the ' $626812-12$ at 83 MHz .
Figure 26. Two-Bank Row-Interleaving Read Bursts With Automatic Deactivate (read latency = 3, burst length =8)

 PARAMETER MEASUREMENT INFORMATION

| BURST TYPE <br> (D/Q) | BANK <br> (B/T) | ROW <br> ADDR | BURST CYCLE $\dagger$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | a | b | c | d | e | f | g | h |
| Q | B | RO | C0 | C0 + 1 | $\mathrm{CO}+2$ | $\mathrm{CO}+3$ |  |  |  |  |
| D | T | R1 |  |  |  |  | C1 | $\mathrm{C} 1+1$ | $\mathrm{C} 1+2$ | C1+3 |

$\dagger$ Column-address sequence depends on programmed burst type and starting column addresses C 0 and C 1 . (see Table 5). NOTE A: This example illustrates a minimum $t_{R C D} \mathrm{n}_{\mathrm{ER}}$, and $\mathrm{t}_{\mathrm{RWL}}$ for the ' $626812-12$ at 83 MHz .
Figure 28. Read-Burst Bank B, Write-Burst Bank T (read latency $=3$, burst length $=4$ )


| BURST <br> TYPE | BANK | ROW |  | BURST CYCLEt |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (D/Q) | (B/T) | ADDR | a | b | c | d |
| $D$ | B | RO | $C 0$ | $C 0+1$ | $C 0+2$ | $C 0+3$ |

PARAMETER MEASUREMENT INFORMATION
† Column-address sequence depends on programmed burst type and starting column address $\mathrm{C0}$ (see Table 5).
NOTES: A. This example illustrates minimum trR, nRSA $^{\prime}$, and $t_{R C D}$ for the ' $626812-12$ at 83 MHz .
B. Refer to Figure 1
Figure 32. Set Mode Register (deactivate all, set mode register, write burst with automatic deactivate) (burst length $=4$ )

## MECHANICAL DATA

DGE (R-PDSO-G44)
PLASTIC SMALL-OUTLINE PACKAGE


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion.
device symbolization


- Organization... 1M x $16 \times 4$ Banks

2M x $8 \times 4$ Banks
4M x $4 \times 4$ Banks

- 3.3-V Power Supply ( $\pm 10 \%$ Tolerance)
- Four Banks for On-Chip Interleaving for x4/x8/x16 (Gapless Access) Depending on Organizations
- High Bandwidth - Up to 100-MHz Data Rates
- Burst Length Programmable to $\mathbf{1 , 2 , 4 , 8 \text { , or }}$ Full Page
- Programmable Output Sequence - Serial or Interleave
- Chip Select and Clock Enable for Enhanced-System Interfacing
- Cycle-by-Cycle DQ Bus Mask Capability
- Only x16 SDRAM Configuration Supports Upper-/Lower-Byte Masking Control
- Programmable Read Latency From Column Address
- Pipeline Architecture (Single-Cycle Architecture)
- Single Write/Read Burst
- Self-Refresh Capability (every $16 \mu \mathrm{~s}$ )


## description

The TMS664xx4 series are high-speed, 67108864 -bit synchronous dynamic random-access memories (SDRAMs), which are organized as follows:

- Four banks of 1048576 words with 16 bits per word


## - High-Speed, Low-Noise Low-Voltage Transistor-Transistor Logic (LVTTL) Interface

- Power-Down Mode
- Compatible With JEDEC Standards
- 16K $\overline{\text { RAS }}$-Only Refresh (Total for All Banks)
- 4K Auto Refresh (Total for All Banks)/64 ms
- Automatic Precharge and Controlled Precharge
- Burst Interruptions Supported
- Read Interruption
- Write Interruption
- Stop Interruption
- Precharge Interruption
- Support Clock-Suspend Operation (Hold Command)
- Performance Ranges:

|  |  | ACTV |  |
| :---: | :---: | :---: | :---: |
|  | SYNCHRONOUS | COMMAND TO | REFRESH |
|  | CLOCK CYCLE | read or wrt | time |
|  | time | COMMAND | INTERVAL |
|  | ${ }^{\text {t CK }}$ | $t_{\text {RCD }}$ | $t_{\text {REF }}$ |
|  | (MIN) | (MIN) | (MAX) |
| '664xx4-10 | 10 ns | 30 ns | 64 ms |
| '664xx4-12 | 12 ns | 35 ns | 64 ms |

- Four banks of 2097152 words with 8 bits per word
- Four banks of 4194304 words with 4 bits per word

All inputs and outputs of the TMS664xx4 series are compatible with the LVTTL interface.
The SDRAM employs state-of-the-art enhanced performance implanted CMOS (EPICTM) technology for high-performance, reliability, and low power. All inputs and outputs are synchonized with the CLK input to simplify system design and to enhance use with high-speed microprocessors and caches.
The TMS664xx4 SDRAM is available in a 400-mil, 54 -pin surface-mount thin small-outline package (TSOP) (II) (DGE suffix).

|  | PIN NOMENCLATURE |
| :---: | :---: |
| A0-A13 | Address inputs |
|  | Four Banks |
|  | Column <br> A0 -A9 Column Addr ( $\mathbf{x} 4$ ) |
|  | A0 -A8 Column Addr ( $\times 8$ ) |
|  | A0-A7 Column Addr (x16) |
|  | A10 Auto Precharge |
|  | A12-A13 Bank Select |
|  | Row |
|  | A0 - A11 Row Addrs A12-A13 Bank Select |
| $\overline{\text { CAS }}$ | Column-Address Strobe |
| CKE | Clock Enable |
| CLK | System Clock |
| $\overline{C S}$ | Chip Select |
| DQ0-DQ3 | SDRAM Data Input/Data Output (x4) |
| DQ0-DQ7 | SDRAM Data Input/Data Output (x8) |
| DQ0-DQ15 | SDRAM Data Input/Data Output (x16) |
| DQMU/DQML | L Data/Output Mask Enables for $\times 16$ |
| DQM | Data/Output Mask Enables for x 4 and x 8 |
| NC | No External Connect |
| $\overline{\text { RAS }}$ | Row-Address Strobe |
| $V_{C C}$ | Power Supply (3.3 V Typ) |
| $V_{C C Q}$ | Power Supply for Output Drivers (3.3 V Typ) |
| VSS | Ground |
| VSSQ | Ground for Output Drivers |
| W | Write Enable |

## functional block diagram (four banks)



## state diagram


operation（continued）
Table 2．CKE－Use Command Truth Tablet

| COMMAND | STATE OF BANK（S） | $\begin{aligned} & \text { CKE } \\ & (n-1) \end{aligned}$ | CKE <br> （n） | $\begin{aligned} & \overline{\mathbf{C S}} \\ & (\mathrm{n}) \end{aligned}$ | $\begin{aligned} & \hline \overline{\text { RAS }} \\ & \text { (n) } \end{aligned}$ | $\begin{aligned} & \overline{\text { CAS }} \\ & \text { (n) } \end{aligned}$ | $\begin{aligned} & \overline{\bar{W}} \\ & (\mathbf{n}) \end{aligned}$ | MNEMONIC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Self－refresh entry | All Banks＝deac | H． | L | L | L | L | H | SLFR |
| Power－down entry at $\mathrm{n}+1 \ddagger$ | All Banks＝no access operation§ | H | L | X | X | X | X | PDE |
| Self－refresh exit | All Banks＝ self－refresh | L | H | L | H | H | H | － |
|  |  | L | H | H | X | X | X | － |
| Power－down exit ${ }^{\text {f }}$ | All Banks＝ power down | L | H | X | X | X | X | － |
| CLK suspend at $\mathrm{n}+1$ | All Banks＝access operation§ | H | L | X | X | X | X | HOLD |
| CLK suspend exit at $\mathrm{n}+1$ | All Banks＝access operation§ | L | H | X | X | X | X | － |

$\dagger$ For execution of these commands，A0－A13（ $n$ ）and DQMx（ $n$ ）are don＇t cares．
$\ddagger$ On cycle $n$ ，the device executes the respective command（listed in Table 1）．On cycle（ $n+1$ ），the device enters the power－down mode．
$\S$ A bank is no longer in an access operation one cycle after the last data－out cycle of a READ（READ－P）operation，and two cycles after the last data－in cycle of a WRT（WRT－P）operation．Neither the PDE nor the HOLD command is allowed on the cycle immediately following the last data－in cycle of a WRT（WRT－P）operation．
II If setup time from CKE high to the next CLK high satisfies tCESP，the device executes the respective command（listed in Table 1）．Otherwise， either DESL or NOOP command must be applied before any other command．

## Legend：

$n=C L K$ cycle number
$\mathrm{L}=$ Logic low
$\mathrm{H}=$ Logic high
$\mathrm{X}=$ Don＇t care（either logic high or logic low）
deac $=$ Deactivated

## burst sequence

All data for the ' $664 \times x 4$ is written or read in a burst fashion. That is, a single starting address is entered into the device and then the ' $664 \times \times 4$ internally accesses a sequence of locations based on that starting address. Some of the subsequent accesses after the first one can be at preceding, as well as succeeding, column addresses, depending on the starting address entered. This sequence can be programmed to follow either a serial burst or an interleave burst (see Table 4 through Table 6). The length of the burst sequence can be user-programmed to be 1, 2, 4, 8, or full page [256 (x16), 512 (x8), 1024 (x4)] accesses. After a read burst is completed (as determined by the programmed burst length), the outputs are in the high-impedance state until the next read access is initiated.

Table 4. 2-Bit Burst Sequences

|  | INTERNAL COLUMN ADDRESS AO |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
|  | DECIMAL |  | BINARY |  |
|  | START | 2ND | START | 2ND |
|  | 0 | 1 | 0 | 1 |
|  | 1 | 0 | 1 | 0 |
| Interleave | 0 | 1 | 0 | 1 |
|  | 1 | 0 | 1 | 0 |

Table 5. 4-Bit Burst Sequences

|  | INTERNAL COLUMN ADDRESS A1-A0 |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | DECIMAL |  |  |  | BINARY |  |  |  |
|  | START | 2ND | 3RD | 4TH | START | 2ND | 3RD | 4TH |
| Serial | 0 | 1 | 2 | 3 | 00 | 01 | 10 | 11 |
|  | 1 | 2 | 3 | 0 | 01 | 10 | 11 | 00 |
|  | 2 | 3 | 0 | 1 | 10 | 11 | 00 | 01 |
|  | 3 | 0 | 1 | 2 | 11 | 00 | 01 | 10 |
| Interleave | 0 | 1 | 2 | 3 | 00 | 01 | 10 | 11 |
|  | 1 | 0 | 3 | 2 | 01 | 00 | 11 | 10 |
|  | 2 | 3 | 0 | 1 | 10 | 11 | 00 | 01 |
|  | 3 | 2 | 1 | 0 | 11 | 10 | 01 | 00 |

## four-bank row-access operation

One of the features of the four-bank operation is access to information on random rows at a higher rate of operation than is possible with a standard DRAM. This can be accomplished by activating one of the banks with a row address and, while the data stream is being accessed to/from that bank, activating one of the other banks with other row addresses. When the data stream to/from the first activated bank is complete, the data stream to/from the second activated bank can begin without interruption. After the second bank is activated, the first bank can be deactivated to allow the entry of a new row address for the next round of accesses or the entry of new row addresses for other banks which currently are deactivated. In this manner, operation can continue in an interleaved fashion. Figure 30 is an example of four-bank row-interleaving read bursts with automatic deactivate with a read latency of 3 and a burst length of 8 .

## four-bank column-access operation

The availability of four banks allows the access of data from random starting columns between banks at a higher rate of operation. After activating each bank with a row address (ACTV command), A12-A13 for the four-bank column-access operation can be used to alternate READ or WRT commands between the banks to provide gapless accesses at the CLK frequency, provided all specified timing requirements are met. Figure 31 is an example of four-bank column-interleaving read bursts with a read latency of 3 and a burst length of 2.

## bank deactivation (precharge)

All banks can be deactivated simultaneously (placed in precharge) by using the DCAB command. A single bank can be deactivated by using the DEAC command. The DEAC command is entered identically to the DCAB command except that A10 must be low and A12-A13 selects the bank to be precharged as shown in Table 1. Figure 26 and Figure 34 provide examples. A bank also can be deactivated automatically by using A10 during a READ or WRT command. If A10 is held high during the entry of a READ or WRT command, the accessed bank, selected by A12-A13 for the 4-bank option, is automatically deactivated upon completion of the access burst. If A10 is held low during READ- or WRT-command entry, that bank remains active following the burst. The READ and WRT commands with automatic deactivation are denoted as READ-P and WRT-P. See Figure 29 for an example.

## chip select

$\overline{\mathrm{CS}}$ (chip select) can be used to select or deselect the ' $664 \times x 4$ for command entry which might be required for multiple-memory-device decoding. If $\overline{\mathrm{CS}}$ is held high on the rising edge of CLK (DESL command), the device does not respond to $\overline{R A S}, \overline{C A S}$, or $\bar{W}$ until the device is selected again. Device select is accomplished by holding $\overline{\mathrm{CS}}$ low on the rising edge of CLK. Any other valid command can be entered simultaneously on the same rising CLK edge of the select operation. The device can be selected/deselected on a cycle-by-cycle basis (see Table 1 and Table 2). Using $\overline{C S}$ does not affect an access burst that is in progress; the DESL command can restrict only $\overline{\mathrm{RAS}}, \overline{\mathrm{CAS}}$, and $\overline{\mathrm{W}}$ input to the ' $664 x x 4$.

# TMS664414, TMS664814, TMS664164 64M-BIT SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORIES 

## setting the mode register

The ' $664 \times x 4$ contains a mode register that should be user-programmed with the read latency, the burst type, and the burst length. This is accomplished by executing an MRS command with the information entered on address lines A0-A9. A logic 0 must be entered on A7 and A8, but A10-A13 are don't care entries for the ' $664 \times \times 4$. When $A 9=1$, the write burst length is always 1 . When $A 9=0$, the write burst length is defined by A2-A0. Figure 1 shows the valid combinations for a successful MRS command. Only valid addresses allow the mode register to be changed. If the addresses are not valid, the previous contents of the mode register remain unaffected. The MRS command is executed by holding RAS, $\overline{C A S}$, and $\bar{W}$ low and the input-mode word valid on A0-A9 on the rising edge of CLK (see Table 1). The MRS command can be executed only when all banks are deactivated. See Figure 22 and Figure 36 for examples.


Figure 1. Mode-Register Programming

## refresh

The ' $664 \times x 4$ must be refreshed at intervals not exceeding treF (see timing requirements) or data cannot be retained. Refresh can be accomplished by performing an ACTV command (RAS-only refresh) to every row in all banks, by performing 4096 auto-refresh (REFR) commands, or by placing the device in self refresh. Regardless of the method used, refresh must be accomplished before tref has expired. See Figure 35 for an example.

## auto refresh

Before performing an auto refresh, all banks must be deactivated (placed in precharge). To enter a REFR command, $\overline{R A S}$ and $\overline{\mathrm{CAS}}$ must be low and $\bar{W}$ must be high upon the rising edge of CLK (see Table 1). The refresh address is generated internally such that after 4096 REFR commands, all banks of the ' $664 \times x 4$ are refreshed. The external address and bank select A12-A13 are ignored. The execution of a REFR command automatically deactivates all banks upon completion of the internal auto-refresh cycle. This allows consecutive REFR-only commands to be executed, if desired, without any intervening DEAC commands. The REFR commands do not necessarily have to be consecutive, but all 4096 must be completed before $t_{\text {REF }}$ expires.

INSTRUMENTS
interrupted bursts (continued)

a) INTERRUPTED ON EVEN CYCLES

b) INTERRUPTED ON ODD CYCLES

NOTE A: For this example, assume read latency $=2$ and burst length $>2$.
Figure 2. Read Burst Interrupted by Read Command


NOTES: A. For this example, read latency $=2$ and burst length $>2$.
B. DQMx must be high to mask output of the read burst on cycles ( $n_{C C D}-1$ ), ( $n_{C C D}$ ) and ( $n_{C C D}+1$ ).

Figure 3. Read Burst Interrupted by Write Command
interrupted bursts (continued)

b) INTERRUPTED ON ODD CYCLES

NOTE A: For this example, assume read latency $=2$, burst length $>2$.
Figure 6. Write Burst Interrupted by Read Command


NOTE A: For this example, burst length $>\mathbf{2}$.
Figure 7. Write Burst Interrupted by Write Command
absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\boldsymbol{\dagger}$
Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$ -0.5 V to 4.6 V
Supply voltage range for output drivers, $\mathrm{V}_{\mathrm{CCQ}}$ ..... -0.5 V to 4.6 V
Voltage range on any input pin (see Note 1) ..... -0.5 V to 4.6 V
Voltage range on any output pin (see Note 1) ..... 0.5 V
Short-circuit output current ..... 50 mA
Power dissipation ..... 1 W
Operating free-air temperature range, $\mathrm{T}_{\mathrm{A}}$ $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage temperature range, $\mathrm{T}_{\text {stg }}$ ..... $-55^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTE 1: All voltage values are with respect to $\mathrm{V}_{\mathrm{SS}}$.
recommended operating conditions

|  |  | MIN | NOM | MAX |
| :--- | :--- | ---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | UNIT |  |  |
| $\mathrm{V}_{\mathrm{CCQ}}$ | Supply voltage for output drivers $\ddagger$ | 3.3 | 3.6 | V |
| $\mathrm{~V}_{\mathrm{SS}}$ | Supply voltage | 3 | 3.3 | 3.6 |
| $\mathrm{~V}_{\mathrm{SSQ}}$ | Supply voltage for output drivers | V |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | 0 |  | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Low-level input voltage | 0 | V |  |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating free-air temperature | 2 | $\mathrm{~V}_{\mathrm{CC}}+0.3$ | V |

$\not \ddagger \mathrm{V}_{\mathrm{CCQ}} \leq \mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$

## TMS664414, TMS664814, TMS664164 64M-BIT SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORIES

capacitance over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{f}=1 \mathrm{MHz}$ (see Note 3 )

|  |  | MIN | MAX |
| :--- | :--- | ---: | :---: |
| $\mathrm{C}_{\mathrm{i}(\mathrm{S})}$ | Input capacitance, CLK input | 5 | pF |
| $\mathrm{C}_{\mathrm{i}(\mathrm{AC})}$ | Input capacitance, address and control inputs: $\mathrm{AO}-\mathrm{A} 13, \overline{\mathrm{CS}}, \mathrm{DQMx}, \overline{\mathrm{RAS}}, \overline{\mathrm{CAS}}, \overline{\mathrm{W}}$ | 5 | pF |
| $\mathrm{C}_{\mathrm{i}(\mathrm{E})}$ | Input capacitance, CKE input | 5 | pF |
| $\mathrm{C}_{0}$ | Output capacitance | 7 | pF |

NOTE 4: $V_{C C}=3.3 \pm 0.3 \mathrm{~V}$ and bias on pins under test is 0 V .
ac timing requirements over recommended ranges of supply voltage and operating free-air temperaturet $\ddagger$

|  |  |  | '664xx4-10 | '664xx4-12 | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN MAX | MIN MAX |  |
| ${ }^{\text {t C K }}$ | Cycle time, CLK (system clock) | Read latency $=2$ | 15 | 18 | ns |
|  |  | Read latency $=3$ | 10 | 12 |  |
| ${ }^{\text {t CKH }}$ | Pulse duration, CLK (system clock) high |  | 3 | 4 | ns |
| ${ }^{\text {t CKL }}$ | Pulse duration, CLK (system clock) low |  | 3 | 4 | ns |
| ${ }^{\text {t }}$ AC | Access time, CLK $\uparrow$ to data out (see Note 4) | Read latency $=2$ | 12 | 15 | ns |
|  |  | Read latency = 3 | 8 | 10 |  |
| thz | Delay time, CLK to DQ in the low-impedance state (see Note 5) |  | 0 | 0 | ns |
| ${ }^{\text {thz }}$ | Delay time, CLK to DQ in the high-impedance state (see Note 6) | Read latency = 2 | 7 | 9 | ns |
|  |  | Read latency $=3$ | 7 | 9 |  |
| tDS | Setup time, data input |  | 2 | 3 | ns |
| ${ }^{\text {t }}$ AS | Setup time, address |  | 2 | 3 | ns |
| ${ }^{\text {t }} \mathrm{t}$ S | Setup time, control input ( $\overline{\mathrm{CS}}, \overline{\mathrm{RAS}}, \overline{\mathrm{CAS}}, \overline{\mathrm{W}}, \mathrm{DQMx}$ ) |  | 2 | 3 | ns |
| tCES | Setup time, CKE (suspend entry/exit, power-down entry) |  | 2 | 3 | ns |
| tCESP | Setup time, CKE (power-down/self-refresh exit) (see Note 7) |  | 8 | 10 | ns |
| tor | Hold time, CLK $\uparrow$ to data out |  | 3 | 3 | ns |
| tDH | Hold time, data input |  | 1 | 1 | ns |
| ${ }^{\text {t }}$ AH | Hold time, address |  | 1 | 1 | ns |
| ${ }^{\text {t }} \mathrm{CH}$ | Hold time, control input ( $\overline{\mathrm{CS}}, \overline{\mathrm{RAS}}, \overline{\mathrm{CAS}}, \overline{\mathrm{W}}, \mathrm{DQMx}$ ) |  | 1 | 1 | ns |
| ${ }^{\text {t }}$ CEH | Hold time, CKE |  | 1 | 1 | ns |
| ${ }^{\text {tRC }}$ | REFR command to ACTV, MRS, REFR, or SLFR command; ACTV command to ACTV, MRS, REFR, or SLFR command; Self-refresh exit to ACTV, MRS, REFR, or SLFR command |  | 90 | 110 | ns |
| tras | ACTV command to DEAC or DCAB command (see Note 9) |  | $60 \quad 120000$ | $70 \quad 120000$ | ns |
| trce | ACTV command to READ or WRT command (see Note 9) |  | 30 | 35 | ns |
| trp | DEAC or DCAB command to ACTV, MRS, SLFR, or REFR command |  | 30 | 40 | ns |

$\dagger$ See Figure 10 for load circuits.
$\ddagger$ All references are made to the rising transition of CLK, unless otherwise noted.
NOTES: 5. $t_{A C}$ is referenced from the rising transition of CLK that is previous to the data-out cycle. For example, the first data out $t_{A C}$ is referenced from the rising transition of CLK that is read latency - one cycle after the READ command. An access time is measured at output reference level 1.4 V .
6. $t_{L Z}$ is measured from the rising transition of CLK that is read latency - one cycle after the READ command.
7. $t_{H Z}(\max )$ defines the time at which the outputs are no longer driven and is not referenced to output voltage levels.
8. See Figures 19 and 20.
9. In case of WRITE with auto precharge (WRT_P), the tRCD parameter must be relaxed to satisfy tRAS parameter. For example, $-t_{R C D}=40 \mathrm{~ns}$, for $B L=1$ in order to satisfy $t_{\text {RAS }}=60 \mathrm{~ns}$ in -10 spec.

Table 9. Number of Cycles Required to Meet Minimum Specification for Key Timing Parameterst

|  |  |  | '664xx4-10 |  | '664xx4-12 |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating frequency |  |  | 100 | 66.6 | 83.3 | 55.5 | MHz |
| tck | Cycle time, CLK (system clock) |  | 10 | 15 | 12 | 18 | ns |
| KEY PARAMETER |  |  | NUMBER OF CYCLES REQUIRED |  |  |  |  |
| Read latency, minimum programmed value |  |  | 3 | 2 | 3 | 2 | cycles |
| tred | ACTV command to READ or WRT command |  | 3 | 2 | 3 | 2 | cycles |
| tras | ACTV command to DEAC or DCAB command |  | 6 | 4 | 6 | 4 | cycles |
| trp | DEAC or DCAB command to ACTV, MRS, SLFR, or REFR command |  | 3 | 2 | 3 | 2 | cycles |
| ${ }^{\text {tRC }}$ | REFR command to ACTV, MRS, or REFR command; self-refresh exit to ACTV, MRS, SLFR, or REFR command |  | 9 | 6 | 10 | 7 | cycles |
| trwL | Final data in to DEAC or DCAB command |  | 2 | 1 | 2 | 1 | cycles |
| trRD | ACTV command for one bank to ACTV command for the other bank |  | 2 | 2 | 2 | 2 | cycles |
| ${ }^{\text {t APR }}$ | Final data out of READ-P operation to ACTV, MRS, SLFR, or REFR command | Read latency $=2\left(n_{\text {EP }}=-1\right)$ | - | 2 | - | 2 | cycles |
|  |  | Read latency $=3$ ( $n_{\text {EP }}=-2$ ) | 2 | 1 | 2 | 1 | cycles |
| tapw | Final data in of WRT-P operation to ACTV, MRS, SLFR, or REFR command |  | 4 | 3 | 5 | 3 | cycles |

$\dagger$ All references are made to the rising transition of CLK, unless otherwise noted.

## PARAMETER MEASUREMENT INFORMATION



Figure 12. Output Parameters


NOTE A: tRRD is specified for command execution in one bank to command execution in the other bank.
Flgure 13. Command-to-Command Parameters

PARAMETER MEASUREMENT INFORMATION


NOTE A: For this example, assume read latency $=2$ and burst length $=2$.
Figure 16. Read-Automatic Deactivate (Autoprecharge)


NOTE A: For this example, the burst length $=2$.
Figure 17. Write-Automatic Deactivate (Autoprecharge)


Figure 18. CLK-Suspend Operation (Assume BL = 4)

## TMS664414, TMS664814, TMS664164 64M-BIT SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORIES

PARAMETER MEASUREMENT INFORMATION


CLK


NOTES: A. Assume both banks are deactivated before the execution of SLFR.
B. Before/after self-refresh mode, 4 K burst auto refresh cycles are recommended to ensure the SDRAM is fully refreshed.

Figure 20. Self-Refresh Entry/Exit

## PARAMETER MEASUREMENT INFORMATION



NOTE A：For this example，assume read latency $=3$ ，and burst length $=4$ ．
Figure 23．Read Followed by Deactivate


NOTE A：For this example，assume read latency $=3$ ，and burst length $=1$ ．
Figure 24．Read With Auto－Deactivate

PARAMETER MEASUREMENT INFORMATION


[^14]Figure 26. Read Burst (read latency $=3$, burst length $=4$ )

PARAMETER MEASUREMENT INFORMATION


| BURST | BANK | ROW | BURST CYCLE |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TYPE |  |  |  |  |  |  |
| (D/Q) | $(0-3)$ | ADDR | a | b | c | d |
| $D$ | 1 | R0 | $C 0 \dagger$ | $\mathrm{CO}+1$ |  |  |
| Q | 1 | RO |  |  | C 1 | $\mathrm{C} 1+1$ |

$\dagger$ Column-address sequence depends on programmed burst type and starting addresses $\mathrm{C0}$ and C 1 (see Table 4). NOTE A: This example illustrates minimum $\mathrm{t}_{\mathrm{RC}} \mathrm{C}$ for the ' $664 \times x 4$ at 100 MHz .

Figure 28. Write-Read Burst (read latency $=3$, burst length $=2$ )

† Column-address sequence depends on programmed burst type and starting addresses $\mathrm{C} 0, \mathrm{C} 1$, and C 2 (see Table 6). NOTE A: This example illustrates minimum $t_{R C D}$ for the ' $664 \times x 4$ at 100 MHz .
(a)
Figure 30. Four-Bank Row-Interleaving Read Bursts With Automatic Deactivate (read latency $=3$, burst length $=8$ )

PARAMETER MEASUREMENT INFORMATION

† Column-address sequence depends on programmed burst type and starting addresses C0, C1, and C2 (see Table 4).
Figure 31. Four-Bank Column-Interleaving Read Bursts (read latency $=\mathbf{3}$, burst length $=\mathbf{2}$ )

PARAMETER MEASUREMENT INFORMATION


CKE


| BURST TYPE (D/Q) | BANK$(0-3)$ | $\begin{aligned} & \text { ROW } \\ & \text { ADDR } \end{aligned}$ | BURST CYCLE |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | a | b | c | d | e | 1 | g | h |
| D | 3 | RO | cot | C0+1 | $\mathrm{CO}+2$ | $\mathrm{CO}+3$ |  |  |  |  |
| Q | 0 | R1 |  |  |  |  | C1 | $\mathrm{C} 1+1$ | $\mathrm{C} 1+2$ | $\mathrm{C} 1+3$ |

$\dagger$ Column-address sequence depends on programmed burst type and starting addresses C0 and C1 (see Table 5). NOTE A: This example illustrates minimum $n_{C W L}$ and tRRD for the ' $664 \times x 4$ at 100 MHz .

Figure 33. Write-Burst Bank 3, Read-Burst Bank 0 With Automatic Deactivate (read latency $=3$, burst length $=4$ )


| BURST TYPE （D／Q） | $\begin{aligned} & \text { BANK } \\ & (0-3) \end{aligned}$ | $\begin{aligned} & \text { ROW } \\ & \text { ADDR } \end{aligned}$ | BURST CYCLE |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | a | b | c | d | e | $f$ | g | h |
| Q | 3 | R0 | cot | $\mathrm{C} 0+1$ | $\mathrm{C} 0+2$ | C0＋3 | $\mathrm{C} 0+4$ | $\mathrm{C} 0+5$ | $\mathrm{C} 0+6$ | $\mathrm{C} 0+7$ |

[^15]NOTE A：This example illustrates minimum $t_{R C}$ ，$t_{R C D}$ ，$n_{E R}$ ，and $t_{R P}$ for the ${ }^{\prime} 664 x \times 4-10$ at 66.6 MHz ．
Figure 35．Refresh Cycles（Refreshes Followed by Read Burst，Followed by Refresh） （read latency $=2$ ，burst length $=8$ ）

PRODUCT PREVIEW

## PARAMETER MEASUREMENT INFORMATION


† Column-address sequence depends on programmed burst type and starting addresses C0 and C1 (see Table 5).
NOTES: A. This example illustrates minimum tRCD and tAPW for the ' $664 \times x 4-10$ at 66.6 MHz .
B. If entering the PDE command with violation of short $t_{A P W}$, the device still is entering the power-down mode and then both banks are deactivated (still in power-down mode).

Figure 37. Use of CKE for Clock Gating (Hold) and Standby Mode (Read-Burst Bank 3 With Hold, Write-Burst Bank 0, Standby Mode) (read latency $=2$, burst length $=4$ )

## PARAMETER MEASUREMENT INFORMATION



| BURST TYPE （D／Q） | $\begin{aligned} & \text { BANK } \\ & (0-3) \end{aligned}$ | ROW <br> ADDR | BURST CYCLE |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | a | b | c | $d$ | e | $f$ | g | h |
| Q | 1 | RO | C0 ${ }^{+}$ | $\mathrm{C} 0+1$ | $\mathrm{CO}+2$ | $\mathrm{CO}+3$ |  |  |  |  |
| D | 0 | R1 |  |  |  |  | $\mathrm{C} 1 \dagger$ | C1＋1 | C1＋2 | C1＋3 |

$\dagger$ Column－address sequence depends on programmed burst type and starting addresses C 0 and C 1 （see Table 5）． NOTE A：This example illustrates minimum ${ }^{\text {R }}$ RCD and a minimum $t_{\text {RWL }}$ write burst for the＇ $664 \times x 4-10$ at 66.6 MHz ．

Figure 39．Use of DQM for Output and Data－In Cycle Masking（Read－Burst Bank 1，Write－Burst Bank 0， Deactivate All Banks）［Only Masked Out the Lower Bytes（Random Bits）］for x16 （read latency $=2$ ，burst length $=4$ ）


| BURST TYPE (D/Q) | $\begin{aligned} & \text { BANK } \\ & (0-3) \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { ROW } \\ & \text { ADDR } \end{aligned}$ | BURST CYCLE |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | a | b | c | d | e | $f$ | g | h | i |
| Q | 1 | R0 | cot | C0+1 | $\mathrm{CO}+2$ | C0+3 | C0+4 | C0+5 | C0+6 | $\mathrm{C} 0+7$ |  |
| D | 1 | R0 |  |  |  |  |  |  |  |  | C1 |

PARAMETER MEASUREMENT INFORMATION


| BURST TYPE (D/Q) | BANK (0-1) | $\begin{aligned} & \text { ROW } \\ & \text { ADDR } \end{aligned}$ | BURST CYCLE |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | a | b | c | d | e | 1 | g | h |
| Q | 1 | RO | $\mathrm{CO}{ }^{+}$ | $\mathrm{CO}+1$ | $\mathrm{CO}+2$ | $\mathrm{CO}+3$ |  |  |  |  |
| D | 0 | R1 |  |  |  |  | C1 | C1 + 1 | $\mathrm{C} 1+2$ | C1 + 3 |

$\dagger$ Column-address sequence depends on programmed burst type and starting addresses C 0 and C 1 (see Table 5).
NOTES: A. These rising clocks during output " $c$ " with DQMx = Hi would not mask out the output " $d$ " due to CKE insert low to suspend those rising clocks at cycle DQMx $=\mathrm{Hi}$.
B. This example illustrates minimum tRCD for the ' $664 \times x 4-10$ at 66.6 MHz .

Figure 43. Use of CKE for Clock Gating (Hold/Suspend) and DQM = Hi Showed No Effect (read latency $=2$, burst length $=4$, two banks)

MECHANICAL DATA
DGE (R-PDSO-G54)
PLASTIC SMALL-OUTLINE PACKAGE


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion.

## General Information

Data Transcelvers/Multiplexers ..... 2
Address Buffers/Latches/Filp-Fiops ..... 3
Clock-Distribution Circuits ..... 4
SDRAMs ..... 5
Application Report
Mechanical Data ..... 7

## Timing Differences of 10-pF Versus 50-pF Loading

## Introduction

This application report provides a data analysis of Texas Instruments (TI) 'ALVCH16244, which is an advanced low-voltage CMOS (ALVC) 16-bit unidirectional driver. The 'ALVCH16244, 'ALVCH16721, 'ALVCH162827, and 'ALVCH16835 are unidirectional drivers that are commonly used in personal computers and workstations for memory addressing in dual in-line memory modules (DIMMs). Typical DIMM applications, however, require loads of approximately 10 pF and a temperature range from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$. Since the data sheet values for $\mathrm{t}_{\mathrm{pd}}$, $\mathrm{t}_{\mathrm{e}}$, and $\mathrm{t}_{\text {dis }}$ are characterized under a $50-\mathrm{pF}$ load and a temperature range of $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, designers may find the difference in typical values to be beneficial. The purpose of this application report is to provide design engineers with the difference in typical values for $\mathrm{t}_{\mathrm{pd}}$, $\mathrm{t}_{\text {en }}$, and $\mathrm{t}_{\text {dis }}$ using a load of 10 pF , as opposed to 50 pF , and a temperature range of $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$, as opposed to $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

## Laboratory Testing Technique

Due to its widespread use, the 'ALVCH16244 was selected as the device for actual laboratory data. The data measures propagation delay time, enable time, and disable time. The values presented are the averages of three different outputs. The data presented is indicative of the 'ALVCH16721, the 'ALVCH162827, and the 'ALVCH16835, since the size of their output transistors are the same as those on the 'ALVCH16244. All values provided are typical values. Unique testing specifications are shown in the top, left portion of each graph.

Figure 1 shows the difference in propagation delay time, enable time, and disable time for $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ and temperature values of $0^{\circ} \mathrm{C}$ and $70^{\circ} \mathrm{C}$. The impact of a $10-\mathrm{pF}$ versus a $50-\mathrm{pF}$ loading results in decreases of approximately $20 \%$ in propagation delay time, approximately $25 \%$ in enable time, and approximately $10 \%$ in disable time.


Figure 1. 'ALVCH16244 10-pF Versus 50-pF Switching-Time Differences for $V_{C C}=2.7 \mathrm{~V}$
Figure 2 shows the difference in propagation delay time, enable time, and disable time for $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ and temperature values of $0^{\circ} \mathrm{C}$ and $70^{\circ} \mathrm{C}$. The impact of a $10-\mathrm{pF}$ versus a $50-\mathrm{pF}$ loading results in decreases of approximately $25 \%$ in propagation delay time and enable time, and approximately $8 \%$ in disable time.


Figure 4. 'ALVCH16244 10-pF Versus 50-pF Switching-Time Differences for $\mathrm{V}_{\mathrm{CC}}=\mathbf{3 . 6} \mathbf{V}$

## Conclusion

There is a noticeable difference in propagation delay time, enable time, and disable time when a $10-\mathrm{pF}$ load versus a $50-\mathrm{pF}$ load is used, and when an operating temperature range of $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$, as opposed to $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, is used. The propagation delay time decreased an average of $26 \%$, the enable time decreased an average of $24 \%$, and the disable time decreased an average of $8 \%$.
General Information ..... 1
Data Transceivers/Multiplexers ..... 2
Address Buffers/Latches/Filp-Flops ..... 3
Clock-Distribution Circuits ..... 4
SDRAMs5
Application Report6
Mechanical Data7

Electrical characteristics presented in this data book, unless otherwise noted, apply for the circuit type(s) listed in the page heading regardless of package. The availability of a circuit function in a particular package is denoted by an alphabetical reference above the pin-connection diagram(s). These alphabetical references refer to mechanical outline drawings shown in this section.
Factory orders for circuits described in this catalog should include a three-part type number as explained in the following example.


Valid for surface-mount packages only. All orders for tape and reel must be for whole reels.

## MUST CONTAIN ONE OR TWO LETTERS

LE $=$ Left embossed tape and reel (required for PW package)
$R=$ Standard tape and reel (required for DBB, DGG, DGV; optional for DGE and DL packages)


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Falls within JEDEC MO-153

DL (R-PDSO-G**)
PLASTIC SMALL-OUTLINE PACKAGE
48 PIN SHOWN


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed $0.006(0,15)$.


| DIM PINS ** | $\mathbf{8}$ | 14 | 16 | 20 | 24 | 28 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A MAX | 3,10 | 5,10 | 5,10 | 6,60 | 7,90 | 9,80 |
| A MIN | 2,90 | 4,90 | 4,90 | 6,40 | 7,70 | 9,60 |

NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15 .
D. Falls within JEDEC MO-153


[^0]:    *Current out of a terminal is given as a negative value.

[^1]:    Widebus and UBT are trademarks of Texas Instruments Incorporated.

[^2]:    $\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
    $\ddagger$ This is the bus-hold maximum dynamic current required to switch the input from one state to another.
    § For I/O ports, the parameter IOZ includes the input leakage current.

[^3]:    Widebus+, EPIC, and UBE are trademarks of Texas Instruments Incorporated.

[^4]:    Widebus is a trademark of Texas Instruments Incorporated．

[^5]:    $\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
    $\ddagger$ This is the bus-hold maximum dynamic current required to switch the input from one state to another.
    § Current into an output in the high state when $\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}$
    T High-impedance state during power up/high-impedance state during power down
    \# This is the increase in supply current for each input that is at the specified TTL voltage level rather than $V_{C C}$ or GND.

[^6]:    Widebus is a trademark of Texas Instruments Incorporated.

[^7]:    Widebus is a trademark of Texas Instruments incorporated.

[^8]:    Widebus is a trademark of Texas instruments Incorporated.

[^9]:    NC - No internal connection

[^10]:    EPIC and Widebus are trademarks of Texas Instruments Incorporated.

[^11]:    $\ddagger$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[^12]:    $\ddagger$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[^13]:    
     Z919Z9SW1

[^14]:    $\dagger$ Column-address sequence depends on programmed burst type and starting address $\mathrm{C0}$ (see Table 5).
    NOTE A: This example illustrates minimum tRCD and nEP for the ' $664 \times x 4$ at 100 MHz .

[^15]:    $\dagger$ Column－address sequence depends on programmed burst type and starting address CO （see Table 6 ）

