## High-Performance FIFO Memories

Standard and Specialty Memories From 1-Bit to 36-Bit Widths

## Data Book

General Information ..... 1
Telecom Single-Bit FIFOs ..... 2
Reduced-Width FIFOs3
9-Bit Clocked/Strobed FIFOs4
8- and 9-Bit Asynchronous FIFOs ..... 5
9-Bit Synchronous FIFOs ..... 6
18-Bit Clocked FIFOs7
18-Bit Strobed FIFOs ..... 8
Multi-Q ${ }^{\text {™ }}$ 18-Bit FIFO ..... 9
3.3-V Low-Powered 18-Bit FIFOs ..... 10
DSP 32- and 36-Bit Clocked FIFOs ..... 11
Internetworking 36-Bit Clocked FIFOs ..... 12
High-Bandwidth Computing 36-Bit Clocked FIFOs ..... 13
Military FIFOs ..... 14
Application Reports ..... 15
Mechanical Data ..... 16

# High-Performance FIFO Memories Data Book 

## Standard and Specialty Memories From 1-Bit to 36-Bit Widths

Texas
INSTRUMENTS

## IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with Tl's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").
TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated

## INTRODUCTION

First-in, first-out (FIFO) memories from Texas Instruments (TI) are valuable data-path elements for eliminating bottlenecks and regulating flow. Data transfers in and out of a FIFO memory are independent of one another and allow the device to be the communication medium between two asynchronous systems. Empty and full status flags that prevent underflow and overflow conditions are standard with all devices, and many have programmable almost-full and almost-empty flags to optimize the control of a particular system.

Each advanced FIFO is constructed with a dual-port SRAM, read and write addressincrementing logic, and flag circuitry. Rising-edge-triggered clocks are featured on all TI FIFOs, with self-timed reads and writes on memory that allow a large variance of usable pulse widths. Tl's strobed style FIFO writes data to memory on each low-to-high transition of the load-clock (LDCK) input and reads data on each rising edge of the unload-clock (UNCK) input.
TI's clocked style FIFO also can receive asynchronous clocks for writing and reading data, but the clock inputs are designed to be continuous, with the rising edge affecting data transfers when separate enable signals are asserted. This characteristic allows a seamless interface between the device and other high-speed buses or microprocessors with similar control. The availability of the free-running clock also provides the means to synchronize the full and empty status flags as reliable control signals and reduce the amount of external support logic. Each TI clocked FIFO has the empty flag synchronized to the read clock and the full flag synchronized to the write clock with at least two flip-flop stages. Clocked FIFOs produced in advanced CMOS technology can support clock frequencies up to 67 MHz . The SN74ABT7819, produced in advanced BiCMOS technology, is capable of speeds up to 80 MHz . The SN74ABT7819 is also a bidirectional FIFO with two independent FIFO memories combined on one chip to buffer data in opposite directions.
Memory organization of the FIFOs ranges in depth from 16 words to 16384 words and data bit widths of $1,4,5,8,9,18,32$, and 36 . The under and deeper FIFOs offer a high level of integration and board-space savings, where previously, multiple FIFOs had to be cascaded to achieve the desired architecture. To accommodate the need to reduce package area as data widths increase, many TI FIFO memories are offered in thin surface-mount packages. The SSOP and TQFP packages with $25-\mathrm{mil}, 0.5-\mathrm{mm}$, and $0.4-\mathrm{mm}$ lead pitch, respectively, can reduce the FIFO-dedicated board area by greater than $70 \%$ over PLCC packages.

TI continues to offer leading-edge solutions to customers' needs in both packaging technology and device architecture. This is evidenced by the 120 -pin TQFP with $16-\mathrm{mm} \times$ $16-\mathrm{mm}$ area to house the 32- and 36 -bit products. With features such as synchronous retransmit, mailbox-bypass registers, byte swapping, and bus-width matching, these devices provide a high level of integration in a compact area for applications such as interfacing a digital signal processor (DSP) to a host processor and matching systems with different memory organizations.

## PRODUCT STAGE STATEMENTS

Product stage statements are used on Texas Instruments data sheets to indicate the development stage(s) of the product(s) specified in the data sheets.
If all products specified in a data sheet are at the same development stage, the appropriate statement from the following list is placed in the lower left corner of the first page of the data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.
ADVANCE INFORMATION concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

If not all products specified in a data sheet are at the PRODUCTION DATA stage, then the first statement below is placed in the lower left corner of the first page of the data sheet. Subsequent pages of the data sheet containing PRODUCT PREVIEW information or ADVANCE INFORMATION are then marked in the lower left-hand corner with the appropriate statement given below:

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

ADVANCE INFORMATION concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

## Contents

Section 1 - General Information ..... 1-1
Alphanumeric Index ..... 1-3
Product Overview ..... 1-5
Glossary ..... 1-7
Explanation of Function Tables ..... 1-11
D Flip-Flop and Latch Signal Conventions ..... 1-13
Thermal Information ..... 1-15
Section 2 - Telecom Single-Bit FIFOs ..... 2-1
SN74ACT2226, SN74ACT2228
Dual $64 \times 1$, Dual $256 \times 1$ Clocked First-In, First-Out Memories ..... 2-3
SN74ACT2227, SN74ACT2229
Dual $64 \times 1$, Dual $256 \times 1$ First-In, First-Out Memories ..... 2-15
Section 3 - Reduced-Width FIFOs ..... 3-1
SN74ALS232B
$16 \times 4$ Asynchronous First-In, First-Out Memory ..... 3-3
SN74ALS234
$64 \times 4$ Asynchronous First-In, First-Out Memory ..... 3-11
SN74ALS236
$64 \times 4$ Asynchronous First-In, First-Out Memory ..... 3-21
SN74S225
$16 \times 5$ Asynchronous First-In, First-Out Memory ..... 3-31
SN74ALS229B
$16 \times 5$ Asynchronous First-In, First-Out Memory ..... 3-41
SN74ALS233B
$16 \times 5$ Asynchronous First-In, First-Out Memory ..... 3-49
SN74ALS235
$64 \times 5$ Asynchronous First-In, First-Out Memory ..... 3-57
Section 4-9-Bit Clocked/Strobed FIFOs ..... 4-1
SN74ACT7807
$2048 \times 9$ Clocked First-In, First-Out Memory ..... 4-3
SN74ACT7808
$2048 \times 9$ Strobed First-In, First-Out Memory ..... 4-19
Section 5 - 8- and 9-Bit Asynchronous FIFOs ..... 5-1
SN74ALS2238
$32 \times 9 \times 2$ Asynchronous Bidirectional First-In, First-Out Memory ..... 5-3
SN74ALS2232A
$64 \times 8$ Asynchronous First-In, First-Out Memory ..... 5-13
SN74ALS2233A
$64 \times 9$ Asynchronous First-In, First-Out Memory ..... 5-21
SN74ACT7200L, SN74ACT7201LA, SN74ACT7202LA $256 \times 9,512 \times 9,1024 \times 9$ Asynchronous First-In, First-Out Memories ..... 5-29
SN74ACT2235
$1024 \times 9 \times 2$ Asynchronous Bidirectional First-In, First-Out Memory ..... 5-49
SN74ACT2236$1024 \times 9 \times 2$ Asynchronous Bidirectional First-In, First-Out Memory5-61
SN74ACT7203L, SN74ACT7204L, SN74ACT7205L, SN74ACT7206L $2048 \times 9,4096 \times 9,8192 \times 9,16384 \times 9$ Asynchronous First-In, First-Out Memories ..... 5-73
Section 6 - 9-Bit Synchronous FIFOs ..... 6-1
SN74ACT72211L, SN74ACT72221L, SN74ACT72231L, SN74ACT72241L $512 \times 9,1024 \times 9,2048 \times 9$, and $4096 \times 9$ Synchronous First-In, First-Out Memories ..... 6-3
Section 7 - 18-Bit Clocked FIFOs ..... 7-1
SN74ACT7813
$64 \times 18$ Clocked First-In, First-Out Memory ..... 7-3
SN74ACT7805
$256 \times 18$ Clocked First-In, First-Out Memory ..... 7-17
SN74ACT7803
$512 \times 18$ Clocked First-In, First-Out Memory ..... 7-31
SN74ABT7819
$512 \times 18 \times 2$ Clocked Bidirectional First-In, First-Out Memory ..... 7-45
SN74ACT7811
$1024 \times 18$ Clocked First-In, First-Out Memory ..... 7-65
SN74ACT7881
$1024 \times 18$ Clocked First-In, First-Out Memory ..... 7-81
SN74ACT7882
$2048 \times 18$ Clocked First-In, First-Out Memory ..... 7-97
SN74ACT7884
$4096 \times 18$ Clocked First-In, First-Out Memory ..... 7-113
Section 8 - 18-Bit Strobed FIFOs ..... 8-1
SN74ACT7814
$64 \times 18$ Strobed First-In, First-Out Memory ..... 8-3
SN74ACT7806
$256 \times 18$ Strobed First-In, First-Out Memory ..... 8-15
SN74ACT7804
$512 \times 18$ Strobed First-In, First-Out Memory ..... 8-27
SN74ABT7820
$512 \times 18 \times 2$ Strobed Bidirectional First-In, First-Out Memory ..... 8-39
SN74ACT7802
$1024 \times 18$ Strobed First-In, First-Out Memory ..... 8-53
Section 9 - Multi-Q ${ }^{\text {TM }}$ 18-Bit FIFO ..... 9-1
SN74ACT53861
$4096 \times 18$ Clocked Multiple-Queue (Multi-Q ${ }^{\text {TM }}$ ) First-In, First-Out Memory With Three Programmable-Depth Buffers and Cell-Based Flags ..... 9-3
Section 10 - 3.3-V Low-Powered 18-Bit FIFOs ..... 10-1
SN74ALVC7803, SN74ALVC7805, SN74ALVC7813 $512 \times 18,256 \times 18,64 \times 18$ Low-Powered Clocked First-In, First-Out Memories ..... 10-3
SN74ALVC7804, SN74ALVC7806, SN74ALVC7814
$512 \times 18,256 \times 18,64 \times 18$ Low-Powered First-In, First-Out Memories ..... 10-17
Section 11 - DSP 32- and 36-Bit Clocked FIFOs ..... 11-1
SN74ACT3631
$512 \times 36$ Clocked First-In, First-Out Memory ..... 11-3
SN74ACT3641
$1024 \times 36$ Clocked First-In, First-Out Memory ..... 11-29
SN74ACT3651
$2048 \times 36$ Clocked First-In, First-Out Memory ..... 11-55
Section 11 - DSP 32- and 36-Bit Clocked FIFOs (continued) ..... 11-1
SN74ACT3622
$256 \times 36 \times 2$ Clocked Bidirectional First-In, First-Out Memory ..... 11-81
SN74ACT3638
$512 \times 32 \times 2$ Clocked Bidirectional First-In, First-Out Memory ..... 11-107
SN74ACT3632 $512 \times 36 \times 2$ Clocked Bidirectional First-In, First-Out Memory ..... 11-137
SN74ACT3642
$1024 \times 36 \times 2$ Clocked Bidirectional First-In, First-Out Memory ..... 11-163
Section 12 - Internetworking 36-Bit Clocked FIFOs ..... 12-1
SN74ABT3613
$64 \times 36$ Clocked First-In, First-Out Memory With Bus Matching and Byte Swapping ..... 12-3
SN74ABT3614
$64 \times 36 \times 2$ Clocked Bidirectional First-In, First-Out Memory With Bus Matching and Byte Swapping ..... 12-35
Section 13 - High-Bandwidth Computing 36-Bit Clocked FIFOs ..... 13-1
SN74ABT3611
$64 \times 36$ Clocked First-In, First-Out Memory ..... 13-3
SN74ABT3612
$64 \times 36 \times 2$ Clocked Bidirectional First-In, First-Out Memory ..... 13-29
Section 14 - Military FIFOs ..... 14-1
Introduction ..... 14-3
SN54ABT7819
$512 \times 18 \times 2$ Clocked Bidirectional First-In, First-Out Memory ..... 14-5
SN54ABT7820
$512 \times 18 \times 2$ Strobed Bidirectional First-In, First-Out Memory ..... 14-25
SN54ACT7811
$1024 \times 18$ Clocked First-In, First-Out Memory ..... 14-39
SN54ACT7881
$1024 \times 18$ Clocked First-In, First-Out Memory ..... 14-55
SN54ABT3614
$64 \times 36 \times 2$ Clocked Bidirectional First-In, First-Out Memory With Bus Matching and Byte Swapping ..... 14-71
SN54ACT3641
$1024 \times 36$ Clocked First-In, First-Out Memory ..... 14-113
Section 15 - Application Reports ..... 15-1
FIFO Solutions for Increasing Clock Rates and Data Widths ..... 15-5
FIFO Surface-Mount Package Information ..... 15-15
FIFO Memories: Fine-Pitch Surface-Mount Manufacturability ..... 15-25
Metastability Performance of Clocked FIFOs ..... 15-35
FIFO Memories: Solution to Reduce FIFO Metastability ..... 15-47
Multiple-Queue First-In, First-Out Memory SN74ACT53861 ..... 15-53
Section 16 - Mechanical Data ..... 16-1
Ordering Instructions ..... 16-3
DL (R-PDSO-G**) ..... 16-5
DV (R-PDSO-G28) ..... 16-6
DW (R-PDSO-G**) ..... 16-7
FK (S-CQCC-N**) ..... 16-8
FN (S-PQCC-J**) ..... 16-9
GA-GB (S-CPGA-P9 $\times 9$ ) ..... 16-10
GA-GB (S-CPGA-P11 $\times 11$ ) ..... 16-11
GA-GB (S-CPGA-P14 $\times 14$ ) ..... 16-12
N (R-PDIP-T**) ..... 16-13
N (R-PDIP-T**) ..... 16-14
NP (R-PDIP-T28) ..... 16-15
NT (R-PDIP-T**) ..... 16-16
PAG (S-PQFP-G64) ..... 16-17
PCB (S-PQFP-G120) ..... 16-18
PH (R-PQFP-G80) ..... 16-19
PM (S-PQFP-G64) ..... 16-20
PN (S-PQFP-G80) ..... 16-21
PQ (S-PQFP-G***) ..... 16-22
PZ (S-PQFP-G100) ..... 16-23
RJ (R-PQCC-J32) ..... 16-24
General Information
Telecom Single-Bit FIFOs ..... 2
Reduced-Width FIFOs ..... 3
9-Bit Clocked/Strobed FIFOs ..... 4
8- and 9-Bit Asynchronous FIFOs ..... 5
9-Bit Synchronous FIFOs ..... 6
18-Bit Clocked FIFOs ..... 7
18-Bit Strobed FIFOs ..... 8
Multi-Q™ 18-Bit FIFO ..... 9
3.3-V Low-Powered 18-Bit FIFOs ..... 10
DSP 32- and 36-Bit Clocked FIFOs ..... 11
Internetworking 36-Bit Clocked FIFOs ..... 12
High-Bandwidth Computing 36-Bit Clocked FIFOs ..... 13
Military FIFOs ..... 14
Application Reports ..... 15
Mechanical Data ..... 16

## Contents

Alphanumeric Index ..... 1-3
Product Overview ..... 1-5
Glossary ..... 1-7
Explanation of Function Tables ..... 1-11
D Flip-Flop and Latch Signal Conventions ..... 1-13
Thermal Information ..... 1-15

| DEVICE | PAGE | DEVICE | PAGE |
| :---: | :---: | :---: | :---: |
| SN54ABT3614 | 14-71 | SN74ACT7803 | .... 7-31 |
| SN54ABT7819 | . 14-5 | SN74ACT7804 | ... 8-27 |
| SN54ABT7820 | 14-25 | SN74ACT7805 | 7-17 |
| SN54ACT3641 | 14-113 | SN74ACT7806 | .. 8-15 |
| SN54ACT7811 | . 14-39 | SN74ACT7807 | 4-3 |
| SN54ACT7881 | 14-55 | SN74ACT7808 | 4-19 |
| SN74ABT3611 | .. 13-3 | SN74ACT7811 | 7-65 |
| SN74ABT3612 | 13-29 | SN74ACT7813 | 7-3 |
| SN74ABT3613 | 12-3 | SN74ACT7814 | 8-3 |
| SN74ABT3614 | 12-35 | SN74ACT7881 | 7-81 |
| SN74ABT7819 | 7-45 | SN74ACT7882 | 7-97 |
| SN74ABT7820 | 8-39 | SN74ACT7884 | 7-113 |
| SN74ACT2226 | 2-3 | SN74ACT53861 | 9-3 |
| SN74ACT2227 | 2-15 | SN74ACT72211L | 6-3 |
| SN74ACT2228 | 2-3 | SN74ACT72221L | 6-3 |
| SN74ACT2229 | 2-15 | SN74ACT72231L | 6-3 |
| SN74ACT2235 | 5-49 | SN74ACT72241L | 6-3 |
| SN74ACT2236 | 5-61 | SN74ALS229B | 3-41 |
| SN74ACT3622 | 11-81 | SN74ALS232B | 3-3 |
| SN74ACT3631 | 11-3 | SN74ALS233B | 3-49 |
| SN74ACT3632 | 11-137 | SN74ALS234 | 3-11 |
| SN74ACT3638 | 11-107 | SN74ALS235 | 3-57 |
| SN74ACT3641 | . 11-29 | SN74ALS236 | 3-21 |
| SN74ACT3642 | 11-163 | SN74ALS2232A . | 5-13 |
| SN74ACT3651 | 11-55 | SN74ALS2233A. | 5-21 |
| SN74ACT7200L | 5-29 | SN74ALS2238 | 5-3 |
| SN74ACT7201LA | 5-29 | SN74ALVC7803. | 10-3 |
| SN74ACT7202LA | 5-29 | SN74ALVC7804. | 10-17 |
| SN74ACT7203L | 5-73 | SN74ALVC7805. | 10-3 |
| SN74ACT7204L | 5-73 | SN74ALVC7806. | 10-17 |
| SN74ACT7205L | . 5-73 | SN74ALVC7813. | . 10-3 |
| SN74ACT7206L | . 5-73 | SN74ALVC7814. | 10-17 |
| SN74ACT7802 | . 8-53 | SN74S225 | . 3-31 |


|  | FIFO Functionality |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Device |  | $\begin{aligned} & \frac{5}{5} \\ & \frac{0}{0} \\ & \text { ? } \\ & \frac{0}{3} \end{aligned}$ |  |  |  |  |  |  | 5-V/3.3-V Counterparts | Flag Programming |  |  |  |  |  |  |  |  |  |  |  |
|  | SN74ACT2226 | 64 | 1 | 20 | $\checkmark$ |  | $\checkmark$ |  | $\checkmark$ |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | SN74ACT2227 | 64 | 1 | 9 | $\checkmark$ | $\checkmark$ | $\checkmark$ |  | $\checkmark$ |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | SN74ACT2228 | 256 | 1 | 20 | $\checkmark$ |  | $\checkmark$ |  | $\checkmark$ |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | SN74ACT2229 | 256 | 1 | 9 | $\checkmark$ | $\checkmark$ | $\checkmark$ |  | $\checkmark$ |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | SN74ALS232 | 16 | 4 | 23 | $\checkmark$ | $\checkmark$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| \% | SN74ALS234 | 64 | 4 | 17 | $\checkmark$ | $\checkmark$ | $\checkmark$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\stackrel{-1}{0}$ | SN74ALS236 | 64 | 4 | 17 | $\checkmark$ | $\checkmark$ | $\checkmark$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | SN74ALS229 | 16 | 5 | 30 | $\checkmark$ | $\checkmark$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 品 | SN74ALS233 | 16 | 5 | 30 | $\checkmark$ | $\checkmark$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | SN74S225 | 16 | 5 | 75 | $\checkmark$ | $\checkmark$ | $\checkmark$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | SN74ALS235 | 64 | 5 | 17 | $\checkmark$ | $\checkmark$ | $\checkmark$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | SN74ALS2232 | 64 | 8 | 26 | $\checkmark$ | $\checkmark$ |  | . |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & 9 \\ & 5 \end{aligned}$ | SN74ALS2238 | 32 | 9 | 33 | $\checkmark$ | $\checkmark$ |  | $\checkmark$ |  |  |  |  |  |  |  |  |  |  |  |  | $\checkmark$ |  |
| s | SN74ALS2233 | 64 | 9 | 26 | $\checkmark$ | $\checkmark$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 苞 | SN74ACT7200 | 256 | 9 | 15 |  | $\checkmark$ | $\checkmark$ |  |  |  |  |  |  |  |  |  | $\checkmark$ |  |  |  |  |  |
| $\begin{aligned} & \text { Co } \\ & \text { ¢ } \end{aligned}$ | SN74ACT72211 | 512 | 9 | 10 |  | $\checkmark$ |  |  |  |  | $\checkmark$ |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { N } \\ & \text { O } \end{aligned}$ | SN74ACT7201 | 512 | 9 | 15 |  | $\checkmark$ | $\checkmark$ |  |  |  |  |  |  |  |  |  | $\checkmark$ |  |  |  |  |  |
|  | SN74ACT72221 | 1K | 9 | 10 |  | $\checkmark$ |  |  |  |  | $\checkmark$ |  |  |  |  |  |  |  |  |  |  |  |
|  | SN74ACT2235 | 1K | 9 | 25 | $\checkmark$ | $\checkmark$ |  | $\checkmark$ |  |  | $\checkmark$ |  |  |  |  |  |  |  |  |  |  |  |
|  | SN74ACT2236 | 1K | 9 | 25 | $\checkmark$ | $\checkmark$ |  | $\checkmark$ |  |  | $\checkmark$ |  |  |  |  |  |  |  |  |  |  |  |
|  | SN74ACT7202 | 1K | 9 | 15 |  | $\checkmark$ | $\checkmark$ |  |  |  |  |  |  |  |  |  | $\checkmark$ |  |  |  |  |  |
|  | SN74ACT7807 | 2K | 9 | 12 | $\checkmark$ | $\checkmark$ | $\checkmark$ |  |  |  | $\checkmark$ |  |  |  |  |  |  |  |  |  |  |  |
|  | SN74ACT72231 | 2K | 9 | 10 |  | $\checkmark$ |  |  |  |  | $\checkmark$ |  |  |  |  |  |  |  |  |  |  |  |
|  | SN74ACT7808 | 2K | 9 | 15 | $\checkmark$ | $\checkmark$ | $\checkmark$ |  |  |  | $\checkmark$ |  |  |  |  |  |  |  |  |  |  |  |
|  | SN74ACT7203 | 2K | 9 | 15 |  | $\checkmark$ | $\checkmark$ |  |  |  |  |  |  |  |  |  | $\checkmark$ |  |  |  |  |  |
|  | SN74ACT72241 | 4K | 9 | 10 |  | $\checkmark$ |  |  |  |  | $\checkmark$ |  |  |  |  |  |  |  |  |  |  |  |
|  | SN74ACT7204 | 4K | 9 | 15 |  | $\checkmark$ | $\checkmark$ |  |  |  |  |  |  |  |  |  | $\checkmark$ |  |  |  |  |  |
|  | SN74ACT7205 | 8K | 9 | 15 |  | $\checkmark$ | $\checkmark$ |  |  |  |  |  |  |  |  |  | $\checkmark$ |  |  |  |  |  |
|  | SN74ACT7206 | 16K | 9 | 15 |  | $\checkmark$ | $\checkmark$ |  |  |  |  |  |  |  |  |  | $\checkmark$ |  |  |  |  |  |
| $\stackrel{\rightharpoonup}{1}$ | SN74ACT7813 | 64 | 18 | 12 | $\checkmark$ | $\checkmark$ | $\checkmark$ | * |  | $\checkmark$ | $\checkmark$ |  |  |  |  |  |  |  |  |  |  |  |

FIFO Functionality (Continued)

| DEVICE |  | 5 ⿹ㅡㄹ 5 5 3 |  |  |  |  |  |  |  |  | Serial Flag Programming |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SN74ALVC7813 | 64 | 18 | 13 | $\checkmark$ | $\checkmark$ | $\checkmark$ | * |  | $\checkmark$ | $\checkmark$ |  |  |  |  |  |  |  |  |  |  |  |
| SN74ACT7814 | 64 | 18 | 15 | $\checkmark$ | $\checkmark$ |  |  |  | $\checkmark$ | $\checkmark$ |  |  |  |  |  |  |  |  |  |  |  |
| SN74ALVC7814 | 64 | 18 | 18 | $\checkmark$ | $\checkmark$ |  |  |  | $\checkmark$ | $\checkmark$ |  |  |  |  |  |  |  |  |  |  |  |
| SN74ACT7805 | 256 | 18 | 12 | $\checkmark$ | $\checkmark$ | $\checkmark$ | * |  | $\checkmark$ | $\checkmark$ |  |  |  |  |  |  |  |  |  |  |  |
| SN74ALVC7805 | 256 | 18 | 13 | $\checkmark$ | $\checkmark$ | $\checkmark$ | * |  | $\checkmark$ | $\checkmark$ |  |  |  |  |  |  |  |  |  |  |  |
| SN74ACT7806 | 256 | 18 | 15 | $\checkmark$ | $\checkmark$ |  |  |  | $\checkmark$ | $\checkmark$ |  |  |  |  |  |  |  |  |  |  |  |
| SN74ALVC7806 | 256 | 18 | 18 | $\checkmark$ | $\checkmark$ |  |  |  | $\checkmark$ | $\checkmark$ |  |  |  |  |  |  |  |  |  |  |  |
| SN74ACT7803 | 512 | 18 | 12 | $\checkmark$ | $\checkmark$ | $\checkmark$ | * |  | $\checkmark$ | $\checkmark$ |  |  |  |  |  |  |  |  |  |  |  |
| SN74ALVC7803 | 512 | 18 | 13 | $\checkmark$ | $\checkmark$ | $\checkmark$ | * |  | $\checkmark$ | $\checkmark$ |  |  |  |  |  |  |  |  |  |  |  |
| SN74ACT7804 | 512 | 18 | 15 | $\checkmark$ | $\checkmark$ |  |  |  | $\checkmark$ | $\checkmark$ |  |  |  |  |  |  |  |  |  |  |  |
| SN74ALVC7804 | 512 | 18 | 18 | $\checkmark$ | $\checkmark$ |  |  |  | $\checkmark$ | $\checkmark$ |  |  |  |  |  |  |  |  |  |  |  |
| SN74ABT7819 | 512 | 18 | 9 | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |  |  | $\checkmark$ |  | $\checkmark$ |  |  |  |  |  |  |  |  |  |
| SN74ABT7820 | 512 | 18 | 12 | $\checkmark$ | $\checkmark$ |  | $\checkmark$ |  |  | $\checkmark$ |  |  |  |  |  |  |  |  |  |  |  |
| SN74ACT7881 | 1K | 18 | 11 | $\checkmark$ | $\checkmark$ | $\checkmark$ |  |  |  | $\checkmark$ |  |  |  |  |  |  |  |  |  |  |  |
| SN74ACT7811 | 1K | 18 | 15 | $\checkmark$ | $\checkmark$ | $\checkmark$ | , |  |  | $\checkmark$ |  |  |  |  |  |  |  |  |  |  |  |
| SN74ACT7802 | 1K | 18 | 30 | $\checkmark$ | $\checkmark$ |  |  |  |  | $\checkmark$ |  |  |  |  |  |  |  |  |  |  |  |
| SN74ACT7882 | 2K | 18 | 11 | $\checkmark$ | $\checkmark$ | $\checkmark$ |  |  |  | $\checkmark$ |  |  |  |  |  |  |  |  |  |  |  |
| SN74ACT7884 | 4K | 18 | 11 | $\checkmark$ | $\checkmark$ | $\checkmark$ |  |  |  | $\checkmark$ |  |  |  |  |  |  |  |  |  |  |  |
| SN74ACT53861 | 4K | 18 | 11 | $\checkmark$ | $\checkmark$ | $\checkmark$ |  |  |  | $\checkmark$ |  |  |  |  |  |  |  |  |  | $\checkmark$ | $\checkmark$ |
| SN74ACT3638 | 512 | 32 | 11 |  | $\checkmark$ | $\checkmark$ | $\checkmark$ |  |  | $\checkmark$ |  | $\checkmark$ | $\checkmark$ |  |  |  | $\checkmark$ |  |  |  |  |
| SN74ABT3611 | 64 | 36 | 10 |  | $\checkmark$ | $\checkmark$ |  |  |  | $\checkmark$ |  | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |  |  |  |  |  |  |
| SN74ABT3613 | 64 | 36 | 10 |  | $\checkmark$ | $\checkmark$ |  |  |  | $\checkmark$ |  | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |  |  | $\checkmark$ | $\checkmark$ |  |  |
| SN74ABT3612 | 64 | 36 | 10 |  | $\checkmark$ | $\checkmark$ | $\checkmark$ |  |  | $\checkmark$ |  | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |  |  |  |  |  |  |
| SN74ABT3614 | 64 | 36 | 10 |  | $\checkmark$ |  | $\checkmark$ |  |  | $\checkmark$ |  | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |  |  | $\checkmark$ | $\checkmark$ |  |  |
| SN74ACT3622 | 256 | 36 | 11 |  | $\checkmark$ | $\checkmark$ | $\checkmark$ |  |  | $\checkmark$ |  | $\checkmark$ | $\checkmark$ |  |  |  |  |  |  |  |  |
| SN74ACT3631 | 512 | 36 | 11 |  | $\checkmark$ | $\checkmark$ |  |  |  | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |  |  |  | $\checkmark$ |  |  |  |  |
| SN74ACT3632 | 512 | 36 | 11. |  | $\checkmark$ | $\checkmark$ | $\checkmark$ |  |  | $\checkmark$ |  | $\checkmark$ | $\checkmark$ |  |  |  |  |  |  |  |  |
| SN74ACT3641 | 1 K | 36 | 11 |  | $\checkmark$ | $\checkmark$ |  |  |  | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |  |  |  | $\checkmark$ |  |  |  |  |
| SN74ACT3642 | 1K | 36 | 11 |  | $\checkmark$ | $\checkmark$ | $\checkmark$ |  |  | $\checkmark$ |  | $\checkmark$ | $\checkmark$ |  |  |  |  |  |  |  |  |
| SN74ACT3651 | 2 K | 36 | 11 |  | $\nu$ | $\checkmark$ |  |  |  | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ |  |  |  | $\checkmark$ |  |  |  |  |

## INTRODUCTION

These symbols, terms, and definitions are in accordance with those currently agreed upon by the JEDEC Council of the Electronic Industries Association (EIA) for use in the USA and by the International Electrotechnical Commission (IEC) for international use.

## operating conditions and characteristics (in sequence by letter symbols)

| $\mathbf{C}_{\mathbf{i}}$ | Input capacitance <br> The internal capacitance at an input of the device |
| :--- | :--- |
| $\mathbf{C}_{\mathbf{o}}$ | Output capacitance |
|  | The internal capacitance at an output of the device |

Used to determine the no-load dynamic power dissipation per logic function (see individual circuit pages): $P_{D}=C_{p d} V_{C C}{ }^{2} f+I_{C c} V_{c c}$
$f_{\text {max }} \quad$ Maximum clock frequency
The highest rate at which the clock input of a bistable circuit can be driven through its required sequence while maintaining stable transitions of logic level at the output with input conditions established that should cause changes of output logic level in accordance with the specification

## ICC Supply current

The current into* the $V_{C C}$ supply terminal of an integrated circuit
$\Delta \mathrm{l} C \mathrm{C} \quad$ Supply current change
The increase in supply current for each input that is at one of the specified TTL voltage levels rather than O V or $\mathrm{V}_{\mathrm{CC}}$
ICEX Output high leakage current
The maximum leakage current into the collector of the pulldown output transistor when the output is high and the output forcing condition $\mathrm{V}_{\mathrm{O}}=5.5 \mathrm{~V}$
$I_{\text {(hold) }} \quad$ Input hold current
Input current that holds the input at the previous state when the driving device goes to a high-impedance state
$I_{I H} \quad$ High-level input current
The current into* an input when a high-level voltage is applied to that input
IIL Low-level input current
The current into* an input when a low-level voltage is applied to that input
Ioff Input/output power-off leakage current
The maximum leakage current into/out of the input/output transistors when forcing the input/output to 4.5 V and $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$
$\mathrm{IOH} \quad$ High-level output current
The current into* an output with input conditions applied that, according to the product specification, will establish a high level at the output.
IOL Low-level output current
The current into* an output with input conditions applied that, according to the product specification, will establish a low level at the output.
*Current out of a terminal is given as a negative value.

## Propagation delay time

The time between the specified reference points on the input and output voltage waveforms with the output changing from one defined level (high or low) to the other defined level ( $t_{p d}=t_{P H L}$ or $t_{\text {PLH }}$ )

## tPHL Propagation delay time, high-to-low level output

The time between the specified reference points on the input and output voltage waveforms with the output changing from the defined high level to the defined low level

## $t_{\text {PHZ }} \quad$ Disable time (of a 3-state output) from high level

The time interval between the specified reference points on the input and the output voltage waveforms with the 3 -state output changing from the defined high level to the high-impedance (off) state
$t_{\text {PLH }} \quad$ Propagation delay time, low-to-high level output
The time between the specified reference points on the input and output voltage waveforms with the output changing from the defined low level to the defined high level

| $t_{\text {PLZ }}$ | Disable time (of a 3-state output) from low level |
| :---: | :---: |
|  | The time interval between the specified reference points on the input and the output voltage waveforms with the 3-state output changing from the defined low level to the high-impedance (off) state |
| ${ }_{\text {t }}^{\text {PZH }}$ | Enable time (of a 3-state output) to high level |
|  | The time interval between the specified reference points on the input and output voltage waveforms with the 3 -state output changing from the high-impedance (off) state to the defined high level |
| $t_{\text {tPL }}$ | Enable time (of a 3-state output) to low level |
|  | The time interval between the specified reference points on the input and output voltage waveforms with the 3 -state output changing from the high-impedance (off) state to the defined low level |
| $\mathrm{t}_{\text {su }}$ | Setup time |
|  | The time interval between the application of a signal at a specified input terminal and a subsequent active transition at another specified input terminal |
|  | NOTES: 1. The setup time is the actual time interval between two signal events and is determined by the system in which the digital circuit operates. A minimum value is specified that is the shortest interval for which correct operation of the digital circuit is to be expected. |
|  | 2. The setup time may have a negative value, in which case the minimum limit defines the longest interval (between the active transition and the application of the other signal) for which correct operation of the digital circuit is to be expected. |
| $t_{\text {w }}$ | Pulse duration (width) |
|  | The time interval between specified reference points on the leading and trailing edges of the pulse waveform |
| $\mathbf{V}_{\mathbf{I H}}$ | High-level input voltage |
|  | An input voltage within the more positive (less negative) of the two ranges of values used to represent the binary variables |
|  | NOTE: A minimum is specified that is the least-positive value of high-level input voltage for which operation of the logic element within specification limits is to be expected. |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |
|  | An input voltage within the less positive (more negative) of the two ranges of values used to represent the binary variables |
|  | NOTE: A maximum is specified that is the most-positive value of low-level input voltage for which operation of the logic element within specification limits is to be expected. |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage |
|  | The voltage at an output terminal with input conditions applied that, according to product specification, will establish a high level at the output |
| $\mathrm{V}_{\text {OL }}$ | Low-level output voltage |
|  | The voltage at an output terminal with input conditions applied that, according to product specification, will establish a low level at the output |
| $\mathrm{V}_{\mathrm{IT}+}$ | Positive-going input threshold level |
|  | The voltage level at a transition-operated input that causes operation of the logic element according to specification as the input voltage rises from a level below the negative-going threshold voltage, VIT- |
| $V_{\text {IT- }}$ | Negative-going input threshold level |
|  | The voltage level at a transition-operated input that causes operation of the logic element according to specification as the input voltage falls from a level above the positive-going threshold voltage, $\mathrm{V}_{\mathrm{IT}}+$ |

## definitions

## asynchronous FIFO

Data writes are initiated by a low-level pulse on the write-enable input when the full flag is not asserted. Likewise, data reads are initiated by a low-level pulse on the read-enable input when the empty flag is not asserted. The empty and full flags are not synchronized to a particular clock and reflect the instantaneous comparison of the read and write pointers.

## clocked FIFO

Data is written by a low-to-high transition of a write clock when write-enable inputs are asserted and the input-ready flag is not asserted. Likewise, data is read by a low-to-high transition of a read clock when read-enable inputs are asserted and the output-ready flag is asserted. The input-ready flag is multistaged synchronized to the write clock and the ouput-ready flag is multistaged synchronized to the read clock, improving metastability.

## strobed FIFO

Data is written on a low-to-high transition on the load-clock input when the full flag is not asserted. Likewise, data is read on a low-to-high transition on the unload-clock input when the empty-flag is not asserted. The empty and full flags are not synchronized to a particular clock and reflect the instantaneous comparison of the read and write pointers.

## synchronous FIFO

The term synchronous refers to a port-control method and does not imply that data writes and reads must be synchronous to one another. Data is written by a low-to-high transition of a write clock when write-enable inputs are asserted and the full flag is not asserted. Likewise, data is read by a low-to-high transition of a read clock when read-enable inputs are asserted and the empty flag is not asserted. The empty flag is single-staged synchronized to the read clock, and the full flag is single-staged synchronized to the write clock.

The following symbols are used in function tables on TI data sheets:

| H | $=$ high level (steady state) |
| :--- | :--- |
| L | $=$ low level (steady state) |
| $\uparrow$ | $=$ transition from low to high level |
| $\downarrow$ | $=$ transition from high to low level |
| $\longrightarrow$ | $=$ value/level or resulting value/level is routed to indicated destination |
| X | $=$ value/level is re-entered |
| Z | $=$ irrelevant (any input, including transitions) |
| $\mathrm{a} \ldots \mathrm{h}$ | $=$ the level of steady-state inputs A through H respectively |
| $\mathrm{Q}_{0}$ | $=$ level of Q before the indicated steady-state input conditions were established |
| $\bar{Q}_{0}$ | $=$ complement of $\mathrm{Q}_{0}$ or level of $\overline{\mathrm{Q}}$ before the indicated steady-state input |
|  | conditions were established |
| $\mathrm{Q}_{\mathrm{n}}$ | $=$ level of Q before the most recent active transition indicated by $\downarrow$ or $\uparrow$ |
| $\sim$ | $=$ one high-level pulse |
| $\sim$ | $=$ one low-level pulse |
| Toggle | $=$ each output changes to the complement of its previous level on each active |
|  | transition indicated by $\downarrow$ or $\uparrow$ |

If, in the input columns, a row contains only the symbols $\mathrm{H}, \mathrm{L}$, and/or X , this means the indicated output is valid whenever the input configuration is achieved and regardless of the sequence in which it is achieved. The output persists so long as the input configuration is maintained.
If, in the input columns, a row contains $\mathrm{H}, \mathrm{L}$, and/or X together with $\uparrow$ and/or $\downarrow$, this means the output is valid whenever the input configuration is achieved but the transition(s) must occur following the achievement of the steady-state levels. If the output is shown as a level ( $H, L, Q_{0}$, or $\bar{Q}_{0}$ ), it persists so long as the steady-state input levels and the levels that terminate indicated transitions are maintained. Unless otherwise indicated, input transitions in the opposite direction to those shown have no effect at the output. (If the output is shown as a pulse, $\Omega$ or $\tau$, the pulse follows the indicated input transition and persists for an interval dependent on the circuit.)

Among the most complex function tables are those of the shift registers. These embody most of the symbols used in any of the function tables, plus more. Below is the function table of a 4-bit bidirectional universal shift register, e.g., type SN74194.

FUNCTION TABLE

| INPUTS |  |  |  |  |  |  |  |  |  | OUTPUTS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLEAR | MODE |  | CLOCK | SERIAL |  | PARALLEL |  |  |  | $Q_{A}$ | $Q_{B}$ | $Q_{C}$ | QD |
|  | S1 | S0 |  | LEFT | RIGHT | A | B | C | D |  |  |  |  |
| L | X | X | X | X | X | X | X | X | X | L | L | L | L |
| H | X | X | L | X | X | X | X | X | X | $Q_{A O}$ | QB0 | Qco | QDO |
| H | H | H | $\uparrow$ | X | X | a | b | c | d | a | b | c | d |
| H | L | H | $\uparrow$ | x | H | H | H | H | H | H | $Q_{\text {An }}$ | $Q_{B n}$ | $Q_{C n}$ |
| H | L | H | $\uparrow$ | X | L | L | L | L | L | L | $Q_{A n}$ | $Q_{B n}$ | $Q_{C n}$ |
| H | H | L | $\uparrow$ | H | x | X | X | X | X | $Q_{B n}$ | $Q_{C n}$ | QDn | H |
| H | H | L | $\uparrow$ | L | X | X | X | X | X | $Q_{B n}$ | $Q_{\text {cn }}$ | QDn | L |
| H | L | L | X | X | X | X | X | X | X | $Q_{A 0}$ | $Q_{B 0}$ | QC0 | $Q_{\text {DO }}$ |

The first line of the table represents a synchronous clearing of the register and says that if clear is low, all four outputs will be reset low regardless of the other inputs. In the following lines, clear is inactive (high) and so has no effect.
The second line shows that so long as the clock input remains low (while clear is high), no other input has any effect and the outputs maintain the levels they assumed before the steady-state combination of clear high and clock low was established. Since on other lines of the table only the rising transition of the clock is shown to be active, the second line implicitly shows that no further change in the outputs will occur while the clock remains high or on the high-to-low transition of the clock.

The third line of the table represents synchronous parallel loading of the register and says that if S1 and S0 are both high then, without regard to the serial input, the data entered at $A$ will be at output $Q_{A}$, data entered at $B$ will be at $\mathrm{Q}_{\mathrm{B}}$, and so forth, following a low-to-high clock transition.
The fourth and fifth lines represent the loading of high-and low-level data, respectively, from the shift-right serial input and the shifting of previously entered data one bit; data previously at $Q_{A}$ is now at $Q_{B}$, the previous levels of $Q_{B}$ and $Q_{C}$ are now at $Q_{C}$ and $Q_{D}$, respectively, and the data previously at $Q_{D}$ is no longer in the register. This entry of serial data and shift takes place on the low-to-high transition of the clock when S 1 is low and S 0 is high and the levels at inputs $A$ through $D$ have no effect.
The sixth and seventh lines represent the loading of high-and low-level data, respectively, from the shift-left serial input and the shifting of previously entered data one bit; data previously at $Q_{B}$ is now at $Q_{A}$, the previous levels of $Q_{C}$ and $Q_{D}$ are now at $Q_{B}$ and $Q_{C}$, respectively, and the data previously at $Q_{A}$ is no longer in the register. This entry of serial data and shift takes place on the low-to-high transition of the clock when S1 is high and S0 is low and the levels at inputs $A$ through $D$ have no effect.
The last line shows that as long as both inputs are low, no other input has any effect and, as in the second line, the outputs maintain the levels they assumed before the steady-state combination of clear high and both mode inputs low was established.

The function table functional tests do not reflect all possible combinations or sequential modes.

It is normal TI practice to name the outputs and other inputs of a D-type flip-flop or latch and to draw its logic symbol based on the assumption of true data (D) inputs. Outputs that produce data in phase with the data inputs are called $Q$ and those producing complementary data are called $\bar{Q}$. An input that causes a $Q$ output to go high or a $\bar{Q}$ output to go low is called preset (PRE). An input that causes a $\overline{\mathrm{Q}}$ output to go high or a Q output to go low is called clear (CLR). Bars are used over these pin names (PRE and CLR) if they are active low.

The devices on several data sheets are second-source designs, and the pin name conventions used by the original manufacturers have been retained. That makes it necessary to designate the inputs and outputs of the inverting circuits $\overline{\mathrm{D}}$ and Q .
In some applications, it may be advantageous to redesignate the data input from $D$ to $\bar{D}$ or vice versa. In that case, all the other inputs and outputs should be renamed as shown below. Also shown are corresponding changes in the graphical symbols. Arbitrary pin numbers are shown.


The figures show that when $Q$ and $\bar{Q}$ exchange names, the preset and clear pins also exchange names. The polarity indicators ( $\triangle$ ) on $\overline{\text { PRE }}$ and $\overline{C L R}$ remain, as these inputs are still active low, but the presence or absence of the polarity indicator changes at $D$ (or $\overline{\mathrm{D}}$ ), Q , and $\overline{\mathrm{Q}}$. $\operatorname{Pin} 5$ ( Q or $\overline{\mathrm{Q}}$ ) is still in phase with the data input ( D or $\overline{\mathrm{D}}$ ); their active levels change together.

In digital system design, consideration must be given to thermal management of components. The small size of the small-outline package makes this even more critical. Figure 1 shows the thermal resistance of these packages for various rates of air flow.
The thermal resistances in Figure 1 can be used to approximate typical and maximum virtual junction temperatures. In general, the junction temperature for any device can be calculated using using the following equation:

$$
T_{J}=R_{\Theta J A} \times P_{T}+T_{A}
$$

where:
$\mathrm{T}_{J}=$ virtual junction temperature
$\mathrm{R}_{\theta \mathrm{JA}}=$ thermal resistance, junction to free air
$P_{T}=$ total power dissipation of the device
$T_{A}=$ free-air temperature
JUNCTION-TO-AMBIENT THERMAL RESISTANCE
vs


Figure 1
Derating curves for 210-mil shrink small-outline package are shown in Figures 2 through 5.

DERATING CURVES FOR 210-MIL SHRINK SMALL-OUTLINE PACKAGE (DB)


Figure 2


Figure 4


Figure 3


Figure 5
General Information
Telecom Single-Bit FIFOs
Reduced-Width FIFOs3
9-Bit Clocked/Strobed FIFOs ..... 4
8- and 9-Bit Asynchronous FIFOs ..... 5
9-Bit Synchronous FIFOs ..... 6
18-Bit Clocked FIFOs ..... 7
18-Bit Strobed FIFOs ..... 8
Multi-Q ${ }^{\text {TM }}$ 18-Bit FIFO ..... 9
3.3-V Low-Powered 18-Bit FIFOs ..... 10
DSP 32- and 36-Bit Clocked FIFOs ..... 11
Internetworking 36-Bit Clocked FIFOs ..... 12
High-Bandwidth Computing 36-Bit Clocked FIFOs ..... 13
Military FIFOs ..... 14
Application Reports ..... 15
Mechanical Data ..... 16

## TELECOM SINGLE-BIT FIFOS

Features

- 0.8- $\mu \mathrm{m}$ CMOS process
- Dual independent FIFOs
- Separate inputs, outputs, resets, and enables
- Synchronous IR and OR flags
- Tl's advanced clocked interface
- Empty, full, and almost-full/almost-empty flags
- $-40^{\circ} \mathrm{C} / 85^{\circ} \mathrm{C}$ characterization
- High-performance, low-power process
- Allow either a transmit and receive configuration, two transmits, or two receive operations
- Greater design flexibility
- Flag synchronization is done on chip.
- Support free-running clocks with enables
- Multiple status flags enables greater system control
- Industrial temperature range for field applications

SN74ACT2226, SN74ACT2228<br>DUAL $64 \times 1$, DUAL $256 \times 1$<br>CLOCKED FIRST-IN, FIRST-OUT MEMORIES<br>SCAS219B-JUNE 1992-REVISED SEPTEMBER 1995

- Dual Independent FIFOs Organized as: 64 Words by 1 Bit Each - SN74ACT2226 256 Words by 1 Bit Each - SN74ACT2228
- Free-Running Read and Write Clocks Can Be Asynchronous or Coincident on Each FIFO
- Input-Ready Flags Synchronized to Write Clocks
- Output-Ready Flags Synchronized to Read Clocks
- Half-Full and Almost-Full/Almost-Empty Flags
- Support Clock Frequencies up to $22 \mathbf{M H z}$
- Characterized for Operation Over the Industrial Temperature Range: $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
- Access Times of 20 ns
- Low-Power Advanced CMOS Technology
- Available in 24-Pin SOIC (DW) Package

| DW PACKAGE (TOP VIEW) |  |  |  |
| :---: | :---: | :---: | :---: |
| 1 HF | 1 | $\square_{24}$ | 1 1RDCLK |
| 1AF/AE | 2 | 23 | 1 1RDEN |
| 1WRTCLK | [3 | 22 | ] 1OR |
| 1WRTEN | [4 | 21 | 1 1Q |
|  | 5 | 20 | 2RESET |
|  | 6 | 19 | $\mathrm{V}_{\mathrm{CC}}$ |
| GND | [7 | 18 | ]2D |
| 1 RESET | [8 | 17 | ]2IR |
| 2Q | $]^{9}$ | 16 | ]WRTEN |
| 2OR |  | 15 | 1 2WRTCLK |
| 2RDEN | [11 | 14 | 2AF/AE |
| 2RDCLK | [12 | 13 | ] 2 HF |

## description

The SN74ACT2226 and SN74ACT2228 are dual FIFOs suited for a wide range of serial-data buffering applications including elastic stores for frequencies up to T2 telecommunication rates. Each FIFO on the chip is arranged as $64 \times 1$ (SN74ACT2226) or $256 \times 1$ (SN74ACT2228) and has control signals and status flags for independent operation. Output flags per FIFO include input ready (1IR or 2IR), output ready (1OR or 2OR), half full ( 1 HF or 2 HF ), and almost full/almost empty ( $1 \mathrm{AF} / \mathrm{AE}$ or $2 \mathrm{AF} / \mathrm{AE}$ ).
Serial data is written into a FIFO on the low-to-high transition of the write-clock (1WRTCLK or 2WRTCLK) input when the write-enable (1WRTEN or 2WRTEN) input and input-ready flag (1IR or 2IR) output are both high. Serial data is read from a FIFO on the low-to-high transition of the read-clock (1RDCLK or 2RDCLK) input when the read-enable (1RDEN or 2RDEN) input and output-ready flag (1OR or 2OR) output are both high. The read and write clocks of a FIFO can be asynchronous to one another.
Each input-ready flag (1IR or 2IR) is synchronized by two flip-flop stages to its write clock (1WRTCLK or 2WRTCLK), and each output-ready flag (1OR or 2OR) is synchronized by three flip-flop stages to its read clock (1RDCLK or 2RDCLK). This multistage synchronization ensures reliable flag-output states when data is written and read asynchronously.

A half-full flag (1HF or 2HF) is high when the number of bits stored in its FIFO is greater than or equal to half the depth of the FIFO. An almost-full/almost-empty flag (1AF/AE or 2AF/AE) is high when eight or less bits are stored in its FIFO and when eight or fewer empty locations are left in the FIFO. A bit present on the data output is not stored in the FIFO.

The SN74ACT2226 and SN74ACT2228 are characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.
For more information on this device family, see the application report FIFOs With a Word Width of One Bit in the 1996 High-Performance FIFO Memories Designer's Handbook, literature number SCAA012A.
logic symbols $\dagger$

$\dagger$ These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SN74ACT2226 functional block diagram (each FIFO)


SN74ACT2228 functional block diagram (each FIFO)


Terminal Functions

| TERMINAL |  |
| :---: | :---: | :---: | :--- | :--- |
| NAME | NO. | I/O $\quad$ DESCRIPTION



Figure 1. FIFO Reset


DATA BIT NUMBER BASED ON FIFO DEPTH

| DEVICE | DATA BIT |  |  |
| :---: | :---: | :---: | :---: |
|  | A | B | C |
| SN74ACT2226 | B33 | B57 | B65 |
| SN74ACT2228 | B129 | B249 | B257 |

Figure 2. FIFO Write


DATA BIT NUMBER BASED ON FIFO DEPTH

| DEVICE | DATA BIT |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A | B | C | D | $\mathbf{E}$ | F |
| SN74ACT2226 | B33 | B34 | B56 | B57 | B64 | B65 |
| SN74ACT2228 | B129 | B130 | B248 | B249 | B256 | B257 |

Figure 3. FIFO Read

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

| Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$ | -0.5 V to 7 V |
| :---: | :---: |
| Input voltage range, $\mathrm{V}_{1}$ (see Note 1) | -0.5 V to $\mathrm{V}_{\mathrm{cc}}+0.5 \mathrm{~V}$ |
| Output voltage range, $\mathrm{V}_{\mathrm{O}}$ (see Note 1) | -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ |
| Input clamp current, $\mathrm{I}_{\mathrm{IK}}\left(\mathrm{V}_{1}<0\right.$ or $\left.\mathrm{V}_{1}>\mathrm{V}_{\mathrm{CC}}\right)$ | $\pm 20 \mathrm{~mA}$ |
| Output clamp current, $\mathrm{l}_{\mathrm{KK}}\left(\mathrm{V}_{\mathrm{O}}<0\right.$ or $\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}$ ) | $\pm 50 \mathrm{~mA}$ |
| Continuous output current, $\mathrm{l}_{\mathrm{O}}\left(\mathrm{V}_{\mathrm{O}}=0\right.$ to $\mathrm{V}_{\mathrm{CC}}$ ) | $\pm 50 \mathrm{~mA}$ |
| Continuous current through $\mathrm{V}_{\mathrm{CC}}$ or GND | $\pm 200 \mathrm{~mA}$ |
| Operating free-air temperature range, $\mathrm{T}_{\mathrm{A}}$ | $40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| Storage temperature range, $\mathrm{T}_{\text {stg }}$ | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: The input and output voltage ratings may be exceeded provided that the input and output current ratings are observed.

## recommended operating conditions

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{C C}$ | Supply voltage |  | 4.5 | 5.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage |  | 2 |  | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage |  |  | 0.8 | V |
| IOH | High-level output current | Q outputs, Flags |  | -8 | mA |
| IOL | Low-level output current | Q outputs |  | 16 | mA |
|  |  | Flags |  | 8 |  |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  |  | MIN | TYPt | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{I} \mathrm{OH}=-8 \mathrm{~mA}$ |  | 2.4 |  |  | V |
| VOL | Flags | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{IOL}=8 \mathrm{~mA}$ |  |  |  | 0.5 | V |
|  | Q outputs | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{OL}=16 \mathrm{~mA}$ |  |  |  | 0.5 |  |
| 11 |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or 0 |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| loz |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}$ or 0 |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| ICC |  | $\mathrm{V}_{1}=\mathrm{V}_{C C}-0$ |  |  |  |  | 400 | $\mu \mathrm{A}$ |
| $\Delta \mathrm{lcc}^{\ddagger}$ |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | One input at 3.4 V, | Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND |  |  | 1 | mA |
| $\mathrm{C}_{\mathrm{i}}$ |  | $\mathrm{V}_{1}=0$, | $f=1 \mathrm{MHz}$ |  |  | 4 |  | pF |
| $\mathrm{C}_{0}$ |  | $\mathrm{V}_{\mathrm{O}}=0$, | $\mathrm{f}=1 \mathrm{MHz}$ |  |  | 8 |  | pF |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ This is the supply current when each input is at one of the specified TTL voltage levels rather than 0 V or $\mathrm{V}_{\mathrm{CC}}$.
timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figures 1 through 3)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {clock }}$ | Clock frequency |  |  | 22 | MHz |
| ${ }^{\text {itw }}$ | Puise duration | 1WRTCLK, 2WRTCLK high or low | 15 |  | ns |
|  |  | 1RDCLK, 2RDCLK high or low | 15 |  |  |
| ${ }^{\text {tsu }}$ | Setup time | 1D before 1WRTCLK $\uparrow$ and 2D before 2WRTCLK $\uparrow$ | 6 |  | ns |
|  |  | 1WRTEN before 1WRTCLK $\uparrow$ and 2WRTEN before 2WRTCLK $\uparrow$ | 6 |  |  |
|  |  | 1RDEN before 1RDCLK $\uparrow$ and 2RDEN before 2RDCLK $\uparrow$ | 6 |  |  |
|  |  | $1 \overline{\text { RESET }}$ low before 1WRTCLK $\uparrow$ and 2 $\overline{\text { RESET }}$ low before 2WRTCLK $\uparrow \S$ | 6 |  |  |
|  |  | $1 \overline{\mathrm{RESET}}$ low before 1RDCLK$\uparrow$ and 2 $\overline{\mathrm{RESET}}$ low before 2RDCLK $\uparrow \S$ | 6 |  |  |
| th | Hold time | 1D after 1WRTCLK $\uparrow$ and 2D after 2WRTCLK $\uparrow$ | 0 |  | ns |
|  |  | 1WRTEN after 1WRTCLK $\uparrow$ and 2WRTEN after 2WRTCLK $\uparrow$ | 0 |  |  |
|  |  | 1RDEN after 1RDCLK $\uparrow$ and 2RDEN after 2RDCLK $\uparrow$ | 0 |  |  |
|  |  | $1 \overline{\mathrm{RESET}}$ low after 1WRTCLK$\uparrow$ and 2 $\overline{\text { RESET }}$ low after 2WRTCLK $\uparrow \S$ | 6 |  |  |
|  |  | $1 \overline{\mathrm{RESET}}$ low after 1RDCLK $\uparrow$ and 2 $\overline{\mathrm{RESET}}$ low after 2RDCLK $\uparrow \S$ | 6 |  |  |

§ Requirement to count the clock edge as one of at least four needed to reset a FIFO
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (unless otherwise noted) (see Figure 4)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $f_{\text {max }}$ | 1WRTCLK, 2WRTCLK, or 1RDCLK, 2RDCLK |  | 22. |  | MHz |
| tpd | 1RDCLK $\uparrow$, 2RDCLK $\uparrow$ | 1Q, 2Q | 2 | 20 | ns |
| tpd | 1WRTCLK $\uparrow$, 2WRTCLK $\uparrow$ | 1IR, 2IR | 1 | 20 | ns |
| $t_{\text {pd }}$ | 1RDCLK $\uparrow$, 2RDCLK $\uparrow$ | 10R, 20R | 1 | 20 | ns |
|  | 1WRTCLK $\uparrow$, 2WRTCLK $\uparrow$ | 1AF/AE 2AF/AE | 3 | 20 | ns |
| tpd | 1RDCLK $\uparrow$, 2RDCLK $\uparrow$ | 1AF/AE, 2AF/AE | 3 | 20 |  |
| ${ }^{\text {tPLH }}$ | 1WRTCLK $\uparrow$, 2WRTCLK $\uparrow$ | $1 \mathrm{HF}, 2 \mathrm{HF}$ | 2 | 20 | ns |
| tPHL | 1RDCLK $\uparrow$, 2RDCLK $\uparrow$ |  | 3 | 20 |  |
| tpLH | 1 $\overline{\text { RESET, }}$ 2 $\overline{\text { RESET }}$ low | 1AF/AE, 2AF/AE | 1 | 20 | ns |
| ${ }^{\text {tPHL }}$ |  | $1 \mathrm{HF}, 2 \mathrm{HF}$ | 1 | 20 |  |

PARAMETER MEASUREMENT INFORMATION


Figure 4. Load Circuit and Voltage Waveforms

## TYPICAL CHARACTERISTICS

SINGLE FIFO SUPPLY CURRENT
VS
CLOCK FREQUENCY


Figure 5

## calculating power dissipation

Data for Figure 5 is taken with one FIFO active and one FIFO idle on the device. The active FIFO has both writes and reads enabled with its read clock (RDCLK) and write clock (WRTCLK) operating at the rate specified by $f_{\text {clock. }}$. The data input rate and data output rate are half the $f_{\text {clock }}$ rate, and the data output is disconnected. A close approximation to the total device power can be found by using Figure 5, determining the capacitive load on the data output and determining the number of SN74ACT2226/2228 inputs driven by TTL high levels.
With $I_{C C(f)}$ taken from Figure 5, the maximum power dissipation ( $\mathrm{P}_{\mathrm{T}}$ ) of one FIFO on the SN74ACT2226 or SN74ACT2228 can be calculated by:

$$
P_{T}=V_{C C} \times\left[I_{C C(f)}+\left(N \times \Delta l_{C C} \times d c\right)\right]+\left(C_{L} \times V_{C C}{ }^{2} \times f_{0}\right)
$$

where:
$\mathrm{N}=$ number of inputs driven by TTL levels
$\Delta l_{C C}=$ increase in power supply current for each input at a TTL high level
dc $=$ duty cycle of inputs at a TTL high level of 3.4 V
$C_{L}=$ output capacitive load
$f_{0}=$ switching frequency of an output

## APPLICATION INFORMATION

An example of concentrating two independent serial-data signals into a single composite data signal with the use of an SN74ACT2226 or SN74ACT2228 device is shown in Figure 6. The input data to the FIFOs share the same average (mean) frequency and the mean frequency of the SYS_CLOCK is greater than or equal to the sum of the individual mean input rates. A single-bit FIFO is needed for each additional input data signal that is time-division multiplexed into the composite signal.

The FIFO memories provide a buffer to absorb clock jitter generated by the transmission systems of incoming signals and synchronize the phase-independent inputs to one another. FIFO half-full (HF) flags are used to signal the multiplexer to start fetching data from the buffers. The state of the flags can also be used to indicate when a FIFO read should be suppressed to regulate the output flow (pulse-stuffing control). The FIFO almost-full/almost-empty flags (AF/AE) can be used in place of the half-full flags to reduce transmission delay.


Figure 6. Time-Division Multiplexing Using the SN74ACT2226 or SN74ACT2228

- Dual Independent FIFOs Organized as: 64 Words by 1 Bit Each - SN74ACT2227 256 Words by 1 Bit Each - SN74ACT2229
- Free-Running Read and Write Clocks Can Be Asynchronous or Coincident on Each FIFO
- Input-Ready Flags Synchronized to Write Clocks
- Output-Ready Flags Synchronized to Read Clocks
- Half-Full and Almost-Full/Almost-Empty Flags
- Characterized for Operation Over the Industrial Temperature Range: $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
- Support Clock Frequencies up to 60 MHz
- Access Times of 9 ns
- 3-State Data Outputs
- Low-Power Advanced CMOS Technology
- Available in 28-Pin SOIC (DW) Package

DW PACKAGE
(TOP VIEW)


## description

The SN74ACT2227 and SN74ACT2229 are dual FIFOs suited for a wide range of serial-data buffering applications including elastic stores for frequencies up to OC-1 telecommunication rates. Each FIFO on the chip is arranged as $64 \times 1$ (SN74ACT2227) or $256 \times 1$ (SN74ACT2229) and has control signals and status flags for independent operation. Output flags per FIFO include input ready (1IR or 2IR), output ready (1OR or 2OR), half full (1HF or 2 HF ), and almost full/almost empty (1AF/AE or 2AF/AE).

Serial data is written into a FIFO on the low-to-high transition of the write-clock (1WRTCLK or 2WRTCLK) input when the write-enable (1WRTEN or 2WRTEN) input and input-ready flag (1IR or 2IR) output are both high. Serial data is read from a FIFO on the low-to-high transition of the read-clock (1RDCLK or 2RDCLK) input when the read-enable (1RDEN or 2RDEN) input and output-ready flag (1OR or 2OR) output are both high. The read and write clocks of a FIFO can be asynchronous to one another. A FIFO data output (1Q or 2Q) is in the high-impedance state when its output-enable (1OE or 2OE) input is low.

Each input-ready flag (1IR or 2IR) is synchronized by two flip-flop stages to its write clock (1WRTCLK or 2WRTCLK), and each output-ready flag (1OR or 2OR) is synchronized by three flip-flop stages to its read clock (1RDCLK or 2RDCLK). This multistage synchronization ensures reliable flag-output states when data is written and read asynchronously.
A half-full flag ( 1 HF or 2 HF ) is high when the number of bits stored in its FIFO is greater than or equal to half the depth of the FIFO. An almost-full/almost-empty flag (1AF/AE or 2AF/AE) is high when eight or less bits are stored in its FIFO and when eight or fewer empty locations are left in the FIFO. A bit present on the data output is not stored in the FIFO.

The SN74ACT2227 and SN74ACT2229 are characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.
For more information on this device family, see the application report FIFOs With a Word Width of One Bit in the 1996 High-Performance FIFO Memories Designer's Handbook, literature number SCAA012A.

## logic symbols $\dagger$


$\dagger$ These symbols are in accordance with ANSIIIEEE Std 91-1984 and IEC Publication 617-12.

SN74ACT2227 functional block diagram (each FIFO)


## SN74ACT2229 functional block diagram (each FIFO)



Terminal Functions

| TERMINAL |  |
| :---: | :---: | :---: | :--- | :--- |
| NAME | NO. | I/O



Figure 1. FIFO Reset


DATA BIT NUMBER BASED ON FIFO DEPTH

| DEVICE | DATA BIT |  |  |
| :---: | :---: | :---: | :---: |
|  | A | B | C |
| SN74ACT2227 | B33 | B57 | B65 |
| SN74ACT2229 | B129 | B249 | B257 |

Figure 2. FIFO Write

DATA BIT NUMBER BASED ON FIFO DEPTH

| DEVICE | DATA BIT |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{A}$ | B | C | D | $\mathbf{E}$ | F |
| SN74ACT2227 | B33 | B34 | B56 | B57 | B64 | B65 |
| SN74ACT2229 | B129 | B130 | B248 | B249 | B256 | B257 |

Figure 3. FIFO Read

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

| Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$ | 0.5 V to 7 V |
| :---: | :---: |
| Input voltage range, $\mathrm{V}_{1}$ (see Note 1) | -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ |
| Output voltage range, $\mathrm{V}_{\mathrm{O}}$ (see Note 1) | -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ |
| Voltage applied to a disabled 3-state output | 5.5 V |
| Input clamp current, $\mathrm{l}_{\mathrm{K}}\left(\mathrm{V}_{1}<0\right.$ or $\left.\mathrm{V}_{1}>\mathrm{V}_{\mathrm{CC}}\right)$ | $\pm 20 \mathrm{~mA}$ |
| Output clamp current, $\mathrm{l}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right.$ or $\left.\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}\right)$ | $\pm 50 \mathrm{~mA}$ |
| Continuous output current, $\mathrm{l}_{\mathrm{O}}\left(\mathrm{V}_{\mathrm{O}}=0\right.$ to $\left.\mathrm{V}_{\mathrm{CC}}\right)$ | $\pm 50 \mathrm{~mA}$ |
| Continuous current through $\mathrm{V}_{\mathrm{CC}}$ or GND | $\pm 200 \mathrm{~mA}$ |
| Operating free-air temperature range, $\mathrm{T}_{\mathrm{A}}$ | $40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| Storage temperature range, $\mathrm{T}_{\text {stg }}$ | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: The input and output voltage ratings may be exceeded provided that the input and output current ratings are observed.
recommended operating conditions

|  |  |  | MIN |
| :--- | :--- | :---: | :---: |
| $V_{\mathrm{CC}}$ | Supply voltage | MAX | UNIT |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | 4.5 | 5.5 |
| $\mathrm{~V}_{\mathrm{IL}}$ | Low-level input voltage | V |  |
| $\mathrm{IOH}_{\mathrm{OH}}$ | High-level output current | Q outputs, Flags |  |
| $\mathrm{I}_{\mathrm{OL}}$ | Low-level output current | Q outputs | V |
|  | Flags | -8 |  |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating free-air temperature | mA |  |

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  |  | MIN | TYP $\ddagger$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V OH |  | $V_{C C}=4.5 \mathrm{~V}$, | $\mathrm{IOH}=-8 \mathrm{~mA}$ |  | 2.4 |  |  | V |
| VOL | Flags | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{IOL}=8 \mathrm{~mA}$ |  |  |  | 0.5 | V |
|  | Q outputs | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{OL}=16 \mathrm{~mA}$ |  |  |  | 0.5 |  |
| 1 |  | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or 0 |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| loz |  | $V_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {cc }}$ or 0 |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| ICC |  | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}-0.2 \mathrm{~V}$ |  |  |  |  | 400 | $\mu \mathrm{A}$ |
| $\mathrm{AlCC}^{\text {¢ }}$ |  | $V_{C C}=5.5 \mathrm{~V}$, | One input at 3.4 V, | Other inputs at $\mathrm{V}_{\text {CC }}$ or GND |  |  | 1 | mA |
| $\mathrm{C}_{\mathrm{i}}$ |  | $\mathrm{V}_{1}=0$, | $\mathrm{f}=1 \mathrm{MHz}$ |  |  | 4 |  | pF |
| $\mathrm{C}_{0}$ |  | $\mathrm{V}_{\mathrm{O}}=0$, | $\mathrm{f}=1 \mathrm{MHz}$ |  |  | 8 |  | pF |

[^0]timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figures 1 through 3)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $f_{\text {clock }}$ | Clock frequency |  |  | 60 | MHz |
|  | Pulse duration | 1WRTCLK, 2WRTCLK high or low | 5 |  |  |
| tw | Puse duration | 1RDCLK, 2RDCLK high or low | 5 |  | ns |
|  |  | 1D before 1WRTCLK $\uparrow$ and 2D before 2WRTCLK $\uparrow$ | 4.5 |  |  |
|  |  | 1WRTEN before 1WRTCLK $\uparrow$ and 2WRTEN before 2WRTCLK $\uparrow$ | 4.5 |  |  |
| $\mathrm{t}_{\text {su }}$ | Setup time | 1RDEN before 1RDCLK $\uparrow$ and 2RDEN before 2RDCLK $\uparrow$ | 4 |  | ns |
|  |  | 1有ESET low before 1WRTCLK $\uparrow$ and 2 $\overline{\text { RESET }}$ low before 2WRTCLK $\uparrow \dagger$ | 6 |  |  |
|  |  | $1 \overline{\mathrm{RESET}}$ low before 1RDCLK$\uparrow$ and 2 $\overline{\mathrm{RESET}}$ low before 2RDCLK $\uparrow \dagger$ | 6 |  |  |
|  |  | 1D after 1WRTCLK $\uparrow$ and 2D atter 2WRTCLK $\uparrow$ | 0 |  |  |
|  |  | 1WRTEN after 1WRTCLK $\uparrow$ and 2WRTEN after 2WRTCLK $\uparrow$ | 0 |  |  |
| th | Hold time | 1RDEN after 1RDCLK $\uparrow$ and 2RDEN after 2RDCLK $\uparrow$ | 0 |  | ns |
|  |  | 1 $\overline{\text { EESET }}$ low after 1WRTCLK $\uparrow$ and 2 $\overline{\mathrm{RESET}}$ low after 2WRTCLK $\uparrow \dagger$ | 6 |  |  |
|  |  | $1 \overline{\text { RESET }}$ low after 1RDCLK $\uparrow$ and 2 $\overline{\text { RESET }}$ low after 2RDCLK¢ $\dagger$ | 6 |  |  |

$\dagger$ Requirement to count the clock edge as one of at least four needed to reset a FIFO
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (unless otherwise noted) (see Figure 4)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $f_{\text {max }}$ | 1WRTCLK, 2WRTCLK, or 1RDCLK, 2RDCLK |  | 60 |  | MHz |
| tpd | 1RDCLK $\uparrow$, 2RDCLK $\uparrow$ | 1Q, 2Q | 2 | 9 | ns |
| $t_{\text {pd }}$ | 1WRTCLK $\uparrow$, 2WRTCLK $\uparrow$ | 1/R, 21R | 1 | 8 | ns |
| $t_{\text {pd }}$ | 1RDCLK $\uparrow$, 2RDCLK $\uparrow$ | 1OR, 2OR | 1 | 8 | ns |
|  | 1WRTCLK $\uparrow$, 2WRTCLK $\uparrow$ | 1AF/AE 2AF/AE | 3 | 14 |  |
| tpd | 1RDCLK $\uparrow$, 2RDCLK $\uparrow$ | 1AF/AE, 2AF/AE | 3 | 14 | ns |
| tPLH | 1WRTCLK $\uparrow$, 2WRTCLK $\uparrow$ | 1HF, 2HF | 2 | 12 | ns |
| tPHL | 1RDCLK $\uparrow$, 2RDCLK $\uparrow$ |  | 3 | 14 |  |
| tpLH | 1掚 | 1AF/AE, 2AF/AE | 1 | 17 |  |
| tPHL |  | 1HF, 2HF | 1 | 18 | ns |
| ten | 10E, 20E | 1Q, 2Q | 0 | 8 | ns |
| $\mathrm{t}_{\text {dis }}$ |  |  | 0 | 8 |  |

PARAMETER MEASUREMENT INFORMATION


VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

| PARAMETER |  | R1, R2 | $\mathrm{C}_{\text {L }}{ }^{\text {+ }}$ | S1 |
| :---: | :---: | :---: | :---: | :---: |
| ten | tPZH | $500 \Omega$ | 50 pF | Open |
|  | tPZL |  |  | Closed |
| ${ }^{\text {d }}$ dis | tPHZ | $500 \Omega$ | 50 pF | Open |
|  | tplZ |  |  | Closed |
| tpd |  | $500 \Omega$ | 50 pF | Open |

$\dagger$ Includes probe and test-fixture capacitance
Figure 4. Load Circuit and Voltage Waveforms

## TYPICAL CHARACTERISTICS

## SINGLE FIFO SUPPLY CURRENT <br> VS <br> CLOCK FREQUENCY



Figure 5

## calculating power dissipation

Data for Figure 5 is taken with one FIFO active and one FIFO idle on the device. The active FIFO has both writes and reads enabled with its read clock (RDCLK) and write clock (WRTCLK) operating at the rate specified by $\mathrm{f}_{\text {clock. }}$. The data input rate and data output rate are half the $\mathrm{f}_{\text {clock }}$ rate, and the data output is disconnected. A close approximation to the total device power can be found by Figure 5, determining the capacitive load on the data output and determining the number of SN74ACT2227/2229 inputs driven by TTL high levels.
With ICC(f) taken from Figure 5, the maximum power dissipation ( $\mathrm{P}_{\mathrm{T}}$ ) of one FIFO on the SN74ACT2227 or SN74ACT2229 can be calculated by:

$$
P_{T}=V_{C C} \times\left[l_{C C(f)}+\left(N \times \Delta I_{C C} \times d c\right)\right]+\left(C_{L} \times V_{C C}{ }^{2} \times f_{0}\right)
$$

where:
N . = number of inputs driven by TTL levels
$\Delta^{l}{ }^{\prime} C=$ increase in power supply current for each input at a TTL high level
dc $=$ duty cycle of inputs at a TTL high level of 3.4 V
$C_{L}=$ output capacitive load
$\mathrm{f}_{0}=$ switching frequency of an output

## APPLICATION INFORMATION

An example of concentrating two independent serial-data signals into a single composite data signal with the use of an SN74ACT2227 or SN74ACT2229 device is shown in Figure 6. The input data to the FIFOs share the same average (mean) frequency and the mean frequency of the SYS_CLOCK is greater than or equal to the sum of the individual mean input rates. A single-bit FIFO is needed for each additional input data signal that is time-division multiplexed into the composite signal.
The FIFO memories provide a buffer to absorb clock jitter generated by the transmission systems of incoming signals and synchronize the phase-independent inputs to one another. FIFO half-full (HF) flags are used to signal the multiplexer to start fetching data from the buffers. The state of the flags can also be used to indicate when a FIFO read should be suppressed to regulate the output flow (pulse-stuffing control). The FIFO almost-full/almost-empty flags (AF/AE) can be used in place of the half-full flags to reduce transmission delay.


Figure 6. Time-Division Multiplexing Using the SN74ACT2227 or SN74ACT2229
General Information ..... 1
Telecom Single-Bit FIFOs ..... 2
Reduced-Width FIFOs ..... 3
9-Bit Clocked/Strobed FIFOs ..... 4
8- and 9-Bit Asynchronous FIFOs ..... 5
9-Bit Synchronous FIFOs6
18-Bit Clocked FIFOs ..... 7
18-Bit Strobed FIFOs ..... 8
Multi-Q ${ }^{\text {M }}$ 18-Bit FIFO ..... 9
3.3-V Low-Powered 18-Bit FIFOs ..... 10
DSP 32- and 36-Bit Clocked FIFOs ..... 11
Internetworking 36-Bit Clocked FIFOs ..... 12
High-Bandwidth Computing 36-Bit Clocked FIFOs ..... 13
Military FIFOs ..... 14
Application Reports ..... 15
Mechanical Data ..... 16

## REDUCED-WIDTH FIFOS

## Features

- Frequencies up to 40 MHZ
- 3-state outputs
- Depths available from 16 to 64 words
- Package options include SOIC, PLCC, and DIP
- Multiple frequencies for greater system-performance flexibility
- Disable output from the data path
- Shallow depths for elastic store
- Multiple package options for high-volume production requirements


# SN74ALS232B <br> $16 \times 4$ ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY 

SCAS251 - FEBRUARY 1989 - REVISED SEPTEMBER 1993

- Independent Asynchronous Inputs and Outputs
- 16 Words by 4 Bits
- Data Rates From 0 to 40 MHz
- Fall-Through Time . . . 14 ns Typ
- 3-State Outputs
- Package Options Include Plastic Small-Outline Packages (DW), Plastic Chip Carriers (FN), and Standard Plastic 300-mil DIPs (N)


## description

This 64-bit memory use advanced low-power Schottky technology and features high speed and fast fall-through times. It is organized as 16 words by 4 bits each.

A first-in, first-out (FIFO) memory is a storage device that allows data to be written into and read from its array at independent data rates. This FIFO is designed to process data at rates from 0 to 40 MHz in a bit-parallel format, word by word.

Data is written into memory on a low-to-high transition at the load-clock (LDCK) input and is read out on a low-to-high transition at the unload-clock (UNCK) input. The memory is full when the number of words clocked in exceeds by 16 the number of words clocked out. When the memory is full, LDCK signals have no effect on the data residing in memory. When the memory is empty, UNCK signals have no effect.
Status of the FIFO memory is monitored by the FULL and EMPTY output flags. The FULL output is low when the memory is full and high when it is not full. The EMPTY output is low when the memory is empty and high when it is not empty.

A low level on the reset ( $\overline{\mathrm{RST}}$ ) input resets the internal stack-control pointers and also sets EMPTY low and sets FULL high. The Q outputs are not reset to any specific logic level. The first low-to-high transition on LDCK, after either a $\overline{\text { RST }}$ pulse or from an empty condition, causes EMPTY to go high and the data to appear on the Q outputs. It is important to note that the first word does not have to be unloaded. Data outputs are noninverting with respect to the data inputs and are at high impedance when the output-enable (OE) input is low. OE does not affect the FULL or EMPTY output flags. Cascading is easily accomplished in the word-width direction but is not possible in the word-depth direction.

The SN74ALS232B is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

## logic symbol $\dagger$


$\dagger$ This symbol is in accordance with ANSI/IEEE Standard 91-1984 and IEC Publication 617-12. The symbol is functionally accurate but does not show the details of implementation; for these, see the logic diagram. The symbol represents the memory as if it were controlled by a single counter whose content is the number of words stored at the time. Output data is invalid when the counter content (CT) is 0.
Pin numbers shown are for the DW and $N$ packages.
logic diagram (positive logic)


Pin numbers shown are for the DW and $N$ packages.
timing diagram

absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$


Voltage applied to a disabled 3 -state output ............................................................ 5.5 V

Storage temperature range ....................................................................... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "recommended operating conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
recommended operating conditions (see Note 1)

|  |  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 4.5 | 5 | 5.5 | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage |  | 2 |  |  | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage |  |  |  | 0.8 | V |
| IOH | High-level output current | Q outputs |  |  | -2.6 | mA |
|  |  | FULL, EMPTY |  |  | -0.4 |  |
| ${ }^{\prime} \mathrm{OL}$ | Low-level output current | Q outputs |  |  | 24 | mA |
|  |  | FULL, EMPTY |  |  | 8 |  |
| ${ }^{\text {f clock }}{ }^{\dagger}$ | Clock frequency | LDCK | 0 |  | 40 | MHz |
|  |  | UNCK | 0 |  | 40 |  |
| tw | Pulse duration | RST low | 18 |  |  | ns |
|  |  | LDCK low | 15 |  |  |  |
|  |  | LDCK high | 10 |  |  |  |
|  |  | UNCK low | 15 |  |  |  |
|  |  | UNCK high | 10 |  |  |  |
| ${ }^{\text {tsu }}$ | Setup time | Data before LDCK $\uparrow$ | 8 |  |  | ns |
|  |  | LDCK inactive before $\overline{\mathrm{RST}} \uparrow \uparrow$ | 5 |  |  |  |
| th | Hold time | Data after LDCK $\uparrow$ | 5 |  |  | ns |
|  |  | LDCK inactive after $\overline{\text { RST }} \uparrow$ | 5 |  |  |  |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

$\dagger$ The maximum possible clock frequency is 40 MHz . The maximum clock frequency when using a $50 \%$ duty cycle is 33.3 MHz .
NOTE 1: To ensure proper operation of this high-speed FIFO device, it is necessary to provide a clean signal to the LDCK and UNCK clock inputs. Any excessive noise or glitching on the clock inputs that violates limits for maximum $\mathrm{V}_{\mathrm{IL}}$, minimum $\mathrm{V}_{\mathrm{IH}}$, or minimum pulse duration can cause a false clock or improper operation of the internal read and write pointers.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | MIN | TYP $\ddagger$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IK }}$ |  | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $\mathrm{I}=-18 \mathrm{~mA}$ |  |  | -1.2 | V |
| VOH | Q outputs | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $1 \mathrm{OH}=-2.6 \mathrm{~mA}$ | 2.4 | 3.2 |  | V |
|  | FULL, EMPTY | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V , | $1 \mathrm{OH}=-0.4 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC}}-2$ |  |  |  |
| VOL | Q outputs | $V_{C C}=4.5 \mathrm{~V}$ | $\mathrm{l}^{\mathrm{OL}}=12 \mathrm{~mA}$ |  | 0.25 | 0.4 | V |
|  |  |  | $1 \mathrm{OL}=24 \mathrm{~mA}$ |  | 0.35 | 0.5 |  |
|  | $\overline{\text { FULL, }}$ EMPTY | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$ | $\mathrm{I}^{\mathrm{OL}}=4 \mathrm{~mA}$ |  | 0.25 | 0.4 |  |
|  |  |  | $1 \mathrm{OL}=8 \mathrm{~mA}$ |  | 0.35 | 0.5 |  |
| IOZH |  | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V}$ |  |  | 20 | $\mu \mathrm{A}$ |
| IOZL |  | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ |  |  | -20 | $\mu \mathrm{A}$ |
| 1 |  | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=7 \mathrm{~V}$ |  |  | 0.1 | mA |
| 1 H |  | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ |  |  | 20 | $\mu \mathrm{A}$ |
| IIL |  | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=0.4 \mathrm{~V}$ |  |  | -0.2 | mA |
| $10^{\text {§ }}$ |  | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=2.25 \mathrm{~V}$ | -30 |  | -112 | mA |
| ICC |  | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}$ |  |  | 80 | 125 | mA |

$\ddagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
§ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, los.

## SN74ALS232B

$16 \times 4$ ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY

SCAS251 - FEBRUARY 1989 - REVISED SEPTEMBER 1993
switching characteristics (see Figure 1)

| PARAMETER | FROM (INPUT) | то (OUTPUT) | $\begin{aligned} & V_{C C}=5 \mathrm{~V}, \\ & C_{L}=50 \mathrm{pF}, \\ & R 1=500 \Omega, \\ & R 2=500 \Omega, \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & C_{L}=50 \mathrm{pF}, \\ & \mathrm{R1}=500 \Omega, \\ & \mathrm{R} 2=500 \Omega, \\ & \mathrm{~T}_{\mathrm{A}}=\text { MIN to MAXt } \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | MAX |  |
| $f_{\text {max }}$ | LDCK, UNCK |  |  | 50 |  | 40 |  | MHz |
|  | LDCK $\uparrow$ | Any Q |  | 14 | 23 | 6 | 30 | ns |
| tpd | UNCK $\uparrow$ |  |  | 15 | 23 | 6 | 30 |  |
| tPLH | LDCK $\uparrow$ | EMPTY |  | 13 | 20 | 5 | 25 | ns |
| tPHL | UNCK $\uparrow$ |  |  | 15 | 22 | 6 | 27 |  |
| tPHL | RST $\downarrow$ | EMPTY |  | 15 | 21 | 5 | 26 | ns |
| tPHL | LDCK $\uparrow$ | FULL |  | 15 | 22 | 6 | 27 | ns |
| tPLH | UNCK $\uparrow$ | $\overline{\text { FULL }}$ |  | 13 | 20 | 5 | 25 | ns |
|  | $\overline{\text { RST }} \downarrow$ |  |  | 16 | 23 | 7 | 28 |  |
| ten | OET | Q |  | 5 | 12 | 1 | 14 | ns |
| $\mathrm{t}_{\text {dis }}$ | OE $\downarrow$ | Q |  | 5 | 12 | 1 | 16 | ns |

[^1]
## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR 3-STATE OUTPUTS


## VOLTAGE WAVEFORMS

 SETUP AND HOLD TIMES

VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES


SWITCH POSITION TABLE

| TEST | S1 |
| :---: | :---: |
| tPLH | Open |
| tPHL | Open |
| tPZH | Open |
| tPZL | Closed |
| tPHZ | Open |
| tPLZ | Closed |




ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. All input pulses are supplied by generators having the following characteristics: $P R R \leq 1 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

- Asynchronous Operation
- Organized as 64 Words by 4 Bits
- Data Rates From 0 to $30 \mathbf{~ M H z}$
- 3-State Outputs
- Package Options Include Plastic Small-Outline Packages (DW), Plastic J-Leaded Chip Carriers (FN), and Standard Plastic 300-mil DIPs (N)


## description

The SN74ALS234 is a 256 -bit memory utilizing advanced low-power Schottky IMPACT ${ }^{\text {TM }}$ technology. It features high speed with fast fall-through times and is organized as 64 words by 4 bits.
A first-in, first-out (FIFO) memory is a storage device that allows data to be written into and read from its array at independent data rates. The SN74ALS234 is designed to process data at rates from 0 to 30 MHz in a bit-parallel format, word by word.
Data is written into memory on the rising edge of the shift-in (SI) input. When SI goes low, the first data word ripples through to the output (see Figure 1). As the FIFO fills up, the data words stack up in the order they were written. When the FIFO is full, additional shift-in pulses have no effect. Data is shifted out of memory on the falling edge of the shift-out (SO) input (see Figure 2). When the FIFO is empty, additional SO pulses have no effect. The last data word remains at the outputs until a new word falls through or reset ( $\overline{\mathrm{RST}}$ ) goes low.

Status of the SN74ALS234 FIFO memory is monitored by the output-ready (OR) and input-ready (IR) flags. When OR is high, valid data is available at the outputs. OR is low when SO is high and stays low when the FIFO is empty. IR is high when the inputs are ready to receive more data. IR is low when SI is high and stays low when the FIFO is full.
When the FIFO is empty, input data is shifted to the output automatically when SI goes low. If SO is held high during this time, the OR flag pulses high indicating valid data at the outputs (see Figure 3).
When the FIFO is full, data can be shifted in automatically by holding SI high and taking SO low. One propagation delay after SO goes low, IR will go high. If SI is still high when IR goes high, data at the inputs are automatically shifted in. Since IR is normally low when the FIFO is full and SI is high, only a high-level pulse is seen on the IR output (see Figure 4).

## description (continued)

The FIFO must be reset after power up with a low-level pulse on the master reset ( $\overline{\text { RST }})$ input. This sets IR high and OR low signifying that the FIFO is empty. Resetting the FIFO sets the outputs to a low logic level (see Figure 1). If SI is high when RST goes high, the input data is shifted in and IR goes low and remains low until $S^{\prime}$ goes low. If SI goes low before RST goes high, the input data will not be shifted in and IR goes high. Data outputs are noninverting with respect to the data inputs and are at high impedance when the output-enable ( $\overline{\mathrm{OE}}$ ) input is high. $\overline{O E}$ does not affect the IR or OR.
The SN74ALS234 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

## logic symbol $\dagger$


$\dagger$ This symbol is in accordance with ANSI/IEEE Standard 91-1984 and IEC Publication 617-12.

## functional block diagram



Pin numbers shown are for the DW and N packages.


## SDAS106B - OCTOBER 1986 - REVISED SEPTEMBER 1993

## timing diagram


$\dagger$ The last data word shifted out of the FIFO remains at the output until a new word falls through or a $\overline{\text { RST }}$ pulse clears the FIFO.
$\ddagger$ While the output data is considered valid only when the OR flag is high, the stored data remains at the outputs. Any additional words written into the FIFO will stack up behind the first word and will not appear at the output until SO is taken low.


NOTE: SO is low.
Figure 1. Master Reset and Data-In Waveforms


NOTE: SI is low.
Figure 2. Data-Out Waveforms

## SDAS106B-OCTOBER 1986 - REVISED SEPTEMBER 1993



Figure 3. Data Fall-Through Waveforms


Figure 4. Automatic Data-In Waveforms
absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$


Voltage applied to a disabled 3 -state output . ............................................................. 5.5 V

Storage temperature range .................................................................... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: All voltage values are with respect to GND.
recommended operating conditions

|  |  |  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  |  | 4.5 | 5 | 5.5 | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage |  |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  |  |  |  | 0.8 | V |
| IOH | High-level output current | Q outputs |  |  |  | -2.6 | mA |
|  |  | IR and OR |  |  |  | -0.4 |  |
| IOL | Low-level output current | Q outputs |  |  |  | 24 | mA |
|  |  | IR and OR |  | 8 |  |  |  |
| folock | Clock frequency | Sl or SO |  | 0 |  | 30 | MHz |
| $t_{W}$ | Pulse duration | SI or SO | High or low | 15 |  |  | ns |
|  |  | $\overline{\text { RST }}$ | Low | 15 |  |  |  |
| tsu | Setup time before SI $\uparrow$ | Data |  | 0 |  |  | ns |
|  |  | $\overline{\text { RST }}$ | High (inactive) | 15 |  |  |  |
| th | Hold time, data after SIT |  |  | 17 |  |  | ns |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  |  | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | MIN | TYP $\dagger$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IK }}$ |  | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $\mathrm{I}_{1}=-18 \mathrm{~mA}$ |  |  | -1.2 | V |
| VOH | Any Q | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | $1 \mathrm{OH}=-1 \mathrm{~mA}$ |  |  |  | V |
|  |  |  | $\mathrm{IOH}=-2.6 \mathrm{~mA}$ | 2.4 | 3.2 |  |  |
|  | IR, OR | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{OH}=-0.4 \mathrm{~mA}$ | 2.7 | 3.4 |  |  |
| VOL | Any Q | $V_{C C}=4.5 \mathrm{~V}$ | $1 \mathrm{OL}=12 \mathrm{~mA}$ |  | 0.25 | 0.4 | V |
|  |  |  | $1 \mathrm{OL}=24 \mathrm{~mA}$ |  | 0.35 | 0.5 |  |
|  | IR, OR | $V_{C C}=4.5 \mathrm{~V}$ | $\mathrm{IOL}=4 \mathrm{~mA}$ |  | 0.25 | 0.4 |  |
|  |  |  | $\mathrm{lOL}=8 \mathrm{~mA}$ |  | 0.35 | 0.5 |  |
| 10ZH |  | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V}$ |  |  | 20 | $\mu \mathrm{A}$ |
| lozl |  | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ |  |  | -20 | $\mu \mathrm{A}$ |
| 1 |  | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=7 \mathrm{~V}$ |  |  | 0.1 | mA |
| IIH |  | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ |  |  | 20 | $\mu \mathrm{A}$ |
| 112 |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=0.4 \mathrm{~V}$ |  |  | -0.1 | mA |
| $10^{\ddagger}$ |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=2.25 \mathrm{~V}$ | -30 |  | -112 | mA |
| ICC |  | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$ | Low |  | 100 | 145 | mA |
|  |  | High |  | 97 | 142 |  |
|  |  | Disabled |  | 103 | 148 |  |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

SDAS106B - OCTOBER 1986 - REVISED SEPTEMBER 1993
switching characteristics (see Figure 5)

| PARAMETER | FROM (INPUT) |  | $\begin{aligned} & V_{C C}=5 \mathrm{~V}, \\ & C_{L}=50 \mathrm{pF}, \\ & R 1=500 \Omega \\ & R 2=500 \Omega \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  | $\begin{aligned} & V_{C C}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & C_{L}=50 \mathrm{pF}, \\ & R 1=500 \Omega \\ & R 2=500 \Omega, \\ & \mathrm{~T}_{\mathrm{A}}=\text { MIN to MAXt } \\ & \hline \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | MAX |  |
| $f_{\text {max }}$ | SI |  |  | 35 |  | 30 |  | MHz |
|  | SO |  |  | 35 |  | 30 |  |  |
| tw $\ddagger$ | IR high |  |  | 15 |  | 8 |  | ns |
| tw§ | OR high |  |  | 19 |  | 8 |  | ns |
| $\mathrm{t}_{\text {d(QV-ORH) }}$ | $Q$ valid before OR $\uparrow$ |  |  | 6 | 9 | -5 | 12 | ns |
| $\mathrm{t}_{\mathrm{d}}(\mathrm{SOL}-\mathrm{QX}$ ) | $Q$ valid after SO $\downarrow$ |  |  | 13 |  | 4 |  | ns |
| ${ }^{\text {tpd }}$ | SI $\downarrow$ | Q |  | 600 | 800 | 350 | 1000 | ns |
| tPHL | SIT | IR |  | 20 | 26 | 8 | 30 | ns |
| tPLH | SI $\downarrow$ |  |  | 16 | 21 | 6 | 25 |  |
| tpLH ${ }^{\text {I }}$ | SI $\downarrow$ | OR |  | 600 | 800 | 350 | 1000 | ns |
| $t_{\text {pd }}$ | Sol | Q |  | 13 | 17 | 4 | 22 | ns |
| tPHL | SO个 | OR |  | 23 | 27 | 7 | 33 | ns |
| tplH | SO $\downarrow$ |  |  | 20 | 24 | 6 | 30 |  |
| tpLH ${ }^{\text {d }}$ | SO $\downarrow$ | IR |  | 600 | 800 | 350 | 1000 | ns |
| tPHL | RST $\downarrow$ | OR |  | 22 | 26 | 10 | 34 | ns |
| tPLH |  | IR |  | 17 | 21 | 6 | 27 |  |
| tPHL | $\overline{\text { RST }} \downarrow$ | Q |  | 14 | 17 | 5 | 19 | ns |
| $\mathrm{t}_{\text {dis }}$ | $\overline{O E T}$ | Q |  | 7 | 13 | 2 | 15 | ns |
| ten | $\overline{\mathrm{OE}} \downarrow$ | Q |  | 6 | 12 | 2 | 13 | ns |

$\dagger$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
$\ddagger$ The IR output pulse occurs when the FIFO is full, SI is high, and SO is pulsed (see Figure 4).
§ The OR output pulse occurs when the FIFO is empty, SO is high, and SI is pulsed (see Figure 3).
I Data throughput or fall-through times


LOAD CIRCUIT FOR 3-STATE OUTPUTS


VOLTAGE WAVEFORMS SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES

SWITCH POSITION TABLE

| TEST | S1 |
| :---: | :---: |
| tPLH | Open |
| tPHL | Open |
| tPZH | Open |
| tPZL | Closed |
| tPHZ | Open |
| tPLZ | Closed |



Voltage waveforms PULSE DURATION


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. All input pulses are supplied by generators having the following characteristics: PRR $\leq 1 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
D. The outputs are measured one at a time with one transition per measurement.

Figure 5. Load Circuit and Voltage Waveforms

APPLICATION INFORMATION


Figure 6. 192-Word by 12-Bit Expansion

## - Asynchronous Operation

- Organized as 64 Words by 4 Bits
- Data Rates From 0 to $30 \mathbf{M H z}$
- 3-State Outputs
- Package Options Include Plastic Small-Outline Packages (DW), Plastic J-Leaded Chip Carriers (FN), and Standard Plastic 300-mil DIPs (N)


## description

The SN74ALS236 is a 256 -bit memory utilizing advanced low-power Schottky IMPACT ${ }^{\text {M }}$ technology. It features high speed with fast fall-through times and is organized as 64 words by 4 bits.
A first-in, first-out (FIFO) memory is a storage device that allows data to be written into and read from its array at independent data rates. The SN74ALS236 is designed to process data at rates from 0 to 30 MHz in a bit-parallel format, word by word.
Data is written into memory on the rising edge of the shift-in (SI) input. When SI goes low, the first data word ripples through to the output (see Figure 1). As the FIFO fills up, the data words stack up in the order they were written. When the FIFO is full, additional shift-in pulses have no effect. Data is shifted out of memory on the falling edge of the shift-out (SO) input (see Figure 2). When the FIFO is empty, additional SO pulses have no effect. The last data word remains at the outputs until a new word falls through or reset ( $\overline{\mathrm{RST}}$ ) goes low.
Status of the SN74ALS236 FIFO memory is monitored by the output-ready (OR) and input-ready (IR) flags. When OR is high, valid data is available at the outputs. OR is low when SO is high and stays low when the FIFO is empty. IR is high when the inputs are ready to receive more data. IR is low when Sl is high and stays low when the FIFO is full.

When the FIFO is empty, input data is shifted to the output automatically when SI goes low. If SO is held high during this time, the OR flag pulses high indicating valid data at the outputs (see Figure 3).
When the FIFO is full, data can be shifted in automatically by holding SI high and taking SO low. One propagation delay after SO goes low, IR will go high. If SI is still high when IR goes high, data at the inputs are automatically shifted in. Since IR is normally low when the FIFO is full and SI is high, only a high-level pulse is seen on the IR output (see Figure 4).

[^2]
## description (continued)

The FIFO must be reset after power up with a low-level pulse on the master reset ( $\overline{\mathrm{RST}}$ ) input. This sets IR high and OR low signifying that the FIFO is empty. Resetting the FIFO sets the outputs to a low logic level (see Figure 1). If SI is high when $\overline{\operatorname{RST}}$ goes high, the input data is shifted in and IR goes low and remains low until SI goes low. If SI goes low before RST goes high, the input data will not be shifted in and IR goes high. Data outputs are noninverting with respect to the data inputs.
The SN74ALS236 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

## logic symbol $\dagger$


$\dagger$ This symbol is in accordance with ANSI/IEEE Standard 91-1984 and IEC Publication 617-12.
functional block diagram


Pin numbers shown are for the DW and N packages.


TEXAS
INSTRUMENTS

## SN74ALS236

$64 \times 4$ ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY

SDAS107A - OCTOBER 1986-REVISED SEPTEMBER 1993
timing diagram

$\dagger$ The last data word shifted out of the FIFO remains at the output until a new word falls through or a $\overline{\text { RST }}$ pulse clears the FIFO.
$\ddagger$ While the output data is considered valid only when the OR flag is high, the stored data remains at the outputs. Any additional words written into the FIFO will stack up behind the first word and will not appear at the output until SO is taken low.


NOTE A: SO is low.
Figure 1. Master Reset and Data-In Waveforms


NOTE A: SI is low.
Figure 2. Data-Out Waveforms


Figure 3. Data Fall-Through Waveforms


Figure 4. Automatic Data-In Waveforms
absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$
Supply voltage, $\mathrm{V}_{\mathrm{CC}}$ (see Note 1) ......................................................................... 7 V
Input voltage, $\mathrm{V}_{\mathrm{I}}$ 7 V

Storage temperature range
$-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: All voltage values are with respect to GND.
recommended operating conditions

|  |  |  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | Supply voltage |  |  | 4.5 | 5 | 5.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage |  |  | 2 |  |  | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage |  |  |  |  | 0.8 | V |
| ${ }^{1} \mathrm{OH}$ | High-level output current | Q outputs |  |  |  | -2.6 | mA |
|  |  | IR and OR |  |  |  | -0.4 |  |
| ${ }^{1} \mathrm{OL}$ | Low-level output current | Q outputs |  |  |  | 24 | mA |
|  |  | IR and OR |  |  |  | 8 |  |
| ${ }^{\text {f clock }}$ | Clock frequency | SI or SO |  | 0 |  | 30 | MHz |
| $t_{w}$ | Pulse duration | SI or SO | High or low | 15 |  |  | ns |
|  |  | $\overline{\mathrm{RST}}$ | Low | 15 |  |  |  |
| ${ }^{\text {tsu }}$ | Setup time before SIT | Data |  | 0 |  |  | ns |
|  |  | $\overline{\mathrm{RST}}$ | High (inactive) | 15 |  |  |  |
| th | Hold time, data after SI $\uparrow$ |  |  | 17 |  |  | ns |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  |  | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | MIN | TYPt | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IK }}$ |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\boldsymbol{Y}=-18 \mathrm{~mA}$ |  |  | -1.2 | V |
| VOH | Any Q | $V_{C C}=4.5 \mathrm{~V}$ | $\mathrm{IOH}=-1 \mathrm{~mA}$ |  |  |  | V |
|  |  |  | $\mathrm{OH}=-2.6 \mathrm{~mA}$ | 2.4 | 3.2 |  |  |
|  | IR, OR | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{I} \mathrm{OH}=-0.4 \mathrm{~mA}$ | 2.7 | 3.4 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Any Q | $V_{C C}=4.5 \mathrm{~V}$ | $\mathrm{OL}=12 \mathrm{~mA}$ |  | 0.25 | 0.4 | V |
|  |  |  | IOL $=24 \mathrm{~mA}$ |  | 0.35 | 0.5 |  |
|  | IR, OR | $V_{C C}=4.5 \mathrm{~V}$ | $\mathrm{IOL}=4 \mathrm{~mA}$ |  | 0.25 | 0.4 |  |
|  |  |  | $\mathrm{IOL}=8 \mathrm{~mA}$ |  | 0.35 | 0.5 |  |
| 1 |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=7 \mathrm{~V}$ |  |  | 0.1 | mA |
| IIH |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ |  |  | 20 | $\mu \mathrm{A}$ |
| IIL |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=0.4 \mathrm{~V}$ |  |  | -0.1 | mA |
| $10^{\ddagger}$ |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=2.25 \mathrm{~V}$ | -30 |  | -112 | mA |
| ICC |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | Low |  | 100 | 145 | mA |
|  |  | High |  | 97 | 142 |  |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, loS.

## switching characteristics (see Figure 6)

| PARAMETER | FROM (INPUT) | $\begin{aligned} & \text { TO } \\ & \text { (OUTPUT) } \end{aligned}$ | $\begin{aligned} & V_{C C}=5 \mathrm{~V}, \\ & C_{L}=50 \mathrm{pF}, \\ & R 1=500 \Omega \\ & R 2=500 \Omega \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  | $\begin{aligned} & V_{C C}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & C_{L}=50 \mathrm{pF}, \\ & R 1=500 \Omega, \\ & R 2=500 \Omega, \\ & T_{A}=\text { MIN to MAXt } \\ & \hline \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | MAX |  |
| $f_{\text {max }}$ | SI |  |  | 35 |  | 30 |  | MHz |
|  | SO |  |  | 35 |  | 30 |  |  |
| $\mathrm{tw}^{\ddagger}$ | IR high |  |  | 15 |  | 8 |  | ns |
| tw§ | OR high |  |  | 19 |  | 8 |  | ns |
| $\mathrm{t}_{\mathrm{d} \text { (QV-ORH) }}$ | $Q$ valid before OR $\uparrow$ |  |  | 6 | 9 | -5 | 12 | ns |
| $\mathrm{t}_{\mathrm{d}(\mathrm{SOL}-\mathrm{QX})}$ | $Q$ valid after SO $\downarrow$ |  |  | 13 |  | 4 |  | ns |
| tpd | SI $\downarrow$ | Q |  | 600 | 800 | 350 | 1000 | ns |
| tPHL | SIT | IR |  | 20 | 26 | 8 | 30 | ns |
| tPLH | SI $\downarrow$ |  |  | 16 | 21 | 6 | 25 |  |
| tpLH ${ }^{\text {\# }}$ | SI $\downarrow$ | OR |  | 600 | 800 | 350 | 1000 | ns |
| tpd | SO $\downarrow$ | Q |  | 13 | 17 | 4 | 22 | ns |
| tPHL | SO $\uparrow$ | OR |  | 23 | 27 | 7 | 33 | ns |
| tPLH | SO $\downarrow$ |  |  | 20 | 24 | 6 | 30 |  |
| tPLH ${ }^{\text {\# }}$ | SO $\downarrow$ | IR |  | 600 | 800 | 350 | 1000 | ns |
| tPHL | RST $\downarrow$ | OR |  | 22 | 26 | 10 | 34 | ns |
| tPLH |  | IR |  | 17 | 21 | 6 | 27 |  |
| tPHL | $\overline{\text { RSTT }} \downarrow$ | Q | 14 | 14 | 17 | 5 | 19 | ns |

[^3]
## APPLICATION INFORMATION



Figure 5. 192-Word by 12-Bit Expansion

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR 3-STATE OUTPUTS


VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES

SWITCH POSITION TABLE

| TEST | S1 |
| :---: | :---: |
| tPLH | Open |
| tPHL | Open |
| tPZH | Open |
| tPZL | Closed |
| tPHZ | Open |
| tpLZ | Closed |




VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. All input pulses are supplied by generators having the following characteristics: PRR $\leq 1 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
D. The outputs are measured one at a time with one transition per measurement.

Figure 6. Load Circuit and Voltage Waveforms

- Independent Asychronous Inputs and Outputs
- 16 Words by 5 Bits
- DC to $10-\mathrm{MHz}$ Data Rate
- 3-State Outputs
- Packaged in Standard Plastic 300-mil DIPs


## description

This 80-bit active-element memory is a monolithic Schottky-clamped transistor-transistor logic (STTL) array organized as 16 words by 5 bits. A memory system using the SN74S225 can easily be expanded in multiples of 16 words or of 5 bits as shown in Figure 2. The 3-state outputs controlled by a single output-enable ( $\overline{\mathrm{OE}}$ ) input make bus connection and multiplexing easy.
A first-in, first-out (FIFO) memory is a storage device that allows data to be written into and read from its array at independent data rates. This FIFO is designed to process data at rates from dc to 10 MHz in a bit-parallel format, word by word.
Reading or writing is done independently utilizing separate asynchronous data clocks. Data can be written into the array on the low-to-high transition of either load-clock (CLKA, CLKB) input. Data can be read out of the array on the low-to-high transition of the unload-clock (UNCK IN) input (normally high). Writing data into the FIFO can be accomplished in one of two manners:

1. In applications not requiring a gated clock control, best results will be achieved by applying the clock input to one of the clocks while tying the other clock input high.
2. In applications needing a gated clock, the load clock (gate control) must be high in order for the FIFO to load on the next clock pulse.
CLKA and CLKB can be used interchangeably for either clock gate control or clock input.
Status of the SN74S225 is provided by three outputs. The input-ready (IR) output monitors the status of the last word location and signifies when the memory is full. This output is high whenever the memory is available to accept any data. The unload-clock (UNCK OUT) output also monitors the last word location. This output generates a low-logic-level pulse (synchronized to the internal clock pulse) when the location is vacant. The third status output, output ready (OR), is high when the first word location contains valid data and UNCK IN is high. When UNCK IN goes low, OR will go low and stay low until new valid data is in the first word position. The first word location is defined as the location from which data is provided to the outputs.
The data outputs are noninverted with respect to the data inputs and are 3-state with a common control input $(\overline{\mathrm{OE}})$. When $\overline{\mathrm{OE}}$ is low, the data outputs are enabled to function as totem-pole outputs. A high logic level forces each data output to a high-impedance state while all other inputs and outputs remain active. The clear (CLR) input invalidates all data stored in the memory array by clearing the control logic and setting OR to a low logic level on the high-to-low transition of a low-active pulse.
The SN74S225 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.
logic symbolt

$\dagger$ This symbol is in accordance with ANSI/IEEE Standard 91-1984 and IEC Publication 617-12.
functional block diagram



## schematics of inputs and outputs


absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$


Off-state output voltage .............................................................................................. 5.5 V

Storage temperature range ..................................................................... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: All voltage values are with respect to GND.
recommended operating conditions

|  |  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | Supply voltage |  | 4.75 | 5 | 5.25 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  |  |  | 0.8 | V |
| IOH | High-level output current | Q outputs |  |  | -6.5 | mA |
|  |  | All other outputs |  |  | -3.2 |  |
| IOL | Low-level output current | Q outputs |  |  | 16 | mA |
|  |  | All other outputs |  |  | 8 |  |
| ${ }^{\text {tw }}$ | Pulse duration | CLKA or CLKB high | 25 |  |  | ns |
|  |  | UNCK IN low | 7 |  |  |  |
|  |  | CLR low | 40 |  |  |  |
| $\mathrm{t}_{\text {su }}$ | Set up time before CLKAT or CLKBT | Data (see Note 2) | -20 |  |  | ns |
|  |  | $\overline{\text { CLR inactive }}$ | 25 |  |  |  |
| th | Hold time after CLKA $\uparrow$ or CLKB $\uparrow$ |  | 70 |  |  | ns |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

NOTE 2: Data must be set up within 20 ns after the load clock positive transition.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | MIN | TYP $\dagger$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IK }}$ |  | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$, | $\mathrm{I}=-18 \mathrm{~mA}$ |  |  | -1.2 | V |
| VOH | Q outputs | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$, | $1 \mathrm{OL}=-6.5 \mathrm{~mA}$ | 2.4 | 2.9 |  | V |
|  | All others | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$, | $1 \mathrm{OL}=-3.2 \mathrm{~mA}$ | 2.4 | 2.9 |  |  |
| VOL | Q outputs | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$, | $\mathrm{IOL}=16 \mathrm{~mA}$ |  | 0.35 | 0.5 | V |
|  | All others | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$, | $\mathrm{IOL}=8 \mathrm{~mA}$ |  | 0.35 | 0.5 |  |
| lozh |  | $\mathrm{V}_{\text {CC }}=5.25 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=2.4 \mathrm{~V}$ |  |  | 50 | $\mu \mathrm{A}$ |
| lozL |  | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V}$ |  |  | -50 | $\mu \mathrm{A}$ |
| 4 |  | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$, | $\mathrm{V}_{1}=5.5 \mathrm{~V}$ |  |  | 1 | mA |
| IIH | Data | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$, | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ |  |  | 40 | $\mu \mathrm{A}$ |
|  | All others |  |  |  |  | 25 |  |
| IIL | Data | $\mathrm{V}_{C C}=5.25 \mathrm{~V}$, | $\mathrm{V}_{1}=0.5 \mathrm{~V}$ |  |  | -1 | mA |
|  | All others |  |  |  |  | -0.25 |  |
| los ${ }^{\ddagger}$ |  | $\mathrm{V}_{C C}=5.25 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=0$ | -30 |  | -100 | mA |
| Icc ${ }^{\text {§ }}$ |  | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$ |  |  | 80 | 120 | mA |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ Duration of the short circuit should not exceed one second.
§ ICC is measured with all inputs grounded and the output open.
switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

| PARAMETER | $\begin{aligned} & \hline \text { FROM } \\ & \text { (INPUT) } \end{aligned}$ | TO (OUTPUT) | TEST CONDITIONS | MIN | TYP $\dagger$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $f_{\text {max }}$ | CLKA |  | $C_{L}=30 \mathrm{pF}$ | 10 | 20 |  | MHz |
|  | CLKB |  |  | 10 | 20 |  |  |
|  | UNCK IN |  |  | 10 | 20 |  |  |
| $t_{w}$ | UNCK OUT |  |  | 7 | 14 |  | ns |
| $t_{\text {dis }}$ | $\overline{O E}$ | Any Q | $C_{L}=5 \mathrm{pF}$ |  | 10 | 25 | ns |
| $\mathrm{t}_{\text {en }}$ | $\overline{\mathrm{OE}}$ | Any Q | $C_{L}=30 \mathrm{pF}$ |  | 25 | 40 | ns |
| tpLH | UNCK IN | Any Q |  |  | 50 | 75 | ns |
| tPHL |  |  |  |  | 50 | 75 |  |
| tPLH | CLKA or CLKB | OR |  |  | 190 | 300 | ns |
| tPLH | UNCK IN | OR |  |  | 40 | 60 | ns |
| tPHL |  |  |  |  | 30 | 45 |  |
| tPHL | $\overline{\text { CLR }}$ | OR |  |  | 35 | 60 | ns |
|  | CLKA or CLKB | UNCK OUT |  |  | 25 | 45 |  |
|  | UNCK IN |  |  |  | 270 | 400 |  |
|  | CLKA or CLKB | IR |  |  | 55 | 75 |  |
| tPLH | UNCK IN | IR |  |  | 255 | 400 | ns |
|  | $\overline{\text { CLR }}$ |  |  |  | 16 | 35 |  |
|  | OR $\uparrow$ | Any Q |  |  | 10 | 20 |  |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR 3-STATE OUTPUTS


VOLTAGE WAVEFORMS SET UP AND HOLD TIMES


VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES

SWITCH POSITION TABLE

| TEST | S1 |
| :---: | :---: |
| tPLH | Open |
| tPHL | Open |
| tPZH | Open |
| tpZL | Closed |
| tpHZ | Open |
| tpLZ | Closed |



VOLTAGE WAVEFORMS PULSE DURATION


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. All input pulses are supplied by generators having the following characteristics: PRR $\leq 1 \mathrm{MHz}, \mathrm{Z}_{\mathrm{o}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

## APPLICATION INFORMATION



Figure 2. Typical Waveforms for a 16-Word FIFO

APPLICATION INFORMATION


Figure 3. Expanding the SN74S225 FIFO (48 words of 10 bits shown)

Independent Asychronous Inputs and Outputs

- 16 Words by 5 Bits
- Data Rates From 0 to 40 MHz
- Fall-Through Time . . . 14 ns Typ
- 3-State Outputs
- Package Options Include Plastic Small-Outline Packages (DW), Plastic Chip Carriers (FN), and Standard Plastic 300-mil DIPs (N)


## description

This 80-bit memory uses advanced low-power Schottky technology and features high speed and fast fall-through times. It is organized as 16 words by 5 bits.

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. This FIFO is designed to process data at rates from 0 to 40 MHz in a bit-parallel format, word by word.

Data is written into memory on a low-to-high transition at the load clock (LDCK) input and is read out on a low-to-high transition at the unload clock (UNCK). The memory is full when the number of words clocked in exceeds by 16 the number of words clocked out. When the memory is full, LDCK signals have no effect. When the memory is empty, UNCK signals have no effect.
Status of the FIFO memory is monitored by the $\overline{\text { FULL }}, \overline{\text { EMPTY, }} \overline{\text { FULL }} \mathbf{- 2}$, and $\overline{\text { FULL+2 }}$ output flags. The $\overline{\text { FULL }}$ output is low when the memory is full and high when it is not full. The FULL-2 output is low when the memory contains 14 data words. The EMPTY output is low when the memory is empty and high when it is not empty. The EMPTY +2 output is low when two words remain in memory.

A low level on the reset ( $\overline{\mathrm{RST}}$ ) input resets the internal stack control pointers and also sets EMPTY low and sets $\overline{F U L L}, \overline{F U L L}-2$, and EMPTY+2 high. The Q outputs are not reset to any specific logic level. The first low-to-high transition on LDCK after either a $\overline{\text { RST }}$ pulse or from an empty condition causes EMPTY to go high and the data to appear on the Q outputs. It is important to note that the first word does not have to be unloaded. Data outputs are noninverting with respect to the data inputs and are at high impedance when the output-enable (OE) input is low. OE does not affect the output flags. Cascading is easily accomplished in the word-width direction but is not possible in the word-depth direction.

The SN74ALS229B is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

## logic symbol $\dagger$


$\dagger$ This symbol is in accordance with ANSI/IEEE Standard 91-1984 and IEC Publication 617-12. The symbol is functionally accurate but does not show the details of implementation; for these, see the logic diagram. The symbol represents the memory as if it were controlled by a single counter whose content is the number of words stored at the time. Output data is invalid when the counter content (CT) is 0.
Pin numbers shown are for the DW and N packages.
logic diagram (positive logic)


Pin numbers shown are for the DW and N packages.
timing diagram

absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$


Voltage applied to a disabled 3-state output .............................................................. 5.5 V

Storage temperature range .............................................................................. $5^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
recommended operating conditions (see Note 1)

|  |  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 4.5 | 5 | 5.5 | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  |  |  | 0.8 | V |
| ${ }^{1} \mathrm{OH}$ | High-level output current | Q outputs |  |  | -1.6 | mA |
|  |  | Status flags |  |  | -0.4 |  |
| ${ }^{\text {IOL}}$ | Low-level output current | Q outputs |  |  | 24 | mA |
|  |  | Status flags |  |  | 8 |  |
| ${ }^{\text {f clock }}$ | Clock frequency | LDCK | 0 |  | 40 | MHz |
|  |  | UNCK | 0 |  | 40 |  |
| ${ }^{\text {tw }}$ | Pulse duration | RST low | 18 |  |  | ns |
|  |  | LDCK low | 15 |  |  |  |
|  |  | LDCK high | 10 |  |  |  |
|  |  | UNCK low | 15 |  |  |  |
|  |  | UNCK high | 10 |  |  |  |
| ${ }_{\text {tsu }}$ | Setup time | Data before LDCK $\uparrow$ | 8 |  |  | ns |
|  |  | $\overline{\mathrm{RST}}$ (inactive) before LDCK $\uparrow$ | 5 |  |  |  |
|  |  | LDCK (inactive) before $\overline{\text { RST } \uparrow}$ | 5 |  |  |  |
| th | Hold time | Data after LDCK $\uparrow$ | 5 |  |  | ns |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

NOTE 1: To ensure proper operation of this high-speed FIFO device, it is necessary to provide a clean signal to the LDCK and UNCK clock inputs. Any excessive noise or glitching on the clock inputs that violates the $\mathrm{V}_{\mathrm{IL}}, \mathrm{V}_{\mathrm{IH}}$, or minimum pulse duration limits can cause a false clock or improper operation of the internal read and write pointers.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | MIN | TYPT | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIK |  | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $Y_{1}=-18 \mathrm{~mA}$ |  |  | -1.2 | V |
| VOH | Q outputs | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{OL}=-2.6 \mathrm{~mA}$ | 2.4 | 3.2 |  | V |
|  | Status flags | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V , | $1 \mathrm{OL}=-0.4 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC}}-2$ |  |  |  |
| VOL | Q outputs | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $1 \mathrm{OL}=12 \mathrm{~mA}$ |  | 0.25 | 0.4 | V |
|  |  | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $\mathrm{lOL}=24 \mathrm{~mA}$ |  | 0.35 | 0.5 |  |
|  | Status flags | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $1 \mathrm{OL}=4 \mathrm{~mA}$ |  | 0.25 | 0.4 |  |
|  | Status flags | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $\mathrm{l} \mathrm{OL}=8 \mathrm{~mA}$ |  | 0.35 | 0.5 |  |
| IOZH |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V}$ |  |  | 20 | $\mu \mathrm{A}$ |
| IOZL |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ |  |  | -20 | $\mu \mathrm{A}$ |
| 1 |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=7 \mathrm{~V}$ |  |  | 0.1 | mA |
| ${ }^{1} \mathrm{H}$ |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ |  |  | 20 | $\mu \mathrm{A}$ |
| IIL |  | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=0.4 \mathrm{~V}$ |  |  | -0.2 | mA |
| $10^{\ddagger}$ |  | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=2.25 \mathrm{~V}$ | -30 |  | -112 | mA |
| I'C |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |  |  | 85 | 140 | mA |

[^4]
## SDAS090－MARCH 1990 －REVISED JUNE 1992

switching characteristics（see Figure 1）

| PARAMETER | FROM （INPUT） | TO （OUTPUT） | $\begin{aligned} & V_{C C}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & C_{L}=50 \mathrm{pF}, \\ & R 1=500 \Omega, \\ & R 2=500 \Omega, \\ & T_{A}=0^{\circ} \mathrm{C} \text { to } 70^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX |  |
| ${ }_{\text {max }}$ | LDCK，UNCK |  | 40 |  | MHz |
| ${ }^{\text {tpd }}$ | LDCK $\uparrow$ | Any Q | 6 | 30 | ns |
|  | UNCKT |  | 6 | 30 |  |
| tplH | LDCK $\uparrow$ | EMPTY | 5 | 25 | ns |
| tPHL | UNCK $\uparrow$ |  | 6 | 27 |  |
| tPHL | $\overline{\text { RST }} \downarrow$ | EMPTY | 5 | 26 | ns |
| $t_{\text {tpd }}$ | LDCK个 | EMPTY +2 | 7 | 33 | ns |
|  | UNCK $\uparrow$ |  | 9 | 35 |  |
| tPLH | $\overline{\text { RST }} \downarrow$ | EMPTY +2 | 9 | 33 | ns |
| ${ }^{\text {tpd }}$ | LDCK $\uparrow$ | FULL－2 | 7 | 33 | ns |
|  | UNCK个 |  | 9 | 35 |  |
| tpLH | $\overline{\text { RSTT } \downarrow}$ | FULL－2 | 9 | 33 | ns |
| tpHL | LDCK $\uparrow$ | FULL | 6 | 27 | ns |
| tPLH | UNCK $\uparrow$ | FULL | 5 | 25 | ns |
|  | $\overline{\text { RST }} \downarrow$ |  | 8 | 31 |  |
| ten | OET | Q | 2 | 15 | ns |
| $\mathrm{t}_{\text {dis }}$ | OE】 | Q | 1 | 15 | ns |

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR 3-STATE OUTPUTS


VOLTAGE WAVEFORMS SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES

SWITCH POSITION TABLE

| TEST | S1 |
| :---: | :---: |
| tPLH | Open |
| tPHL | Open |
| tPZH | Open |
| tPZL | Closed |
| tPHZ | Open |
| tPLZ | Closed |




Voltage waveforms
ENABLE AND DISABLE TIMES, 3 -STATE OUTPUTS

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 1 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

- Independent Asychronous Inputs and Outputs
- 16 Words by 5 Bits
- Data Rates From 0 to 40 MHz
- Fall-Through Time . . . 14 ns Typ
- 3-State Outputs
- Package Options Include Plastic Small-Outline Packages (DW), Plastic Chip Carriers (FN), and Standard Plastic 300-mil DIPs (N)


## description

This 80-bit memory uses advanced low-power Schottky technology and features high speed and a fast fall-through time. It is organized as 16 words by 5 bits.

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. This FIFO is designed to process data at rates from 0 to 40 MHz in a bit-parallel format, word by word.
Data is written into memory on a low-to-high transition at the load clock (LDCK) input and is read out on a low-to-high transition at the unload clock (UNCK) input. The memory is full when the number of words clocked in exceeds by 16 the number of words clocked out. When the memory is full, LDCK signals have no effect. When the memory is empty, UNCK signals have no effect.
Status of the FIFO memory is monitored by the FULL, EMPTY, $\overline{\text { FULL-1 }}$, and EMPTY +1 output flags. The $\overline{\text { FULL }}$ output is low when the memory is full and high when it is not full. The $\widehat{F U L L-1}$ output is low when the memory contains 15 data words. The EMPTY output is low when the memory is empty and high when it is not empty. The EMPTY+1 output is low when one word remains in memory.
A low level on the reset ( $\overline{\mathrm{RST}}$ ) input resets the internal stack control pointers and also sets EMPTY low and sets $\overline{F U L L}, \overline{F U L L-1}$, and EMPTY+1 high. The Q outputs are not reset to any specific logic level. The first low-to-high transition on LDCK, after either a $\overline{\text { RST }}$ pulse or from an empty condition, causes EMPTY to go high and the data to appear on the Q outputs. It is important to note that the first word does not have to be unloaded. Data outputs are noninverting with respect to the data inputs and are at high impedance when the output-enable (OE) input is low. OE does not affect the output flags. Cascading is easily accomplished in the word-width direction but is not possible in the word-depth direction.
The SN74ALS233B is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

## logic symbol $\dagger$


$\dagger$ This symbol is in accordance with ANSI/IEEE Standard 91-1984 and IEC Publication 617-12. The symbol is functionally accurate but does not show the details of implementation; for these, see the logic diagram. The symbol represents the memory as if it were controlled by a single counter whose content is the number of words stored at the time. Output data is invalid when the counter content (CT) is 0.
Pin numbers shown are for the DW and $N$ packages.
logic diagram (positive logic)


Pin numbers shown are for the DW and N packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$
Supply voltage, $\mathrm{V}_{\mathrm{CC}}$.................................................................................. 7 V
Input voltage, $\mathrm{V}_{1}$. 7 V
Voltage applied to a disabled 3-state output ............................................................ 5.5 V
Operating free-air temperature range, $\mathrm{T}_{\mathrm{A}}$
$0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage temperature range
$-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR 3-STATE OUTPUTS


VOLTAGE WAVEFORMS SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES

SWITCH POSITION TABLE

| TEST | S1 |
| :---: | :---: |
| tPLH | Open |
| tPHL | Open |
| tPZH | Open |
| tPZL | Closed |
| tPHZ | Open |
| tPLZ | Closed |



VOLTAGE WAVEFORMS
PULSE DURATION


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. All input pulses are supplied by generators having the following characteristics: PRR $\leq 1 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega$, $\mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

- Asynchronous Operation
- Organized as 64 Words by 5 Bits
- Data Rates From 0 to $\mathbf{2 5} \mathbf{~ M H z}$
- 3-State Outputs
- Package Options Include Plastic Small-Outline Packages (DW), Plastic J-Leaded Chip Carriers (FN), and Standard Plastic 300-mil DIPs (N)


## description

The SN74ALS235 is a 320-bit memory utilizing advanced low-power Schottky IMPACT ${ }^{\text {m }}$ technology. It features high speed with fast fall-through times and is organized as 64 words by 5 bits.

A first-in, first-out (FIFO) memory is a storage device that allows data to be written into and read from its array at independent data rates. The SN74ALS235 is designed to process data at rates from 0 to 25 MHz in a bit-parallel format, word by word.

Data is written into memory on the rising edge of the shift-in (SI) input. When SI goes low, the first data word ripples through to the output (see Figure 1). As the FIFO fills up, the data words stack up in the order they were written. When the FIFO is full, additional shift-in pulses have no effect. Data is shifted out of memory on the falling edge of the shift-out (SO) input (see Figure 2). When the FIFO is empty, additional SO pulses have no effect. The last data word remains at the outputs until a new word falls through or reset (ㅈST) goes low.
Status of the SN74ALS235 FIFO memory is monitored by the output-ready (OR), input-ready (IR), almost-full/almost-empty (AF/AE), and half-full (HF) flags. When OR is high, valid data is available at the outputs. OR is low when SO is high and stays low when the FIFO is empty. IR is high when the inputs are ready to receive more data. IR is low when SI is high and stays low when the FIFO is full. AF/AE is high when the FIFO contains eight or less words (see Figure 5) or 56 or more words (see Figure 6). AF/AE is low when the FIFO contains between nine and 55 words. HF is high when the FIFO contains 32 or more words and is low when the FIFO contains 31 words or less (see Figure 7).
When the FIFO is empty, input data is shifted to the output automatically when SI goes low. If SO is held high during this time, the OR flag pulses high indicating valid data at the outputs (see Figure 3).
When the FIFO is full, data can be shifted in automatically by holding SI high and taking SO low. One propagation delay after SO goes low, IR will go high. If SI is still high when IR goes high, data at the inputs are automatically shifted in. Since IR is normally low when the FIFO is full and SI is high, only a high-level pulse is seen on the IR output.

IMPACT is a trademark of Texas Instruments Incorporated.

## description (continued)

The FIFO must be reset after power up with a low-level pulse on the master reset ( $\overline{\mathrm{RST}}$ ) input. This sets IR high and OR low signifying that the FIFO is empty. Resetting the FIFO sets the outputs to a low logic level (see Figure 1). If SI is high when RST goes high, the input data is shifted in and IR goes low and remains low until SI goes low. If SI goes low before RST goes high, the input data will not be shifted in and IR goes high. Data outputs are noninverting with respect to the data inputs and are at high impedance when the output-enable ( $\overline{O E}$ ) input is high. $\overline{O E}$ does not affect the status-flag outputs (see Figure 2).
The SN74ALS235 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

## logic symbol $\dagger$


$\dagger$ This symbol is in accordance with ANSI/IEEE Standard 91-1984 and IEC Publication 617-12.

## functional block diagram


logic diagram (positive logic)


## logic diagram (positive logic) (continued)



## timing diagram


$\dagger$ The last data word shifted out of the FIFO remains at the output until a new word falls through or a $\overline{\operatorname{RST}}$ pulse clears the FIFO.
$\ddagger$ While the output data is considered valid only when the OR flag is high, the stored data remains at the output. Any additional words written into the FIFO will stack up behind the first word and will not appear at the output until SO is taken low.
$64 \times 5$ ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY

SDAS108A - OCTOBER 1986 - REVISED SEPTEMBER 1993


NOTE A: SO is low.
Figure 1. Master Reset and Data-In Waveforms


NOTE A: SI is low.
Figure 2. Data-Out Waveforms


Figure 3. Data Fall-Through Waveforms


Figure 4. Automatic Data-In Waveforms

## SDAS108A - OCTOBER 1986 - REVISED SEPTEMBER 1993



Figure 5. Almost-Empty Waveforms


Figure 6. Almost-Full Waveforms


Figure 7. Half-Full Waveforms
absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$




Storage temperature range ...................................................................... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: All voltage values are with respect to GND.
recommended operating conditions


SDAS108A - OCTOBER 1986 - REVISED SEPTEMBER 1993
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | MIN | TYPt | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IK}}$ |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $I_{1}=-18 \mathrm{~mA}$ |  |  | -1.2 | V |
| VOH | Any Q | $V_{C C}=4.5 \mathrm{~V}$ | $\mathrm{I} \mathrm{OH}=-1 \mathrm{~mA}$ |  |  |  | V |
|  |  |  | $1 \mathrm{OH}=-2.6 \mathrm{~mA}$ | 2.4 | 3.2 |  |  |
|  | Flags | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $1 \mathrm{OH}=-0.4 \mathrm{~mA}$ | 2.7 | 3.4 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Any Q | $V_{C C}=4.5 \mathrm{~V}$ | $\mathrm{lOL}=12 \mathrm{~mA}$ |  | 0.25 | 0.4 | V |
|  |  |  | $1 \mathrm{OL}=24 \mathrm{~mA}$ |  | 0.35 | 0.5 |  |
|  | Flags | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$ | $\mathrm{IOL}=4 \mathrm{~mA}$ |  | 0.25 | 0.4 |  |
|  |  |  | $1 \mathrm{OL}=8 \mathrm{~mA}$ |  | 0.35 | 0.5 |  |
| IOZH |  | $V_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V}$ |  |  | 20 | $\mu \mathrm{A}$ |
| lozl |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ |  |  | -20 | $\mu \mathrm{A}$ |
| 1 |  | $V_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=7 \mathrm{~V}$ |  |  | 0.1 | mA |
| IIH |  | $V_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ |  |  | 20 | $\mu \mathrm{A}$ |
| ILL |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=0.4 \mathrm{~V}$ |  |  | -0.1 | mA |
| $10^{\ddagger}$ |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=2.25 \mathrm{~V}$ | -30 |  | -112 | mA |
| ICC |  | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$ | Low |  | 112 | 165 | mA |
|  |  | High |  | 105 | 160 |  |
|  |  | Disabled |  | 115 | 170 |  |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, los.

## switching characteristics (see Figure 9)

| PARAMETER | FROM (INPUT) | $\begin{gathered} \text { TO } \\ \text { (OUTPUT) } \end{gathered}$ | $\begin{aligned} & \mathrm{VCC}=5 \mathrm{~V}, \\ & C_{L}=50 \mathrm{pF}, \\ & R 1=500 \Omega \\ & R 2=500 \Omega \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  | $\begin{aligned} & V_{C C}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & C_{L}=50 \mathrm{pF}, \\ & R 1=500 \Omega, \\ & R 2=500 \Omega, \\ & T_{A}=\text { MIN to MAXt } \\ & \hline \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | MAX |  |
| $f_{\text {max }}$ | SI |  |  | 30 |  | 25 |  | MHz |
|  | SO |  |  | 30 |  | 25 |  |  |
| tw $\ddagger$ | IR high |  |  | 15 |  | 8 |  | ns |
| tw§ | OR high |  |  | 19 |  | 8 |  | ns |
| $\mathrm{t}_{\text {d(QV-ORH) }}$ | $Q$ valid before OR $\uparrow$ |  |  | 6 | 9 | -5 | 12 | ns |
| $\mathrm{t}_{\mathrm{d}(\mathrm{SOL}-Q X)}$ | $Q$ valid after SO $\downarrow$ |  |  | 13 |  | 4 |  | ns |
| $t_{\text {pd }}$ | SI $\downarrow$ | Q |  | 600 | 800 | 350 | 1000 | ns |
| tphL | SIT | IR |  | 20 | 26 | 8 | 30 | ns |
| tPLH | SI $\downarrow$ |  |  | 16 | 21 | 6 | 25 |  |
| tPLH ${ }^{\text {I }}$ | SI $\downarrow$ | OR |  | 600 | 800 | 350 | 1000 | ns |
| tPHL | SI $\downarrow$ | AF/AE |  | 550 | 700 | 290 | 880 | ns |
| tPLH |  |  |  | 85 | 115 | 40 | 150 |  |
| tplH | SI $\downarrow$ | HF |  | 340 | 410 | 180 | 510 | ns |
| $\mathrm{t}_{\mathrm{pd}}$ | SO $\downarrow$ | Q |  | 13 | 17 | 4 | 22 | ns |
| tPHL | SO个 | OR |  | 23 | 27 | 7 | 33 | ns |
| tPLH | SO $\downarrow$ |  |  | 20 | 24 | 6 | 30 |  |
| tPLH ${ }^{\text {d }}$ | SO $\downarrow$ | IR |  | 600 | 800 | 350 | 1000 | ns |
| tPHL | SO $\downarrow$ | AF/AE |  | 550 | 700 | 290 | 880 | ns |
| tPLH |  |  |  | 85 | 115 | 35 | 150 |  |
| tpHL | SO $\downarrow$ | HF |  | 340 | 410 | 170 | 510 | ns |
| tPHL | $\overline{\text { RST } \downarrow}$ | OR |  | 22 | 26 | 10 | 34 | ns |
| tPLH | $\overline{\text { RSTT } \uparrow ~}$ | IR |  | 12 | 18 | 5 | 22 | ns |
| tPHL | $\overline{\text { RST }} \downarrow$ | IR |  | 12 | 18 | 5 | 22 | ns |
|  |  | Q |  | 14 | 17 | 5 | 19 |  |
| ${ }^{\text {dis }}$ | $\overline{\mathrm{OE} \uparrow}$ | Q |  | 7 | 13 | 2 | 15 | ns |
| $\mathrm{t}_{\text {en }}$ | $\overline{\mathrm{O}} \downarrow$ | Q |  | 6 | 12 | 2 | 13 | ns |

$\dagger$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
$\ddagger$ The IR output pulse occurs when the FIFO is full, SI is high, and SO is pulsed (see Figure 4).
§ The OR output pulse occurs when the FIFO is empty, SO is high, and SI is pulsed (see Figure 3).
T Data throughput or fall-through times

APPLICATION INFORMATION


Figure 8. 192-Word by 15-Bit Expansion

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR 3-STATE OUTPUTS


Voltage waveforms
SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES

SWITCH POSITION TABLE

| TEST | S1 |
| :---: | :---: |
| tpLH | Open |
| tPHL | Open |
| tPZH | Open |
| tPZL | Closed |
| tpHZ | Open |
| tpLZ | Closed |




ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS

NOTES: A. $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance.
B. All input pulses are supplied by generators having the following characteristics: PRR $\leq 1 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega$, $\mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
D. The outputs are measured one at a time with one transition per measurement.

Figure 9. Load Circuit and Voltage Waveforms
General Information ..... 1
Telecom Single-Bit FIFOs ..... 2
Reduced-Width FIFOs ..... 3
9-Bit Clocked/Strobed FIFOs ..... 4
8- and 9-Bit Asynchronous FIFOs ..... 5
9-Bit Synchronous FIFOs ..... 6
18-Bit Clocked FIFOs ..... 7
18-Bit Strobed FIFOs ..... 8
Multi-QTM 18-Bit FIFO ..... 9
3.3-V Low-Powered 18-Bit FIFOs ..... 10
DSP 32- and 36-Bit Clocked FIFOs ..... 11
Internetworking 36-Bit Clocked FIFOs ..... 12
High-Bandwidth Computing 36-Bit Clocked FIFOs ..... 13
Military FIFOs ..... 14
Application Reports ..... 15
Mechanical Data ..... 16

## 9-BIT CLOCKED/STROBED FIFOS

Features

- $0.8-\mu \mathrm{m}$ CMOS process
- Support clock rates up to 67 MHZ
- Fast access times
- High drive capabilities
- Depths from 32 to 2 K words
- Output edge control (OECM) circuitry coupled with distributed $\mathrm{V}_{\mathrm{CC}}$ and GND
- Available in JEDEC reduced-height 64-pin TQFP, PCMCIA Type I compliant

Benefits

- Fast access times combined with low power
- Supports high-performance systems
- Access times as low as 12 ns for improved performance
- $-8-\mathrm{mA}$ to $16-\mathrm{mA}$ drive capability for high-fanout and bus applications
- Allows greater system optimization
- Improved noise immunity and mutual coupling effects
- Board-space savings of up to $23 \%$ over 32-pin PLCC option
- Free-Running Read and Write Clocks Can Be Asynchronous or Coincident
- Read and Write Operations Synchronized to Independent System Clocks
- Input-Ready Flag Synchronized to Write Clock
- Output-Ready Flag Synchronized to Read Clock
- 2048 Words by 9 Blts
- Low-Power Advanced CMOS Technology
- Programmable Almost-Full/Almost-Empty Flag
- Input-Ready, Output-Ready, and Half-Full Flags
- Cascadable in Word Width and/or Word Depth
- Fast Access Times of 12 ns With a 50-pF Load
- Data Rates From 0 to 67 MHz
- 3-State Outputs
- Available in 44-Pin PLCC (FN), Space-Saving 64-Pin Thin Quad Flat (PM), and Reduced-Height 64-Pin Thin Quad Flat (PAG) Packages


## description

The SN74ACT7807 is a 2048-word by 9-bit FIFO with high speed and fast access times. It processes data at rates up to 67 MHz and access times of 12 ns in a bit-parallel format. Data outputs are noninverting with respect to the data inputs. Expansion is easily accomplished in both word width and word depth.
The write-clock (WRTCLK) and read-clock (RDCLK) inputs should be free running and can be asynchronous or coincident. Data is written to memory on the rising edge of WRTCLK when the write-enable (WRTEN1/DP9, WRTEN2) inputs are high and the input-ready (IR) flag output is high. Data is read from memory on the rising edge of RDCLK when the read-enable (RDEN1, RDEN2) and output-enable (OE) inputs are high and the output-ready (OR) flag output is high. The first word written to memory is clocked through to the output buffer regardless of the levels on RDEN1, RDEN2, and OE. The OR flag indicates that valid data is present on the output buffer.
The FIFO can be reset asynchronous to WRTCLK and RDCLK. $\overline{\text { RESET must be asserted while at least four }}$ WRTCLK and four RDCLK cycles occur to clear the synchronizing registers. Resetting the FIFO initializes the IR, OR, and HF flags low and the AF/AE flag high. The FIFO must be reset upon power up.

The SN74ACT7807 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.


NC - No internal connection
logic symbolt

$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the FN package.

## functional block diagram



## Terminal Functions

| TERMINAL NAME | I/O | DESCRIPTION |
| :---: | :---: | :---: |
| AF/AE | 0 | Almost-full/almost-empty flag. Depth offset values can be programmed for AF/AE or the default value of 256 can be used for both the almost-empty offset $(X)$ and the almost-full offset $(Y)$. AF/AE is high when memory contains $X$ or less words or ( 2048 - Y) or more words. AF/AE is high after reset. |
| D0-D8 | 1 | Nine-bit data input port |
| HF | 0 | Hali-full flag. HF is high when the FIFO memory contains 1024 or more words. HF is low after reset. |
| IR | 0 | Input-ready flag. IR is synchronized to the low-to-high transition of WRTCLK. When IR is low, the FIFO is full and writes are disabled. IR is low during reset and goes high on the second low-to-high transition of WRTCLK after reset. |
| OE | 1 | Output enable. When OE, RDEN1, RDEN2 and OR are high, data is read from the FIFO on a low-to-high transition of RDCLK. When OE is low, reads are disabled and the data outputs are in the high-impedance state. |
| OR | 0 | Output-ready flag. OR is synchronized to the low-to-high transition of RDCLK. When OR is low, the FIFO is empty and reads are disabled. Ready data is present on Q0-Q17 when OR is high. OR is low during reset and goes high on the third low-to-high transition of RDCLK after the first word is loaded to empty memory. |
| PEN | 1 | Program enable. After reset and before the first word is written to the FIFO, the binary value on D0-D8 and DP9 is latched as an AF/AE offset value when $\overline{\text { PEN }}$ is low and WRTCLK is high. |
| Q0-Q8 | 0 | Nine-bit data output port. After the first valid write to empty memory, the first word is output on Q0-Q8 on the third rising edge of RDCLK. OR is also asserted high at this time to indicate ready data. When OR is low, the last word read from the FIFO is present on Q0-Q8. |
| RDCLK | 1 | Read clock. RDCLK is a continuous clock and can be asynchronous or coincident to WRTCLK. A low-to-high transition of RDCLK reads data from memory when RDEN1, RDEN2, OE, and OR are high. OR is synchronous to the low-to-high transition or RDCLK. |
| RDEN1, RDEN2 | 1 | Read enables. When RDEN1, RDEN2, OE, and OR are high, data is read from the FIFO on the low-to-high transition of RDCLK. |
| RESET | 1 | Reset. To reset the FIFO, four low-to-high transitions of RDCLK and four low-to-high transitions of WRTCLK must occur while RESET is low. This sets HF, IR, and OR low and AF/AE high. |
| WRTCLK | 1 | Write clock. WRTCLK is a continuous clock and can be asynchronous or coincident to RDCLK. A low-to-high transition of WRTCLK writes data to memory when WRTEN1/DP9, WRTEN2, and IR are high. IR is synchronous to the low-to-high transition of WRTCLK. |
| WRTEN1/DP9 | 1 | Write enable/data pin 9. When WRTEN1/DP9, WRTEN2, and IR are high, data is written to the FIFO on a low-to-high transition of WRTCLK. When programming an AF/AE offset value, WRTEN1/DP9 is used as the most significant data bit. |
| WRTEN2 | 1 | Write enable. When WRTEN1/DP9, WRTEN2, and IR are high, data is written to the FIFO on a low-to-high transition of WRTCLK. |

## CLOCKED FIRST-IN, FIRST-OUT MEMORY

SCAS200B - JANUARY 1991 - REVISED JULY 1995

## offset values for AF/AE

The almost-full/almost-empty flag has two programmable limits: the almost-empty offset value $(\mathrm{X})$ and the almost-full offset value $(\mathrm{Y})$. They can be programmed after the FIFO is reset and before the first word is written to memory. If the offsets are not programmed, the default values of $X=Y=256$ are used. The AF/AE flag is high when the FIFO contains $X$ or less words or ( $2048-\mathrm{Y}$ ) or more words.

Program enable ( $\overline{\mathrm{PEN}}$ ) should be held high throughout the reset cycle. $\overline{\mathrm{PEN}}$ can be brought low only when IR is high and WRTCLK is low. On the following low-to-high transition of WRTCLK, the binary value on D0-D8 and WRTEN1/DP9 is stored as the almost-empty offset value $(\mathrm{X})$ and the almost-full offset value ( Y ). Holding PEN low for another low-to-high transition of WRTCLK reprograms Y to the binary value on D0-D8 and WRTEN1/DP9 at the time of the second WRTCLK low-to-high transition. While the offsets are programmed, data is not written to the FIFO memory regardless of the state of the write enables (WRTEN1/DP9, WRTEN2). A maximum value of 1023 can be programmed for either X or Y (see Figure 1). To use the default values of $X=Y=256, \overline{P E N}$ must be held high.


Figure 1. Programming $X$ and $Y$ Separately


Figure 2. Reset Cycle


Figure 3. Write Cycle


Figure 4. Read Cycle

## SN74ACT7807

## $2048 \times 9$

## CLOCKED FIRST-IN, FIRST-OUT MEMORY <br> SCAS200B - JANUARY 1991 - REVISED JULY 1995

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$


$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## recommended operating conditions

|  |  |  | 'ACT7807-15 |  | 'ACT7807-20 |  | 'ACT7807-25 |  | 'ACT7807-40 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 4.5 | 5.5 | 4.5 | 5.5 | 4.5 | 5.5 | 4.5 | 5.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage |  | 2 |  | 2 |  | 2 |  | 2 |  | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage |  |  | 0.8 |  | 0.8 |  | 0.8 |  | 0.8 | V |
| IOH | High-level output current | Q outputs, flags |  | -8 |  | -8 |  | -8 |  | -8 | mA |
| IOL | Low-level output current | Q outputs |  | 16 |  | 16 |  | 16 |  | 16 | mA |
|  |  | Flags |  | 8 |  | 8 |  | 8 |  | 8 |  |
| ${ }^{\text {f clock }}$ | Clock frequency |  |  | 67 |  | 50 |  | 40 |  | 25 | MHzns |
| ${ }^{\text {tw }}$ | Pulse duration | WRTCLK high or low | 6 |  | 8 |  | 9 |  | 13 |  |  |
|  |  | RDCLK high or low | 6 |  | 8 |  | 9 |  | 13 |  |  |
|  |  | PEN low | 6 |  | 9 |  | 9 |  | 13 |  |  |
| $\mathrm{t}_{\text {su }}$ | Setup time | DO-D8 before WRTCLK $\uparrow$ | 4 |  | 5 |  | 5 |  | 5 |  | ns |
|  |  | WRTEN1, WRTEN2 before WRTCLK $\uparrow$ | 4 |  | 5 |  | 5 |  | 5 |  |  |
|  |  | OE, RDEN1, RDEN2 before RDCLK $\uparrow$ | 5 |  | 6 |  | 6 |  | 6.5 |  |  |
|  |  | Reset: $\overline{R E S E T}$ low before first WRTCLK $\uparrow$ and RDCLK $\ddagger \ddagger$ | 7 |  | 8 |  | 8 |  | 8 |  |  |
|  |  | $\overline{\text { PEN }}$ before WRTCLK $\uparrow$ | 4 |  | 5 |  | 5 |  | 5 |  |  |
| th | Hold time | D0-D8 after WRTCLK个 | 0 |  | 0 |  | 0 |  | 0 |  | ns |
|  |  | WRTEN1, WRTEN2 after WRTCLK $\uparrow$ | 0 |  | 0 |  | 0 |  | 0 |  |  |
|  |  | $\begin{aligned} & \text { OE, RDEN1, RDEN2 } \\ & \text { after RDCLK } \uparrow \end{aligned}$ | 0 |  | 0 |  | 0 |  | 0 |  |  |
|  |  | Reset: $\overline{\text { RESET }}$ low after fourth WRTCLK $\uparrow$ and RDCLK $\uparrow \ddagger$ | 5 |  | 5 |  | 5 |  | 5 |  |  |
|  |  | $\overline{\text { PEN }}$ high after WRTCLK $\downarrow$ | 0 |  | 0 |  | 0 |  | 0 |  |  |
|  |  | $\overline{\text { PEN }}$ low after WRTCLK $\uparrow$ | 3 |  | 3 |  | 3 |  | 3 |  |  |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  | 0 | 70 | 0 | 70 | 0 | 70 | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |

[^5]electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  |  | MIN | TYP† | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{I} \mathrm{OH}=-8 \mathrm{~mA}$ |  | 2.4 |  |  | V |
| Vol | Flags | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{OLL}=8 \mathrm{~mA}$ |  |  |  | 0.5 | V |
|  | Q outputs | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $\mathrm{l} \mathrm{OL}=16 \mathrm{~mA}$ |  |  |  | 0.5 |  |
| 11 |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or 0 |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| loz |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}$ or 0 |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| ICC |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=\mathrm{V}_{\text {cc }}-0.2 \mathrm{~V}$ or 0 |  |  |  | 400 | $\mu \mathrm{A}$ |
| $\Delta^{\prime} \mathrm{CC}^{\ddagger}$ | WRTEN1/DP9 | $V_{C C}=5.5 \mathrm{~V}$, | One input at 3.4 V , | Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND |  |  | 2 | mA |
|  | Other inputs |  |  |  |  |  | 1 |  |
| $\mathrm{C}_{\mathrm{i}}$ |  | $V_{1}=0$, | $\mathrm{f}=1 \mathrm{MHz}$ |  |  | 4 |  | pF |
| $\mathrm{C}_{0}$ |  | $\mathrm{V}_{\mathrm{O}}=0$, | $\mathrm{f}=1 \mathrm{MHz}$ |  |  | 8 |  | pF |


$\ddagger$ This is the supply current for each input that is at one of the specified TTL voltage levels rather 0 V or $\mathrm{V}_{\mathrm{CC}}$.
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (unless otherwise noted) (see Figures 9 and 10)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | 'ACT7807-15 |  |  | 'ACT7807-20 |  | 'ACT7807-25 |  | 'ACT7807-40 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYPt | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| ${ }^{\prime}$ max | WRTCLK or RDCLK |  | 67 |  |  | 50 |  | 40 |  | 25 |  | MHz |
| tpd | RDCLK $\uparrow$ | Any Q | 3 | 9 | 12 | 3 | 13 | 3 | 18 | 3 | 25 | ns |
| $t_{p d}{ }^{\text {® }}$ |  |  |  | 8 |  |  |  |  |  |  |  |  |
| ${ }^{\text {tpd }}$ | WRTCLK $\uparrow$ | IR | 1 |  | 9 | 1 | 12 | 1 | 14 | 1 | 16 | ns |
| tpd | RDCLK $\uparrow$ | OR | 1 |  | 9 | 2 | 12 | 2 | 14 | 2 | 16 | ns |
|  | WRTCLK ${ }^{\text {' }}$ | AF/AE | 2 |  | 16 | 2 | 20 | 2 | 25 | 2 | 30 | ns |
| tpd | RDCLK $\uparrow$ |  | 2 |  | 17 | 2 | 20 | 2 | 25 | 2 | 30 |  |
| tPLH | WRTCLK $\uparrow$ | HF | 2 |  | 19 | 2 | 21 | 2 | 23 | 2 | 25 | ns |
| tPHL | RDCLK $\uparrow$ |  | 2 |  | 16 | 2 | 18 | 2 | 20 | 2 | 22 |  |
| tPLH | RESET low | AF/AE | 1 |  | 12 | 1 | 18 | 1 | 22 | 1 | 24 | ns |
| tPHL |  | HF | 2 |  | 12 | 2 | 18 | 2 | 22 | 2 | 24 |  |
| ten | OE | Any Q | 2 |  | 10 | 2 | 13 | 2 | 15 | 2 | 18 | ns |
| $\mathrm{t}_{\text {dis }}$ |  |  | 1 |  | 11 | 1 | 13 | 1 | 15 | 1 | 18 |  |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
§ This parameter is measured with $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ (see Figure 5 ).
operating characteristics, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS | TYP |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance per FIFO channel | Outputs enabled | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{f}=5 \mathrm{MHz}$ | 91 |

TYPICAL CHARACTERISTICS
PROPAGATION DELAY TIME
vs
LOAD CAPACITANCE


Figure 5
ACTIVE ICC
vs
FREQUENCY


Figure 6

## TYPICAL CHARACTERISTICS

## calculating power dissipation

With $\mathrm{ICC}_{(f)}$ taken from Figure 6, the maximum power dissipation ( $\mathrm{P}_{\mathrm{T}}$ ) of the SN74ACT7807 can be calculated by:

$$
\mathrm{P}_{\mathrm{T}}=\mathrm{V}_{\mathrm{CC}} \times\left[\mathrm{l}_{\mathrm{CC}(\mathrm{f})}+\left(\mathrm{N} \times \Delta \mathrm{l}_{\mathrm{CC}} \times \mathrm{dc}\right)\right]+\Sigma\left(\mathrm{C}_{\mathrm{L}} \times \mathrm{V}_{\mathrm{CC}}{ }^{2} \times \mathrm{f}_{\mathrm{o}}\right)
$$

A more accurate power calculation based on device use and average number of data outputs switching can be found by:

$$
P_{T}=V_{C C} \times\left[l \operatorname{lCC}(l)+\left(N \times \Delta l_{C C} \times d c\right)\right]+\Sigma\left(C_{p d} \times V_{C C}^{2} \times f_{i}\right)+\Sigma\left(C_{L} \times V_{C C}{ }^{2} \times f_{0}\right)
$$

where:

|  |  |
| :---: | :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |



Figure 7. SN74ACT7807 Idle Icc With WRTCLK Switching, Other Inputs at 0 or $\mathbf{V}_{\mathrm{CC}}-\mathbf{0 . 2} \mathbf{V}$ and Outputs Disconnected

INSTRUMENTS


Figure 8. Word-Depth Expansion: 4096 Words by 9 Bits


Figure 9. Word-Width Expansion: 2048 Words by 18 Bits

## PARAMETER MEASUREMENT INFORMATION



Figure 10. Standard CMOS Outputs (IR, OR, HF, AFIAE)


VOLTAGE WAVEFORMS

| PARAMETER |  | R1, R2 | $C_{L}{ }^{\text {t }}$ | S1 |
| :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {ten }}$ | tPZH | $500 \Omega$ | 50 pF | Open |
|  | tpZL |  |  | Closed |
| ${ }^{\text {dis }}$ | tPHZ | $500 \Omega$ | 50 pF | Open |
|  | tplz |  |  | Closed |
| tpd |  | $500 \Omega$ | 50 pF | Open |

$\dagger$ Includes probe and test fixture capacitance
Figure 11. 3-State Outputs (Any Q)

- Load Clocks and Unload Clocks Can Be Asynchronous or Coincident
- 2048 Words by 9 Bits
- Low-Power Advanced CMOS Technology
- Fast Access Times of 15 ns With a 50-pF Load
- Programmable Almost-Full/Almost-Empty Flag


## - Expansion Logic for Depth Cascading

- Empty, Full, and Half-Full Flags
- Fall-Through Time of 20 ns Typ
- Data Rates From 0 to $50 \mathbf{~ M H z}$
- 3-State Outputs
- Available in 44-Pin PLCC (FN), Space-Saving 64-Pin Thin Quad Flat (PM), and Reduced-Height 64-Pin Quad Flat (PAG) Packages


## description

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The SN74ACT7808 is a 2048-word by 9-bit FIFO designed for high speed and fast access times. It processes data at rates up to 50 MHz and access times of 15 ns in a bit-parallel format.

Data is written into memory on a low-to-high transition at the load-clock (LDCK) input and is read out on a low-to-high transition at the unload-clock (UNCK) input. The memory is full when the number of words clocked in exceeds the number of words clocked out by 2048. When the memory is full, LDCK signals have no effect on the data residing in memory. When the memory is empty, UNCK signals have no effect.
Status of the FIFO memory is monitored by the full (FULL), empty ( $\overline{\mathrm{EMPTY}}$ ), half-full (HF), and almost-full/almost-empty (AF/AE) flags. The FULL output is low when the memory is full and high when the memory is not full. The EMPTY output is low when the memory is empty and high when it is not empty. The HF output is high when the FIFO contains 1024 or more words and is low when it contains 1023 or less words. The AF/AE status flag is a programmable flag. The first one or two low-to-high transitions of LDCK after reset can be used to program the almost-empty offset value $(X)$ and the almost-full offset value ( $Y$ ) if program enable $(\overline{P E N})$ is low. The AF/AE flag is high when the FIFO contains $X$ or less words or $(2048-Y)$ or more words. The AF/AE flag is low when the FIFO contains between $(X+1)$ and $(2047-Y)$ words.
A low level on the reset ( $\overline{R E S E T}$ ) input resets the internal stack pointers and sets FULL high, AF/AE high, HF low, and EMPTY low. The Q outputs are not reset to any specific logic level. The FIFO must be reset upon power up.
The first word loaded into empty memory causes EMPTY to go high and the data to appear on the Q outputs. It is important to note that the first word does not have to be unloaded. Data outputs are noninverting with respect to the data inputs and are in the high-impedance state when the output-enable (OE) input is low. OE does not affect the output flags.
Cascading is easily accomplished in the word-width and word-depth directions. When not using the FIFO in depth expansion, cascade enable ( $\overline{\mathrm{CASEN}}$ ) must be tied high.
The SN74ACT7808 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.


PAG OR PM PACKAGE
(TOP VIEW)


NC - No internal connection
logic symbolt

$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the FN package.

## functional block diagram



## Terminal Functions

| TERMINAL NAME | 1/0 | DESCRIPTION |
| :---: | :---: | :---: |
| AF/AE | 0 | Almost-full/almost-empty flag. Depth-offset values can be programmed for AF/AE or the default value of 256 can be used for both the almost-empty offset $(\mathrm{X})$ and the almost-full offiset $(\mathrm{Y})$. AF/AE is high when memory contains X or less words or ( 2048 - Y) or more words. AF/AE is high after reset. |
| CASEN ${ }^{+}$ | 1 | Cascade enable. When multiple SN74ACT7808 devices are depth cascaded, every device must have $\overline{\text { CASEN }}$ tied low. CASEN must be tied high when a device is not used in depth expansion. |
| D0-D8 | 1 | Nine-bit data input port |
| DP9 | 1 | DP9 is used as the most significant bit when programming the AF/AE offset values. |
| EMPTY | 0 | Empty flag. EMPTY is low when the FIFO memory is empty. A FIFO reset also causes EMPTY to go low. |
| FL' $\dagger$ | 1 | First load. When multiple SN74ACT7808 devices are depth cascaded, the first device in the chain must have its FLinput tied low and all other devices must have their $\overline{F L}$ inputs tied high. |
| $\overline{\text { FULL }}$ | 0 | Full flag. FULL is low when the FIFO is full. A FIFO reset causes FULL to go high. |
| HF | 0 | Half-full flag. HF is high when the FIFO memory contains 1024 or more words. HF is low after reset. |
| LDCK | 1 | Load clock. Data is written to the FIFO on the rising edge of LDCK when FULL is high. |
| OE | 1 | Output enable. When OE is low, D0-D8 are in the high-impedance state. |
| PEN | 1 | Program enable. After reset and before the first word is written to the FIFO, the binary value on D0-D8 and DP9 is latched as an AF/AE offset value when PEN is low and LDCK is high. |
| Q0-Q8 | 0 | Nine-bit data output port |
| $\overline{\text { RESET }}$ | 1 | Reset. A low level on $\overline{\text { EESET }}$ resets the FIFO and drives FULL and AF/AE high and HF and EMPTY low. |
| UNCK | 1 | Unload clock. Data is read from the FIFO on the rising edge of UNCK when EMPTY is high. |
| XIt | 1 | Expansion input (XI) and expansion output (XO). When multiple SN74ACT7808 devices are depth cascaded, the XO |
| xot | 0 | connected to the XI of the first device in the chain. |

$\dagger$ See Figures 5 and 6 for application information on FIFO word-width and word-depth expansions, respectively.

## STROBED FIRST-IN, FIRST-OUT MEMORY

SCAS205B - FEBRUARY 1991 - REVISED SEPTEMBER 1995

## offset values for AF/AE

The almost-full/almost-empty flag has two programmable limits: the almost-empty offset value $(X)$ and the almost-full offset value ( Y ). They can be programmed after the FIFO is reset and before the first word is written to memory. If the offsets are not programmed, the default values of $\mathrm{X}=\mathrm{Y}=256$ are used. The AF/AE flag is high when the FIFO contains $X$ or less words or $(2048-Y)$ or more words.

To program the offset values, program enable ( $\overline{\mathrm{PEN}}$ ) can be brought low after reset only when LDCK is low. On the following low-to-high transition of LDCK, the binary value on D0-D8 and DP9 is stored as the almost-empty offset value $(\mathrm{X})$ and the almost-full offset value ( Y ). Holding $\overline{\text { PEN }}$ low for another low-to-high transition of LDCK reprograms $Y$ to the binary value on DO-D8 and DP9 at the time of the second LDCK low-to-high transition. Writes to the FIFO memory are disabled while the offsets are programmed. A maximum value of 1023 can be programmed for either $X$ or $Y$ (see Figure 1). To use the default values of $X=Y=256$, $\overline{P E N}$ must be held high.


Figure 1. Programming $X$ and $Y$ Separately


## SN74ACT7808

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

| Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$ | -0.5 V to 7 V |
| :---: | :---: |
| Input voltage, $\mathrm{V}_{1}$ | 7 V |
| Voltage applied to a disabled 3-state output | 5.5 V |
| Operating free-air temperature range, $\mathrm{T}_{\mathrm{A}}$ | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| Storage temperature range, $\mathrm{T}_{\text {stg }}$ | $65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
recommended operating conditions

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  |  | MIN | TYPt | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V OH |  | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $1 \mathrm{OH}=-8 \mathrm{~mA}$ |  | 2.4 |  |  | V |
| VOL | Flags | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $\mathrm{I} \mathrm{OL}=8 \mathrm{~mA}$ |  |  |  | 0.5 | V |
|  | Q outputs | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $\mathrm{l} \mathrm{OL}=16 \mathrm{~mA}$ |  |  |  | 0.5 |  |
| 4 |  | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or 0 |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| loz |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$ or 0 |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| ICC |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$ or |  |  |  | 400 | $\mu \mathrm{A}$ |
| $\mathrm{SlCC}^{\ddagger}$ |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | One input at 3.4 V , | Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND |  |  | 1 | mA |
| $\mathrm{C}_{\mathrm{i}}$ |  | $\mathrm{V}_{1}=0$, | $\mathrm{f}=1 \mathrm{MHz}$ |  |  | 4 |  | pF |
| $\mathrm{C}_{0}$ |  | $\mathrm{V}_{\mathrm{O}}=0$, | $\mathrm{f}=1 \mathrm{MHz}$ |  |  | 8 |  | pF |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ This is the increase in supply current for each input, excluding XI, that is at one of the specified TTL voltage levels rather 0 V or $\mathrm{V}_{\mathrm{CC}}$.
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (unless otherwise noted) (see Figures 7 and 8)

| PARAMETER | $\begin{aligned} & \text { FROM } \\ & \text { (INPUT) } \end{aligned}$ | TO (OUTPUT) | 'ACT7808-20 |  |  | 'ACT7808-25 |  | 'ACT7808-30 |  | 'ACT7808-40 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP $\dagger$ | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| ${ }_{\text {max }}$ | LDCK or UNCK |  | 50 |  |  | 40 |  | 33.3 |  | 25 |  | MHz |
| ${ }^{\text {tpd }}$ | LDCK $\uparrow$ | Any Q | 5 |  | 20 | 5 | 22 | 5 | 25 | 5 | 28 | ns |
|  | UNCK $\uparrow$ |  | 4.5 | 11 | 15 | 4.5 | 18 | 4.5 | 20 | 4.5 | 22 |  |
| $t_{p d}{ }^{\S}$ |  |  |  | 10 |  |  |  |  |  |  |  |  |
| ${ }^{\text {tPLH }}$ | LDCK $\uparrow$ | EMPTY | 4 |  | 15 | 4 | 17 | 4 | 19 | 4 | 21 | ns |
| tPHL | UNCK $\uparrow$ |  | 2 |  | 15 | 2 | 17 | 2 | 19 | 2 | 21 |  |
|  | RESET Iow |  | 2 |  | 16 | 2 | 18 | 2 | 20 | 2 | 22 |  |
| tPHL | LDCK $\uparrow$ | FULL | 4 |  | 15 | 4 | 17 | 4 | 19 | 4 | 21 | ns |
| ${ }^{\text {tPLH }}$ | UNCK $\uparrow$ |  | 4 |  | 14 | 4 | 16 | 4 | 18 | 4 | 20 |  |
|  | RESET low |  | 2 |  | 18 | 2 | 20 | 2 | 22 | 2 | 24 |  |
| $t_{\text {tpd }}$ | LDCK $\uparrow$ | AF/AE | 2 |  | 16 | 2 | 18 | 2 | 20 | 2 | 22 | ns |
|  | UNCK个 |  | 2 |  | 16 | 2 | 18 | 2 | 20 | 2 | 22 |  |
| tpLH | RESET low |  | 0 |  | 10 | 0 | 12 | 0 | 14 | 0 | 16 |  |
| tPLH | LDCK $\uparrow$ | HF | 2 |  | 19 | 2 | 21 | 2 | 23 | 2 | 25 | ns |
| tPHL | UNCK $\uparrow$ |  | 2 |  | 16 | 2 | 18 | 2 | 20 | 2 | 22 |  |
|  | RESET low |  | 2 |  | 12 | 2 | 14 | 2 | 16 | 2 | 18 |  |
| tPLH | UNCK个 | XO | 2 |  | 11 | 2 | 13 | 2 | 15 | 2 | 17 | ns |
| tphL | LDCK $\uparrow$ |  | 2 |  | 11 | 2 | 13 | 2 | 15 | 2 | 17 |  |
| ten | OE | Any Q | 1 |  | 10 | 1 | 12 | 1 | 14 | 1 | 16 | ns |
| $\mathrm{t}_{\text {dis }}$ |  |  | 1 |  | 9 | 1 | 11 | 1 | 13 | 1 | 15 |  |
| ten | XI high | Any Q | 3 |  | 13 | 3 | 15 | 3 | 17 | 3 | 19 | ns |
| $t_{\text {dis }}$ | XO high |  |  |  | 4 |  | 4 |  | 4 |  | 4 |  |

$\dagger$ All typical values are at $V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\S$ This parameter is measured with $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ (see Figure 3).
operating characteristics, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS | TYP |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance per FIFO channel | Outputs enabled | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \quad \mathrm{f}=5 \mathrm{MHz}$ | 91 |

## TYPICAL CHARACTERISTICS



Figure 3


Figure 4

## TYPICAL CHARACTERISTICS

## calculating power dissipation

With $\mathrm{ICC}_{(\mathrm{f})}$ taken from Figure 4, the maximum power dissipation ( $\mathrm{P}_{\mathrm{T}}$ ) of the SN74ACT7808 can be calculated by:

$$
P_{T}=V_{C C} \times\left[l_{C C(f)}+\left(N \times \Delta l_{C C} \times d c\right)\right]+\Sigma\left(C_{L} \times V_{C C}{ }^{2} \times f_{0}\right)
$$

A more accurate power calculation based on device use and average number of data outputs switching can be found by:

$$
P_{T}=V_{C C} \times\left[l_{C C}+\left(N \times \Delta l_{C C} \times d C\right)\right]+\Sigma\left(C_{p d} \times V_{C C}^{2} \times f_{i}\right)+\Sigma\left(C_{L} \times V_{C C}^{2} \times f_{0}\right)
$$

where:

```
ICC = power-down ICC maximum
\(\mathrm{N}=\) number of inputs driven by a TTL device
\(\Delta I_{C C}=\) increase in supply current
\(\mathrm{dc}=\) duty cycle of inputs at a TTL high level of 3.4 V
\(\mathrm{C}_{\mathrm{pd}}=\) power dissipation capacitance
\(\mathrm{C}_{\mathrm{L}}=\) output capacitive load
\(f_{i}=\) data input frequency
\(\mathrm{f}_{\mathrm{O}}=\) data output frequency
```


## APPLICATION INFORMATION



Figure 5. Word-Width Expansion: 2048 Words by 18 Bits

## APPLICATION INFORMATION

## depth cascading (see Figure 6)

The SN74ACT7808 provides expansion logic necessary for cascading an unlimited number of the FIFOs in depth. $\overline{\text { CASEN }}$ must be low on all FIFOs used in depth expansion. FL must be tied low on the first FIFO in the chain; all others must have $\overline{F L}$ tied high. The expansion-out (XO) output of a FIFO must be tied to the expansion-in (XI) input of the next FIFO in the chain. The XO output of the last FIFO is tied to the XI input of the first FIFO to complete the loop. Data buses are common to each FIFO in the chain. A composite EMPTY and FULL signal must be generated to indicate boundary conditions.


Figure 6. Depth Cascading to Form a $6 \mathrm{~K} \times 9$ FIFO

## PARAMETER MEASUREMENT INFORMATION



Figure 7. Standard CMOS Outputs (XO, EMPTY, FULL, AF/AE, HF)


LOAD CIRCUIT


VOLTAGE WAVEFORMS

| PARAMETER |  | R1, R2 | $C_{L}{ }^{\dagger}$ | S1 |
| :---: | :---: | :---: | :---: | :---: |
| $t_{\text {en }}$ | tPZH | $500 \Omega$ | 50 pF | Open |
|  | tPZL |  |  | Closed |
| ${ }^{\text {d dis }}$ | tphz | $500 \Omega$ | 50 pF | Open |
|  | tplz |  |  | Closed |
| tpd |  | $500 \Omega$ | 50 pF | Open |

$\dagger$ Includes probe and test fixture capacitance
Figure 8. 3-State Outputs (Any Q)
General Information
Telecom Single-Bit FIFOs ..... 2
Reduced-Width FIFOs ..... 3
9-Bit Clocked/Strobed FIFOs ..... 4
8- and 9-Bit Asynchronous FIFOs5
9-Bit Synchronous FIFOs ..... 6
18-Bit Clocked FIFOs ..... 7
18-Bit Strobed FIFOs ..... 8
Multi-Q™ 18-Bit FIFO ..... 9
3.3-V Low-Powered 18-Bit FIFOs ..... 10
DSP 32- and 36-BIt Clocked FIFOs ..... 11
Internetworking 36-Bit Clocked FIFOs ..... 12
High-Bandwidth Computing 36-Bit Clocked FIFOs ..... 13
Military FIFOs ..... 14
Application Reports ..... 15
Mechanical Data ..... 16

## 8- AND 9-BIT ASYNCHRONOUS FIFOS

Features

- Multiple-speed sort options
- Depth from 256 to 4 K words
- Fast data-access time of 15 ns
- Bit-width and word-depth expandable
- Empty, full, and half-full flags
- Compatible to $720 x$ pinout
- Tl has established an alternate source
- Design flexibility
- Optimize depth for specific application
- Increased system performance
- Allows interface to larger and deeper data paths
- Multiple status flags to ease design efforts
- Drop-in replaceable to existing layouts and designs
- Standardization that comes from a common-product approach
- Independent Asychronous Inputs and Outputs
- Bidirectional
- 32 Words by 9 Blts
- Programmable Depth
- Data Rates from 0 to 40 MHz
- Fall-Through Time . . . 22 ns Typ
- 3-State Outputs


## description

This 576-bit memory uses advanced low-power Schottky IMPACT-XTM technology and features high speed and fast fall-through times. It consists of two FIFOs organized as 32 words by 9 bits each.
A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. These FIFOs are designed to process data at rates from 0 to 40 MHz in a bit-parallel format, word by word.
The SN74ALS2238 consists of bus-transceiver circuits, two $32 \times 9$ FIFOs, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal FIFO memories. Enables GAB and GBA are provided to control the transceiver functions. The SAB and SBA control pins are provided to select whether real-time or stored data is transferred. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. A low level selects real-time data and a high selects stored data. Eight fundamental bus-management functions can be performed as shown in Figure 1.
Data on the A or B data bus, or both, is written into the FIFOs on a low-to-high transition at the load clock (LDCKA or LDCKB) input and is read out on a low-to-high transition at the unload clock (UNCKA or UNCKB) input. The memory is full when the number of words clocked in exceeds, by the defined depth, the number of words clocked out.

NPACKAGE
(TOP VIEW)


When the memory is full, LDCK signals have no effect on the data residing in memory. When the memory is empty, UNCK signals have no effect.

## description (continued)

Status of the FIFO memories is monitored by the FULLA, FULLB, $\overline{\text { EMPTYA, and } \overline{\text { EMPTYB }} \text { output flags. The }}$ $\overline{F U L L A}$ and $\overline{F U L L B}$ are definable full flags. A high-to-low transition on $\overline{D A F}$ stores the binary value of AO through A4 into a register for use as the value of X . A high-to-low transition on $\overline{\mathrm{DBF}}$ stores the binary value of BO through B4 into a register for use as the value of Y . In this way, the depth of either FIFO can be defined to be one to 32 words deep. The value of $X$ and $Y$ must be defined after power up or the stored value of $X$ and $Y$ will be ambiguous. The FULLA and FULLB outputs are low when their corresponding memories are full and high when the memories are not full.
The EMPTYA and EMPTYB outputs are low when their corresponding memories are empty and high when they are not empty. The status flag outputs are always active.
A low-level pulse on the $\overline{\text { RSTA }}$ or $\overline{\text { RSTB }}$ inputs resets the control pointers on FIFO $A$ or FIFO $B$ and also sets EMPTYA low and FULLA high or EMPTYB low and FULLB high. The outputs are not reset to any specific logic levels. With $\overline{\text { DAF }}$ at a low level, a low-level pulse on $\overline{\text { RSTA }}$ sets FIFO A to a depth of $32-X$, where $X$ is the value stored above. With DAF at a high level, a low level pulse on RSTA sets FIFO A to a depth of 32 words. The depth of FIFO $B$ is set in a similar manner. The first low-to-high transition on LDCKA or LDCKB, either after a reset pulse or from an empty condition, will cause EMPTYA or EMPTYB to go high and the data to appear on the Q outputs. It is important to note that the first word does not have to be unloaded. Cascading is easily accomplished in the word-width direction, but is not possible in the word-depth direction.
The SN74ALS2238 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

## logic symbol $\dagger$



[^6]Pin numbers shown are for the $N$ package.
logic diagram (positive logic)


Pin numbers shown are for the N package.


Figure 1. Bus-Management Functions

SELECT-MODE CONTROL TABLE

| CONTROL |  | OPERATION |  |
| :---: | :---: | :---: | :---: |
| SAB | SBA | A BUS | B BUS |
| L | L | Real-time B to $A$ bus | Real-time $A$ to $B$ bus |
| L | H | FIFO B to $A$ bus | Real-time $A$ to $B$ bus |
| H | L | Real-time B to $A$ bus | FIFO $A$ to $B$ bus |
| H | H | FIFO B to $A$ bus | FIFO $A$ to $B$ bus |

OUTPUT-ENABLE CONTROL TABLE

| CONTROL |  | OPERATION |  |
| :---: | :---: | :---: | :---: |
| GAB | GBA | A BUS | B BUS |
| H | H | A bus enabled | B bus enabled |
| L | H | A bus enabled | Isolation/input to $B$ bus |
| H | L | Isolation/input to $A$ bus | B bus enabled |
| L | L | Isolation/input to $A$ bus | Isolation/input to B bus |

## programming procedure for depth of FIFO At

## Program:

Step 1. With $\overline{R S T A}$ at a high level, take $\overline{\mathrm{DAF}}$ from a high level to a low level. The high-to-low transition on $\overline{D A F}$ stores the binary value of A0-A4 for use as the value of $X$ in defining the depth of FIFO A.
Step 2. With $\overline{\text { DAF }}$ held low, pulse the $\overline{\text { RSTA }}$ signal low. On the low-to-high transition of $\overline{\text { RSTA }}$, FIFO $A$ is set to a depth of $32-X$, where $X$ is the value of $A 0-A 4$ stored above.
Step 3. To redefine the depth of FIFO A to 32 words, hold $\overline{\mathrm{DAF}}$ at a high level and pulse the $\overline{\mathrm{RSTA}}$ signal low.
$\dagger$ The programming procedures used to define the depth of FIFO $B$ are the same as the procedure above.
absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\ddagger$

Input voltage: Control inputs ...................................................................................... 7 V
I/O ports . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5.5 V
Voltage applied to a disabled 3-state output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5.5 V

Storage temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Maximum junction temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $150^{\circ} \mathrm{C}$
$\ddagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## recommended operating conditions (see Note 1)

|  |  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {cc }}$ | Supply voltage |  | 4.5 | 5 | 5.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage |  | 2 |  |  | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage |  |  |  | 0.8 | V |
| IOH | High-level output current | A or B ports |  |  | -15 | mA |
|  |  | Status flags |  |  | -0.4 |  |
| ${ }^{\text {l OL }}$ | Low-level output current | A or B ports |  |  | 24 | mA |
|  |  | Status flags |  |  | 8 |  |
| ${ }^{\text {c clock }}$ | Clock frequency | LDCKA or LDCKB | 0 |  | 40 | MHz |
|  |  | UNCKA or UNCKB | 0 |  | 40 |  |
| ${ }^{\text {tw }}$ | Pulse duration | $\overline{\text { RSTA }}$ or $\overline{\text { RSTB }}$ low | 17 |  |  | ns |
|  |  | LDCKA or LDCKB low | 12.5 |  |  |  |
|  |  | LDCKA or LDCKB high | 10 |  |  |  |
|  |  | UNCKA or UNCKB low | 12.5 |  |  |  |
|  |  | UNCKA or UNCKB high | 10 |  |  |  |
|  |  | $\overline{\text { DAF }}$ or $\overline{\mathrm{DBF}}$ high | 10 |  |  |  |
| ${ }^{\text {tsu }}$ | Setup time | Data before LDCKA or LDCKB $\uparrow$ | 7 |  |  | ns |
|  |  | Define depth: D4-DO before $\overline{\mathrm{DAF}}$ or $\overline{\mathrm{DBF}} \downarrow$ | 6 |  |  |  |
|  |  | Define depth: $\overline{\mathrm{DAF}}$ or $\overline{\mathrm{DBF}} \downarrow$ before $\overline{\mathrm{RSTA}}$ or $\overline{\text { RSTB }} \uparrow$ | 45 |  |  |  |
|  |  | Define depth (32): $\overline{\text { DAF }}$ or $\overline{\text { DBF }}$ high before $\overline{\text { RSTA }}$ or $\overline{\text { RSTB }} \uparrow$ | 32 |  |  |  |
|  |  | LDCKA or LDCKB (inactive) before $\overline{\text { RSTA }}$ or $\overline{\text { SSTB }} \uparrow$ | 5 |  |  |  |
| th | Hold time | Data after LDCKA or LDCKB $\uparrow$ | 3 |  |  | ns |
|  |  | Define depth: D4-D0 after $\overline{\mathrm{DAF}}$ or $\overline{\mathrm{DBF}} \downarrow$ | 4 |  |  |  |
|  |  | Define depth: $\overline{\mathrm{DAF}}$ or $\overline{\mathrm{DBF}}$ low after $\overline{\mathrm{RSTA}}$ or $\overline{\mathrm{SSTB}} \uparrow$ | 0 |  |  |  |
|  |  | Define depth (32): $\overline{\text { DAF }}$ or $\overline{\mathrm{DBF}}$ high after $\overline{\text { RSTA }}$ or $\overline{\mathrm{RSTB}} \uparrow$ | 0 |  |  |  |
|  |  | LDCKA or LDCKB (inactive) after $\overline{\text { RSTA }}$ or $\overline{\text { RSTB } \uparrow}$ | 5 |  |  |  |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

NOTE 1: To ensure proper operation of this high-speed FIFO device, it is necessary to provide a clean signal to the LDCKA or LDCKB and UNCKA or UNCKB clock inputs. Any excessive noise or glitching on the clock inputs (which violates the $\mathrm{V}_{\mathrm{IL}}, \mathrm{V}_{\mathrm{IH}}$, or minimum pulse duration limits) can cause a false clock or improper operation of the internal read and write pointers.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | MIN | TYPt | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IK}}$ |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{I}=-18 \mathrm{~mA}$ |  |  | -1.2 | V |
| VOH | Status flags | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V , | $1 \mathrm{OH}=-0.4 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC}}-2$ |  |  | V |
|  | A or B ports | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $1 \mathrm{OH}=-2 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC}}-2$ |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $1 \mathrm{OH}=-3 \mathrm{~mA}$ | 2.4 | 3.2 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA}$ | 2 |  |  |  |
| VOL | A or B ports | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $\mathrm{OL}=12 \mathrm{~mA}$ |  | 0.25 | 0.4 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{lOL}=24 \mathrm{~mA}$ |  | 0.35 | 0.5 |  |
|  | Status flags | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$, | $\mathrm{I}^{\mathrm{OL}}=4 \mathrm{~mA}$ |  | 0.25 | 0.4 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{lOL}=8 \mathrm{~mA}$ |  | 0.35 | 0.5 |  |
| 11 | $\overline{\mathrm{DAF}}, \overline{\mathrm{DBF}}, \overline{\mathrm{RSTA}}, \overline{\mathrm{RSTB}}, \mathrm{GAB}, \mathrm{GBA}, \mathrm{SAB}$, SBA, LDCKA, LDCKB, UNCKA, UNCKB | $V_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{l}}=7 \mathrm{~V}$ |  |  | 0.1 | mA |
|  | A or B ports |  |  |  |  | 0.2 |  |
| ${ }^{\prime} \mathrm{HH}$ | $\overline{\mathrm{DAF}}, \overline{\mathrm{DBF}}, \overline{\mathrm{RSTA}}, \overline{\mathrm{RSTB}}, \mathrm{GAB}, \mathrm{GBA}, \mathrm{SAB}$, SBA, LDCKA, LDCKB, UNCKA, UNCKB | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ |  |  | 20 | $\mu \mathrm{A}$ |
|  | A or B ports $\ddagger$ |  |  |  |  | 40 |  |
| IIL | $\overline{\mathrm{DAF}}, \overline{\mathrm{DBF}}, \overline{\mathrm{RSTA}}, \overline{\mathrm{RSTB}}, \mathrm{GAB}, \mathrm{GBA}, \mathrm{SAB}$, SBA, LCKA, LDCKB, UNCKA, UNCKB | $V_{C C}=5.5 \mathrm{~V}$, | $V_{1}=0.4 \mathrm{~V}$ |  |  | -0.2 | mA |
|  | A or B ports $\ddagger$ |  |  |  |  | -0.4 |  |
| $10^{8}$ | A or B ports $\ddagger$ | $V_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=2.25 \mathrm{~V}$ | -20 |  | -130 | mA |
|  | Status flags |  |  | -15 |  | -100 |  |
| ICC |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |  |  | 190 | 350 | mA |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ For $I / O$ ports, the parameters $\mathbb{I}_{\mathbb{H}}$ and $I_{I L}$ include the offistate output current.
§ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, los.
switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Figure 2)

| PARAMETER | FROM (INPUT) | то (OUTPUT) | $\begin{aligned} & C_{L}=50 \mathrm{pF}, \\ & R 1=500 \Omega, \\ & \text { R2 }=500 \Omega \end{aligned}$ |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYPt | MAX |  |
| ${ }_{\text {max }}$ | LDCK, UNCK |  | 40 |  |  | MHz |
| ${ }^{\text {tpd }}$ | LDCKAT, LDCKB $\uparrow$ | B, A | 7 | 22 | 33 | ns |
|  | UNCKAT, UNCKB $\uparrow$ |  | 7 | 20 | 29 |  |
| tPLH | LDCKAT, LDCKB $\uparrow$ | EMPTYA, EMPTYB | 5 | 12 | 22 | ns |
| tPHL | UNCKA $\uparrow$, UNCKB $\uparrow$ |  | 5 | 12 | 22 |  |
| tPHL | $\overline{\mathrm{RSTA}} \downarrow, \overline{\mathrm{RSTB}} \downarrow$ | EMPTYA, EMPTYB | 5 | 12 | 22 | ns |
| tPHL | LDCKA $\uparrow$, LDCKB $\uparrow$ | FULLA, $\overline{\text { FULLB }}$ | 5 | 12 | 22 | ns |
| ${ }^{\text {tPLH }}$ | UNCKA $\uparrow$, UNCKB $\uparrow$ | $\overline{\text { FULLA }}$, F'FULLB | 5 | 12 | 23 | ns |
|  | $\overline{\mathrm{RSTA}} \downarrow, \overline{\mathrm{RSTB}} \downarrow$ |  | 6 | 15 | 28 |  |
| $t^{\text {tpd }}$ | SAB, SBA $\ddagger$ | B, A | 2 | 11 | 18 | ns |
|  | A/B |  | 2 | 8 | 15 |  |
| ten | GBA, GAB | A, B | 2 | 6 | 15 | ns |
| $\mathrm{t}_{\text {dis }}$ | GBA, GAB | A, B | 1 | 5 | 12 | ns |

[^7]$\ddagger$ These parameters are measured with the internal output state of the storage register opposite to that of the bus input.

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR 3-STATE OUTPUTS


VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES

SWITCH POSITION TABLE

| TEST | s1 |
| :---: | :---: |
| tPLH | Open |
| tPHL | Open |
| tPZH | Open |
| tPZL | Closed |
| tPHZ | Open |
| tPLZ | Closed |




VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS

NOTES:
A. $C_{L}$ includes probe and jig capacitance.
B. All input pulses are supplied by generators having the following characteristics: $\operatorname{PRR} \leq 1 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms

- Independent Asynchronous Inputs and Outputs
- 64 Words by 8 Bits
- Data Rates From 0 to 40 MHz
- Fall-Through Time . . . 20 ns Typical
- 3-State Outputs


## description

This 512-bit memory uses advanced low-power Schottky IMPACT-X ${ }^{\text {TM }}$ technology and features high speed and fast fall-through times. It is organized as 64 words by 8 bits.
A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The function is used as a buffer to couple two buses operating at different clock rates. This FIFO is designed to process data at rates from 0 to 40 MHz in a bit-parallel format, word by word.
Data is written into memory on a low-to-high transition of the load clock (LDCK) input and is read out on a low-to-high transition of the unload clock (UNCK) input. The memory is full when the number of words clocked in exceeds by 64 the number of words clocked out. When the memory is full, LDCK signals have no effect on the data residing in memory. When the the memory is empty, UNCK signals have no effect.
Status of the FIFO memory is monitored by the $\overline{F U L L}$ and EMPTY output flags. The FULL output is low when the memory is full and high when the memory is not full. The EMPTY output is low when the memory is empty and high when it is not empty.

NT PACKAGE
(TOP VIEW)



NC - No internal connection

A low level on the reset ( $\overline{\mathrm{RST}}$ ) input resets the internal stack control pointers and also sets $\overline{\mathrm{EMPTY}}$ low and $\overline{\text { FULL }}$ high. The outputs are not reset to any specific logic levels. The first low-to-high transition on LDCK, either after a $\overline{\text { RST }}$ pulse or from an empty condition, causes EMPTY to go high and the data to appear on the Q outputs. The first word does not have to be unloaded. Data outputs are noninverting with respect to the data inputs and are at a high-impedance state when the output-enable (OE) input is low. The OE input does not effect either the FULL or EMPTY output flags. Cascading is easily accomplished in the word-width direction, but is not possible in the word-depth direction.
The SN74ALS2232A is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.
logic symbolt

$\dagger$ This symbol is in accordance with ANSI/IEEE Standard 91-1984 and IEC Publication 617-12. The symbol is functionally accurate but does not show the details of implementation; for these, see the logic diagram. The symbol represents the memory as if it were controlled by a single counter whose content is the number of words stored at the time. Output data is invalid when the counter content (CT) is 0 .
Pin numbers shown are for the NT package.
logic diagram (positive logic)


Pin numbers shown are for the NT package.

## SCAS248-FEBRUARY 1988 - REVISED MARCH 1990

timinig diagram

absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\boldsymbol{\dagger}$

Input voltage ........................................................................................ 7 V
Voltage applied to a disabled 3 -state output ............................................................. 5.5 V

Storage temperature range .................................................................... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "recommended operating conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: All voltage values are with respect to GND.
recommended operating conditions

|  |  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 4.5 | 5 | 5.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage |  | 2 |  |  | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage |  |  |  | 0.8 | V |
| IOH | High-level output current | Q outputs |  |  | -2.6 | mA |
|  |  | FULL, EMPTY |  |  | -0.4 |  |
| 1 OL | Low-level output current | Q outputs |  |  | 24 | mA |
|  |  | FULL, EMPTY |  |  | 8 |  |
| ${ }_{\text {c }}$ lock | Clock frequency | LDCK, UNCK | 0 |  | 40 | MHz |
| ${ }^{\text {tw }}$ | Pulse duration | $\overline{\text { RST }}$ low | 25 |  |  | ns |
|  |  | LDCK low | 13 |  |  |  |
|  |  | LDCK high | 12 |  |  |  |
|  |  | UNCK low | 13 |  |  |  |
|  |  | UNCK high | 12 |  |  |  |
| $\mathrm{t}_{\text {su }} 1$ | Setup time, data before LDCK $\uparrow$ |  | 5 |  |  | ns |
| ${ }^{\text {tsu2 }}$ | Setup time, $\overline{\mathrm{RST}}$ high (inactive) before LDCK $\uparrow$ |  | 5 |  |  | ns |
| th | Hold time, data atter LDCK $\uparrow$ |  | 5 |  |  | ns |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS $\dagger$ |  | MIN | TYP\# | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IK}}$ |  | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $\boldsymbol{I}=-18 \mathrm{~mA}$ |  |  | -1.2 | V |
| VOH | Q outputs | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $1 \mathrm{OH}=-2.6 \mathrm{~mA}$ | 2.4 | 3.2 |  | V |
|  | FULL, EMPTY | $\mathrm{V}_{\mathrm{CC}}=$ MIN to MAX, | $1 \mathrm{OH}=0.4 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC}}-2$ |  |  |  |
| VOL | Q outputs | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | $\mathrm{l} \mathrm{OL}=12 \mathrm{~mA}$ |  | 0.25 | 0.4 | V |
|  |  |  | $\mathrm{l}^{\mathrm{OL}}=24 \mathrm{~mA}$ |  | 0.35 | 0.5 |  |
|  | $\overline{\text { FULL, }}$ EMPTY | $\mathrm{VCC}=4.5 \mathrm{~V}$ | $\mathrm{IOL}=4 \mathrm{~mA}$ |  | 0.25 | 0.4 |  |
|  |  |  | $\mathrm{IOL}=8 \mathrm{~mA}$ |  | 0.35 | 0.5 |  |
| IOZH |  | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V}$ |  |  | 20 | $\mu \mathrm{A}$ |
| IOZL |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ |  |  | -20 | $\mu \mathrm{A}$ |
| 1 |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=7 \mathrm{~V}$ |  |  | 0.1 | mA |
| ${ }^{1} \mathrm{H}$ |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ |  |  | 20 | $\mu \mathrm{A}$ |
| IIL | CLKs | $\mathrm{V} C \mathrm{C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=0.4 \mathrm{~V}$ |  |  | -0.2 | mA |
|  | Others |  |  |  |  | -0.1 |  |
| 10 § | Q outputs | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=2.25 \mathrm{~V}$ | -20 |  | -130 | mA |
|  | FULL, EMPTY |  |  | -20 |  | -112 |  |
| ICC |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |  |  | 175 | 270 | mA |

$\dagger$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
$\ddagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
§ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

## SCAS248 - FEBRUARY 1988 - REVISED MARCH 1990

switching characteristics (see Figure 1)


## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR 3-STATE OUTPUTS


VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES


SWITCH POSITION TABLE

| TEST | S1 |
| :---: | :---: |
| tPLH | Open |
| tpHL | Open |
| tPZH | Open |
| tPZL | Closed |
| tPHZ | Open |
| tPLZ | Closed |



VOLTAGE WAVEFORMS
PULSE DURATION


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. All input pulses are supplied by generators having the following characteristics: PRR $\leq 1 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

- Independent Asynchronous Inputs and Outputs
- 64 Words by 9 Bits
- Data Rates From 0 to 40 MHz
- Fall-Through Time . . . 20 ns Typical
- 3-State Outputs


## description

This 576-bit memory uses advanced low-power Schottky IMPACT-X ${ }^{\text {TM }}$ technology and features high speed and fast fall-through times. It is organized as 64 words by 9 bits.

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The function is used as a buffer to couple two buses operating at different clock rates. This FIFO is designed to process data at rates from 0 to 40 MHz in a bit-parallel format, word by word.

Data is written into memory on a low-to-high transition of the load clock (LDCK) input and is read out on a low-to-high transition of the unload clock (UNCK) input. The memory is full when the number of words clocked in exceeds by 64 the number of words clocked out. When the memory is full, LDCK signals have no effect on the data residing in memory. When the the memory is empty, UNCK signals have no effect.
Status of the FIFO memory is monitored by the FULL, EMPTY, almost-full/almost-empty (AF/AE), and half-full (HF) output flags. The FULL output is low when the memory is full and high when the memory is not full. The EMPTY output is low when the memory is empty, and high when it is not empty. The AF/AE flag is high when the FIFO contains eight or less words or 56 or more words. The AF/AE flag is low when the FIFO contains between nine and 55 words. The HF flag is high when the FIFO contains 32 or more words and is low when the FIFO contains 31 words or less.

A low level on the reset ( $\overline{\mathrm{RST}}$ ) input resets the internal stack control pointers and also sets EMPTY low and FULL high. The outputs are not reset to any specific logic levels. The first low-to-high transition on LDCK, either after a RST pulse or from an empty condition, causes EMPTY to go high and the data to appear on the Q outputs. The first word does not have to be unloaded. Data outputs are noninverting with respect to the data inputs and are at a high-impedance state when the output-enable (OE) input is low. The OE input does not effect either the FULL or EMPTY output flags. Cascading is easily accomplished in the word-width direction, but is not possible in the word-depth direction.

The SN74ALS2233A is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

## logic symbol $\dagger$


$\dagger$ This symbol is in accordance with ANSI/IEEE Standard 91-1984 and IEC Publication 617-12. The symbol is functionally accurate but does not show the details of implementation; for these, see the logic diagram. The symbol represents the memory as if it were controlled by a single counter whose content is the number of words stored at the time. Output data is invalid when the counter content (CT) is 0 .
logic diagram (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

Input voltage ..... 7 V
Voltage applied to a disabled 3 -state output ..... 5.5 V
Operating free-air temperature range, $T_{A}$ ..... $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage temperature range ..... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "recommended operating conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: All voltage values are with respect to GND.
recommended operating conditions

|  |  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 4.5 | 5 | 5.5 | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  |  |  | 0.8 | V |
| IOH | High-level output current | Q outputs |  |  | -2.6 | mA |
|  |  | Flag outputs |  |  | -0.4 |  |
| ${ }^{\text {IOL }}$ | Low-level output current | Q outputs |  |  | 24 | mA |
|  |  | Flag outputs |  |  | 8 |  |
| $\mathrm{f}_{\text {clock }}$ | Clock frequency | LDCK, UNCK | 0 |  | 40 | MHz |
| ${ }^{\text {tw }}$ | Pulse duration | RST low | 25 |  |  | ns |
|  |  | LDCK low | 13 |  |  |  |
|  |  | LDCK high | 12 |  |  |  |
|  |  | UNCK low | 13 |  |  |  |
|  |  | UNCK high | 12 |  |  |  |
| $\mathrm{t}_{\text {su }} 1$ | Setup time, data before LDCK $\uparrow$ |  | 5 |  |  | ns |
| $\mathrm{t}_{\text {su2 }}$ | Setup time, $\overline{\text { RST }}$ high (inactive) before LDCK $\uparrow$ |  | 5 |  |  | ns |
| th | Hold time, data after LDCK $\uparrow$ |  | 5 |  |  | ns |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

## electrical characteristics over recommended operating free-air temperature range (unless

 otherwise noted)| PARAMETER |  | TEST CONDITIONSt |  | MIN | TYP $\ddagger$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IK }}$ |  | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $I_{1}=-18 \mathrm{~mA}$ |  |  | -1.2 | V |
| VOH | Q outputs | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{IOH}=-2.6 \mathrm{~mA}$ | 2.4 | 3.2 |  | V |
|  | Flag outputs | $\mathrm{V}_{\mathrm{CC}}=$ MIN to MAX, | $\mathrm{I} \mathrm{OH}=0.4 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC}}-2$ |  |  |  |
| VOL | Q outputs | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$ | $\mathrm{l} \mathrm{OL}=12 \mathrm{~mA}$ |  | 0.25 | 0.4 | V |
|  |  |  | $\mathrm{OL}=24 \mathrm{~mA}$ |  | 0.35 | 0.5 |  |
|  | Flag outputs | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | $\mathrm{IOL}=4 \mathrm{~mA}$ |  | 0.25 | 0.4 |  |
|  |  |  | $\mathrm{OL}=8 \mathrm{~mA}$ |  | 0.35 | 0.5 |  |
| IOZH |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V}$ |  |  | 20 | $\mu \mathrm{A}$ |
| IOZL |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ |  |  | -20 | $\mu \mathrm{A}$ |
| 11 |  | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=7 \mathrm{~V}$ |  |  | 0.1 | mA |
| ${ }^{1} \mathrm{IH}$ |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ |  |  | 20 | $\mu \mathrm{A}$ |
| IIL | CLKs | $V_{C C}=5.5 \mathrm{~V}$, | $V_{l}=0.4 \mathrm{~V}$ |  |  | -0.2 | mA |
|  | Others |  |  |  |  | -0.1 |  |
| 10 § | Q outputs | $V_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=2.25 \mathrm{~V}$ | -20 |  | -130 | mA |
|  | Flag outputs |  |  | -20 |  | -112 |  |
| ICC |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |  |  | 175 | 290 | mA |

$\dagger$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
$\ddagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
§ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

SCAS249-FEBRUARY 1988-REVISED MARCH 1990
switching characteristics (see Figure 1)


## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR 3-STATE OUTPUTS



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES

SWITCH POSITION TABLE

| TEST | S1 |
| :---: | :---: |
| tPLH | Open |
| tPHL | Open |
| tPZH | Open |
| tPZL | Closed |
| tPHZ | Open |
| tPLZ | Closed |



VOLTAGE WAVEFORMS
PULSE DURATION


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS

NOTES:
A. $C_{L}$ includes probe and jig capacitance.
B. All input pulses are supplied by generators having the following characteristics: $P R R \leq 1 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

- Reads and Writes Can Be Asynchronous or Coincident
- Organization:
- SN74ACT7200L - $256 \times 9$
- SN74ACT7201LA - $512 \times 9$
- SN74ACT7202LA - $1024 \times 9$
- Fast Data Access Times of 15 ns
- Read and Write Frequencies up to 40 MHz
- Bit-Width and Word-Depth Expansion
- Fully Compatible With the IDT7200/7201/7202
- Retransmit Capability
- Empty, Full, and Half-Full Flags
- TTL-Compatible Inputs
- Available in 28 -Pin Plastic DIP (NP), Small-Outline (DV), and 32-Pin Plastic J-Leaded Chip-Carrier (RJ) Packages


## description

The SN74ACT7200L, SN74ACT7201LA, and SN74ACT7202LA are constructed with dual-port SRAM and have internal write and read address counters to provide data throughput on a first-in, first-out (FIFO) basis. Write and read operations are independent and can be asynchronous or coincident. Empty and full status flags prevent underflow and overflow of memory, and depth-expansion logic allows combining the storage cells of two or more devices into one FIFO. Word-width expansion is also possible.
Data is loaded into memory by the write-enable $(\bar{W})$ input and unloaded by the read-enable ( $\overline{\mathrm{R}}$ ) input. Read and write cycle times of 25 ns $(40 \mathrm{MHz})$ are possible with data access times of 15 ns.

## DV OR NP PACKAGE

(TOP VIEW)

RJ PACKAGE
(TOP VIEW)


NC - No internal connection

These devices are particularly suited for providing a data channel between two buses operating at asynchronous rates. Applications include use as rate buffers from analog-to-digital converters in dataacquisition systems, temporary storage elements between buses and magnetic or optical memories, and queues for communication systems. A 9-bit-wide data path is provided for the transmission of byte data plus a parity bit or packet-framing information. The read pointer can be reset independently of the write pointer for retransmitting previously read data when a device is not used in depth expansion.
The SN74ACT7200L, SN74ACT7201LA, and SN74ACT7202LA are characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

## ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORIES

## SCAS221A - FEBRUARY 1993 - REVISED SEPTEMBER 1995

## SN74ACT7200L logic symbolt


$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DV and NP packages.

## SN74ACT7201LA logic symbol $\dagger$


$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the DV and NP packages.

## ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORIES <br> SCAS221A - FEBRUARY 1993 - REVISED SEPTEMBER 1995

## SN74ACT7202LA logic symbol $\dagger$


$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the DV and NP packages.

## functional block diagram


$\dagger 256 \times 9$ for SN74ACT7200L; $512 \times 9$ for SN74ACT7201LA; $1024 \times 9$ for SN74ACT7202LA
RESET AND RETRANSMIT FUNCTION TABLE
(single-device depth; single-or multiple-device width)

| INPUTS |  |  | INTERNAL TO DEVICE |  | OUTPUTS |  |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { RS }}$ | FL/RT | $\overline{\mathrm{XI}}$ | READ POINTER | WRITE POINTER | $\overline{\text { EF }}$ | $\overline{\text { FF }}$ | $\overline{\mathrm{XO}} / \mathrm{HF}$ |  |
| L | X | L | Location zero | Location zero | L | H | H | Reset device |
| H | L | L | Location zero | Unchanged | X | X | X | Retransmit |
| H | H | L | Increment if $\overline{\mathrm{EF}}$ high | Increment if FF high | X | X | X | Read/write |

RESET AND FIRST-LOAD FUNCTION TABLE (multiple-device depth; single-or multiple-device width)

| INPUTS |  |  | INTERNAL TO DEVICE |  | OUTPUTS |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{RS}}$ | $\overline{\mathrm{FL}} / \overline{\mathrm{RT}}$ | $\overline{\mathrm{X}}$ | READ POINTER | WRITE POINTER | $\overline{E F}$ | $\overline{\text { FF }}$ |  |
| L | L | $\ddagger$ | Location zero | Location zero | L | H | Reset first device |
| L | H | $\ddagger$ | Location zero | Location zero | L | H | Reset all other devices |
| H | X | $\ddagger$ | X | X | X | X | Read/write |

[^8]Terminal Functions

| TERMINAL NAME | I/O | DESCRIPTION |
| :---: | :---: | :---: |
| D0-D8 | 1 | Data inputs |
| EF | 0 | Empty-flag output. $\overline{\text { EF }}$ is low when the read pointer is equal to the write pointer, inhibiting any operation initiated by a read cycle. When the FIFO is empty, a data word can be read automatically at QO-Q8 by holding $\overline{\mathrm{R}}$ low when loading the data word with a low-level pulse on $\overline{\mathrm{W}}$. |
| $\overline{\text { FF }}$ | 0 | Full-flag output. $\overline{\mathrm{FF}}$ is low when the write pointer is one location less than the read pointer, indicating that the device is full and inhibiting any operation initiated by a write cycle. FF goes low when the number of writes after reset exceeds the number of reads by 256 for the SN74ACT7200L, 512 for the SN74ACT7201LA, and 1024 for the SN74ACT7202LA. When the FIFO is full, a data word can be written automatically into memory by holding $\bar{W}$ low while reading out another data word with a low-level pulse on $\overline{\mathrm{R}}$. |
| $\overline{\text { FL/ } / \overline{R T}}$ | 1 | First-load/retransmit input. $\overline{\mathrm{FL}} / \overline{\mathrm{RT}}$ performs two separate functions. When cascading two or more devices for word-depth expansion, $\overline{\mathrm{FL}} / \overline{\mathrm{RT}}$ is tied to ground on the first device in the daisy chain to indicate that it is the first device loaded and unloaded; it is tied high on all other devices in the depth-expansion chain. <br>  retransmit enable. A retransmit operation is initiated when FL/RT is pulsed low. This sets the internal read pointer to the first location and does not affect the write pointer. $\overline{\mathrm{R}}$ and $\overline{\mathrm{W}}$ must be at a high logic level during the low-level $\overline{\mathrm{FL}} / \overline{\mathrm{RT}}$ retransmit pulse. Retransmit should be used only when less than $256 / 512 / 1024$ writes are performed between resets; otherwise, an attempt to retransmit can cause the loss of unread data. The retransmit function can affect $\overline{\mathrm{XO}} / \overline{\mathrm{HF}}$ depending on the relative locations of the read and write pointers. |
| GND |  | Ground |
| Q0-Q8 | 0 | Data outputs. Q0-Q8 are in the high-impedance state when $\overline{\mathrm{R}}$ is high or the FIFO is empty. |
| $\overline{\mathrm{R}}$ | 1 | Read-enable input. A read cycle begins on the falling edge of $\bar{R}$ if $\overline{E F}$ is high. This activates Q0-Q8 and shifts the next data value to this bus. The data outputs return to the high-impedance state as $\overline{\mathrm{R}}$ goes high. As the last stored word is read by the falling edge of $\bar{R}, \overline{E F}$ transitions low but QO-Q8 remain active until $\bar{R}$ returns high. When the FIFO is empty, the internal read pointer is unchanged by a pulse on $\overline{\mathrm{R}}$. |
| $\overline{\mathrm{RS}}$ | 1 | Reset input. A reset is performed by taking $\overline{\mathrm{RS}}$ low. This initializes the internal read and write pointers to the first location and sets $\overline{\mathrm{EF}}$ low, $\overline{\mathrm{FF}}$ high, and $\overline{\mathrm{FF}}$ high. Both $\overline{\mathrm{R}}$ and $\overline{\mathrm{W}}$ must be held high for a reset during the window shown in Figure 7. A reset is required after power up before a write operation can take place. |
| $\mathrm{V}_{\mathrm{CC}}$ |  | Supply voltage |
| $\bar{W}$ | 1 | Write-enable input. A write cycle begins on the falling edge of $\bar{W}$ if $\overline{F F}$ is high. The value on D0-D8 is stored in memory as $\bar{W}$ returns high. When the FIFO is full, $\overline{F F}$ is low, inhibiting $\bar{W}$ from performing any operation on the device. |
| $\overline{\text { XI }}$ | 1 | Expansion-in input. $\overline{\mathrm{XI}}$ performs two functions. $\overline{\mathrm{XI}}$ is tied to ground to indicate that the device is not used in depth expansion. When the device is used in depth expansion, $\overline{\mathrm{XI}}$ is connected to the expansion-out ( $\overline{\mathrm{XO}}$ ) output of the previous device in the depth-expansion chain. |
| $\overline{\mathrm{XO}} / \mathrm{HF}$ | 0 | Expansion-out/half-full-flag output. $\overline{\mathrm{XO}} / \overline{\mathrm{HF}}$ performs two functions. When the device is not used in depth expansion (i.e., when $\overline{\mathrm{XI}}$ is tied to ground), $\overline{\mathrm{XO}} / \mathrm{HF}$ indicates when half the memory locations are filled. Atter half of the memory is filled, the falling edge on $\bar{W}$ for the next write operation drives $\overline{X O} / \overline{\mathrm{HF}}$ low. $\overline{\mathrm{XO}} / \overline{\mathrm{HF}}$ remains low until a rising edge of $\overline{\mathrm{R}}$ reduces the number of words stored to exactly half of the total memory. <br> When the device is used in depth expansion, $\overline{\mathrm{XO}} / \overline{\mathrm{KF}}$ is connected to $\overline{\mathrm{XI}}$ of the next device in the daisy chain. $\overline{\mathrm{XO}} / \overline{\mathrm{HF}}$ drives the daisy chain by sending a pulse to the next device when the previous device reaches the last memory location. |

absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\boldsymbol{\dagger}$

```
Supply voltage range, \mp@subsup{V}{CC}{}}\mathrm{ (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - 0.5 . V to 7 7 V
Input voltage range (any input), V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - - 0.5 V to 7 V
Continuous output current, IO ........................................................................... . . . 50 mA
Voltage applied to a disabled 3-state output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5. 5. . V
```



```
Storage temperature range, }\mp@subsup{T}{\mathrm{ stg}}{
\(\dagger\) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: All voltage values are with respect to GND.
recommended operating conditions
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline & & & MIN & NOM & MAX & UNIT \\
\hline \(\mathrm{V}_{\text {CC }}\) & Supply voltage & & 4.5 & 5 & 5.5 & V \\
\hline & & \(\overline{\mathrm{XI}}\) & 2.6 & & & \\
\hline \(\mathrm{V}_{\text {IH }}\) & Hign-level input voltage & Other inputs & 2 & & & v \\
\hline VIL & Low-level input voltage & & & & 0.8 & V \\
\hline IOH & High-level output current & & & & -2 & mA \\
\hline lol & Low-level output current & & & & 8 & mA \\
\hline TA & Operating free-air temperature & & 0 & & 70 & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}
electrical characteristics over recommended operating free-air temperature range, \(\mathbf{V}_{\mathbf{C C}}=5.5 \mathrm{~V}\) (unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline PARAMETER & & TEST CONDITIONS & MIN & TYP & MAX & UNIT \\
\hline \(\mathrm{V}_{\mathrm{OH}}\) & \(\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}\), & \(\mathrm{IOH}=-2 \mathrm{~mA}\) & 2.4 & & & V \\
\hline \(\mathrm{V}_{\mathrm{OL}}\) & \(\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}\), & \(\mathrm{IOL}=8 \mathrm{~mA}\) & & & 0.4 & V \\
\hline IOZH & \(\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}\), & \(\overline{\mathrm{R}} \geq \mathrm{V}_{\text {IH }}\) & & & \(\pm 10\) & \(\mu \mathrm{A}\) \\
\hline IOZL & \(\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}\), & \(\overline{\mathrm{R}} \geq \mathrm{V}_{\text {IH }}\) & & & \(\pm 10\) & \(\mu \mathrm{A}\) \\
\hline 1 & \(\mathrm{V}_{1}=0\) to 5.5 V & & -1 & & 1 & \(\mu \mathrm{A}\) \\
\hline \multirow[b]{2}{*}{\(\mathrm{lcCa}^{\ddagger}\)} & \(\mathrm{t}_{\mathrm{a}}=15\) and 25 ns & & & & \(125{ }^{\text {¹ }}\) & \multirow[b]{2}{*}{mA} \\
\hline & \(\mathrm{ta}_{\mathrm{a}}=35\) and 50 ns & & & 50 & 80 & \\
\hline \multirow[b]{2}{*}{ICC2 \({ }^{\ddagger}\)} & \(\mathrm{t}_{\mathrm{a}}=15\) and 25 ns & \multirow[b]{2}{*}{\(\overline{\mathrm{R}}, \overline{\mathrm{W}}, \overline{\mathrm{RS}}\), and \(\overline{\mathrm{F}} / \overline{\mathrm{RT}}\) at \(\mathrm{V}_{\mathbb{I}}\)} & & & 15 & \multirow[b]{2}{*}{mA} \\
\hline & \(\mathrm{t}_{\mathrm{a}}=35\) and 50 ns & & & 5 & 8 & \\
\hline \multirow[t]{2}{*}{\({ }^{1} \mathrm{Cc}^{\ddagger}\)} & \(\mathrm{t}_{\mathrm{a}}=15\) and 25 ns & \multirow[b]{2}{*}{\(V_{l}=V_{C C}-0.2 \mathrm{~V}\)} & & & 0.5 & \multirow[t]{2}{*}{mA} \\
\hline & \(\mathrm{ta}_{\mathrm{a}}=35\) and 50 ns & & & & 0.5 & \\
\hline \(\mathrm{Ci}^{\text {§ }}\) & \(V_{1}=0\), & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \quad \mathrm{f}=1 \mathrm{MHz}\) & & & 8 & pF \\
\hline \(\mathrm{C}_{0}\) § & \(\mathrm{V}_{\mathrm{O}}=0\), & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \quad \mathrm{f}=1 \mathrm{MHz}\) & & & 8 & pF \\
\hline
\end{tabular}
\(\ddagger \mathrm{ICC}^{2}=\) supply current; ICC2 = standby current; ICC3 = power-down current. ICC measurements are made with outputs open (only capacitive loading).
§ This parameter is sampled and not \(100 \%\) tested.
T Tested at \(\mathrm{f}_{\text {clock }}=20 \mathrm{MHz}\)

\section*{ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORIES \\ SCAS221A - FEBRUARY 1993 - REVISED SEPTEMBER 1995}
timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{}} & \multirow[t]{2}{*}{FIGURE} & 'ACT7200L-15 'ACT7201LA-15 'ACT7202LA-15 & 'ACT7200L-25 'ACT7201LA-25 'ACT7202LA-25 & ACT7201LA-35 \(\dagger\) 'ACT7202LA-35 \(\dagger\) & \[
\begin{aligned}
& \text { 'ACT7200L-50 } \\
& \text { 'ACT7201LA-50 } \\
& \text { 'ACT7202LA-50 } \\
& \hline
\end{aligned}
\] & \multirow[t]{2}{*}{UNIT} \\
\hline & & & MIN MAX & MIN MAX & MIN MAX & MIN MAX & \\
\hline \(\mathrm{f}_{\text {clock }}\) & Clock frequency, \(\overline{\mathrm{R}}\) or \(\overline{\mathrm{W}}\) & & 40 & 28.5 & 22.2 & 15 & MHz \\
\hline \(\mathrm{t}_{\mathrm{c} \text { (R) }}\) & Cycle time, read & 1(a) & 25 & 35 & 45 & 65 & ns \\
\hline \(\mathrm{t}_{\mathrm{c}}(\mathrm{W})\) & Cycle time, write & 1(b) & 25 & 35 & 45 & 65 & ns \\
\hline \(\mathrm{t}_{\mathrm{C}}(\mathrm{RS})\) & Cycle time, reset & 7 & 25 & 35 & 45 & 65 & ns \\
\hline \(\mathrm{t}_{\mathrm{C}}\) (RT) & Cycle time, retransmit & 4 & 25 & 35 & 45 & 65 & ns \\
\hline \({ }^{\text {t }}\) (RLL) & Pulse duration, \(\overline{\mathrm{R}}\) low & 1(a) & 15 & 25 & 35 & 50 & ns \\
\hline \(t_{w}\) (WL) & Pulse duration, \(\overline{\mathrm{W}}\) low & 1(b) & 15 & 25 & 35 & 50 & ns \\
\hline \({ }^{\text {tw }}\) (RH) & Pulse duration, \(\overline{\mathrm{R}}\) high & 1(a) & 10 & 10 & 10 & 15 & ns \\
\hline \({ }^{\text {w }}\) (WH) & Pulse duration, \(\overline{\mathrm{W}}\) high & 1(b) & 10 & 10 & 10 & 15 & ns \\
\hline \({ }^{\text {tw }}\) (RT) & Pulse duration, FL/RT low & 4 & 15 & 25 & 35 & 50 & ns \\
\hline \({ }^{\text {tw }}\) (RS) & Pulse duration, \(\overline{\mathrm{RS}}\) low & 7 & 15 & 25 & 35 & 50 & ns \\
\hline \({ }^{\text {tw }}\) (XIL) & Pulse duration, \(\overline{\mathrm{XI}}\) low & 10 & 15 & 25 & 35 & 50 & ns \\
\hline \(\mathrm{t}_{\mathrm{W}}(\mathrm{XIH})\) & Pulse duration, \(\overline{\mathrm{XI}}\) high & 10 & 10 & 10 & 10 & 10 & ns \\
\hline \(\mathrm{t}_{\text {su }}(\mathrm{D})\) & Setup time, data before \(\overline{\mathrm{W}} \uparrow\) & 1(b), 6 & 11 & 15 & 18 & 30 & ns \\
\hline \(\mathrm{t}_{\text {su }}\) (RT) & Setup time, \(\overline{\mathrm{R}}\) and \(\overline{\mathrm{W}}\) high before FL/RT \(\uparrow \ddagger\) & 4 & 15 & 25 & 35 & 50 & ns \\
\hline \(\mathrm{t}_{\text {su }}\) (RS) & Setup time, \(\overline{\mathrm{R}}\) and \(\overline{\mathrm{W}}\) high before \(\overline{\mathrm{RS}} \uparrow \ddagger\) & 7 & 15 & 25 & 35 & 50 & ns \\
\hline \(\mathrm{t}_{\text {su }}(\mathrm{XI}-\mathrm{R})\) & Setup time, \(\overline{\mathrm{XI}}\) low before \(\overline{\mathrm{R}} \downarrow\) & 10 & 10 & 10 & 10 & 15 & ns \\
\hline \(\mathrm{t}_{\text {su }}(\mathrm{XI}-\mathrm{W})\) & Setup time, \(\overline{\text { XI low }}\) before \(\bar{W} \downarrow\) & 10 & 10 & 10 & 10 & 15 & ns \\
\hline th(D) & Hold time, data after \(\overline{\mathrm{W}} \uparrow\) & 1(b), 6 & 0 & 0 & 0 & 5 & ns \\
\hline th(E-R) & Hold time, \(\overline{\mathrm{R}}\) low after \(\overline{\mathrm{EF}} \uparrow\) & 5,11 & 15 & 25 & 35 & 50 & ns \\
\hline th( \(\mathrm{F}-\mathrm{W}\) ) & Hold time, \(\overline{\mathrm{W}}\) low after \(\overline{\mathrm{FF}} \uparrow\) & 6,12 & 15 & 25 & 35 & 50 & ns \\
\hline th(RT) & Hold time, \(\overline{\mathrm{R}}\) and \(\overline{\mathrm{W}}\) high after FL/RT \(\uparrow\) & 4 & 10 & 10 & 10 & 15 & ns \\
\hline th(RS) & Hold time, \(\overline{\mathrm{R}}\) and \(\overline{\mathrm{W}}\) high after \(\overline{\mathrm{RS}} \uparrow\) & 7 & 10 & 10 & 10 & 15 & ns \\
\hline
\end{tabular}
\(\dagger\) Released in RJ package only
\(\ddagger\) These values are characterized but not currently tested.
switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Figure 13)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline & \multirow[t]{2}{*}{PARAMETER} & \multirow[t]{2}{*}{FIGURE} & \begin{tabular}{l}
'ACT7200L-15 \\
'ACT7201LA-15 \\
'ACT7202LA-15
\end{tabular} & \[
\begin{aligned}
& \text { 'ACT7200L-25 } \\
& \text { 'ACT7201LA-25 } \\
& \text { 'ACT7202LA-25 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { 'ACT7201LA-35t } \\
& \text { 'ACT7202LA-35 }
\end{aligned}
\] & \[
\begin{aligned}
& \text { 'ACT7200L-50 } \\
& \text { 'ACT7201LA-50 } \\
& \hline \text { 'ACT7202LA-50 }
\end{aligned}
\] & \multirow[t]{2}{*}{UNIT} \\
\hline & & & MIN MAX & MIN MAX & MIN MAX & MIN MAX & \\
\hline \(\mathrm{t}_{\mathrm{a}}\) & Access time, \(\overline{\mathrm{R}} \downarrow\) or \(\overline{\mathrm{EF}} \uparrow\) to data out valid & \[
\begin{gathered}
1(a), 3 \\
5
\end{gathered}
\] & 15 & 25 & 35 & 50 & ns \\
\hline \(t v(\) RH \()\) & Valid time, data out valid after \(\overline{\mathrm{R}} \uparrow\) & 1(a) & 5 & 5 & 5 & 5 & ns \\
\hline ten(R-QX) & Enable time, \(\overline{\mathrm{R}} \downarrow\) to \(Q\) outputs at low impedance \(\ddagger\) & 1(a) & 5 & 5 & 10 & 10 & ns \\
\hline ten(W-QX) & Enable time, \(\overline{\mathrm{W}} \uparrow\) to Q outputs at low impedance \(\ddagger \S\) & 5 & 5 & 5 & 5 & 15 & ns \\
\hline \({ }^{\text {dis }}\) (R) & Disable time, \(\overline{\mathrm{R}} \uparrow\) to \(Q\) outputs at high impedance \(\ddagger\) & 1(a) & 15 & 18 & 20 & 30 & ns \\
\hline \(\mathrm{t}_{\mathrm{w}}(\mathrm{FH})\) & Pulse duration, \(\overline{\mathrm{FF}}\) high in automatic write mode & 6 & 15 & 25 & 30 & 45 & ns \\
\hline \({ }^{\text {tw }}\) (EH) & Pulse duration, \(\overline{E F}\) high in automatic read mode & 5 & 15 & 25 & 30 & 45 & ns \\
\hline \(t_{\text {pd }}(W-F)\) & Propagation delay time, \(\bar{W} \downarrow\) to \(\overline{\mathrm{FF}}\) low & 2 & 15 & 25 & 30 & 45 & ns \\
\hline tpd(R-F) & Propagation delay time, \(\overline{\mathrm{R}} \uparrow\) to \(\overline{\mathrm{FF}}\) high & 2, 6, 12 & 15 & 25 & 30 & 45 & ns \\
\hline tpd(RS-F) & Propagation delay time, \(\overline{\mathrm{RS}} \downarrow\) to \(\overline{\mathrm{FF}}\) high & 7 & 25 & 35 & 45 & 65 & ns \\
\hline \(t_{\text {tod (RS-HF) }}\) & Propagation delay time, \(\overline{\mathrm{RS}} \downarrow\) to \(\overline{\mathrm{XO}} / \overline{\mathrm{HF}}\) high & 7 & 25 & 35 & 45 & 65 & ns \\
\hline tpd(W-E) & Propagation delay time, \(\bar{W} \uparrow\) to \(\overline{E F}\) high & 3, 5, 11 & 15 & 25 & 30 & 45 & ns \\
\hline \({ }^{\text {tpd }}\) (R-E) & Propagation delay time, \(\overline{\mathrm{R}} \downarrow\) to \(\overline{\mathrm{EF}}\) low & 3 & 15 & 25 & 30 & 45 & ns \\
\hline tpd(RS-E) & Propagation delay time, \(\overline{\mathrm{RS}} \downarrow\) to \(\overline{\mathrm{EF}}\) low & 7 & 25 & 35 & 45 & 65 & ns \\
\hline \(t_{p d}(W-H F)\) & Propagation delay time, \(\bar{W} \downarrow\) to \(\overline{X O} / \overline{\mathrm{HF}}\) low & 8 & 25 & 35 & 45 & 65 & ns \\
\hline tpd(R-HF) & Propagation delay time, \(\overline{\mathrm{R}} \uparrow\) to \(\overline{\mathrm{XO}} / \overline{\mathrm{HF}}\) high & 8 & 25 & 35 & 45 & 65 & ns \\
\hline \(t_{\text {pd(R-XOL }}\) & Propagation delay time, \(\overline{\mathrm{R}} \downarrow\) to \(\overline{\mathrm{XO}} / \overline{\mathrm{HF}}\) low & 9 & 15 & 25 & 35 & 50 & ns \\
\hline \(t_{p d}(\mathrm{~W}-\mathrm{XOL})\) & Propagation delay time, \(\bar{W} \downarrow\) to \(\overline{\mathrm{XO}} / \overline{\mathrm{HF}}\) low & 9 & 15 & 25 & 35 & 50 & ns \\
\hline tpd(R-XOH) & Propagation delay time, \(\overline{\mathrm{R}} \uparrow\) to \(\overline{\mathrm{XO}} / \overline{\mathrm{HF}}\) high & 9 & 15 & 25 & 35 & 50 & ns \\
\hline \(t_{p d}(\mathrm{~W}-\mathrm{XOH})\) & Propagation delay time, \(\bar{W} \uparrow\) to \(\overline{X O} / \overline{H F}\) high & 9 & 15 & 25 & 35 & 50 & ns \\
\hline \(t_{\text {pd }}\) (RT-FL) & Propagation delay time, \(\overline{F L} / \overline{R T} \downarrow\) to \(\overline{H F}, \overline{E F}, \overline{F F}\) valid & 4 & 25 & 35 & 45 & 65 & ns \\
\hline
\end{tabular}

\footnotetext{
\(\dagger\) Released in RJ package only
}
\(\ddagger\) These values are characterized but not currently tested.
§ Only applies when data is automatically read (see Figure 5)

\section*{PARAMETER MEASUREMENT INFORMATION}

(a) READ

(b) WRITE

Figure 1. Asynchronous Waveforms


Figure 2. Full-Flag Waveforms

\section*{PARAMETER MEASUREMENT INFORMATION}


Figure 3. Empty-Flag Waveforms


NOTE A: The \(\overline{\mathrm{EF}}, \overline{\mathrm{FF}}\), and \(\overline{\mathrm{XO}} / \overline{\mathrm{HF}}\) status flags are valid after completion of the retransmit cycle.
Figure 4. Retransmit Waveforms

PARAMETER MEASUREMENT INFORMATION


Figure 5. Automatic-Read Waveforms


Figure 6. Automatic-Write Waveforms

PARAMETER MEASUREMENT INFORMATION


Figure 7. Master-Reset Waveforms


Figure 8. Half-Full Flag Waveforms

\section*{PARAMETER MEASUREMENT INFORMATION}


Figure 9. Expansion-Out Waveforms


Figure 10. Expansion-In Waveforms


Figure 11. Minimum Timing for an Empty-Flag Coincident-Read Pulse

PARAMETER MEASUREMENT INFORMATION


Figure 12. Minimum Timing for a Full-Flag Coincident-Write Pulse

PARAMETER MEASUREMENT INFORMATION


LOAD CIRCUIT


NOTE A: Includes probe and jig capacitance
Figure 13. Load Circuit and Voltage Waveforms

\section*{APPLICATION INFORMATION}

Combining two or more devices to create one FIFO with a greater number of memory bits is accomplished in two different ways. Width expansion increases the number of bits in each word by connecting FIFOs with the same depth in parallel. Depth expansion uses the built-in expansion logic to daisy-chain two or more devices for applications requiring more than 256,512 , or 1024 words of storage. Width expansion and depth expansion can be used together.

\section*{width expansion}

Word-width expansion is achieved by connecting the corresponding input control to multiple devices with the same depth. Status flags ( \(\overline{E F}, \overline{F F}\), and \(\overline{\mathrm{HF}}\) ) can be monitored from any one device. Figure 14 shows two FIFOs in a width-expansion configuration. Both devices have their expansion-in \((\overline{\mathrm{XI}})\) inputs tied to ground. This disables the depth-expansion function of the device, allowing the first-load/retransmit (FL/RT) input to function as a retransmit ( \(\overline{\mathrm{RT}}\) ) input and the expansion-out/half-full \((\overline{\mathrm{XO}} / \overline{\mathrm{HF}}\) ) output to function as a half-full ( \(\overline{\mathrm{HF}}\) ) flag.

\section*{depth expansion}

The SN74ACT7200L/7201LA/7202LA is easily expanded in depth. Figure 15 shows the connections used to depth expand three SN74ACT7200L/7201LA/7202LA devices. Any depth can be attained by adding additional devices to the chain. The SN74ACT7200L/7201LA/7202LA operates in depth expansion under the following conditions:
- The first device in the chain is designated by tying \(\overline{F L}\) to ground.
- All other devices must have their \(\overline{F L}\) inputs at a high logic level.
- \(\overline{\mathrm{XO}}\) of each device must be tied to \(\overline{\mathrm{XI}}\) of the next device.
- External logic is needed to generate a composite \(\overline{\mathrm{FF}}\) and \(\overline{\mathrm{EF}}\). All \(\overline{\mathrm{FF}}\) outputs must be ORed together and all \(\overline{E F}\) outputs must be ORed together.
- \(\overline{\mathrm{RT}}\) and \(\overline{\mathrm{HF}}\) functions are not available in the depth-expanded configuration.

\section*{combined depth and width expansion}

Both expansion techniques can be used together to increase depth and width. This is done by first creating depth-expanded units and then connecting them in a width-expanded configuration (see Figure 16).

\section*{APPLICATION INFORMATION}

SN74ACT7200L/7201LA/7202LA


Figure 14. Word-Width Expansion: 256/512/1024 Words \(\times 18\) Bits

\section*{APPLICATION INFORMATION}


Figure 15. Word-Depth Expansion: 768/1536/3072 Words \(\times 9\) Bits

\section*{ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORIES}

SCAS221A - FEBRUARY 1993 - REVISED SEPTEMBER 1995

\section*{APPLICATION INFORMATION}


Figure 16. Word-Depth Plus Word-Width Expansion
- Independent Asynchronous Inputs and
Outputs
- Low-Power Advanced CMOS Technology
- Bidirectional
- 1024 Words by 9 Bits Each
- Programmable Almost-Full/AImost-Empty Flag
- Empty, Full, and Half-Full Flags
- Access Times of 25 ns With a 50-pF Load
- Data Rates From 0 to 50 MHz
- Fall-Through Times of 22 ns Max
- High Output Drive for Direct Bus Interface
- Available in 44-Pin PLCC (FN), Space-Saving 64-Pin Thin Quad Flat (PM), and Reduced-Height 64-Pin Thin Quad Flat (PAG) Packages


PAG OR PM PACKAGE
(TOP VIEW)


NC - No internal connection

\section*{ASYNCHRONOUS BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY \\ SCAS148C - DECEMBER 1990-REVISED SEPTEMBER 1995}

\section*{description}

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The SN74ACT2235 is arranged as two 1024 by 9 -bit FIFOs for high speed and fast access times. It processes data at rates from 0 to 50 MHz with access times of 25 ns in a bit-parallel format.
The SN74ACT2235 consists of bus-transceiver circuits, two \(1024 \times 9\) FIFOs, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal FIFO memories. Enable (GAB and GBA) inputs are provided to control the transceiver functions. The select-control (SAB and SBA) inputs are provided to select whether real-time or stored data is transferred. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. Figure 1 shows the eight fundamental bus-management functions that can be performed with the SN74ACT2235.

The SN74ACT2235 is characterized for operation from \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\).
For more information on this device family, see the application report \(1 \mathrm{~K} \times 9 \times 2\) Asynchronous FIFOs SN74ACT2235 and SN74ACT2236 in the 1996 High-Performance FIFO Memories Designer's Handbook, literature number SCAA012A.

\section*{logic symbol \(\dagger\)}

\(\dagger\) This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the FN package.
logic diagram (positive logic)


Terminal Functions
\begin{tabular}{|cc|c|l|}
\hline \multicolumn{2}{|c|}{\begin{tabular}{c} 
TERMINAL \\
NAME
\end{tabular}} & NO. & I/O \\
\hline AF/AEA, \\
AF/AEB
\end{tabular}\(\quad 15,30\) DESCRIPTION

\section*{programming procedure for AF/AEA}

The almost-full/almost-empty flags (AF/AEA, AF/AEB) are programmed during each reset cycle. The almost-full/almost-empty offset value FIFO A \((X)\) and for FIFOB \((\mathrm{Y})\) are either a user-defined value or the default values of \(X=256\) and \(Y=256\). Below are instructions to program AF/AEA using both methods. AF/AEB is programmed in the same manner for FIFO B.

\section*{user-defined \(X\)}

Take \(\overline{\text { DAF }}\) from high to low. This stores A0 thru A8 as X .
If \(\overline{\text { RSTA }}\) is not already low, take RSTA high.
With \(\overline{\text { DAF }}\) held low, take \(\overline{\text { RSTA }}\) high. This defines AF/AEA using X.
To retain the current offset for the next reset, keep \(\overline{\mathrm{DAF}}\) low.

\section*{default \(X\)}

To redefine AF/AE using the default value of \(X=256\), hold \(\overline{\mathrm{DAF}}\) high during the reset cycle.
timing diagram for FIFO \(\mathrm{A}^{\dagger}\)

\(\ddagger\) Operation of FIFO B is identical to that of FIFO A.
\(\ddagger\) Last valid data stays on outputs when FIFO goes empty due to a read.

\footnotetext{


}


Figure 1. Bus-Management Functions
SELECT-MODE CONTROL TABLE
\begin{tabular}{|cc|c|c|}
\hline \multicolumn{2}{|c|}{ CONTROL } & \multicolumn{2}{|c|}{ OPERATION } \\
\hline SAB & SBA & A BUS & B BUS \\
\hline L & L & Real-time B to \(A\) bus & Real-time \(A\) to \(B\) bus \\
L & H & FIFO B to \(A\) bus & Real-time \(A\) to \(B\) bus \\
H & L & Real-time \(B\) to \(A\) bus & FIFO \(A\) to \(B\) bus \\
H & H & FIFO B to \(A\) bus & FIFO \(A\) to \(B\) bus \\
\hline
\end{tabular}
OUTPUT-ENABLE CONTROL TABLE
\begin{tabular}{|cc|c|c|}
\hline \multicolumn{2}{|c|}{ CONTROL } & OPERATION \\
\hline GAB & GBA & A BUS & B BUS \\
\hline H & H & A bus enabled & B bus enabled \\
L & H & A bus enabled & Isolation/input to \(B\) bus \\
H & L & Isolation/input to A bus & B bus enabled \\
L & L & Isolation/input to A bus & Isolation/input to \(B\) bus \\
\hline
\end{tabular}

Figure 1. Bus-Management Functions (Continued)

\section*{absolute maximum ratings over operating free-air temperature range (unless otherwise noted) \(\dagger\)}
\(\qquad\)
Supply voltage range, \(\mathrm{V}_{\mathrm{CC}}\) -0.5 V to 7 V
Input voltage: Control inputs7 V
I/O ports ..... 5.5 V
Voltage applied to a disabled 3-siate output ..... 5.5 V
Operating free-air temperature range, \(\mathrm{T}_{\mathrm{A}}\) ..... \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\)
Storage temperature range, \(\mathrm{T}_{\text {stg }}\) ..... \(-65^{\circ} \mathrm{C}\) to \(150^{\circ} \mathrm{C}\)
Maximum junction temperature, \(\mathrm{T}_{J}\) ..... \(150^{\circ} \mathrm{C}\)
\(\dagger\) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

\section*{ASYNCHRONOUS BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY}

SCAS148C-DECEMBER 1990-REVISED SEPTEMBER 1995
recommended operating conditions

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|r|}{PARAMETER} & \multicolumn{3}{|c|}{TEST CONDITIONS} & MIN & TYPt & MAX & UNIT \\
\hline \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{OH}}\)} & \(\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}\), & \(\mathrm{I} \mathrm{OH}=-8 \mathrm{~mA}\) & & 2.4 & & & V \\
\hline \multirow[b]{2}{*}{VOL} & Flags & \(\mathrm{V}_{C C}=4.5 \mathrm{~V}\), & \(\mathrm{IOL}=8 \mathrm{~mA}\) & & & & 0.5 & \multirow[t]{2}{*}{V} \\
\hline & I/O ports & \(\mathrm{V}_{C C}=4.5 \mathrm{~V}\), & \(\mathrm{lOL}=16 \mathrm{~mA}\) & & & & 0.5 & \\
\hline \multicolumn{2}{|l|}{1} & \(\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}\), & \(\mathrm{V}_{1}=\mathrm{V}_{\text {cc }}\) or 0 & & & & \(\pm 5\) & \(\mu \mathrm{A}\) \\
\hline \multicolumn{2}{|l|}{loz} & \(\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}\), & \(\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}\) or 0 & & & & \(\pm 5\) & \(\mu \mathrm{A}\) \\
\hline \multicolumn{2}{|l|}{\(\mathrm{ICC}^{\ddagger}\)} & \multicolumn{3}{|l|}{\(\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}-0.2 \mathrm{~V}\) or 0} & & 10 & 400 & \(\mu \mathrm{A}\) \\
\hline \multicolumn{2}{|l|}{\(\Delta \mathrm{lCC}^{\text {§ }}\)} & \(\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}\), & One input at 3.4 V, & Other inputs at \(\mathrm{V}_{\mathrm{CC}}\) or GND & & & 1 & mA \\
\hline \multicolumn{2}{|l|}{\(\mathrm{C}_{\mathrm{i}}\)} & \(\mathrm{V}_{1}=0\), & \(\mathrm{f}=1 \mathrm{MHz}\) & & & 4 & & pF \\
\hline \multicolumn{2}{|l|}{\(\mathrm{C}_{0}\)} & \(\mathrm{V}_{\mathrm{O}}=0\), & \(\mathrm{f}=1 \mathrm{MHz}\) & & & 8 & & pF \\
\hline
\end{tabular}
\({ }^{\dagger}\) All typical values are at \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
\(\ddagger\) Icc tested with outputs open.
§ This is the supply current when each input is at one of the specified TTL voltage levels rather than 0 V or \(\mathrm{V}_{\mathrm{CC}}\).
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, \(\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}\) (unless otherwise noted) (see Figures 4 and 5)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { FROM } \\
& \text { (INPUT) }
\end{aligned}
\]} & \multirow[t]{2}{*}{то (OUTPUT)} & \multicolumn{3}{|c|}{'ACT2235-20} & \multicolumn{2}{|l|}{'ACT2235-30} & \multicolumn{2}{|l|}{'ACT2235-40} & \multicolumn{2}{|l|}{'ACT2235-60} & \multirow[b]{2}{*}{UNIT} \\
\hline & & & MIN & TYP \(\dagger\) & MAX & MIN & MAX & MIN & MAX & MIN & MAX & \\
\hline \multirow[b]{2}{*}{\({ }^{\dagger}\) max} & LDCK & & 50 & & & 33 & & 25 & & 16.7 & & \multirow[b]{2}{*}{MHz} \\
\hline & UNCK & & 50 & & & 33 & & 25 & & 16.7 & & \\
\hline \({ }^{\text {tpd }}\) & LDCK个, LDCKB \(\uparrow\) & B or A & 8 & & 22 & 8 & 22 & 8 & 24 & 8 & 26 & ns \\
\hline \({ }^{\text {tpd }}\) & UNCKAT, UNCKB \(\uparrow\) & B or A & 12 & 17 & 25 & 12 & 25 & 12 & 35 & 12 & 45 & ns \\
\hline tPLH & LDCK \(\uparrow\), LDCKB \(\uparrow\) & \[
\begin{aligned}
& \overline{\overline{\text { EMPTYA, }}} \overline{\text { EMPTYB }}
\end{aligned}
\] & 4 & & 15 & 4 & 15 & 4 & 17 & 4 & 19 & ns \\
\hline tPHL & UNCKAT, UNCKB \(\uparrow\) & EMPTYA, EMPTYB & 2 & & 17 & 2 & 17 & 2 & 19 & 2 & 21 & ns \\
\hline tPHL & \(\overline{\text { RSTA }} \downarrow\), \(\overline{\text { RSTB }} \downarrow\) & \[
\begin{aligned}
& \hline \overline{\text { EMPTYA, }} \\
& \overline{\text { EMPTYB }}
\end{aligned}
\] & 2 & & 18 & 2 & 18 & 2 & 20 & 2 & 22 & ns \\
\hline tpHL & LDCK¢, LDCKB \(\uparrow\) & \(\overline{\text { FULLA, }}\), FULLE & 4 & & 15 & 4 & 15 & 4 & 17 & 4 & 19 & ns \\
\hline tPLH & UNCKAT, UNCKB \(\uparrow\) & \(\overline{\text { FULLA, }}\), FULLB & 4 & & 15 & 4 & 15 & 4 & 17 & 4 & 19 & ns \\
\hline tPLH & \(\overline{\text { RSTA }} \downarrow\), \(\overline{\mathrm{RSTB}} \downarrow\) & FULLA,\(\overline{\text { FULLB }}\) & 2 & & 15 & 2 & 15 & 2 & 17 & 2 & 19 & ns \\
\hline tPLH & \(\overline{\mathrm{RSTA}} \downarrow, \overline{\mathrm{RSTB}} \downarrow\) & AF/AEA, AF/AEB & 2 & & 15 & 2 & 15 & 2 & 17 & 2 & 19 & ns \\
\hline tPLH & LDCK \(\uparrow\), LDCKB \(\uparrow\) & HFA, HFB & 2 & & 15 & 2 & 15 & 2 & 17 & 2 & 19 & ns \\
\hline tPHL & UNCKAT, UNCKB \(\uparrow\) & HFA, HFB & 4 & & 18 & 4 & 18 & 4 & 20 & 4 & 22 & ns \\
\hline tPHL & \(\overline{\text { RSTA }} \downarrow\), \(\overline{\mathrm{RST}} \overline{\mathrm{B}} \downarrow\) & HFA, HFB & 1 & & 15 & 1 & 15 & 1 & 17 & 1 & 19 & ns \\
\hline \(\mathrm{t}_{\mathrm{pd}}\) & SAB or SBA \({ }^{\text {d }}\) & B or A & 1 & & 11 & 1 & 11 & 1 & 12 & 1 & 14 & ns \\
\hline \(t_{\text {pd }}\) & A or B & B or A & 1 & & 11 & 1 & 11 & 1 & 12 & 1 & 14 & ns \\
\hline \(t_{\text {pd }}\) & LDCK \(\uparrow\), LDCKB \(\uparrow\) & AF/AEA, AF/AEB & 2 & & 18 & 2 & 18 & 2 & 20 & 2 & 22 & ns \\
\hline \({ }^{\text {tpd }}\) & UNCKAT, UNCKB \(\uparrow\) & AF/AEA, AF/AEB & 2 & & 18 & 2 & 18 & 2 & 20 & 2 & 22 & ns \\
\hline \(t_{\text {en }}\) & GBA or GAB & A or B & 2 & & 11 & 2 & 11 & 2 & 13 & 2 & 15 & ns \\
\hline \(t_{\text {dis }}\) & GBA or GAB & A or B & 1 & & 9 & 1 & 9 & 1 & 11 & 1 & 13 & ns \\
\hline
\end{tabular}

\footnotetext{
\(\dagger\) All typical values are at \(\mathrm{V}_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
IT These parameters are measured with the internal output state of the storage register opposite to that of the bus input.
}
operating characteristics, \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{PARAMETER} & TEST CONDITIONS & \multirow[t]{2}{*}{\[
\begin{gathered}
\hline \text { TYP } \\
\hline 71
\end{gathered}
\]} & UNIT \\
\hline \multirow[b]{2}{*}{\(C_{p d}\)} & Pow & Outputs enabled & \multirow[b]{2}{*}{\(C_{L}=50 \mathrm{pF}, \quad \mathrm{f}=5 \mathrm{MHz}\)} & & \multirow[b]{2}{*}{pF} \\
\hline & per & Outputs disabled & & 57 & \\
\hline
\end{tabular}

\section*{TYPICAL CHARACTERISTICS}


Figure 2

\section*{calculating power dissipation}

The maximum power dissipation ( \(\mathrm{P}_{\mathrm{T}}\) ) can be calculated by:
\[
P_{T}=V_{c c} \times\left[l_{c c}+\left(N \times \Delta l_{c c} \times d c\right)\right]+\Sigma\left(C_{p d} \times V_{C C^{2}}^{2} \times f_{i}\right)+\Sigma\left(C_{L} \times V_{c C^{2}} \times f_{0}\right)
\]
where:
\begin{tabular}{ll}
\(\mathrm{I}_{\mathrm{CC}}\) & \(=\) power-down ICc maximum \\
N & \(=\) number of inputs driven by a TTL device \\
\(\Delta \mathrm{I}_{\mathrm{CC}}\) & \(=\) increase in supply current \\
dc & \(=\) duty cycle of inputs at a TTL high level of 3.4 V \\
\(\mathrm{C}_{\text {pd }}\) & \(=\) power dissipation capacitance \\
\(\mathrm{C}_{\mathrm{L}}\) & \(=\) output capacitive load \\
\(\mathrm{f}_{\mathrm{i}}\) & \(=\) data input frequency \\
\(\mathrm{f}_{\mathrm{O}}\) & \(=\) data output frequency
\end{tabular}

\section*{PARAMETER MEASUREMENT INFORMATION}


Figure 4. Standard CMOS Outputs (FULL, AF/AE, EMPTY)

\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{PARAMETER} & R1, R2 & \(C_{L} \dagger\) & S1 \\
\hline \multirow[b]{2}{*}{ten} & tPZH & \multirow{2}{*}{\(500 \Omega\)} & \multirow[b]{2}{*}{50 pF} & Open \\
\hline & tpZL & & & Closed \\
\hline \multirow[b]{2}{*}{\({ }^{\text {d }}\) dis} & tPHZ & \multirow[t]{2}{*}{\(500 \Omega\)} & \multirow[b]{2}{*}{50 pF} & Open \\
\hline & tpLZ & & & Closed \\
\hline \multicolumn{2}{|l|}{\(\mathrm{t}_{\mathrm{pd}}\)} & - & 50 pF & Open \\
\hline
\end{tabular}
\(\dagger\) Includes probe and test-fixture capacitance
Figure 5. 3-State Outputs (AO-A8, B0-B8)
- Independent Asynchronous Inputs and Outputs
- Low-Power Advanced CMOS Technology
- Bidirectional
- 1024 Words by 9 Bits Each
- Programmable Almost-Full/Almost-Empty Flag
- Empty, Full, and Half-Full Flags
- Access Times of 25 ns With a 50-pF Load
- Data Rates From 0 to \(50 \mathbf{M H z}\)
- Fall-Through Times of 23 ns Max
- High Output Drive for Direct Bus Interface
- 3-State Outputs
- Available in 44-Pin PLCC (FN) Package

FN PACKAGE
(TOP VIEW)


\section*{description}

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The SN74ACT2236 is arranged as two 1024 by 9 -bit FIFOs for high speed and fast access times. It processes data at rates from 0 to 50 MHz with access times of 25 ns in a bit-parallel format.

The SN74ACT2236 consists of bus-transceiver circuits, two \(1024 \times 9\) FIFOs, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal FIFO memories. Enable OE and DIR inputs are provided to control the transceiver functions. The select-control (SAB and SBA) inputs are provided to select whether real-time or stored data is transferred. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. Figure 1 shows the five fundamental bus-management functions that can be performed with the SN74ACT2236.

The SN74ACT2236 is characterized for operation from \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\).
For more information on this device family, see the application report \(1 K \times 9 \times 2\) Asynchronous FIFOs SN74ACT2235 and SN74ACT2236 in the 1996 High-Performance FIFO Memories Designer's Handbook, literature number SCAA012A.
logic symbol \(\dagger\)

\(\dagger\) This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

\author{
SN74ACT2236 \\ \(1024 \times 9 \times 2\)
}
logic diagram (positive logic)


Terminal Functions
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{2}{|c|}{TERMINAL} & & \multirow[b]{2}{*}{DESCRIPTION} \\
\hline NAME & NO. & 1/0 & \\
\hline AF/AEA, AF/AEB & 15, 30 & 0 & Almost full/almost empty flags. The almost-full/almost-empty A flag (AF/AEA) is defined by the almost-full/almost-empty offset value for FIFO A (X). AF/AEA is high when FIFO A contains \(X\) or less words or 1024-X words. AF/AEA is low when FIFO A contains between \(\mathrm{X}+1\) or 1023 - X words. The operation of the almost-full/almost-empty B flag (AF/AEB) is the same as AF/AEA for FIFO B. \\
\hline A0-A8 & 4-8, 10-13 & I/O & A data inputs and outputs \\
\hline B0-B8 & \[
\begin{aligned}
& 32-35, \\
& 37-41
\end{aligned}
\] & I/O & B data inputs and outputs \\
\hline \(\overline{\mathrm{DAF}}, \overline{\mathrm{DBF}}\) & 21, 24 & 1 & Define-flag inputs. The high-to-low transition of \(\overline{\mathrm{DAF}}\) stores the binary value on \(\mathrm{AO}-\mathrm{AB}\) as the almost-full/almost-empty offset value for FIFO A (X). The high-to-low transition of \(\overline{\text { DBF }}\) stores the binary value of B0-B8 as the almost-full/almost-empty offset value for FIFO B (Y). \\
\hline \[
\begin{aligned}
& \overline{\overline{\text { EMPTYA, }}} \overline{\text { EMPTYB }}
\end{aligned}
\] & 20, 25 & 0 & Empty flags. EMPTYA and EMPTYB are low when their corresponding memories are empty and high when they are not empty. \\
\hline \[
\overline{\overline{\text { FULLA }},} \overline{\text { FULLB }}
\] & 18, 27 & 0 & Full flags. FULLA and FULLB are low when their corresponding memories are full and high when they are not full. \\
\hline HFA, HFB & 16, 29 & 0 & Half-full flags. HFA and HFB are high when their corresponding memories contain 512 or more words, and low when they contain 511 or less words. \\
\hline LDCKA, LDCKB & 17, 28 & 1 & Load clocks. Data on A0-A8 is written into FIFO A on a low-to-high transition of LDCKA. Data on BO-B8 is written into FIFO B on a low-to-high transition of LDCKB. When the FIFOs are full, LDCKA and LDCKB have no effect on the data residing in memory. \\
\hline DIR, \(\overline{O E}\) & 2,43 & 1 & Enable inputs. DIR and \(\overline{O E}\) control the transceiver functions. When OE is high, both AO-A8 and \(\mathrm{BO}-\mathrm{B8}\) are in the high-impedance state and can be used as inputs. With \(\overline{\mathrm{OE}}\) low and DIR high, the \(A\) bus is in the high-impedance state and \(B\) bus is active. When both \(\overline{O E}\) and DIR are low, the \(A\) bus is active and the \(B\) bus is in the high-impedance state. \\
\hline \(\overline{\mathrm{RSTA}}, \overline{\mathrm{RSTB}}\) & 22, 23 & 1 & Reset. A reset is accomplished in each direction by taking \(\overline{\text { RSTA }}\) and \(\overline{\text { RSTB }}\) low. This sets EMPTYA, EMPTYB, FULLA, FULLB, and AF/AEB high. Both FIFOs must be reset upon power up. \\
\hline SAB, SBA & 1,44 & 1 & Select-control inputs. SAB and SBA select whether real-time or stored data is transferred. A low level selects real-time data, and a high level selects stored data. Eight fundamental bus-management functions can be performed as shown in Figure 1. \\
\hline UNCKA, UNCKB & 19, 26 & 1 & Unload clocks. Data in FIFO A is read to BO-B8 on a low-to-high transition of UNCKB. Data in FIFO \(B\) is read to AO-A8 on a low-to-high transition of UNCKB. When the FIFOs are empty, UNCKA and UNCKB have no effect on data residing in memory. \\
\hline
\end{tabular}

\section*{programming procedure for AFIAEA}

The almost-full/almost-empty flags (AF/AEA, AF/AEB) are programmed during each reset cycle. The almost-full/almost-empty offset value FIFO A \((\mathrm{X})\) and for FIFOB \((\mathrm{Y})\) are either a user-defined value or the default values of \(X=256\) and \(Y=256\). Below are instructions to program AF/AEA using both methods. AF/AEB is programmed in the same manner for FIFO B.

\section*{user-defined \(X\)}

Take \(\overline{\text { DAF }}\) from high to low. This stores A0 thru A8 as X.
If RSTA is not already low, take RSTA high.
With \(\overline{\text { DAF }}\) held low, take \(\overline{\text { RSTA }}\) high. This defines the AF/AEA flag using X.
To retain the current offset for the next reset, keep \(\overline{\mathrm{DAF}}\) low.
default \(\boldsymbol{X}\)
To redefine the AF/AE flag using the default value of \(X=256\), hold \(\overline{D A F}\) high during the reset cycle.
timing diagram for FIFO \(\mathrm{A}^{\dagger}\)


SN74ACT2236


Figure 1. Bus-Management Functions

SELECT-MODE CONTROL TABLE
\begin{tabular}{|cc|c|c|}
\hline \multicolumn{2}{|c|}{ CONTROL } & \multicolumn{2}{|c|}{ OPERATION } \\
\hline SAB & SBA & A BUS & B BUS \\
\hline L & L & Real-time B to \(A\) bus & Real-time \(A\) to \(B\) bus \\
L & H & FIFO B to \(A\) bus & Real-time \(A\) to \(B\) bus \\
H & L & Real-time \(B\) to \(A\) bus & FIFO \(A\) to \(B\) bus \\
H & H & FIFO B to \(A\) bus & FIFO A to \(B\) bus \\
\hline
\end{tabular}

OUTPUT-ENABLE CONTROL TABLE
\begin{tabular}{|cc|c|c|}
\hline \multicolumn{2}{|c|}{ CONTROL } & \multicolumn{2}{c|}{ OPERATION } \\
\hline DIR & \(\overline{\text { OE }}\) & A BUS & B BUS \\
\hline X & H & Input & Input \\
L & L & Output & Input \\
H & L & Input & Output \\
\hline
\end{tabular}

Figure 1. Bus-Management Functions (Continued)

\section*{absolute maximum ratings over operating free-air temperature range (unless otherwise noted) \(\boldsymbol{\dagger}\)}
\[
\begin{aligned}
& \text { Input voltage: Control inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . } 7 \mathrm{~V} \\
& \text { I/O ports }
\end{aligned}
\]
\(\dagger\) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

ASYNCHRONOUS BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SCAS149A - APRIL 1990 - REVISED SEPTEMBER 1995

\section*{recommended operating conditions}


INSTRUMENTS

\title{
SN74ACT2236 \\ \(1024 \times 9 \times 2\) ASYNCHRONOUS BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
}
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|r|}{PARAMETER} & \multicolumn{3}{|c|}{TEST CONDITIONS} & MIN & TYPt & MAX & UNIT \\
\hline \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{OH}}\)} & \(\mathrm{V}_{C C}=4.5 \mathrm{~V}\), & \(\mathrm{l}_{\mathrm{OH}}=-8 \mathrm{~mA}\) & & 2.4 & & & V \\
\hline \multirow[t]{2}{*}{VOL} & Flags & \(\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}\), & \(\mathrm{IOL}=8 \mathrm{~mA}\) & & & & 0.5 & \multirow[t]{2}{*}{V} \\
\hline & I/O ports & \(\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}\), & \(\mathrm{IOL}=16 \mathrm{~mA}\) & & & & 0.5 & \\
\hline \multicolumn{2}{|l|}{4} & \(\mathrm{V}_{C C}=5.5 \mathrm{~V}\), & \(\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}\) or 0 & & & & \(\pm 5\) & \(\mu \mathrm{A}\) \\
\hline \multicolumn{2}{|l|}{loz} & \(\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}\), & \(\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}\) or 0 & & & & \(\pm 5\) & \(\mu \mathrm{A}\) \\
\hline \multicolumn{2}{|l|}{Icc \({ }^{\ddagger}\)} & \multicolumn{3}{|l|}{\(\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}-0.2 \mathrm{~V}\) or 0} & & 10 & 400 & \multirow[t]{3}{*}{MA} \\
\hline \multirow[t]{2}{*}{\(\Delta \mathrm{lcc}{ }^{\text {§ }}\)} & DIR, \(\overline{O E}\) & \multirow[b]{2}{*}{\(V_{C C}=5.5 \mathrm{~V}\),} & \multirow[b]{2}{*}{One input at 3.4 V,} & \multirow[t]{2}{*}{Other inputs at \(\mathrm{V}_{\mathrm{CC}}\) or GND} & & \multicolumn{2}{|r|}{\multirow[b]{2}{*}{1}} & \\
\hline & Other inputs & & & & & & & \\
\hline \multicolumn{2}{|l|}{\(\mathrm{C}_{\mathrm{i}}\)} & \(\mathrm{V}_{1}=0\), & \(\mathrm{f}=1 \mathrm{MHz}\) & & & 4 & & pF \\
\hline \(\mathrm{C}_{0}\) & & \(\mathrm{V}_{\mathrm{O}}=0\), & \(\mathrm{f}=1 \mathrm{MHz}\) & & & 8 & & pF \\
\hline
\end{tabular}
\({ }^{\dagger}\) All typical values are at \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
\(\ddagger I_{C C}\) tested with outputs open.
\(\S\) This is the supply current when each input is at one of the specified TTL voltage levels rather than 0 V or \(\mathrm{V}_{\mathrm{CC}}\)
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, \(\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}\) (unless otherwise noted) (see Figures 4 and 5)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[t]{2}{*}{FROM (INPUT)} & \multirow[t]{2}{*}{TO (OUTPUT)} & \multicolumn{3}{|c|}{'ACT2236-20} & \multicolumn{2}{|l|}{'ACT2236-30} & \multicolumn{2}{|l|}{'ACT2236-40} & \multicolumn{2}{|l|}{'ACT2236-60} & \multirow[b]{2}{*}{UNIT} \\
\hline & & & MIN & TYPT & MAX & MIN & MAX & MIN & MAX & MIN & MAX & \\
\hline \multirow[b]{2}{*}{\({ }^{\prime}\) max} & LDCK & & 50 & & & 33 & & 25 & & 16.7 & & \multirow[b]{2}{*}{MHz} \\
\hline & UNCK & & 50 & & & 33 & & 25 & & 16.7 & & \\
\hline tpd & LDCK个, LDCKB \(\uparrow\) & B or A & 8 & & 23 & 8 & 23 & 8 & 25 & 8 & 27 & ns \\
\hline \({ }^{\text {tpd }}\) & UNCKAT, UNCKB \(\uparrow\) & B or A & 10 & 17 & 25 & 10 & 25 & 10 & 35 & 10 & 45 & ns \\
\hline \({ }^{\text {tPLH }}\) & LDCK \(\uparrow\), LDCKB \(\uparrow\) & EMPTYA, EMPTYB & 4 & & 15 & 4 & 15 & 4 & 17 & 4 & 19 & ns \\
\hline tPHL & UNCKAT, UNCKB \(\uparrow\) & \[
\begin{aligned}
& \overline{\overline{\text { EMPTYA, }}} \overline{\text { EMPTYB }}
\end{aligned}
\] & 2 & & 17 & 2 & 17 & 2 & 19 & 2 & 21 & ns \\
\hline tPHL & \(\overline{\text { RSTA }} \downarrow\), \(\overline{\mathrm{RSTB}} \downarrow\) & \[
\begin{aligned}
& \overline{\overline{\text { EMPTYA, }}} \overline{\text { EMPTYB }}
\end{aligned}
\] & 2 & & 18 & 2 & 18 & 2 & 20 & 2 & 22 & ns \\
\hline tPHL & LDCK个, LDCKB \(\uparrow\) & \(\overline{\text { FULLA, }}\), FULLE & 4 & & 15 & 4 & 15 & 4 & 17 & 4 & 19 & ns \\
\hline tPLH & UNCKAT, UNCKB \(\uparrow\) & \(\overline{\text { FULLA, }}\), FULLB & 4 & & 15 & 4 & 15 & 4 & 17 & 4 & 19 & ns \\
\hline tPLH & \(\overline{\text { RSTA }} \downarrow\), \(\overline{\text { RSTB }} \downarrow\) & \(\overline{\text { FULLA, }}\), \(\overline{\text { UULLB }}\) & 2 & & 15 & 2 & 15 & 2 & 17 & 2 & 19 & ns \\
\hline tPLH & \(\overline{\text { RSTA }} \downarrow, \overline{\mathrm{RSTB}} \downarrow\) & AF/AEA, AF/AEB & 2 & & 15 & 2 & 15 & 2 & 17 & 2 & 19 & ns \\
\hline tpLH & LDCK¢, LDCKB \(\uparrow\) & HFA, HFB & 2 & & 15 & 2 & 15 & 2 & 17 & 2 & 19 & ns \\
\hline tPHL & UNCKAT, UNCKB \(\uparrow\) & HFA, HFB & 4 & & 19 & 4 & 19 & 4 & 21 & 4 & 23 & ns \\
\hline tPHL & \(\overline{\text { RSTA }} \downarrow\), \(\overline{\text { RSTB }} \downarrow\) & HFA, HFB & 1 & & 15 & 1 & 15 & 1 & 17 & 1 & 19 & ns \\
\hline \(t_{\text {pd }}\) & SAB or SBAT & B or A & 1 & & 11 & 1 & 11 & 1 & 13 & 1 & 15 & ns \\
\hline \({ }^{\text {tpd }}\) & A or B & B or A & 1 & & 11 & 1 & 11 & 1 & 13 & 1 & 15 & ns \\
\hline \(t_{\text {pd }}\) & LDCK \(\uparrow\), LDCKB \(\uparrow\) & AF/AEA, AF/AEB & 2 & & 19 & 2 & 19 & 2 & 21 & 2 & 23 & ns \\
\hline \({ }^{\text {tpd }}\) & UNCKAT, UNCKB \(\uparrow\) & AF/AEA, AF/AEB & 2 & & 19 & 2 & 19 & 2 & 23 & 2 & 23 & ns \\
\hline ten & DIR, \(\overline{O E}\) & A or B & 2 & & 12 & 2 & 12 & 2 & 14 & 2 & 16 & ns \\
\hline \(\mathrm{t}_{\text {dis }}\) & DIR, \(\overline{O E}\) & A or B & 1 & & 10 & 1 & 10 & 1 & 12 & 1 & 14 & ns \\
\hline
\end{tabular}

\footnotetext{
\(\dagger\) All typical values are at \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
}

IThese parameters are measured with the internal output state of the storage register opposite to that of the bus input.

\section*{operating characteristics, \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)}
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{PARAMETER} & TEST CONDITIONS & TYP & UNIT \\
\hline \multirow[b]{2}{*}{\(\mathrm{C}_{\mathrm{pd}}\)} & \multirow[b]{2}{*}{Power dissipation capacitance per 1K bits} & Outputs enabled & \multirow[b]{2}{*}{\(C_{L}=50 \mathrm{pF}, \mathrm{f}=5 \mathrm{MHz}\)} & 71 & \\
\hline & & Outputs disabled & & 57 & pF \\
\hline
\end{tabular}

\section*{TYPICAL CHARACTERISTICS}


\section*{calculating power dissipation}

The maximum power dissipation ( \(\mathrm{P}_{\mathrm{T}}\) ) can be calculated by:
\[
P_{T}=V_{C C} \times\left[I_{C C}+\left(N \times \Delta I_{C C} \times d c\right)\right]+\Sigma\left(C_{p d} \times V_{C C}{ }^{2} \times f_{i}\right)+\Sigma\left(C_{L} \times V_{C C^{2}} \times f_{0}\right)
\]
where:
\begin{tabular}{rl}
\(\mathrm{I}_{\mathrm{CC}}\) & \(=\) power-down ICc maximum \\
N & \(=\) number of inputs driven by a TTL device \\
\(\Delta \mathrm{I}_{\mathrm{CC}}\) & \(=\) increase in supply current \\
\(\mathrm{dc}_{\mathrm{C}}\) & \(=\) duty cycle of inputs at a TTL high level of 3.4 V \\
\(\mathrm{C}_{\text {pd }}\) & \(=\) power dissipation capacitance \\
\(\mathrm{C}_{\mathrm{L}}\) & \(=\) output capacitive load \\
\(\mathrm{f}_{\mathrm{i}}\) & \(=\) data input frequency \\
\(\mathrm{f}_{\mathrm{O}}\) & \(=\) data output frequency
\end{tabular}

\section*{PARAMETER MEASUREMENT INFORMATION}


Figure 4. Standard CMOS Outputs (All Flags)

\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{PARAMETER} & RL & \(C_{L}{ }^{\dagger}\) & S1 & S2 \\
\hline \multirow[b]{2}{*}{ten} & tpZH & \multirow{2}{*}{\(500 \Omega\)} & \multirow[b]{2}{*}{50 pF} & Open & Closed \\
\hline & tpZL & & & Closed & Open \\
\hline \multirow[b]{2}{*}{\({ }^{\text {dis }}\)} & tphz & \multirow[t]{2}{*}{\(500 \Omega\)} & \multirow[b]{2}{*}{50 pF} & Open & Closed \\
\hline & tplZ & & & Closed & Open \\
\hline \multicolumn{2}{|l|}{\(t_{\text {pd }}\) or \(t_{t}\)} & - & 50 pF & Open & Open \\
\hline
\end{tabular}
† Includes probe and test-fixture capacitance
Figure 5. 3-State Outputs (A0-A8, B0-B8)
- Reads and Writes Can Be Asynchronous or Coincident
- Organization:
- SN74ACT7203L - \(2048 \times 9\)
- SN74ACT7204L - \(4096 \times 9\)
- SN74ACT7205L - \(8192 \times 9\)
- SN74ACT7206L - \(16383 \times 9\)
- Fast Data Access Times of 15 ns
- Read and Write Frequencies up to 40 MHz
- Bit-Width and Word-Depth Expansion
- Fully Compatible With the IDT7203/7204
- Retransmit Capability
- Empty, Full, and Half-Full Flags
- TTL-Compatible Inputs
- Available in 28-Pin Plastic DIP (NP), Plastic Small-Outline (DV), and 32-Pin Plastic J-Leaded Chip-Carrier (RJ) Packages

\section*{description}

These devices are constructed with dual-port SRAM and have internal write and read address counters to provide data throughput on a first-in, first-out (FIFO) basis. Write and read operations are independent and can be asynchronous or coincident. Empty and full status flags prevent underflow and overflow of memory, and depth-expansion logic allows combining the storage cells of two or more devices into one FIFO. Word-width expansion is also possible.
Data is loaded into memory by the write-enable \((\bar{W})\) input and unloaded by the read-enable ( \(\overline{\mathrm{R}}\) ) input. Read and write cycle times of 25 ns \((40 \mathrm{MHz})\) are possible with data access times of 15 ns.
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{DV OR NP PACKAGE (TOP VIEW)} \\
\hline & \\
\hline W \({ }^{1}\) & \(28.1 \mathrm{~V}_{\mathrm{CC}}\) \\
\hline D8 2 & 27 D4 \\
\hline D3 3 & \({ }_{26}\) D5 \\
\hline D2 4 & 25 D6 \\
\hline D1 5 & 24.07 \\
\hline D0 6 & \(23 / \overline{\text { FL/RT }}\) \\
\hline XI 7 & \(22 \overline{\mathrm{RS}}\) \\
\hline FF 8 & \(21 . \overline{E F}\) \\
\hline Q0 9 & \(20 . \overline{\mathrm{XO}} / \overline{\mathrm{HF}}\) \\
\hline Q1 10 & 19 Q7 \\
\hline Q2 11 & 18 Q6 \\
\hline Q3 12 & 17 Q5 \\
\hline Q8 13 & 16 Q4 \\
\hline GND 14 & \(15] \bar{R}\) \\
\hline
\end{tabular}

RJ PACKAGE (TOP VIEW)


NC - No internal connection

These devices are particularly suited for providing a data channel between two buses operating at asynchronous rates. Applications include use as rate buffers from analog-to-digital converters in data-acquisition systems, temporary storage elements between buses and magnetic or optical memories, and queues for communication systems. A 9 -bit-wide data path is provided for the transmission of byte data plus a parity bit or packet-framing information. The read pointer can be reset independently of the write pointer for retransmitting previously read data when a device is not used in depth expansion.
The SN74ACT7203L, SN74ACT7204L, SN74ACT7205L, and SN74ACT7206L are characterized for operation from \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\).

\section*{SN74ACT7203L logic symbol \(\dagger\)}

\(\dagger\) This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the DV and NP packages.

\section*{SN74ACT7204L logic symbolt}

\(\dagger\) This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the DV and NP packages.

\section*{SCAS226A - FEBRUARY 1993 - REVISED SEPTEMBER 1995}

\section*{SN74ACT7205L logic symbolt}

\(\dagger\) This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the DV and NP packages.

\section*{SN74ACT7206L logic symbolt}

\(\dagger\) This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the DV and NP packages.

\section*{ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORIES}

SCAS226A - FEBRUARY 1993 - REVISED SEPTEMBER 1995

\section*{functional block diagram}

\(\dagger 2048 \times 9\) for SN74ACT7203L; \(4096 \times 9\) for SN74ACT7204L; \(8192 \times 9\) for SN74ACT7205L; \(16384 \times 9\) for SN74ACT7206L
RESET AND RETRANSMIT FUNCTION TABLE (single-device depth; single-or multiple-device width)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{INPUTS} & \multicolumn{2}{|l|}{INTERNAL TO DEVICE} & \multicolumn{3}{|c|}{OUTPUTS} & \multirow[b]{2}{*}{FUNCTION} \\
\hline \(\overline{\mathrm{RS}}\) & \(\overline{\mathrm{FL}} / \overline{\mathrm{RT}}\) & \(\overline{\mathrm{XI}}\) & READ POINTER & WRITE POINTER & EF & \(\overline{\text { FF }}\) & \(\overline{\mathrm{XO} / \mathrm{HF}}\) & \\
\hline L & X & L & Location zero & Location zero & L & H & H & Reset device \\
\hline H & L & L & Location zero & Unchanged & X & X & X & Retransmit \\
\hline H & H & L & Increment if EF high & Increment if FF high & X & X & X & Read/write \\
\hline
\end{tabular}

RESET AND FIRST-LOAD FUNCTION TABLE
(multiple-device depth; single-or multiple-device width)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{INPUTS} & \multicolumn{2}{|l|}{INTERNAL TO DEVICE} & \multicolumn{2}{|c|}{OUTPUTS} & \multirow[b]{2}{*}{FUNCTION} \\
\hline \(\overline{\mathrm{RS}}\) & \(\overline{\mathrm{FL} / \text { RT }}\) & \(\overline{\mathrm{XI}}\) & READ POINTER & WRITE POINTER & EF & \(\overline{F F}\) & \\
\hline L & L & \(\ddagger\) & Location zero & Location zero & L & H & Reset first device \\
\hline L & H & \(\ddagger\) & Location zero & Location zero & L & H & Reset all other devices \\
\hline H & X & \(\ddagger\) & X & X & X & X & Read/write \\
\hline
\end{tabular}
\(\ddagger \overline{\mathrm{XI}}\) is connected to \(\overline{\mathrm{XO}} / \overline{\mathrm{HF}}\) of the previous device in the daisy chain (see Figure 15).

\section*{Terminal Functions}
\begin{tabular}{|c|c|c|}
\hline TERMINAL NAME & \(1 / 0\) & DESCRIPTION \\
\hline D0-D8 & 1 & Data inputs \\
\hline EF & 0 & Empty-flag output. EF is low when the read pointer is equal to the write pointer, inhibiting any operation initiated by a read cycle. When the FIFO is empty, a data word can be read automatically at Q0-Q8 by holding \(\overline{\mathrm{R}}\) low when loading the data word with a low-level pulse on \(\overline{\mathrm{W}}\). \\
\hline FF & 0 & Full-flag output. \(\overline{\mathrm{FF}}\) is low when the write pointer is one location less than the read pointer, indicating that the device is full and inhibiting any operation initiated by a write cycle. FF goes low when the number of writes after reset exceeds the number of reads by 2048 for the SN74ACT7203L, 4096 for the SN74ACT7204L, 8192 for the SN74ACT7205L, and 16384 for the SN74ACT7206L. When the FIFO is full, a data word can be written automatically into memory by holding \(\overline{\mathrm{W}}\) low while reading out another data word with a low-level pulse on \(\overline{\mathrm{R}}\). \\
\hline FL/RT & 1 & \begin{tabular}{l}
First-load/retransmit input. \(\bar{F} / \overline{R T}\) performs two separate functions. When cascading two or more devices for word-depth expansion, \(\mathrm{FL} / \overparen{\mathrm{RT}}\) is tied to ground on the first device in the daisy chain to indicate that it is the first device loaded and unloaded; it is tied high on all other devices in the depth-expansion chain. \\
A device is not used in depth expansion when its expansion-in \((\overline{\mathrm{XI})}\) input is tied to ground. In that case, \(\overline{\mathrm{FL}} / \overline{\mathrm{RT}}\) acts as a retransmit enable. A retransmit operation is initiated when FL/RT is pulsed low. This sets the internal read pointer to the first location and does not affect the write pointer. \(\overline{\mathrm{R}}\) and \(\overline{\mathrm{W}}\) must be at a high logic level during the low-level \(\overline{\overline{L L}} / \overline{\mathrm{RT}}\) retransmit pulse. Retransmit should be used only when less than 2048/4096 writes are performed between resets; otherwise, an attempt to retransmit can cause the loss of unread data. The retransmit function can affect \(\overline{\mathrm{XO}} / \mathrm{HF}\) depending on the relative locations of the read and write pointers.
\end{tabular} \\
\hline GND & & Ground \\
\hline Q0-Q8 & 0 & Data outputs. Q0-Q8 are in the high-impedance state when \(\overline{\mathrm{R}}\) is high or the FIFO is empty. \\
\hline \(\overline{\mathrm{R}}\) & 1 & Read-enable input. A read cycle begins on the falling edge of \(\overline{\mathrm{F}} \mathrm{if} \overline{\mathrm{F}}\) is high. This activates \(\mathrm{Q} 0-\mathrm{Q8}\) and shifts the next data value to this bus. The data outputs return to the high-impedance state as \(\overline{\mathrm{R}}\) goes high. As the last stored word is read by the falling edge of \(\overline{\bar{R}}, \overline{\mathrm{EF}}\) transitions low but \(\mathrm{QO}-\mathrm{Q8}\) remain active until \(\overline{\mathrm{R}}\) returns high. When the FIFO is empty the internal read pointer is unchanged by a pulse on \(\overline{\mathrm{R}}\). \\
\hline \(\overline{\mathrm{RS}}\) & 1 & Reset input. A reset is performed by taking \(\overline{\mathrm{RS}}\) low. This initializes the internal read and write pointers to the first location and sets \(\overline{E F}\) low, \(\overline{F F}\) high, and \(\overline{\mathrm{HF}}\) high. Both \(\overline{\mathrm{R}}\) and \(\overline{\mathrm{W}}\) must be held high for a reset during the window shown in Figure 7. A reset is required after power up before a write operation can take place. \\
\hline \(\mathrm{V}_{\text {cc }}\) & & Supply voltage \\
\hline w & 1 & Write-enable input. \(A\) write cycle begins on the falling edge of \(\bar{W}\) if \(\overline{F F}\) is high. The value on \(D 0-D 8\) is stored in memory as \(\overline{\mathrm{W}}\) returns high. When the FIFO is full, \(\overline{\mathrm{FF}}\) is low inhibiting \(\overline{\mathrm{W}}\) from performing any operation on the device. \\
\hline Х & 1 & Expansion-in input. \(\overline{\mathrm{XI}}\) performs two functions. \(\overline{\mathrm{XI}}\) is tied to ground to indicate that the device is not used in depth expansion. When the device is used in depth expansion, \(\overline{\mathrm{X}}\) is connected to the expansion-out \((\overline{\mathrm{XO}})\) output of the previous device in the depth-expansion chain. \\
\hline \(\overline{\mathrm{XO}} / \mathrm{HF}\) & 0 & \begin{tabular}{l}
Expansion-out/half-full-flag output. \(\overline{\mathrm{XO}} / \overline{\mathrm{HF}}\) performs two functions. When the device is not used in depth expansion (i.e., when \(\overline{\mathrm{XI}}\) is tied to ground), \(\overline{\mathrm{XO} / \mathrm{HF}}\) indicates when half the memory locations are filled. After half of the memory is filled, the falling edge on \(\bar{W}\) for the next write operation drives \(\overline{X O} / \overline{\mathrm{HF}}\) low. \(\overline{X O} / \overline{\mathrm{HF}}\) remains low until a rising edge of \(\overline{\mathrm{R}}\) reduces the number of words stored to exactly half of the total memory. \\
When the device is used in depth expansion, \(\overline{X O} / / \overline{\mathrm{FF}}\) is connected to \(\bar{X}\) of the next device in the daisy chain. \(\overline{\mathrm{XO}} / \overline{\mathrm{HF}}\) drives the daisy chain by sending a pulse to the next device when the previous device reaches the last memory location.
\end{tabular} \\
\hline
\end{tabular}

\section*{SN74ACT7203L, SN74ACT7204L, SN74ACT7205L, SN74ACT7206L}

\section*{absolute maximum ratings over operating free-air temperature range (unless otherwise noted) \(\dagger\)}

\(\dagger\) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: All voltage values are with respect to GND.

\section*{recommended operating conditions}
\begin{tabular}{|c|c|c|c|c|c|}
\hline & , & & MIN & NOM MAX & UNIT \\
\hline \(\mathrm{V}_{\mathrm{CC}}\) & \multicolumn{2}{|l|}{Supply voltage} & 4.5 & \(5 \quad 5.5\) & V \\
\hline \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{IH}}\)} & \multirow[b]{2}{*}{High-level input voltage} & \(\overline{\mathrm{XI}}\) & 2.6 & & \multirow[b]{2}{*}{V} \\
\hline & & Other inputs & 2 & & \\
\hline VIL & Low-level input voltage & & & 0.8 & V \\
\hline OH & High-level output current & & & -2 & mA \\
\hline IOL & Low-level output current & & & 8 & mA \\
\hline \(T_{\text {A }}\) & Operating free-air temperature & & 0 & 70 & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}
electrical characteristics over recommended operating free-air temperature range, \(\mathrm{V}_{\mathbf{C C}}=5.5 \mathrm{~V}\) (unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline PARAMETER & \multicolumn{3}{|c|}{TEST CONDITIONS} & MIN & MAX & UNIT \\
\hline \(\mathrm{V}_{\mathrm{OH}}\) & \(\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}\), & \(\mathrm{IOH}=-2 \mathrm{~mA}\) & & 2.4 & & V \\
\hline \(\mathrm{V}_{\mathrm{OL}}\) & \(\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}\), & \(1 \mathrm{OL}=8 \mathrm{~mA}\) & & & 0.4 & V \\
\hline IOZH & \(\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}\), & \(\overline{\mathrm{R}} \geq \mathrm{V}_{\text {IH }}\) & & & \(\pm 10\) & \(\mu \mathrm{A}\) \\
\hline IOZL & \(\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}\), & \(\overline{\mathrm{R}} \geq \mathrm{V}_{\text {IH }}\) & & & \(\pm 10\) & \(\mu \mathrm{A}\) \\
\hline 1 & \(\mathrm{V}_{1}=0\) to 5.5 V & & & -1 & 1 & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{lCC1}^{\ddagger}\) & \(\mathrm{f}_{\text {clock }}=20 \mathrm{MHz}\) & & & & 120 & mA \\
\hline \(\mathrm{lCC2}^{\ddagger}\) & \(\overline{\mathrm{R}}, \overline{\mathrm{W}}, \overline{\mathrm{RS}}\), and \(\overline{\mathrm{F}} / \overline{\mathrm{RT}}\) at \(\mathrm{V}_{\mathrm{IH}}\) & & & & 12 & mA \\
\hline \(\mathrm{lCC3}^{\ddagger}\) & \(\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}\) & & & & 2 & mA \\
\hline \(\mathrm{C}_{\mathrm{i}}{ }^{\text {§ }}\) & \(V_{1}=0\), & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), & \(\mathrm{f}=1 \mathrm{MHz}\) & & 10 & pF \\
\hline \(\mathrm{C}_{0}\) § & \(\mathrm{V}_{\mathrm{O}}=0\), & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), & \(\mathrm{f}=1 \mathrm{MHz}\) & & 10 & pF \\
\hline
\end{tabular}
\(\ddagger I_{C C 1}=\) supply current; ICC2 = standby current; ICC3 = power-down current. ICC measurements are made with outputs open (only capacitive loading).
§ This parameter is sampled and not \(100 \%\) tested.
timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{}} & \multirow[t]{2}{*}{FIGURE} & \multicolumn{2}{|l|}{\begin{tabular}{l}
'ACT7203L-15 \\
'ACT7204L-15 \\
'ACT7205L-15 \\
'ACT7206L-15
\end{tabular}} & \multicolumn{2}{|l|}{\begin{tabular}{l}
'ACT7203L-25 \\
'ACT7204L-25 \\
'ACT7205L-25 \\
'ACT7206L-25
\end{tabular}} & \multicolumn{2}{|l|}{'ACT7203L-50
'ACT7204L-50
'ACT7205L-50
'ACT7206L-50} & \multirow[t]{2}{*}{UNIT} \\
\hline & & & MIN & MAX & MIN & MAX & MIN & MAX & \\
\hline \({ }^{\text {f clock }}\) & Clock frequency, \(\overline{\mathrm{B}}\) or \(\bar{W}\) & & & 40 & & 28.5 & & 15 & MHz \\
\hline \(\mathrm{t}_{\mathrm{c}}(\mathrm{R})\) & Cycle time, read & 1(a) & 25 & & 35 & & 65 & & ns \\
\hline \(\mathrm{t}_{\mathrm{c}}(\mathrm{W})\) & Cycle time, write & 1(b) & 25 & & 35 & & 65 & & ns \\
\hline \(\mathrm{t}_{\mathrm{C}}(\mathrm{RS})\) & Cycle time, reset & 7 & 25 & & 35 & & 65 & & ns \\
\hline \(\mathrm{t}_{\mathrm{C}}\) (RT) & Cycle time, retransmit & 4 & 25 & & 35 & & 65 & & ns \\
\hline \({ }^{\text {tw }}\) (RL) & Pulse duration, \(\overline{\mathrm{R}}\) low & 1(a) & 15 & & 25 & & 50 & & ns \\
\hline \({ }^{\text {w }}\) (WL) & Pulse duration, \(\overline{\mathrm{W}}\) low & 1(b) & 15 & & 25 & & 50 & & ns \\
\hline \(\mathrm{t}_{\mathrm{w}}(\mathrm{RH})\) & Pulse duration, \(\overline{\mathrm{R}}\) high & 1(a) & 10 & & 10 & & 15 & & ns \\
\hline \({ }^{\text {w }}\) (WH) & Pulse duration, \(\overline{\mathrm{W}}\) high & 1(b) & 10 & & 10 & & 15 & & ns \\
\hline \({ }^{t} \mathrm{w}\) (RT) & Pulse duration, FL/RT Iow & 4 & 15 & & 25 & & 50 & & ns \\
\hline \(\mathrm{t}_{\mathrm{w}}\) (RS) & Pulse duration, \(\overline{\mathrm{RS}}\) low & 7 & 15 & & 25 & & 50 & & ns \\
\hline \({ }^{\text {w }}\) (XIL) & Pulse duration, \(\overline{\mathrm{XI}}\) low & 10 & 15 & & 25 & & 50 & & ns \\
\hline \({ }_{\text {tw }}(\mathrm{XIH})\) & Pulse duration, \(\overline{\mathrm{XI}}\) high & 10 & 10 & & 10 & & 10 & & ns \\
\hline \(\mathrm{t}_{\text {su }}(\mathrm{D})\) & Setup time, data before \(\bar{W} \uparrow\) & 1(b), 6 & 11 & & 15 & & 30 & & ns \\
\hline \(\mathrm{t}_{\text {su }}(\mathrm{RT}\) ) & Setup time, \(\overline{\mathrm{R}}\) and \(\overline{\mathrm{W}}\) high before \(\overline{\mathrm{FL}} / \overline{\mathrm{RT}} \uparrow \uparrow\) & 4 & 15 & & 25 & & 50 & & ns \\
\hline \(t_{\text {su(RS }}\) & Setup time, \(\overline{\mathrm{R}}\) and \(\bar{W}\) high before \(\overline{\mathrm{RS}} \uparrow \dagger\) & 7 & 15 & & 25 & & 50 & & ns \\
\hline \(\mathrm{t}_{\text {su }}(\mathrm{XI}-\mathrm{R})\) & Setup time, \(\bar{X}\) l low before \(\overline{\mathrm{R}} \downarrow\) & 10 & 10 & & 10 & & 15 & & ns \\
\hline \(\mathrm{t}_{\text {su }}(\mathrm{XI}-\mathrm{W})\) & Setup time, \(\overline{\mathrm{X}}\) low before \(\overline{\mathrm{W}} \downarrow\) & 10 & 10 & & 10 & & 15 & & ns \\
\hline th( D\()\) & Hold time, data after \(\overline{\mathrm{W}} \uparrow\) & 1(b), 6 & 0 & & 0 & & 5 & & ns \\
\hline th(E-R) & Hold time, \(\overline{\mathrm{R}}\) low after \(\overline{\mathrm{EF}} \uparrow\) & 5,11 & 15 & & 25 & & 50 & & ns \\
\hline th(F-W) & Hold time, \(\overline{\mathrm{W}}\) low atter \(\overline{\mathrm{FF}} \uparrow\) & 6,12 & 15 & & 25 & & 50 & & ns \\
\hline th(RT) & Hold time, \(\overline{\mathrm{R}}\) and \(\bar{W}\) high after \(\overline{\mathrm{FL}} / \overline{\mathrm{RT}} \uparrow\) & 4 & 10 & & 10 & & 15 & & ns \\
\hline \(\operatorname{th}(\mathrm{RS})\) & Hold time, \(\overline{\mathrm{R}}\) and \(\overline{\mathrm{W}}\) high after \(\overline{\mathrm{RS}} \uparrow\) & 7 & 10 & & 10 & & 15 & & ns \\
\hline
\end{tabular}
\(\dagger\) These values are characterized but not currently tested.
switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Figure 13)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & PARAMETER & \multirow[t]{2}{*}{FIGURE} & \begin{tabular}{l}
'ACT7203L-15 \\
'ACT7204L-15 \\
'ACT7205L-15 \\
'ACT7206L-15
\end{tabular} & \begin{tabular}{l}
'ACT7203L-25 \\
'ACT7204L-25 \\
'ACT7205L-25 \\
'ACT7206L-25
\end{tabular} & \begin{tabular}{l}
'ACT7203L-50 \\
'ACT7204L-50 \\
'ACT7205L-50 \\
'ACT7206L-50
\end{tabular} & \multirow[t]{2}{*}{UNIT} \\
\hline & & & MIN MAX & MIN MAX & MIN MAX & \\
\hline ta & Access time, \(\overline{\mathrm{R}} \downarrow\) or \(\overline{\mathrm{EF}} \uparrow\) to data out valid & 1(a), 3, 5 & 15 & 25 & 50 & ns \\
\hline \(\mathrm{t}_{\mathrm{v} \text { (RH) }}\) & Valid time, data out valid after \(\overline{\mathrm{R}} \uparrow\) & 1(a) & 5 & 5 & 5 & ns \\
\hline ten(R-QX) & Enable time, \(\overline{\mathrm{R}} \downarrow\) to \(Q\) outputs at low impedance \({ }^{\dagger}\) & 1(a) & 5 & 5 & 10 & ns \\
\hline ten(W-QX) & Enable time, \(\overline{\mathrm{W}} \uparrow\) to \(Q\) outputs at low impedance \(\dagger \ddagger\) & 5 & 5 & 5 & 15 & ns \\
\hline \({ }^{\text {dis }}\) (R) & Disable time, \(\overline{\mathrm{R}} \uparrow\) to \(Q\) outputs at high impedance \(\dagger\) & 1(a) & 15 & 18 & 30 & ns \\
\hline \({ }^{\text {tw }}\) (FH) & Pulse duration, \(\overline{\mathrm{FF}}\) high in automatic-write mode & 6 & 15 & 25 & 45 & ns \\
\hline \({ }^{\text {tw }}\) (EH) & Pulse duration, \(\overline{\mathrm{EF}}\) high in automatic-read mode & 5 & 15 & 25 & 45 & ns \\
\hline \(t_{\text {tpd }}\) (W-F) & Propagation delay time, \(\bar{W} \downarrow\) to \(\overline{\mathrm{FF}}\) low & 2 & 15 & 25 & 45 & ns \\
\hline tpd(R-F) & Propagation delay time, \(\overline{\mathrm{R}} \uparrow\) to \(\overline{\mathrm{FF}}\) high & 2, 6, 12 & 15 & 25 & 45 & ns \\
\hline tpd(RS-F) & Propagation delay time, \(\overline{\mathrm{RS}} \downarrow\) to \(\overline{\mathrm{FF}}\) high & 7 & 25 & 35 & 65 & ns \\
\hline \({ }^{\text {tpd }}\) (RS-HF) & Propagation delay time, \(\overline{\mathrm{RS}} \downarrow\) to \(\overline{\mathrm{XO} / / \overline{\mathrm{HF}}}\) high & 7 & 25 & 35 & 65 & ns \\
\hline \(\mathrm{t}_{\mathrm{pd}}(\mathrm{W}-\mathrm{E})\) & Propagation delay time, \(\overline{\mathrm{W}} \uparrow\) to \(\overline{\mathrm{EF}}\) high & 3, 5, 11 & 15 & 25 & 45 & ns \\
\hline tpd(R-E) & Propagation delay time, \(\overline{\mathrm{R}} \downarrow\) to \(\overline{\mathrm{EF}}\) low & 3 & 15 & 25 & 45 & ns \\
\hline \(t_{\text {pd }}\) (RS-E) & Propagation delay time, \(\overline{\mathrm{RS}} \downarrow\) to \(\overline{\mathrm{EF}}\) low & 7 & 25 & 35 & 65 & ns \\
\hline \(t_{\text {pd }}(\mathrm{W}-\mathrm{HF}\) ) & Propagation delay time, \(\overline{\mathrm{W}} \downarrow\) to \(\overline{\mathrm{XO}} / \overline{\mathrm{HF}}\) low & 8 & 25 & 35 & 65 & ns \\
\hline \({ }^{\text {tpd }}\) (R-HF) & Propagation delay time, \(\overline{\mathrm{R}} \uparrow\) to \(\overline{\mathrm{XO}} / \overline{\mathrm{KF}}\) high & 8 & 25 & 35 & 65 & ns \\
\hline \({ }^{\text {tpd }}\) (R-XOL) & Propagation delay time, \(\overline{\mathrm{R}} \downarrow\) to \(\overline{\mathrm{XO}} / \overline{\mathrm{FF}}\) low & 9 & 15 & 25 & 50 & ns \\
\hline \({ }^{t} \mathrm{pd}\) (W-XOL) & Propagation delay time, \(\overline{\mathrm{W}} \downarrow\) to \(\overline{\mathrm{XO}} / \overline{\mathrm{HF}}\) low & 9 & 15 & 25 & 50 & ns \\
\hline \({ }^{\text {tpd }}\) (R-XOH) & Propagation delay time, \(\overline{\mathrm{R}} \uparrow\) to \(\overline{\mathrm{XO}} / \overline{\mathrm{KF}}\) high & 9 & 15 & 25 & 50 & ns \\
\hline \({ }^{t} \mathrm{pd}\) (W-XOH) & Propagation delay time, \(\overline{\mathrm{W}} \uparrow\) to \(\overline{\mathrm{XO}} / \overline{\mathrm{HF}}\) high & 9 & 15 & 25 & 50 & ns \\
\hline \({ }^{\text {tpd }}\) (RT-FL) & Propagation delay time, \(\overline{F L} / \overline{R T} \downarrow\) to \(\overline{\mathrm{HF}}, \overline{\mathrm{EF}}, \overline{\mathrm{FF}}\) valid & 4 & 25 & 35 & 65 & ns \\
\hline
\end{tabular}
\(\dagger\) These values are characterized but not currently tested.
\(\ddagger\) Only applies when data is automatically read

\section*{PARAMETER MEASUREMENT INFORMATION}

(b) WRITE

Figure 1. Asynchronous Waveforms


Figure 2. Full-Flag Waveforms

PARAMETER MEASUREMENT INFORMATION


Figure 3. Empty-Flag Waveforms


NOTE A: The \(\overline{E F}, \overline{F F}\), and \(\overline{X O} / \overline{H F}\) status flags are valid after completion of the retransmit cycle.
Figure 4. Retransmit Waveforms


Figure 5. Automatic-Read Waveforms


Figure 6. Automatic-Write Waveforms

PARAMETER MEASUREMENT INFORMATION


Figure 7. Master-Reset Waveforms


Figure 8. Half-Full Flag Waveforms

\section*{PARAMETER MEASUREMENT INFORMATION}


Figure 9. Expansion-Out Waveforms


Figure 10. Expansion-In Waveforms


Figure 11. Minimum Timing for an Empty-Flag Coincident-Read Pulse

PARAMETER MEASUREMENT INFORMATION


Figure 12. Minimum Timing for a Full-Flag Coincident-Write Pulse

\section*{PARAMETER MEASUREMENT INFORMATION}


LOAD CIRCUIT


VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES


VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES

NOTE A: Includes probe and jig capacitance
Figure 13. Load Circuit and Voltage Waveforms

\section*{APPLICATION INFORMATION}

Combining two or more devices to create one FIFO with a greater number of memory bits is accomplished in two different ways. Width expansion increases the number of bits in each word by connecting FIFOs with the same depth in parallel. Depth expansion uses the built-in expansion logic to daisy-chain two or more devices for applications requiring more than 2048, 4096, 8192, or 16384 words of storage. Width expansion and depth expansion can be used together.

\section*{width expansion}

Word-width expansion is achieved by connecting the corresponding input control to multiple devices with the same depth. Status flags ( \(\overline{E F}, \overline{F F}\), and \(\overline{H F}\) ) can be monitored from any one device. Figure 14 shows two FIFOs in a width-expansion configuration. Both devices have their expansion-in (要) inputs tied to ground. This disables the depth-expansion function of the device, allowing the first-load/retransmit (FL/RT) input to function as a retransmit ( \(\overline{\mathrm{RT}}\) ) input and the expansion-outhalf-full \((\overline{\mathrm{XO}} / \overline{\mathrm{HF}}\) ) output to function as a half-full ( \(\overline{\mathrm{HF}}\) ) flag.

\section*{depth expansion}

The SN74ACT7203L/7204L/7205L/7206L are easily expanded in depth. Figure 15 shows the connections used to depth expand three SN74ACT7203L/7204L/7205L/7206L devices. Any depth can be attained by adding additional devices to the chain. The SN74ACT7203L/7204L/7205L/7206L operate in depth expansion under the following conditions:
- The first device in the chain is designated by connecting \(\overline{\mathrm{FL}}\) to ground.
- All other devices have their \(\overline{F L}\) inputs at a high logic level.
- \(\overline{\mathrm{XO}}\) of each device must be connected to \(\overline{\mathrm{XI}}\) of the next device.
- External logic is needed to generate a composite \(\overline{\mathrm{FF}}\) and \(\overline{\mathrm{EF}}\). All \(\overline{\mathrm{FF}}\) outputs must be ORed together, and all \(\overline{\mathrm{EF}}\) outputs must be ORed together.
- \(\overline{\mathrm{RT}}\) and \(\overline{\mathrm{HF}}\) functions are not available in the depth-expanded configuration.

\section*{combined depth and width expansion}

Both expansion techniques can be used together to increase depth and width. This is done by creating depth-expanded units and then connecting them in a width-expanded configuration (see Figure 16).

\section*{APPLICATION INFORMATION}


Figure 14. Word-Width Expansion: 2048/4096 Words \(\times 18\) Bits

\section*{APPLICATION INFORMATION}

SN74ACT7203L/7204L/7205L/7206L


Figure 15. Word-Depth Expansion: 6144/12288/24576/49152 Words \(\times 9\) Bits

\section*{APPLICATION INFORMATION}


Figure 16. Word-Depth Plus Word-Width Expansion
General Information
Telecom Single-Bit FIFOs ..... 2
Reduced-Width FIFOs ..... 3
9-Bit Clocked/Strobed FIFOs ..... 4
8- and 9-Bit Asynchronous FIFOs ..... 5
9-Bit Synchronous FIFOs ..... 6
18-Bit Clocked FIFOs ..... 7
18-Bit Strobed FIFOs ..... 8
Multi-Q \({ }^{\text {TM }}\) 18-Bit FIFO ..... 9
3.3-V Low-Powered 18-Bit FIFOs ..... 10
DSP 32- and 36-Bit Clocked FIFOs ..... 11
Internetworking 36-Bit Clocked FIFOs ..... 12
High-Bandwidth Computing 36-Bit Clocked FIFOs ..... 13
Military FIFOs ..... 14
Application Reports ..... 15
Mechanical Data ..... 16

\section*{9-BIT SYNCHRONOUS FIFOS}

\section*{Features}
- Data I/O employs synchronous control architecture
- Multiple-speed sort options
- Depth from 512 to 4 K words
- Write and read cycle times of 15 ns
- Bit-width expandable
- Empty, full, programmable-empty, and programmable-full flags
- Compatible to 722X1 pinout
- TI has established an alternate source

\section*{Benefits}
- Allows for simultaneous read and write
- Design flexibility
- Optimize depth for specific application
- Increased system performance
- Allows interface to larger data-path architectures
- Multiple status flags to ease design efforts
- Drop-in replaceable to existing layouts and designs
- Standardization that comes from a common-product approach
- Read and Write Clocks Can Be Asynchronous or Coincident
- Organization:
- SN74ACT72211L - \(512 \times 9\)
- SN74ACT72221L-1024×9
- SN74ACT72231L - \(2048 \times 9\)
- SN74ACT72241L - \(4096 \times 9\)
- Write and Read Cycle Times of 15 ns
- Bit-Width Expandable
- Empty and Full Flags
- Programmable Almost-Empty and Almost-Full Flags With Default Offsets of Empty+7 and Full-7, Respectively
- TTL-Compatible Inputs
- Fully Compatible With the IDT72211/72221/72231/72241
- Available in 32-Pin Plastic J-Leaded Chip Carrier (RJ)

\section*{description}

The SN74ACT72211L, SN74ACT72221L, SN74ACT72231L, and SN74ACT72241L are constructed with CMOS dual-port SRAM and are arranged as 512, 1024, 2048, and 40969 -bit words, respectively. Internal write and read address counters provide data throughput on a first-in, first-out (FIFO) basis. Full and empty flags prevent memory overflow and underflow, and two programmable flags (almost full and almost empty) are provided.

The SN74ACT72211L, SN74ACT72221L, SN74ACT72231L, and SN74ACT72241L are synchronous FIFOs, which means the data input port and data output port each employ synchronous control. Write-enable (WEN1, WEN2/LD) signals allow the low-to-high transition of the write clock (WCLK) to store data in memory, and read-enable (REN1, REN2) signals allow the low-to-high transition of the read clock (RCLK) to read data from memory. WCLK and RCLK are independent of one another and can operate asynchronously or be tied together for single-clock operation.
The empty-flag ( \(\overline{\mathrm{EF}}\) ) output is synchronized to RCLK and the full-flag ( \(\overline{\mathrm{FF}}\) ) output is synchronized to WCLK to indicate absolute boundary conditions. Write operations are prohibited when FF is low, and read operations are prohibited when \(\overline{E F}\) is low. Two programmable flags, programmable almost empty ( \(\overline{\mathrm{PAE}}\) ) and programmable almost full ( \((\overline{\mathrm{PAF}})\), can both be programmed to indicate any measure of memory fill. After reset, \(\overline{\text { PAE }}\) defaults to empty +7 and \(\overline{\text { PAF }}\) defaults to full- -7 . Flag-offset programming control is similar to a memory write with the use of the load (WEN2/LD) signal.

These devices are suited for providing a data channel between two buses operating at asynchronous or synchronous rates. Applications include use as rate buffers for graphics systems and high-speed queues for communication systems. A 9 -bit-wide data path is provided for the transmission of byte data plus a parity bit or packet-framing information.
The SN74ACT72211L, SN74ACT72221L, SN74ACT72231L, and SN74ACT72241L are characterized for operation from \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\).
functional block diagram

\(\dagger 512 \times 9\) for the SN74ACT72211L; \(1024 \times 9\) for the SN74ACT72221L; \(2048 \times 9\) for the SN74ACT72231L; \(4096 \times 9\) for the SN74ACT72241L

Terminal Functions
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{2}{|l|}{TERMINAL} & \multirow[b]{2}{*}{I/O} & \multirow[b]{2}{*}{DESCRIPTION} \\
\hline NAME & No. & & \\
\hline D0-D8 & \[
\begin{gathered}
6-1 \\
32-30
\end{gathered}
\] & 1 & Data inputs \\
\hline EF & 14 & 0 & Empty-flag. When memory is empty, \(\overline{\mathrm{FF}}\) is low and further data reads are ignored by the device. When \(\overline{\mathrm{EF}}\) is high, the memory is not empty and data reads are allowed. \(\overline{E F}\) is synchronized to RCLK by one flip-flop. \\
\hline \(\overline{F F}\) & 15 & 0 & Full-flag. When memory is full, \(\overline{\mathrm{FF}}\) is low and data writes are inhibited. \(\overline{\mathrm{FF}}\) is synchronized to WCLK by one flip-flop. \\
\hline GND & 9 & & Ground \\
\hline \(\overline{\mathrm{OE}}\) & 13 & 1 & Output-enable. Q0-Q8 are in the high-impedance state when \(\overline{O E}\) is high. Q0-Q8 are active when \(\overline{O E}\) is low. \\
\hline \(\overline{\text { PAE }}\) & 8 & 0 & Programmable almost-empty-flag. \(\overline{\text { PAE }}\) is low when the FIFO is almost empty based on the value in its offset register. The default value for the register is empty +7 . \(\overline{\text { PAE }}\) is synchronized to RCLK by one flip-flop. \\
\hline PAF & 7 & 0 & Programmable almost-full-flag. \(\overline{\text { PAF }}\) is low when the FIFO is almost full based on the value in its offset register. The default value for the register is full -7 . \(\overline{\text { PAF }}\) is synchronized to WCLK by one flip-flop. \\
\hline Q0-Q8 & 16-24 & 0 & Data outputs \\
\hline RCLK & 11 & 1 & Read-clock. A data read is performed by the low-to-high transition of RCLK when \(\overline{\mathrm{REN} 1}\) and \(\overline{\mathrm{REN} 2}\) are asserted and \(\overline{E F}\) is high. \\
\hline \[
\overline{\overline{\text { REN1 }}},
\] & \[
\begin{aligned}
& 10 \\
& 11
\end{aligned}
\] & 1 & Read-enable. Data is read from the FIFO on a low-to-high transition of RCLK when \(\overline{\text { REN1 }}\) and \(\overline{\text { REN2 }}\) are low and EF is high. \\
\hline \(\overline{\text { RS }}\) & 29 & 1 & Reset. When \(\overline{\mathrm{SS}}\) is set low, the read and write pointers are initialized to the first RAM location and the FiFO is empty. \(\overline{F F}\) and \(\overline{P A F}\) are set high, and \(\overline{E F}\) and \(\overline{P A E}\) are set low. Each bit in the data output register is set low by a device reset. The FIFO must be reset after power up before data is written. \\
\hline \(\mathrm{V}_{\mathrm{CC}}\) & & & Supply voltage \\
\hline WCLK & 27 & 1 & Write-clock. Data is written by the low-to-high transition of WCLK when \(\overline{W E N 1}\) and WEN2/ \(\overline{\mathrm{D}}\) are asserted and FF is high. \\
\hline \(\overline{\text { WEN } 1}\) & 28 & 1 & Write-enable 1. \(\overline{\text { WEN1 }}\) is the only write enable terminal if the device is configured to have programmable flags. Data is written on a low-to-high transition of WCLK when WEN1 is low and FF is high. If the FIFO is not configured for programmable flags, data is written on a low-to-high transition of WCLK when WEN1 and WEN2 are asserted and \(\overline{\mathrm{FF}}\) is high. \\
\hline WEN2/LD & 26 & 1 & Write-enable \(2 /\) load. This is a dual-purpose input. The FIFO can have either two write enables or programmable flags. To use WEN2/LD as a WEN2, WEN2/LD must be held high at reset. When WEN2 and \(\overline{\text { WEN1 }}\) are asserted and \(\overline{\mathrm{FF}}\) is high, a low-to-high transition of WCLK writes data. To use WEN2/LD as the \(\overline{\mathrm{LD}}\) terminal, it must be held low at reset. In this case, \(\overline{L D}\) is asserted low to write or read the programmable offset registers. \\
\hline
\end{tabular}

\title{
SN74ACT72211L, SN74ACT72221L, SN74ACT72231L, SN74ACT72241L \(512 \times 9,1024 \times 9,2048 \times 9\), AND \(4096 \times 9\) \\ SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORIES \\ SCAS222 - FEBRUARY 1993-REVISED JUNE 1993
}

\section*{detailed description}

\section*{device reset}

A reset is performed by taking the reset ( \(\overline{\mathrm{RS}}\) ) input low. This initializes both the write and read pointers to the first memory location. After a reset, the full flag ( \((\overline{\mathrm{FF}}\) ) and programmable almost-full flag ( \(\overline{\mathrm{PAF}}\) ) are high and the empty flag ( \(\overline{\mathrm{EF}}\) ) and programmable almost-empty flag ( \(\overline{\mathrm{PAE}}\) ) are low. Each bit in the data output register (Q0-Q8) is set low, and the flag offset registers are loaded with the default offset values. A FIFO must be reset after power up before a write cycle is allowed.
The logic level on the dual-purpose input write enable \(2 /\) load (WEN2/(̄D) during reset determines its function. If WEN2/ \(\overline{\mathrm{DD}}\) is high when \(\overline{\mathrm{RS}}\) returns high at the end of the reset cycle, the input is a second write enable (see FIFO writes and reads) and the programmable flags ( \(\overline{\text { PAF }}, \overline{\mathrm{PAE}}\) ) can only use the default values. If WEN2/LD is low when \(\overline{\mathrm{RS}}\) returns high at the end of the reset cycle, the input is the load ( \(\overline{\mathrm{LD}})\) enable for writing and reading flag offset registers (see flag programming).

\section*{FIFO writes and reads}

Data is written to memory by a low-to-high transition of write clock (WCLK) when write enable 1 ( \(\overline{\mathrm{WEN} 1}\) ) is low, WEN2/LD is high, and FF is high. This stores DO-D8 data in the dual-port SRAM and increments the write pointer.
If no reads are performed after reset ( \(\overline{\mathrm{RS}}=\mathrm{V}_{\mathrm{IL}}\) ), \(\overline{\mathrm{FF}}\) is set low upon the completion of 512 writes to the SN74ACT72211, 1024 writes to the SN74ACT72221, 2048 writes to the SN74ACT72231, and 4096 writes to the SN74ACT72241. Attempted write cycles are ignored when FF is low. \(\overline{\text { FF }}\) is set high by the first low-to-high transition of WCLK after data is read from a full FIFO. \(\overline{\text { FF }}\) and \(\overline{\text { PAF }}\) are each synchronized to the low-to-high transition of WCLK by one flip-flop.

If a device is configured to have two write enables (see device reset), data is read by the low-to-high transition of read clock (RCLK) when both read enables (REN1, REN2) are low and EF is high. WEN2/LD must also be high if the device is configured to have programmable flags. A read from the FIFO puts RAM data on Q0-Q8 and increments the read pointer in the same sequence as the write pointer. New data is not shifted to the output register while either one or both of the read enables are high.
\(\overline{\mathrm{EF}}\) and \(\overline{\mathrm{PAE}}\) are each synchronized to the low-to-high transition of RCLK by one flip-flop. When the device is empty, the write and read pointers are equal and \(\overline{E F}\) is set low. Attempted read cycles are ignored while \(\overline{E F}\) is set low. \(\overline{E F}\) is set high by the first low-to-high transition of RCLK after data is written to an empty FIFO.
WCLK and RCLK can be asynchronous or coincident to one another. Writing data to FIFO memory is independent of reading data from FIFO memory and vice versa.

\section*{flag programming}

When WEN2/[D is held low during a device reset ( \(\overline{\mathrm{RS}}=\mathrm{V}_{\mathrm{IL}}\) ), the input is the load ( \(\overline{\mathrm{LD}}\) ) enable for flag offset programming. In this configuration, WEN \(2 / \overline{\mathrm{LD}}\) can be used to access the four 8 -bit offset registers contained in the SN74ACT72211L/-72221L/-72231L/-72241L for writing or reading data.
When the device is configured for programmable flags and both WEN \(2 / \overline{\mathrm{LD}}\) and \(\overline{\mathrm{WEN} 1}\) are low, the first low-to-high transition of WCLK writes data from the data inputs to the empty offset least significant bit (LSB) register. The second, third, and fourth low-to-high transitions of WCLK store data in the empty offset most significant bit (MSB) register, full offset LSB register, and full offset MSB register, respectively, when WEN2/LD and \(\overline{\text { WEN1 }}\) are low. The fifth low-to-high transition of WCLK while WEN2/LD and WEN1 are low writes data to the empty LSB register again. Figure 1 shows the register sizes and default values for the various device types.
It is not necessary to write to all the offset registers at one time. A subset of the offset registers can be written; then, by bringing the WEN2/LD input high, the FIFO is returned to normal read and write operation. The next time WEN2/LD is brought low, a write operation stores data in the next offset register in sequence.

\section*{flag programming (continued)}

The contents of the offset registers can be read to the data outputs when WEN2// \(\overline{L D}\) is low and both \(\overline{\operatorname{REN1}}\) and \(\overline{R E N} 2\) are low. Low-to-high transitions of RCLK read the register contents to the data outputs. Writes and reads should not be performed simultaneously on the offset registers (see Figure 1 and Table 1).

SN74ACT72211L-512 \(\times\) 9-BIt


SN74ACT72231L - \(2048 \times 9\)-Bit


SN74ACT72221L - \(1024 \times 9\)-Bit


SN74ACT72241L \(-4096 \times 9-\) Bit


Figure 1. Offset Register Location and Default Values

\title{
SN74ACT72211L, SN74ACT72221L, SN74ACT72231L, SN74ACT72241L \(512 \times 9,1024 \times 9,2048 \times 9\), AND \(4096 \times 9\) \\ SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORIES
}

Table 1. Writing the Offset Registers
\begin{tabular}{|ccc|c|}
\hline\(\overline{L D}\) & \(\overline{\text { WEN1 }}\) & WCLK \(\dagger\) & SELECTION \\
\hline & & & \begin{tabular}{l} 
Empty offset (LSB) \\
Empty offset (MSB) \\
Full offset (LSB) \\
0
\end{tabular} \\
0 & \(\uparrow\) & \begin{tabular}{c} 
Full offset (MSB)
\end{tabular}\(\rightarrow\) \\
0 & 1 & \(\uparrow\) & No operation \\
1 & 0 & \(\uparrow\) & Write into FIFO \\
1 & 1 & \(\uparrow\) & No operation \\
\hline
\end{tabular}
\(\dagger\) The same selection sequence applies to reading from the registers. \(\overline{\text { REN1 }}\) and REN2 are enabled and a read is performed on the low-to-high transition of RCLK.
programmable flag ( \(\overline{\mathrm{PAE}}, \overline{\mathrm{PAF}}\) ) operation
Whether the flag offset registers are programmed as described in Table 1 or the default values are used, the programmable almost-empty flag ( \(\overline{\text { PAE }}\) ) and programmable almost-full flag ( \(\overline{\text { PAF }}\) ) states are determined by their corresponding offset registers and the difference between the read and write pointers.

The number formed by the empty offset least significant bit register and empty offset most significant bit register is referred to as \(n\) and determines the operation of \(\overline{\text { PAE. }} \overline{\text { PAE }}\) is synchronized to the low-to-high transition of RCLK by one flip-flop and is low when the FIFO contains \(n\) or fewer unread words. PAE is set high by the low-to-high transition of RCLK when the FIFO contains \((n+1)\) or greater unread words.
The number formed by the full offset least significant bit register and full offset most significant bit register is referred to as \(m\) and determines the operation of \(\overline{\text { PAF. PAF }}\) is synchronized to the low-to-high transition of WCLK by one flip-flop and is set low when the number of unread words in the FIFO is greater then or equal to ( \(512-\mathrm{m}\) ) for the SN74ACT72211L, \((1024-m)\) for the SN74ACT72221L, (2048-m) for the SN74ACT72231L, and \((4096-\mathrm{m})\) for the SN74ACT72241L. PAF is set high by the low-to-high transition of WCLK when the number of available memory locations is greater than m (see Table 2).

Table 2. Status Flags
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{4}{|c|}{NUMBER OF WORDS IN FIFO} & \multicolumn{4}{|c|}{OUTPUTS} \\
\hline SN74ACT72211L & SN74ACT72221L & SN74ACT72231L & SN74ACT72241L & FF & \(\overline{\text { PAF }}\) & PAE & EF \\
\hline 0 & 0 & 0 & 0 & H & H & L & L \\
\hline 1 to \(\mathrm{n}^{\dagger}\) & 1 to \(\mathrm{n}^{\dagger}\) & 1 to \({ }^{\dagger}\) & 1 to \(\mathrm{n}^{\dagger}\) & H & H & L & H \\
\hline \[
\begin{gathered}
(n+1) \text { to } \\
{[512-(m+1)]}
\end{gathered}
\] & \[
\begin{gathered}
(n+1) \text { to } \\
{[1024-(m+1)]}
\end{gathered}
\] & \[
\begin{gathered}
(n+1) \text { to } \\
{[2048-(m+1)]}
\end{gathered}
\] & \[
\begin{gathered}
(n+1) \text { to } \\
{[4096-(m+1)]}
\end{gathered}
\] & H & H & H & H \\
\hline \((512-m)^{\ddagger}\) to 511 & \((1024-m)^{\ddagger}\) to 1023 & \((2048-m)^{\ddagger}\) to 2047 & \((4096-m)^{\ddagger}\) to 4095 & H & L & H & H \\
\hline 512 & 1024 & 2048 & 4096 & L & L & H & H \\
\hline
\end{tabular}

\footnotetext{
\(\dagger n=\) empty offset (default value \(=7\) )
\(\ddagger \mathrm{m}=\) full offset (default value \(=7\) )
}


NOTES: A. Holding WEN2//D high during reset makes it act as a second write enable. Holding WEN2/प्टD low during reset makes it act as a load enable for the programmable flag offset registers.
B. After reset, the outputs are low if \(\overline{O E}\) is low and at the high-impedance level if \(\overline{\mathrm{OE}}\) is high.
C. The clocks (RCLK, WCLK) can be free running during reset.

Figure 2. Reset Timing


NOTE A: \(t_{s k 1}\) is the minimum time between a rising RCLK edge and a subsequent rising WCLK edge for \(\overline{F F}\) to change logic levels during the current clock cycle. If the time between the rising edge of RCLK and the subsequent rising edge of WCLK is less than \(t_{s k 1}\), then \(\overline{F F}\) may not change its logic level until the next WCLK rising edge.

Figure 3. Write-Cycle Timing


NOTE A: \(t_{s k 1}\) is the minimum time between a rising WCLK edge and a subsequent rising RCLK edge for \(\overline{E F}\) to change logic levels during the current clock cycle. If the time between the rising edge of WCLK and the subsequent rising edge of RCLK is less than \(t_{\text {sk } 1}\), then \(\overline{E F}\) may not change its logic level until the next RCLK rising edge.

Figure 4. Read-Cycle Timing

\section*{SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORIES}

SCAS222 - FEBRUARY 1993-REVISED JUNE 1993


NOTE A: \(t_{\text {sk1 }}\) is the minimum time between a rising WCLK edge and a subsequent rising RCLK edge for \(\overline{E F}\) to change during the current clock cycle. If the time between the rising edge of WCLK and the rising edge of RCLK is less than tsk1, then \(\overline{\mathrm{EF}}\) may not change state until the next RCLK edge.

Figure 5. First-Data-Word-Latency Timing


NOTE A: \(t_{\text {sk1 }}\) is the minimum time between a rising RCLK edge and a subsequent rising WCLK edge for \(\overline{F F}\) to change logic levels during the current clock cycle. If the time between the rising edge of RCLK and the subsequent rising edge of WCLK is less than \(\mathrm{t}_{\mathrm{sk} 1}\), then \(\overline{\mathrm{FF}}\) may not change its logic level until the next WCLK rising edge.

Figure 6. Full-Flag Timing

\section*{SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORIES}

SCAS222-FEBRUARY 1993 -REVISED JUNE 1993


NOTE A: \(t_{s k 1}\) is the minimum time between a rising WCLK edge and a subsequent rising RCLK edge for \(\overline{E F}\) to change logic levels during the current clock cycle. If the time between the rising edge of WCLK and the subsequent rising edge of RCLK is less than tsk1, then EF may not change its logic level until the next RCLK rising edge.

Figure 7. Empty-Flag Timing

A. \(\overline{\text { PAF }}\) offiset \(=m\)
B. \((512-m)\) words for SN74ACT72211L, \((1024-m)\) words for SN74ACT72221L, \((2048-m)\) words for SN74ACT72231L, \((4096-m)\) words for SN74ACT72241L
C. \(t_{s k 2}\) is the minimum time between a rising RCLK edge and the subsequent rising WCLK edge for \(\overline{\text { PAF }}\) to change its logic level during that clock cycle. If the time between the rising edge of RCLK and the subsequent rising edge of WCLK is less than \(t_{\text {sk2 }}\), then PAF may not change its logic level until the next WCLK rising edge.
D. If a write is performed on this rising edge of the write clock, there will be [Full \(-(m-1)]\) words in the FIFO when \(\overline{\text { PAF }}\) goes low.

Figure 8. Programmable Almost-Full Flag Timing

\title{
SN74ACT72211L, SN74ACT72221L, SN74ACT72231L, SN74ACT72241L \\ \(512 \times 9,1024 \times 9,2048 \times 9\), AND \(4096 \times 9\) \\ SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORIES \\ SCAS222 - FEBRUARY 1993-REVISED JUNE 1993
}


NOTES: A. \(\overline{\text { PAE offset }=\mathrm{n}}\)
B. \(\mathrm{t}_{\text {sk }}\) is the minimum time between a rising WCLK edge and the subsequent rising RCLK edge for \(\overline{\text { PAE }}\) to change its logic level during that clock cycle. If the time between the rising edge of WCLK and the subsequent rising edge of RCLK is less than \(t_{\text {sk }}\), then PAE may not change its logic level until the next RCLK rising edge.
C. If a write is performed on this rising edge of the write clock, there will be [Empty \(+(n-1)]\) words in the FIFO when \(\overline{\text { PAE }}\) goes low.

Figure 9. Programmable Almost-Empty Flag Timing


Figure 10. Write-Offset-Registers Timing


Figure 11. Read-Offset-Registers Timing

\title{
SN74ACT72211L, SN74ACT72221L, SN74ACT72231L, SN74ACT72241L \\ \(512 \times 9,1024 \times 9,2048 \times 9\), AND \(4096 \times 9\) \\ SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORIES \\ SCAS222 - FEBRUARY 1993-REVISED JUNE 1993
}

\section*{absolute maximum ratings over operating free-air temperature range (unless otherwise noted) \(\dagger\)}
\begin{tabular}{|c|c|}
\hline Supply voltage range, \(\mathrm{V}_{\mathrm{CC}}\) (see Note 1) & -0.5 V to 7 V \\
\hline Input voltage range, any input, \(\mathrm{V}_{1}\) (see Note 1) & -0.5 V to 7 V \\
\hline Continuous output current, Io & \(\pm 50 \mathrm{~mA}\) \\
\hline Voltage applied to a disabled 3-state output & 5.5 V \\
\hline Operating free-air temperature range, \(\mathrm{T}_{\mathrm{A}}\) & \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\) \\
\hline Storage temperature range under bias & \(-55^{\circ} \mathrm{C}\) to \(125^{\circ} \mathrm{C}\) \\
\hline Storage temperature range & \(-55^{\circ} \mathrm{C}\) to \(125^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}
\(\dagger\) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: All voltage values are with respect to GND.
recommended operating conditions
\begin{tabular}{|ll|rr|c|}
\hline & & MIN & NOM & MAX \\
\hline \(\mathrm{V}_{\mathrm{CC}}\) & UnPply voltage & 4.5 & 5 & 5.5 \\
\hline \(\mathrm{~V}_{\mathrm{IH}}\) & High-level input voltage & 2 & V \\
\hline \(\mathrm{~V}_{\mathrm{IL}}\) & Low-level input voltage & & V \\
\hline \(\mathrm{I}_{\mathrm{OH}}\) & High-level output current & & 0.8 & V \\
\hline \(\mathrm{IOL}^{\prime}\) & Low-level output current & -2 & mA \\
\hline \(\mathrm{~T}_{\mathrm{A}}\) & Operating free-air temperature & & 8 & mA \\
\hline
\end{tabular}
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{2}{|r|}{PARAMETER} & \multicolumn{2}{|r|}{TEST CONDITIONS} & MIN MAX & UNIT \\
\hline \(\mathrm{V}_{\mathrm{OH}}\) & High-level output voltage & \(\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}\), & \(\mathrm{IOH}=-2 \mathrm{~mA}\) & 2.4 & V \\
\hline VOL & Low-level output voltage & \(\mathrm{V}_{C C}=4.5 \mathrm{~V}\), & \(\mathrm{IOL}=8 \mathrm{~mA}\) & 0.4 & V \\
\hline 1 & Input current & \(\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}\), & \(\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}\) or 0 V & \(\pm 1\) & \(\mu \mathrm{A}\) \\
\hline loz & High-impedance output current & \(\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}\), & \(\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}\) or 0 V & \(\pm 10\) & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{Ci}^{\ddagger}\) & Input capacitance & \(\mathrm{V}_{1}=0\), & \(\mathrm{f}=1 \mathrm{MHz}\) & 10 & pF \\
\hline \(\mathrm{C}_{0} \ddagger\) & Output capacitance & \(\mathrm{V}_{\mathrm{O}}=0\), & \(\mathrm{f}=1 \mathrm{MHz}, \quad \overline{\mathrm{OE}} \geq \mathrm{V}_{\mathrm{IH}}\) & 10 & pF \\
\hline & & & SN74ACT72211L & \(140 \S\) & \\
\hline ICC" & Active supply current & \(\mathrm{f}_{\text {clock }}=20 \mathrm{MHz}\) & SN74ACT72221L, SN74ACT72231L, SN74ACT72241L & 160\# & mA \\
\hline
\end{tabular}
\(\ddagger\) Specified by design but not tested
\(\S I_{C C}\) measurements are made with outputs open (only capacitive loading). Typical \(I_{C C}=65+\left(f_{c l o c k} \times 1.1 / \mathrm{MHz}\right)+\left(f_{\text {clock }} \times C_{L} \times 0.03 / \mathrm{MHz}-\mathrm{pF}\right) \mathrm{mA}\) ( \(\mathrm{C}_{\mathrm{L}}\) = external capacitive load).
I The ICC limits are valid for \(\mathrm{t}_{\mathrm{C}}=15,20,25\), and 50 ns .
\# \({ }^{C C}\) measurements are made with outputs open (only capacitive loading). Typical \({ }_{\mathrm{C}} \mathrm{CC}=80+\left({ }_{\mathrm{c}} \mathrm{clock} \times 2.1 / \mathrm{MHz}\right)+\left(f_{\mathrm{clock}} \times \mathrm{C}_{\mathrm{L}} \times 0.03 / \mathrm{MHz}-\mathrm{pF}\right) \mathrm{mA}\) ( \(C_{L}=\) external capacitive load).
timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figures 2 through 13)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{}} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \hline \text { 'ACT72211L-15 } \\
& \text { 'ACT72221L-15 } \\
& \text { 'ACT72231L-15 } \\
& \text { 'ACT72241L-15 }
\end{aligned}
\]} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \hline \text { 'ACT72211L-20 } \\
& \text { 'ACT72221L-20 } \\
& \text { 'ACT72231L-20 } \\
& \text { 'ACT72241L-20 }
\end{aligned}
\]} & \multicolumn{2}{|l|}{\begin{tabular}{l}
'ACT72211L-25 \\
'ACT72221L-25 \\
'ACT72231L-25 \\
'ACT72241L-25
\end{tabular}} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \hline \text { 'ACT72211L-50 } \\
& \text { 'ACT72221L-50 } \\
& \text { 'ACT72231L-50 } \\
& \text { 'ACT72241L-50 }
\end{aligned}
\]} & \multirow[t]{2}{*}{UNIT} \\
\hline & & MIN & MAX & MIN & MAX & MIN & MAX & MIN & MAX & \\
\hline \(f_{\text {clock }}\) & Clock frequency, RCLK or WCLK & & 66.7 & & 50 & & 40 & & 20 & MHz \\
\hline \(\mathrm{t}_{\mathrm{c}}\) & Clock cycle time, RCLK or WCLK & \(15 \dagger\) & & 20 & & 25 & & 50 & & ns \\
\hline \(t_{w}\) (CLKH) & Pulse duration, RCLK or WCLK high & 6 & & 8 & & 10 & & 20 & & ns \\
\hline \(t_{\text {w }}\) (CLKL) & Pulse duration, RCLK or WCLK low & 6 & & 8 & & 10 & & 20 & & ns \\
\hline \(t_{w}(R S)\) & Pulse duration, \(\overline{\mathrm{RS}}\) low & 15 & & 20 & & 25 & & 50 & & ns \\
\hline \(t_{\text {su( }}(\mathrm{D})\) & Setup time, D0-D8 before RCLK \(\uparrow\) & 4 & & 5 & & 6 & & 10 & & ns \\
\hline \(\mathrm{t}_{\text {su(EN }}\) ) & Setup time, \(\bar{W} E N 1\), WEN2 \(\ddagger\), and \(\overline{L D} \S\) before WCLK \(\uparrow\); \(\overline{R E N 1}, \overline{R E N 2}\), and \(\overline{\mathrm{LD}}\) § before RCLK \(\uparrow\) & 4 & & 5 & & 6 & & 10 & & ns \\
\hline \(\mathrm{t}_{\text {su }}\) (RS) & Setup time, \(\overline{\operatorname{REN}} 1, \overline{\text { REN2 }}, \overline{\mathrm{WEN} 1}\), and WEN \(2 / \overline{\mathrm{LD}}\) before \(\overline{\mathrm{RS}}\) high & 15 & & 20 & & 25 & & 50 & & ns \\
\hline th(D) & Hold time, D0-D8 after RCLK \(\uparrow\) & 1 & & 1 & & 1 & & 2 & & ns \\
\hline th(EN) & Hold time, WEN1, WEN2 \(\ddagger\), and \(\overline{L D §}\) after WCLK个; \(\overline{R E N 1}, \overline{R E N 2}\), and \(\overline{\mathrm{LD}}\) § after RCLK \(\uparrow\) & 1 & & 1 & & 1 & & 2 & & ns \\
\hline th(RS) & Hold time, \(\overline{\text { REN1 }}, \overline{\text { REN2 }}, \overline{\text { WEN1 }}\), and WEN2/ \(\overline{\mathrm{LD}}\) after \(\overline{\mathrm{RS}}\) high & 15 & & 20 & & 25 & & 50 & & \\
\hline \({ }_{\text {tsk1 }}\) & Skew time between RCLK \(\uparrow\) and WCLK \(\uparrow\) to allow \(\overline{E F}\) or \(\overline{F F}\) to change logic levels during the current clock cycle & 6 & & 8 & & 10 & & 15 & & ns \\
\hline \(\mathrm{t}_{\text {sk2 }}\) & Skew time between RCLK \(\uparrow\) and WCLK \(\uparrow\) to allow \(\overline{\text { PAF }}\) or \(\overline{\text { PAE }}\) to change logic levels during the current clock cycle & 28 & & 35 & & 40 & & 45 & & ns \\
\hline
\end{tabular}
\(\dagger\) Valid for \(\overline{\mathrm{PAE}}\) or \(\overline{\mathrm{PAF}}\) program values as follows:
\(\leq 63\) bytes from the respective boundary for the SN74ACT72211L;
\(\leq 511\) bytes from the respective boundary for the SN74ACT72221L-72231L-72241L;
minimum \(\mathrm{t}_{\mathrm{c}}\) is 20 ns for program values greater than those indicated above.
\(\ddagger\) Applicable when the device is configured with two write-enable inputs (WEN2/ \(\overline{L D}=\) WEN2).
§ Applicable when the device is configured to have programmable flags (WEN \(2 / \overline{\mathrm{LD}}=\overline{\mathrm{LD}}\) ).
switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figures 2 through 13)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|r|}{\multirow[t]{2}{*}{PARAMETER}} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { 'ACT72211L-15 } \\
& \hline \text { 'ACT72221L-15 } \\
& \hline \text { 'ACT72231L-15 } \\
& \hline \text { 'ACT72241L-15 }
\end{aligned}
\]} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { 'ACT72211L-20 } \\
& \text { 'ACT72221L-20 } \\
& \text { 'ACT72231L-20 } \\
& \text { 'ACT72241L-20 }
\end{aligned}
\]} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { 'ACT72211L-25 } \\
& \text { 'ACT72221L-25 } \\
& \text { 'ACT72231L-25 } \\
& \text { 'ACT72241L-25 }
\end{aligned}
\]} & \multicolumn{2}{|l|}{'ACT72211L-50
'ACT72221L-50
'ACT72231L-50
'ACT72241L-50} & \multirow[t]{2}{*}{UNIT} \\
\hline & & MIN & MAX & MIN & MAX & MIN & MAX & MIN & MAX & \\
\hline \(t_{a}\) & Access time, RCLK个 to Q0-Q8 valid & 2 & 10 & 2 & 12 & 3 & 15 & 3 & 25 & ns \\
\hline \(t_{p d}(\mathrm{OE}-\mathrm{Q})\) & Propagation delay time, \(\overline{\mathrm{OE}}\) low to Q0-Q8 valid & 3 & 8 & 3 & 10 & 3 & 13 & 3 & 28 & ns \\
\hline \(t_{\text {pd(R-EF }}\) & Propagation delay time, RCLK \(\uparrow\) to \(\overline{\mathrm{EF}}\) low or high & & 10 & & 12 & & 15 & & 30 & ns \\
\hline tpd(W-FF) & Propagation delay time, WCLK to FF low or high & & 10 & & 12 & & 15 & & 30 & ns \\
\hline \(t_{\text {pd( }}\) (R-AE) & Propagation delay time, RCLK \(\uparrow\) to PAE low or high & & 10 & & 12 & & 15 & & 30 & ns \\
\hline \(t_{p d}\) (W-AF) & Propagation delay time, WCLK to \(\overline{\text { PAF low or high }}\) & & 10 & & 12 & & 15 & & 30 & ns \\
\hline \(t_{\text {pd(RS-O) }}\) & Propagation delay time, \(\overline{\mathrm{RS}}\) low to \(\overline{F F}\) and \(\overline{\text { PAF }}\) high and \(\overline{E F}, \overline{P A E}\), and Q0-Q8 low & & 15 & & 20 & & 25 & & 50 & ns \\
\hline \(t_{\text {en }}\) & Enable time, \(\overline{\mathrm{OE}}\) low to Q0-Q8 at the low-impedance levelt \({ }^{\dagger}\) & 0 & & 0 & & 0 & & 0 & & ns \\
\hline \({ }^{\text {dis }}\) & Disable time, \(\overline{\mathrm{OE}}\) high to Q0-Q8 at the high-impedance level \({ }^{\dagger}\) & 3 & 8 & 3 & 10 & 3 & 13 & 3 & 28 & ns \\
\hline
\end{tabular}
\(\dagger\) These values are characterized but not tested.

\section*{APPLICATION INFORMATION}

\section*{width-expansion configuration}

Word width is increased by connecting the corresponding input control signals of multiple devices. Composite empty and full flags should be created by monitoring all devices in width expansion. Almost-full and almost-empty status can be obtained from any one device. Figure 12 shows an 18 -bit-wide data path formed by using two SN74ACT72211L/72221L/72231L/72241L devices.
In Figure 12, read enable \(2(\overline{\mathrm{REN} 2})\) is grounded and read enable \(1(\overline{\mathrm{REN} 1})\) acts as the only read control. The write enable \(2 /\) load (WEN2/ \(\overline{\mathrm{LD}}\) ) input of only one device is set low at reset to configure the device for programmable flags and to have it act as a load control for reading and writing the programmable flag offset registers.


Figure 12. Word-Width Expansion for 512/1024/2048/4096 \(\times 18\) FIFO

\section*{PARAMETER MEASUREMENT INFORMATION}


LOAD CIRCUIT


VOLTAGE WAVEFORMS


NOTE A: Includes probe and jig capacitance
Figure 13. Load Circuit and Voltage Waveforms
General Information ..... 1
Telecom Single-Bit FIFOs ..... 2
Reduced-Width FIFOs ..... 3
9-Bit Clocked/Strobed FIFOs ..... 4
8- and 9-Bit Asynchronous FIFOs ..... 5
9-Bit Synchronous FIFOs ..... 6
18-Bit Clocked FIFOs ..... 7
18-Bit Strobed FIFOs ..... 8
Multi-Q \({ }^{\text {TM }}\) 18-Bit FIFO ..... 9
3.3-V Low-Powered 18-Bit FIFOs ..... 10
DSP 32- and 36-Bit Clocked FIFOs ..... 11
Internetworking 36-Bit Clocked FIFOs ..... 12
High-Bandwidth Computing 36-Bit Clocked FIFOs ..... 13
Military FIFOs ..... 14
Application Reports ..... 15
Mechanical Data ..... 16

\section*{Features}
- Members of Texas Instruments Widebus \({ }^{\text {TM }}\) family
- Advanced BiCMOS process
- \(0.8-\mu \mathrm{m}\) CMOS process
- TI's advanced clocked interface
- Support clock rates up to 80 MHZ
- Fast access times
- High drive capabilites
- Depths from 64 to 4 K words
- Latched input and output registers
- Grey-code flag architecture
- First-word fallthrough
- Programmable AF/AE flag
- Multistage flag synchronization
- Output edge control (OEC \({ }^{\top \mathrm{M}}\) ) circuitry
- Distributed \(\mathrm{V}_{\mathrm{CC}}\) and GND
- Fine-pitch package options
- EIAJ 80-pin TQFP packages

\section*{Benefits}
- Combine wider data-path capability with reduced board space area
- Fast access time for improved system cycle time and performance
- Fast access times combined with low power
- Supports free-running clocks with enables
- Supports high-performance systems
- Access times as low as 9 ns for improved performance
- Drive capability as high as -12 mA to 24 mA for high fanout and bus applications
- Multiple depths to optimize system applications
- Allows for fast access times and reduced setup and hold times
- Eliminates race conditions
- Eases system interface requirements
- Increases design flexibility
- Increases reliability by increasing mean time between failures (MTBF)
- Improved reliability
- Improved noise immunity and mutual coupling effects
- Significantly reduce critical board space
- Board-space savings of up to \(70 \%\) over 68 -pin PLCC option
- Member of the Texas Instruments Widebus \({ }^{\text {TM }}\) Family
- Free-Running Read and Write Clocks Can Be Asynchronous or Coincident
- Read and Write Operations Synchronized to Independent System Clocks
- Input-Ready Flag Synchronized to Write Clock
- Output-Ready Flag Synchronized to Read Clock
- 64 Words by 18 Bits
- Low-Power Advanced CMOS Technology
- Half-Full Flag and Programmable Almost-Full/Almost-Empty Flag
- Bidirectional Configuration and Width Expansion Without Additional Logic
- Fast Access Times of 12 ns With a 50-pF Load and All Data Outputs Switching Simultaneously
- Data Rates From 0 to 67 MHz
- Pin Compatible With SN74ACT7803 and SN74ACT7805
- Packaged in Shrink Small-Outline 300-mil Package (DL) Using 25-mil Center-to-Center Spacing

\section*{description}

The SN74ACT7813 is a 64 -word \(\times 18\)-bit FIFO suited for buffering asynchronous data paths at \(67-\mathrm{MHz}\) clock rates and 12-ns access times. Its 56-pin shrink small-outline package (DL) offers greatly reduced board space over DIP, PLCC, and conventional SOIC packages. Two devices can be configured for bidirectional data buffering without additional logic. Multiple distributed \(\mathrm{V}_{\mathrm{CC}}\) and GND pins along with Tl's patented output edge control ( \(\mathrm{OEC}^{\top M}\) ) circuit dampen simultaneous switching noise.
The write clock (WRTCLK) and read clock (RDCLK) should be free running and can be asynchronous or coincident. Data is written to memory on the rising edge of WRTCLK when WRTEN1 is high, WRTEN2 is low, and IR is high. Data is read from memory on the rising edge of RDCLK when \(\overline{R D E N}, \overline{O E 1}\), and \(\overline{O E 2}\) are low and OR is high. The first word written to memory is clocked through to the output buffer regardless of the RTDEN, \(\overline{\mathrm{OE}} 1\), and \(\overline{\mathrm{OE} 2}\) levels. The OR flag indicates that valid data is present on the output buffer.
The FIFO can be reset asynchronously to WRTCLK and RDCLK. \(\overline{\text { RESET }}\) must be asserted while at least four WRTCLK and four RDCLK rising edges occur to clear the synchronizing registers. Resetting the FIFO initializes the IR, OR, and HF flags low and the AF/AE flag high. The FIFO must be reset upon power up.

The SN74ACT7813 is characterized for operation from \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\).

\footnotetext{
Widebus and OEC are trademarks of Texas Instruments Incorporated.
}

INSTRUMENTS
logic symbol \(\dagger\)

\(\dagger\) This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
functional block diagram


\section*{SN74ACT7813}

\section*{\(64 \times 18\) CLOCKED FIRST-IN, FIRST-OUT MEMORY}

SCAS199 - JANUARY 1991 - REVISED APRIL 1992
Terminal Functions
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{2}{|r|}{TERMINAL} & \multirow[b]{2}{*}{I/O} & \multirow[b]{2}{*}{DESCRIPTION} \\
\hline NAME & NO. & & \\
\hline AF/AE & 24 & 0 & Almost-full/almost-empty flag. Depth offset values can be programmed for AF/AE, or the default value of 8 can be used for both the almost-empty offset \((\mathrm{X})\) and the almost-full offset ( Y ). AF/AE is high when memory contains X or less words or \((64-\mathrm{Y})\) or more words. AF/AE is high after reset. \\
\hline D0-D17 & \[
\begin{gathered}
21-14,12-11, \\
9-2
\end{gathered}
\] & 1 & The 18-bit data input port \\
\hline HF & 22 & 0 & Half-full flag. HF is high when the FIFO memory contains 32 or more words. HF is low atter reset. \\
\hline IR & 28 & 0 & Input-ready flag. IR is synchronized to the low-to-high transition of WRTCLK. When IR is low, the FIFO is full and writes are disabled. IR is low during reset and goes high on the second low-to-high transition of WRTCLK after reset. \\
\hline OE1, \(\overline{O E 2}\) & 56,30 & 1 & Output enables. When \(\overline{\mathrm{OE}}, \overline{\mathrm{OE} 2}\), and \(\overline{\mathrm{RDEN}}\) are low and OR is high, data is read from the FIFO on a low-to-high transition of RDCLK. When either \(\overline{\mathrm{OE} 1}\) or \(\overline{\mathrm{OE} 2}\) is high, reads are disabled and the data outputs are in the high-impedance state. \\
\hline OR & 29 & 0 & Output-ready flag. OR is synchronized to the low-to-high transition of RDCLK. When OR is low, the FIFO is empty and reads are disabled. Ready data is present on Q0-Q17 when OR is high. OR is low during reset and goes high on the third low-to-high transition of RDCLK after the first word is loaded to empty memory. \\
\hline PEN & 23 & 1 & Program enable. After reset and before the first word is written to the FIFO, the binary value on DO-D4 is latched as an AF/AE offset value when PEN is low and WRTCLK is high. \\
\hline Q0-Q17 & \[
\begin{gathered}
33-34,36-38, \\
40-43,45-49, \\
51,53-55
\end{gathered}
\] & 0 & The 18 -bit data output port. After the first valid write to empty memory, the first word is output on Q0-Q17 on the third rising edge of RDCLK. OR is also asserted high at this time to indicate ready data. When OR is low, the last word read from the FIFO is present on Q0-Q17. \\
\hline RDCLK & 32 & 1 & Read clock. RDCLK is a continuous clock and can be asynchronous or coincident to WRTCLK. A low-to-high transition of RDCLK reads data from memory when \(\overline{O E 1}, \overline{O E 2}\), and RDEN are low and OR is high. OR is synchronous to the low-to-high transition or RDCLK. \\
\hline \(\overline{\text { RDEN }}\) & 31 & 1 & Read enable. When \(\overline{\mathrm{RDEN}}, \overline{\mathrm{OE}}\), and \(\overline{\mathrm{OE} 2}\) are low and OR is high, data is read from the FIFO on the low-to-high transition of RDCLK. \\
\hline RESET & 1 & 1 & Reset. To reset the FIFO, four low-to-high transitions of RDCLK and four low-to-high transitions of WRTCLK must occur while RESET is low. This sets HF, IR, and OR low and AF/AE high. \\
\hline WRTCLK & 25 & 1 & Write clock. WRTCLK is a continuous clock and can be asynchronous or coincident to RDCLK. A low-to-high transition of WRTCLK writes data to memory when WRTEN2 is low, WRTEN1 is high, and IR is high. IR is synchronous to the low-to-high transition of WRTCLK. \\
\hline \[
\begin{aligned}
& \text { WRTEN1, } \\
& \hline \text { WRTEN2 }
\end{aligned}
\] & 27, 26 & 1 & Write enables. When WRTEN1 is high, \(\overline{\text { WRTEN2 }}\) is low, and IR is high, data is written to the FIFO on a low-to-high transition of WRTCLK. \\
\hline
\end{tabular}


Figure 1. Reset Cycle


Figure 2. Write Cycle


Figure 3. Read Cycle

\section*{offset values for AF/AE}

The almost-full/almost-empty flag has two programmable limits: the almost-empty offset value \((\mathrm{X})\) and the almost-full offset value ( Y ). They can be programmed after the FIFO is reset and before the first word is written to memory. If the offsets are not programmed, the default values of \(\mathrm{X}=\mathrm{Y}=8\) are used. The AF/AE flag is high when the FIFO contains X or less words or \((64-\mathrm{Y})\) or more words.

Program enable ( \(\overline{\text { PEN }}\) ) should be held high throughout the reset cycle. \(\overline{\text { PEN }}\) can be brought low only when IR is high and WRTCLK is low. On the following low-to-high transition of WRTCLK, the binary value on D0-D4 is stored as the almost-empty offset value \((\mathrm{X})\) and the almost-full offset value (Y). Holding PEN low for another low-to-high transition of WRTCLK reprograms \(Y\) to the binary value on DO-D4 at the time of the second WRTCLK low-to-high transition. When the offsets are being programmed, writes to the FIFO memory are disabled regardless of the state of the write enables (WRTEN1, WRTEN2). A maximum value of 31 can be programmed for either \(X\) or \(Y\) (see Figure 4). To use the default values of \(X=Y=8, \overline{P E N}\) must be held high.


Figure 4. Programming \(X\) and \(Y\) Separately

\section*{absolute maximum ratings over operating free-air temperature range (unless otherwise noted) \(\dagger\)}


Voltage applied to a disabled 3 -state output ............................................................. 5.5 V

Storage temperature range ...................................................................... \(-65^{\circ} \mathrm{C}\) to \(150^{\circ} \mathrm{C}\)
\(\dagger\) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

\section*{recommended operating conditions}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{\multirow[t]{2}{*}{}} & \multicolumn{2}{|l|}{'ACT7813-15} & \multicolumn{2}{|l|}{'ACT7813-20} & \multicolumn{2}{|l|}{'ACT7813-25} & \multicolumn{2}{|l|}{'ACT7813-40} & \multirow[b]{2}{*}{UNIT} \\
\hline & & & MIN & MAX & MIN & MAX & MIN & MAX & MIN & MAX & \\
\hline \(\mathrm{V}_{\text {CC }}\) & \multicolumn{2}{|l|}{Supply voltage} & 4.5 & 5.5 & 4.5 & 5.5 & 4.5 & 5.5 & 4.5 & 5.5 & V \\
\hline \(\mathrm{V}_{\mathrm{IH}}\) & \multicolumn{2}{|l|}{High-level input voltage} & 2 & & 2 & & 2 & & 2 & & V \\
\hline \(\mathrm{V}_{\text {IL }}\) & \multicolumn{2}{|l|}{Low-level input voltage} & & 0.8 & & 0.8 & & 0.8 & & 0.8 & V \\
\hline IOH & High-level output current & Q outputs, Flags & & -8 & & -8 & & -8 & & -8 & mA \\
\hline \multirow[b]{2}{*}{IOL} & \multirow[b]{2}{*}{Low-level output current} & Q outputs & & 16 & & 16 & & 16 & & 16 & \multirow[b]{2}{*}{mA} \\
\hline & & Flags & & 8 & & 8 & & 8 & & 8 & \\
\hline \({ }_{\text {f clock }}\) & \multicolumn{2}{|l|}{Clock frequency} & & 67 & & 50 & & 40 & & 25 & MHz \\
\hline \multirow{3}{*}{\({ }^{\text {tw }}\)} & \multirow{3}{*}{Pulse duration} & WRTCLK high or low & 6 & & 7 & & 8 & & 12 & & \multirow[t]{3}{*}{ns} \\
\hline & & RDCLK high or low & 6 & & 7 & & 8 & & 12 & & \\
\hline & & PEN low & 8 & & 9 & & 9 & & 12 & & \\
\hline \multirow{6}{*}{\({ }^{\text {tsu }}\)} & \multirow{6}{*}{Setup time} & D0-D17 before WRTCLK \(\uparrow\) & 4 & & 5 & & 5 & & 5 & & \multirow{6}{*}{ns} \\
\hline & & WRTEN1, \(\overline{\text { WRTEN2 }}\) before WRTCLK \(\uparrow\) & 4 & & 5 & & 5 & & 5 & & \\
\hline & & \(\overline{\mathrm{OE}}, \overline{\mathrm{OE}} 2\) before RDCLK \(\uparrow\) & 5 & & 5 & & 6 & & 6 & & \\
\hline & & \(\overline{\text { RDEN }}\) before RDCLK \(\uparrow\) & 4 & & 5 & & 5 & & 5 & & \\
\hline & & Reset: \(\overline{R E S E T}\) low before first WRTCLK \(\uparrow\) and RDCLK \(\uparrow \dagger\) & 5 & & 6 & & 6 & & 6 & & \\
\hline & & PEN before WRTCLK \(\uparrow\) & 5 & & 6 & & 6 & & 6 & & \\
\hline \multirow{6}{*}{th} & \multirow{6}{*}{Hold time} & D0-D17 after WRTCLK \(\uparrow\) & 0 & & 0 & & 0 & & 0 & & \multirow{6}{*}{ns} \\
\hline & & WRTEN1, WRTEN2 after WRTCLK \(\uparrow\) & 0 & & 0 & & 0 & & 0 & & \\
\hline & & \[
\begin{aligned}
& \overline{\mathrm{OE1}}, \overline{\mathrm{OE} 2}, \overline{\mathrm{RDEN}} \\
& \text { after RDCLK } \uparrow
\end{aligned}
\] & 0 & & 0 & & 0 & & 0 & & \\
\hline & & Reset: \(\overline{\text { RESET }}\) low after fourth WRTCLK \(\uparrow\) and RDCLK \(\uparrow \dagger\) & 2 & & 2 & & 2 & & 2 & & \\
\hline & & \[
\begin{aligned}
& \overline{\text { PEN }} \text { high } \\
& \text { after WRTCLK } \downarrow
\end{aligned}
\] & 0 & & 0 & & 0 & & 0 & & \\
\hline & & \(\overline{\text { PEN }}\) low after WRTCLK \(\uparrow\) & 2 & & 2 & & 2 & & 2 & & \\
\hline \(\mathrm{T}_{\mathrm{A}}\) & \multicolumn{2}{|l|}{Operating free-air temperature} & 0 & 70 & 0 & 70 & 0 & 70 & 0 & 70 & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}
\(\dagger\) To permit the clock pulse to be utilized for reset purposes
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|r|}{PARAMETER} & \multicolumn{3}{|c|}{TEST CONDITIONS} & MIN & TYPt & MAX & UNIT \\
\hline \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{OH}}\)} & \(\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}\), & \(\mathrm{I} \mathrm{OH}=-8 \mathrm{~mA}\) & & 2.4 & & & V \\
\hline \multirow[b]{2}{*}{VOL} & Flags & \(\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}\), & \(\mathrm{IOL}=8 \mathrm{~mA}\) & & & & 0.5 & \multirow[t]{2}{*}{V} \\
\hline & Q outputs & \(\mathrm{V}_{C C}=4.5 \mathrm{~V}\), & \(\mathrm{OL}=16 \mathrm{~mA}\) & & & & 0.5 & \\
\hline \multicolumn{2}{|l|}{1} & \(\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}\), & \(\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}\) or 0 & & & & \(\pm 5\) & \(\mu \mathrm{A}\) \\
\hline \multicolumn{2}{|l|}{loz} & \(\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}\), & \(\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {cc }}\) or 0 & & & & \(\pm 5\) & \(\mu \mathrm{A}\) \\
\hline \multicolumn{2}{|l|}{ICC} & \(\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}\) & & & & & 400 & \(\mu \mathrm{A}\) \\
\hline \multicolumn{2}{|l|}{\(\mathrm{DlCC}^{\ddagger}\)} & \(\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}\), & One input at 3.4 V, & Other inputs at \(\mathrm{V}_{\text {CC }}\) or GND & & & 1 & mA \\
\hline \multicolumn{2}{|l|}{\(\mathrm{C}_{\mathrm{i}}\)} & \(\mathrm{V}_{1}=0\), & \(\mathrm{f}=1 \mathrm{MHz}\) & & & 4 & & pF \\
\hline \multicolumn{2}{|l|}{\(\mathrm{C}_{0}\)} & \(\mathrm{V}_{\mathrm{O}}=0\), & \(\mathrm{f}=1 \mathrm{MHz}\) & & & 8 & & pF \\
\hline
\end{tabular}
\(\dagger\) All typical values are at \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
\(\ddagger\) This is the supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or \(\mathrm{V}_{\mathrm{CC}}\).
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, \(\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}\) (see Figures 9 and 10)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { FROM } \\
& \text { (INPUT) }
\end{aligned}
\]} & \multirow[t]{2}{*}{TO (OUTPUT)} & \multicolumn{3}{|c|}{'ACT7813-15} & \multicolumn{2}{|l|}{'ACT7813-20} & \multicolumn{2}{|l|}{'ACT7813-25} & \multicolumn{2}{|l|}{'ACT7813-40} & \multirow[b]{2}{*}{UNIT} \\
\hline & & & MIN & TYPt & MAX & MIN & MAX & MIN & MAX & MIN & MAX & \\
\hline \(f_{\text {max }}\) & WRTCLK or RDCLK & & 67 & & & 50 & & 40 & & 25 & & MHz \\
\hline \(t_{\text {pd }}\) & \multirow[b]{2}{*}{RDCLK \(\uparrow\)} & \multirow[b]{2}{*}{Any Q} & 4 & 9.5 & 12 & 4 & 13 & 4 & 15 & 4 & 20 & \multirow[b]{2}{*}{ns} \\
\hline \(t_{\text {pd }}{ }^{\text {§ }}\) & & & & 8.5 & & & & & & & & \\
\hline \(t_{\text {pd }}\) & WRTCLK \(\uparrow\) & IR & 3 & & 8.5 & 3 & 11 & 3 & 13 & 3 & 15 & ns \\
\hline tpd & RDCLK \(\uparrow\) & OR & 3 & & 8.5 & 3 & 11 & 3 & 13 & 3 & 15 & ns \\
\hline & WRTCLK \(\uparrow\) & \multirow[b]{2}{*}{AF/AE} & 7 & & 16.5 & 7 & 19 & 7 & 21 & 7 & 23 & \multirow[b]{2}{*}{ns} \\
\hline \({ }^{\text {p }}\) d & RDCLK \(\uparrow\) & & 7 & & 17 & 7 & 19 & 7 & 21 & 7 & 23 & \\
\hline tPLH & WRTCLK \(\uparrow\) & \multirow[t]{2}{*}{HF} & 7 & & 15 & 7 & 17 & 7 & 19 & 7 & 21 & \multirow[b]{2}{*}{ns} \\
\hline tPHL & RDCLK \(\uparrow\) & & 7 & & 15.5 & 7 & 18 & 7 & 20 & 7 & 22 & \\
\hline tPLH & \multirow[b]{2}{*}{RESET low} & AF/AE & 2 & & 9 & 2 & 11 & 2 & 13 & 2 & 15 & \multirow[b]{2}{*}{ns} \\
\hline tpHL & & HF & 2 & & 10 & 2 & 12 & 2 & 14 & 2 & 16 & \\
\hline \(t_{\text {en }}\) & \multirow[t]{2}{*}{\(\overline{\mathrm{OE}}, \overline{\mathrm{OE} 2}\)} & \multirow[b]{2}{*}{Any Q} & 2 & & 8.5 & 2 & 11 & 2 & 11 & 2 & 11 & \multirow[b]{2}{*}{ns} \\
\hline \(\mathrm{t}_{\text {dis }}\) & & & 2 & & 9.5 & 2 & 11 & 2 & 14 & 2 & 14 & \\
\hline
\end{tabular}
§ This parameter is measured with a 30-pF load (see Figure 5).
operating characteristics, \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
\begin{tabular}{|c|l|c|c|c|}
\hline PARAMETER & TEST CONDITIONS & TYP & UNIT \\
\hline \(\mathrm{C}_{\mathrm{pd}}\) & Power dissipation capacitance & Outputs enabled & \(\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \quad \mathrm{f}=5 \mathrm{MHz}\) & 53 \\
\hline
\end{tabular}


Figure 5


Figure 6

\section*{TYPICAL CHARACTERISTICS}

\section*{calculating power dissipation}

With \(\mathrm{I}_{\mathrm{CC}(f)}\) taken from Figure 6, the maximum power dissipation \(\left(\mathrm{P}_{\mathrm{T}}\right)\) based on all data outputs changing states on each read can be calculated using:
\[
\mathrm{P}_{\mathrm{T}}=\mathrm{V}_{\mathrm{CC}} \times\left[\mathrm{l}_{\mathrm{CC}(\mathrm{f})}+\left(\mathrm{N} \times \Delta \mathrm{l}_{\mathrm{CC}} \times \mathrm{dc}\right)\right]+\Sigma\left(\mathrm{C}_{\mathrm{L}} \times \mathrm{V}_{\mathrm{CC}}{ }^{2} \times \mathrm{f}_{0}\right)
\]

A more accurate power calculation based on device use and average number of data outputs switching can be found using:
\[
\mathrm{P}_{\mathrm{T}}=\mathrm{V}_{\mathrm{Cc}} \times\left[\mathrm{l}_{\mathrm{Cc}}+\left(\mathrm{N} \times \Delta \mathrm{l}_{\mathrm{Cc}} \times \mathrm{dc}\right)\right]+\Sigma\left(\mathrm{C}_{\mathrm{pd}} \times \mathrm{V}_{\mathrm{Cc}}{ }^{2} \times \mathrm{f}_{\mathrm{i}}\right)+\Sigma\left(\mathrm{C}_{\mathrm{L}} \times \mathrm{V}_{\mathrm{Cc}}{ }^{2} \times \mathrm{f}_{0}\right)
\]
where:
\begin{tabular}{ll}
\(\mathrm{I}_{\mathrm{CC}}\) & \(=\) power-down ICC maximum \\
N & \(=\) number of inputs driven by a TTL device \\
\(\Delta \mathrm{I}_{\mathrm{CC}}\) & \(=\) increase in supply current \\
dc & \(=\) duty cycle of inputs at a TTL high level of 3.4 V \\
\(\mathrm{C}_{\mathrm{pd}}\) & \(=\) power dissipation capacitance \\
\(\mathrm{C}_{\mathrm{L}}\) & \(=\) output capacitive load \\
\(\mathrm{f}_{\mathrm{i}}\) & \(=\) data innut frequency \\
\(\mathrm{f}_{\mathrm{O}}\) & \(=\) data output frequency
\end{tabular}


Figure 7. Bidirectional Configuration


Figure 8. Word-Width Expansion: \(64 \times 36\) Bits

PARAMETER MEASUREMENT INFORMATION


Figure 9. Standard CMOS Outputs (IR, OR, HF, AF/AE)

\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{PARAMETER} & R1, R2 & \(c_{L}{ }^{\dagger}\) & S1 \\
\hline \multirow[b]{2}{*}{\(t_{\text {ten }}\)} & tpZH & \multirow{2}{*}{\(500 \Omega\)} & \multirow[b]{2}{*}{50 pF} & Open \\
\hline & tPZL & & & Closed \\
\hline \multirow[b]{2}{*}{\({ }^{\text {d }}\) dis} & tPHZ & \multirow[t]{2}{*}{\(500 \Omega\)} & \multirow[t]{2}{*}{50 pF} & Open \\
\hline & tplz & & & Closed \\
\hline \multicolumn{2}{|l|}{\(t_{\text {pd }}\)} & \(500 \Omega\) & 50 pF & Open \\
\hline
\end{tabular}
\(\dagger\) Includes probe and test-fixture capacitance
Figure 10. 3-State Outputs (Any Q)
- Member of the Texas Instruments Widebus \({ }^{\text {TM }}\) Family
- Free-Running Read and Write Clocks Can Be Asynchronous or Coincident
- Read and Write Operations Synchronized to Independent System Clocks
- Input-Ready Flag Synchronized to Write Clock
- Output-Ready Flag Synchronized to Read Clock
- 256 Words by 18 Bits
- Low-Power Advanced CMOS Technology
- Half-Full Flag and Programmable Almost-Full/Almost-Empty Flag
- Bidirectional Configuration and Width Expansion Without Additional Logic
- Fast Access Times of 12 ns With a 50-pF Load and All Data Outputs Switching Simultaneously
- Data Rates From 0 to 67 MHz
- Pin Compatible With SN74ACT7803 and SN74ACT7813
- Packaged in Shrink Small-Outline 300-mil Package (DL) Using 25-mil Center-to-Center Spacing

\section*{description}

The SN74ACT7805 is a 256 -word \(\times 18\)-bit clocked FIFO suited for buffering asynchronous data paths at \(67-\mathrm{MHz}\) clock rates and \(12-\mathrm{ns}\) access times. Its 56 -pin shrink small-outline package (DL) offers greatly reduced board space over DIP, PLCC, and conventional SOIC packages. Two devices can be configured for bidirectional data buffering without additional logic. Multiple distributed \(\mathrm{V}_{\mathrm{CC}}\) and GND pins along with Tl's patented Output Edge Control ( OEC \(^{\text {TM }}\) ) circuit dampen simultaneous switching noise.
The write clock (WRTCLK) and read clock (RDCLK) should be free running and can be asynchronous or coincident. Data is written to memory on the rising edge of WRTCLK when WRTEN 1 is high, WRTEN2 is low, and IR is high. Data is read from memory on the rising edge of RDCLK when \(\overline{\operatorname{RDEN}}, \overline{\mathrm{OE} 1}\), and \(\overline{\mathrm{OE} 2}\) are low and OR is high. The first word written to memory is clocked through to the output buffer regardless of the RDEN, \(\overline{\mathrm{OE}}\), and \(\overline{\mathrm{OE} 2}\) levels. The OR flag indicates that valid data is present on the output buffer.
The FIFO can be reset asynchronously to WRTCLK and RDCLK. \(\overline{\text { RESET }}\) must be asserted while at least four WRTCLK and four RDCLK rising edges occur to clear the synchronizing registers. Resetting the FIFO initializes the IR, OR, and HF flags low and the AF/AE flag high. The FIFO must be reset upon power up.

The SN74ACT7805 is characterized for operation from \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\).

\footnotetext{
Widebus and OEC are trademarks of Texas Instruments Incorporated.
}
logic symbol \(\dagger\)

\(\dagger\) This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
functional block diagram


Terminal Functions
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{2}{|r|}{TERMINAL} & & \multirow[b]{2}{*}{DESCRIPTION} \\
\hline NAME & NO. & 0 & \\
\hline AF/AE & 24 & 0 & Almost-full/almost-empty flag. Depth offset values can be programmed for AF/AE, or the default value of 32 can be used for both the almost-empty offset \((X)\) and the almost-full offset ( \(Y\) ). AF/AE is high when memory contains \(X\) or less words or \((256-Y)\) or more words. AF/AE is high after reset. \\
\hline D0-D17 & 21-14, 12-11, 9-2 & 1 & 18-bit data input port \\
\hline HF & 22 & 0 & Half-full flag. HF is high when the FIFO memory contains 128 or more words. HF is low after reset. \\
\hline IR & 28 & 0 & Input-ready flag. IR is synchronized to the low-to-high transition of WRTCLK. When IR is low, the FIFO is full and writes are disabled. IR is low during reset and goes high on the second low-to-high transition of WRTCLK after reset. \\
\hline \(\overline{\mathrm{OE} 1}, \overline{\mathrm{OE} 2}\) & 56, 30 & 1 & Output enables. When \(\overline{\mathrm{OE}}, \overline{\mathrm{OE2}}\), and \(\overline{\text { RDEN }}\) are low and OR is high, data is read from the FIFO on a low-to-high transition of RDCLK. When either \(\overline{\mathrm{OE}}\) or \(\overline{\mathrm{OE} 2}\) is high, reads are disabled and the data outputs are in the high-impedance state. \\
\hline OR & 29 & 0 & Output-ready flag. OR is synchronized to the low-to-high transition of RDCLK. When OR is low, the FIFO is empty and reads are disabled. Ready data is present on Q0-Q17 when OR is high. OR is low during reset and goes high on the third low-to-high transition of RDCLK after the first word is loaded to empty memory. \\
\hline PEN & 23 & 1 & Program enable. After reset and before the first word is written to the FIFO, the binary value on DO-D6 is latched as an AF/AE offset value when \(\overline{\text { PEN }}\) is low and WRTCLK is high. \\
\hline Q0-Q17 & \[
\begin{gathered}
33-34,36-38 \\
40-43,45-49,51 \\
53-55
\end{gathered}
\] & 0 & 18-bit data output port. After the first valid write to empty memory, the first word is output on Q0-Q17 on the third rising edge of RDCLK. OR is also asserted high at this time to indicate ready data. When OR is low, the last word read from the FIFO is present on Q0-Q17. \\
\hline RDCLK & 32 & 1 & Read clock. RDCLK is a continuous clock and can be asynchronous or coincident to WRTCLK. A low-to-high transition of RDCLK reads data from memory when \(\overline{O E 1}, \overline{O E 2}\), and \(\overline{R D E N}\) are low and OR is high. OR is synchronous to the low-to-high transition or RDCLK. \\
\hline RDEN & 31 & 1 & Read enable. When \(\overline{\operatorname{RDEN}}, \overline{\mathrm{OE} 1}\), and \(\overline{\mathrm{OE} 2}\) are low and OR is high, data is read from the FIFO on the low-to-high transition of RDCLK. \\
\hline RESET & 1 & 1 & Reset. To reset the FIFO, four low-to-high transitions of RDCLK and four low-to-high transitions of WRTCLK must occur while \(\overline{\text { RESET }}\) is low. This sets HF, IR, and OR low and AF/AE high. \\
\hline WRTCLK & 25 & 1 & Write clock. WRTCLK is a continuous clock and can be asynchronous or coincident to RDCLK. A low-to-high transition of WRTCLK writes data to memory when WRTEN2 is low, WRTEN1 is high, and IR is high. IR is synchronous to the low-to-high transition of WRTCLK. \\
\hline \[
\begin{aligned}
& \text { WRTEN1, } \\
& \hline \text { WRTEN }
\end{aligned}
\] & 27, 26 & 1 & Write enables. When WRTEN1 is high, WRTEN2 is low, and IR is high, data is written to the FIFO on a low-to-high transition of WRTCLK. \\
\hline
\end{tabular}

INSTRUMENTS


Figure 1. Reset Cycle


Figure 2. Write


Figure 3. Read

\section*{offset values for AF/AE}

The almost-full/almost-empty flag has two programmable limits: the almost-empty offset value \((X)\) and the almost-full offset value \((Y)\). They can be programmed after the FIFO is reset and before the first word is written to memory. If the offsets are not programmed, the default values of \(X=Y=32\) are used. The AF/AE flag is high when the FIFO contains \(X\) or less words or \((256-Y)\) or more words.
Program enable ( \(\overline{\mathrm{PEN}}\) ) should be held high throughout the reset cycle. \(\overline{\mathrm{PEN}}\) can be brought low only when IR is high and WRTCLK is low. On the following low-to-high transition of WRTCLK, the binary value on D0-D6 is stored as the almost-empty offset value ( X ) and the almost-full offset value ( Y ). Holding \(\overline{\mathrm{PEN}}\) low for another low-to-high transition of WRTCLK reprograms \(Y\) to the binary value on D0-D6 at the time of the second WRTCLK low-to-high transition. When the offsets are being programmed, writes to the FIFO memory are disabled regardless of the state of the write enables (WRTEN1, WRTEN2). A maximum value of 127 can be programmed for either \(X\) or \(Y\) (see Figure 4). To use the default values of \(X=Y=32, \overline{P E N}\) must be held high.


Figure 4. Programming \(X\) and \(Y\) Separately

\section*{absolute maximum ratings over operating free-air temperature range (unless otherwise noted) \(\dagger\)}


Voltage applied to a disabled 3-state output ............................................................. 5.5 V


\(\dagger\) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{12}{|r|}{SCAS201 - MARCH 1991 - REVISED APRIL 1992} \\
\hline \multicolumn{12}{|l|}{recommended operating conditions} \\
\hline & & & \multicolumn{2}{|l|}{'ACT7805-15} & \multicolumn{2}{|l|}{'ACT7805-20} & \multicolumn{2}{|l|}{'ACT7805-25} & \multicolumn{2}{|l|}{'ACT7805-40} & \multirow[b]{2}{*}{UNIT} \\
\hline & & & MIN & MAX & MIN & MAX & MIN & MAX & MIN & MAX & \\
\hline \(\mathrm{V}_{\mathrm{CC}}\) & \multicolumn{2}{|l|}{Supply voltage} & 4.5 & 5.5 & 4.5 & 5.5 & 4.5 & 5.5 & 4.5 & 5.5 & V \\
\hline \(\mathrm{V}_{\mathrm{IH}}\) & \multicolumn{2}{|l|}{High-level input voltage} & 2 & & 2 & & 2 & & 2 & & V \\
\hline \(\mathrm{V}_{\mathrm{IL}}\) & \multicolumn{2}{|l|}{Low-level input voltage} & & 0.8 & & 0.8 & & 0.8 & & 0.8 & V \\
\hline \({ }^{1} \mathrm{OH}\) & High-level output current & Q outputs, Flags & & -8 & & -8 & & -8 & & -8 & mA \\
\hline \multirow[b]{2}{*}{IOL} & \multirow[t]{2}{*}{Low-level output current} & Q outputs & & 16 & & 16 & & 16 & & 16 & \multirow[t]{2}{*}{mA} \\
\hline & & Flags & & 8 & & 8 & & 8 & & 8 & \\
\hline \(\mathrm{f}_{\text {clock }}\) & \multicolumn{2}{|l|}{Clock frequency} & & 67 & & 50 & & 40 & & 25 & \multirow[t]{4}{*}{\begin{tabular}{l}
MHz \\
ns
\end{tabular}} \\
\hline \multirow{3}{*}{\({ }^{\text {tw }}\)} & \multirow{3}{*}{Pulse duration} & WRTCLK high or low & \multicolumn{2}{|l|}{6} & \multicolumn{2}{|l|}{7} & \multicolumn{2}{|l|}{8} & \multicolumn{2}{|l|}{12} & \\
\hline & & RDCLK high or low & \multicolumn{2}{|l|}{6} & \multicolumn{2}{|l|}{7} & \multicolumn{2}{|l|}{8} & \multicolumn{2}{|l|}{12} & \\
\hline & & PEN low & \multicolumn{2}{|l|}{8} & \multicolumn{2}{|l|}{9} & \multicolumn{2}{|l|}{9} & \multicolumn{2}{|l|}{12} & \\
\hline \multirow{7}{*}{\(\mathrm{t}_{\text {su }}\)} & \multirow{7}{*}{Setup time} & \[
\begin{aligned}
& \text { D0-D17 before } \\
& \text { WRTCLK } \uparrow
\end{aligned}
\] & \multicolumn{2}{|l|}{4} & \multicolumn{2}{|l|}{5} & \multicolumn{2}{|l|}{5} & \multicolumn{2}{|l|}{5} & \multirow{7}{*}{ns} \\
\hline & & WRTEN1, WRTEN2 before WRTCLK \(\uparrow\) & \multicolumn{2}{|l|}{4} & \multicolumn{2}{|l|}{5} & \multicolumn{2}{|l|}{5} & \multicolumn{2}{|l|}{5} & \\
\hline & & \[
\begin{aligned}
& \overline{\mathrm{OE} 1, \overline{\mathrm{OE} 2}} \\
& \text { before RDCLK } \uparrow
\end{aligned}
\] & \multicolumn{2}{|l|}{5} & \multicolumn{2}{|l|}{5} & \multicolumn{2}{|l|}{6} & \multicolumn{2}{|l|}{6} & \\
\hline & & \(\overline{\text { RDEN }}\) before RDCLK \(\uparrow\) & \multicolumn{2}{|l|}{4} & \multicolumn{2}{|l|}{5} & \multicolumn{2}{|l|}{5} & \multicolumn{2}{|l|}{5} & \\
\hline & & Reset: RESET low before first WRTCLK \(\uparrow\) and RDCLK \(\uparrow \dagger\) & \multicolumn{2}{|l|}{5} & \multicolumn{2}{|l|}{6} & \multicolumn{2}{|l|}{6} & \multicolumn{2}{|l|}{6} & \\
\hline & & PEN before WRTCLK \(\uparrow\) & \multicolumn{2}{|l|}{5} & \multicolumn{2}{|l|}{6} & \multicolumn{2}{|l|}{6} & \multicolumn{2}{|l|}{6} & \\
\hline & & Define AF/AE: PEN before WRTCLK \(\uparrow\) & \multicolumn{2}{|l|}{5} & \multicolumn{2}{|l|}{6} & \multicolumn{2}{|l|}{6} & \multicolumn{2}{|l|}{6} & \\
\hline \multirow{5}{*}{th} & \multirow{5}{*}{Hold time} & D0-D17) after WRTCLK \(\uparrow\) & \multicolumn{2}{|l|}{0} & \multicolumn{2}{|l|}{0} & \multicolumn{2}{|l|}{0} & \multicolumn{2}{|l|}{0} & \multirow{5}{*}{ns} \\
\hline & & WRTEN1, \(\overline{\text { WRTEN2 }}\) after WRTCLK \(\uparrow\) & \multicolumn{2}{|l|}{0} & \multicolumn{2}{|l|}{0} & \multicolumn{2}{|l|}{0} & \multicolumn{2}{|l|}{0} & \\
\hline & & \(\overline{\mathrm{OE} 1}, \overline{\mathrm{OE} 2}, \overline{\mathrm{RDEN}}\)
after RDCLK \(\uparrow\) & \multicolumn{2}{|l|}{0} & \multicolumn{2}{|l|}{0} & \multicolumn{2}{|l|}{0} & \multicolumn{2}{|l|}{0} & \\
\hline & & Reset: \(\overline{\text { RESET }}\) Iow after fourth WRTCLK \(\uparrow\) and RDCLK \(\uparrow \dagger\) & 2 & & 2 & & 2 & & \multicolumn{2}{|l|}{2} & \\
\hline & & Define AF/AE: \(\overline{\text { PEN }}\) after WRTCLK \(\uparrow\) & \multicolumn{2}{|l|}{2} & \multicolumn{2}{|l|}{2} & \multicolumn{2}{|l|}{2} & \multicolumn{2}{|l|}{2} & \\
\hline \(\mathrm{T}_{\mathrm{A}}\) & \multicolumn{2}{|l|}{Operating free-air temperature} & \multicolumn{2}{|r|}{\(0 \quad 70\)} & \multicolumn{2}{|r|}{\(0 \quad 70\)} & \multicolumn{2}{|r|}{\(0 \quad 70\)} & 0 & 70 & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}
\(\dagger\) To permit the clock pulse to be utilized for reset purposes

\section*{SCAS201 - MARCH 1991 - REVISED APRIL 1992}
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|r|}{PARAMETER} & \multicolumn{3}{|c|}{TEST CONDITIONS} & MIN & TYP† & MAX & UNIT \\
\hline \multicolumn{2}{|l|}{V OH} & \(\mathrm{V}_{C C}=4.5 \mathrm{~V}\), & \(\mathrm{IOH}=-8 \mathrm{~mA}\) & & 2.4 & & & V \\
\hline \multirow[b]{2}{*}{VOL} & Flags & \(V_{C C}=4.5 \mathrm{~V}\), & \(\mathrm{IOL}=8 \mathrm{~mA}\) & & & & 0.5 & \multirow{2}{*}{V} \\
\hline & Q outputs & \(\mathrm{V}_{C C}=4.5 \mathrm{~V}\), & \(\mathrm{IOL}=16 \mathrm{~mA}\) & & & & 0.5 & \\
\hline \multicolumn{2}{|l|}{4} & \(\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}\), & \(\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}\) or 0 & & & & \(\pm 5\) & \(\mu \mathrm{A}\) \\
\hline \multicolumn{2}{|l|}{loz} & \(V_{C C}=5.5 \mathrm{~V}\), & \(\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}\) or 0 & & & & \(\pm 5\) & \(\mu \mathrm{A}\) \\
\hline \multicolumn{2}{|l|}{ICC} & \(\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}-0.2 \mathrm{~V}\) & & & & & 400 & \(\mu \mathrm{A}\) \\
\hline \multicolumn{2}{|l|}{\(\mathrm{DICC}^{\ddagger}\)} & \(\mathrm{V}_{C C}=5.5 \mathrm{~V}\), & One input at 3.4 V, & Other inputs at \(\mathrm{V}_{\mathrm{CC}}\) or GND & & & 1 & mA \\
\hline \multicolumn{2}{|l|}{\(\mathrm{C}_{\mathrm{i}}\)} & \(\mathrm{V}_{1}=0\), & \(\mathrm{f}=1 \mathrm{MHz}\) & & & 4 & & pF \\
\hline \multicolumn{2}{|l|}{\(\mathrm{C}_{0}\)} & \(V_{0}=0\), & \(\mathrm{f}=1 \mathrm{MHz}\) & & & 8 & & pF \\
\hline
\end{tabular}
\(\dagger\) All typical values are at \(\mathrm{V} C \mathrm{C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
\(\ddagger\) This is the supply current for each input that is at one of the specified TTL voltage levels rather than \(0 \vee\) or \(V_{C C}\).
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, \(\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}\) (unless otherwise noted) (see Figures 9 and 10)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { FROM } \\
& \text { (INPUT) }
\end{aligned}
\]} & \multirow[t]{2}{*}{TO (OUTPUT)} & \multicolumn{3}{|c|}{'ACT7805-15} & \multicolumn{2}{|l|}{'ACT7805-20} & \multicolumn{2}{|l|}{'ACT7805-25} & \multicolumn{2}{|l|}{'ACT7805-40} & \multirow[b]{2}{*}{UNIT} \\
\hline & & & MIN & TYPt & MAX & MIN & MAX & MIN & MAX & MIN & MAX & \\
\hline \({ }^{f}\) max & \[
\begin{gathered}
\text { WRTCLK or } \\
\text { RDCLK }
\end{gathered}
\] & & 67 & & & 50 & & 40 & & 25 & & MHz \\
\hline \(t_{\text {pd }}\) & \multirow[t]{2}{*}{RDCLK \(\uparrow\)} & \multirow[b]{2}{*}{Any Q} & 4 & 9.5 & 12 & 4 & 13 & 4 & 15 & 4 & 20 & \multirow[t]{2}{*}{ns} \\
\hline \(\mathrm{tpd}^{\text {¢ }}\) & & & & 8.5 & & & & & & & & \\
\hline \({ }^{\text {tpd }}\) & WRTCLK \(\uparrow\) & IR & 3 & & 8.5 & 3 & 11 & 3 & 13 & 3 & 15 & ns \\
\hline \(t_{\text {pd }}\) & RDCLK \(\uparrow\) & OR & 3 & & 8.5 & 3 & 11 & 3 & 13 & 3 & 15 & ns \\
\hline & WRTCLK \(\uparrow\) & \multirow[b]{2}{*}{AF/AE} & 7 & & 16.5 & 7 & 19 & 7 & 21 & 7 & 23 & \multirow[b]{2}{*}{ns} \\
\hline \({ }^{t} \mathrm{pd}\) & RDCLK \(\uparrow\) & & 7 & & 17 & 7 & 19 & 7 & 21 & 7 & 23 & \\
\hline tplH & WRTCLK \(\uparrow\) & \multirow[t]{2}{*}{HF} & 7 & & 15 & 7 & 17 & 7 & 19 & 7 & 21 & \multirow[t]{2}{*}{ns} \\
\hline tPHL & RDCLK \(\uparrow\) & & 7 & & 15.5 & 7 & 18 & 7 & 20 & 7 & 22 & \\
\hline tPLH & \multirow[t]{2}{*}{RESET low} & AF/AE & 2 & & 9 & 2 & 11 & 2 & 13 & 2 & 15 & \multirow[b]{2}{*}{ns} \\
\hline tPHL & & HF & 2 & & 10 & 2 & 12 & 2 & 14 & 2 & 16 & \\
\hline ten & \multirow{2}{*}{\(\overline{\mathrm{OE} 1}, \overline{\mathrm{OE} 2}\)} & \multirow[b]{2}{*}{Any Q} & 2 & & 8.5 & 2 & 11 & 2 & 11 & 2 & 11 & \multirow[b]{2}{*}{ns} \\
\hline \(\mathrm{t}_{\text {dis }}\) & & & 2 & & 9.5 & 2 & 11 & 2 & 14 & 2 & 14 & \\
\hline
\end{tabular}
§ This parameter is measured with a 30-pF load (see Figure 5).
operating characteristics, \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
\begin{tabular}{|cc|c|c|c|c|}
\hline \multicolumn{3}{|c|}{ PARAMETER } & TEST CONDITIONS & TYP & UNIT \\
\hline \(\mathrm{C}_{\text {pd }}\) & Power dissipation capacitance per FIFO channel & Outputs enabled & \(\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \quad \mathrm{f}=5 \mathrm{MHz}\) & 53 & pF \\
\hline
\end{tabular}

\section*{TYPICAL CHARACTERISTICS}

PROPAGATION DELAY TIME
vs
LOAD CAPACITANCE


Figure 5


Figure 6

\section*{TYPICAL CHARACTERISTICS}

\section*{calculating power dissipation}

With \(I_{C C(f)}\) taken from Figure 6 , the maximum power dissipation \(\left(\mathrm{P}_{\mathrm{T}}\right)\) based on all data outputs changing states on each read can be calculated using:
\[
P_{T}=V_{C C} \times\left[I_{C C}(f)+\left(N \times \Delta I_{C C} \times d c\right)\right]+\Sigma\left(C_{L} \times V_{C C}{ }^{2} \times f_{0}\right)
\]

A more accurate power calculation based on device use and average number of data outputs switching can be found using:
\[
P_{T}=V_{C C} \times\left[l_{C C}+\left(N \times \Delta l_{C C} \times d c\right)\right]+\Sigma\left(C_{p d} \times V_{C C}{ }^{2} \times f_{i}\right)+\Sigma\left(C_{L} \times V_{C C}{ }^{2} \times f_{0}\right)
\]
where:
\begin{tabular}{ll}
\(\mathrm{I}_{\mathrm{CC}}\) & \(=\) power-down ICc maximum \\
N & \(=\) number of inputs driven by a TTL device \\
\(\Delta \mathrm{I}_{\mathrm{CC}}\) & \(=\) increase in supply current \\
dc & \(=\) duty cycle of inputs at a TTL high level of 3.4 V \\
\(\mathrm{C}_{\mathrm{pd}}\) & \(=\) power dissipation capacitance \\
\(\mathrm{C}_{\mathrm{L}}\) & \(=\) output capacitive load \\
\(\mathrm{f}_{\mathrm{i}}\) & \(=\) data input frequency \\
\(\mathrm{f}_{\mathrm{O}}\) & \(=\) data output frequency
\end{tabular}

\section*{APPLICATION INFORMATION}


Figure 7. Bidirectional Configuration


Figure 8. Word-Width Expansion: \(256 \times 36\) Bits

PARAMETER MEASUREMENT INFORMATION


Figure 9. Standard CMOS Outputs (IR, OR, HF, AF/AE)


Figure 10. 3-State Outputs (Any Q)
- Member of the Texas Instruments Widebus \({ }^{\text {TM }}\) Family
- Free-Running Read and Write Clocks Can Be Asynchronous or Coincident
- Read and Write Operations Synchronized to Independent System Clocks
- Input-Ready Flag Synchronized to Write Clock
- Output-Ready Flag Synchronized to Read Clock
- 512 Words by 18 Bits
- Low-Power Advanced CMOS Technology
- Half-Full Flag and Programmable Almost-Full/Almost-Empty Flag
- Bidirectional Configuration and Width Expansion Without Additional Logic
- Fast Access Times of 12 ns With a 50-pF Load and All Data Outputs Switching Simultaneously
- Data Rates From 0 to 67 MHz
- Pin Compatible With SN74ACT7805 and SN74ACT7813
- Available in Shrink Small-Outline 300-mil (DL) Package Using 25-mil Center-to-Center Spacing

\section*{description}

The SN74ACT7803 is a 512 -word \(\times 18\)-bit FIFO suited for buffering asynchronous data paths at \(67-\mathrm{MHz}\) clock rates and \(12-\mathrm{ns}\) access times. Its 56-pin shrink small-outline package (DL) offers greatly reduced board space over DIP, PLCC, and conventional SOIC packages. Two devices can be configured for bidirectional data buffering without additional logic. Multiple distributed \(\mathrm{V}_{\mathrm{CC}}\) and GND pins along with Tl 's patented output-edge-control ( OEC \(^{\top M}\) ) circuit dampen simultaneous switching noise.
The write clock (WRTCLK) and read clock (RDCLK) should be free running and can be asynchronous or coincident. Data is written to memory on the rising edge of WRTCLK when WRTEN1 is high, WRTEN2 is low, and IR is high. Data is read from memory on the rising edge of RDCLK when \(\overline{R D E N}, \overline{O E 1}\), and \(\overline{O E 2}\) are low and OR is high. The first word written to memory is clocked through to the output buffer regardless of the RDEN, \(\overline{\mathrm{OE}}\), and \(\overline{\mathrm{OE} 2}\) levels. The OR flag indicates that valid data is present on the output buffer.
The FIFO can be reset asynchronously to WRTCLK and RDCLK. \(\overline{\text { RESET }}\) must be asserted while at least four WRTCLK and four RDCLK rising edges occur to clear the synchronizing registers. Resetting the FIFO initializes the IR, OR, and HF flags low and the AF/AE flag high. The FIFO must be reset upon power up.

The SN74ACT7803 is characterized for operation from \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\).

\footnotetext{
Widebus and OEC are trademarks of Texas Instruments Incorporated.
}

\section*{logic symbol \(\dagger\)}

\(\dagger\) This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
functional block diagram


Terminal Functions
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{2}{|r|}{TERMINAL} & & \multirow[b]{2}{*}{DESCRIPTION} \\
\hline NAME & NO. & 110 & \\
\hline AF/AE & 24 & 0 & Almost-full/almost-empty flag. Depth-offiset values can be programmed for AF/AE, or the default value of 64 can be used for both the almost-empty offset \((X)\) and the almost-full offset \((Y)\). AF/AE is high when memory contains X or less words or \((512-Y)\) or more words. AF/AE is high after reset. \\
\hline D0-D17 & \[
\begin{gathered}
2-9,11-12, \\
14-21
\end{gathered}
\] & 1 & The 18-bit data input port \\
\hline HF & 22 & 0 & Half-full flag. HF is high when the FIFO memory contains 256 or more words. HF is low after reset. \\
\hline IR & 28 & 0 & Input-ready flag. IR is synchronized to the low-to-high transition of WRTCLK. When IR is low, the FIFO is full and writes are disabled. IR is low during reset and goes high on the second low-to-high transition of WRTCLK after reset. \\
\hline \(\overline{\mathrm{OE}}, \mathrm{OE} 2\) & 56, 30 & 1 & Output enables. When \(\overline{\mathrm{OE}}, \overline{\mathrm{OE}}\), and \(\overline{\mathrm{RDEN}}\) are low and OR is high, data is read from the FIFO on a low-to-high transition of RDCLK. When either \(\overline{\mathrm{OE}}\) or \(\overline{\mathrm{OE} 2}\) is high, reads are disabled and the data outputs are in the high-impedance state. \\
\hline OR & 29 & 0 & Output-ready flag. OR is synchronized to the low-to-high transition of RDCLK. When OR is low, the FIFO is empty and reads are disabled. Ready data is present on Q0-Q17 when OR is high. OR is low during reset and goes high on the third low-to-high transition of RDCLK after the first word is loaded to empty memory. \\
\hline \(\overline{\text { PEN }}\) & 23 & 1 & Program enable. After reset and before the first word is written to the FIFO, the binary value on DO-D7 is latched as an AF/AE offset value when PEN is low and WRTCLK is high. \\
\hline Q0-Q17 & \[
\begin{gathered}
33-34,36-38, \\
40-43,45-49, \\
51,53-55
\end{gathered}
\] & 0 & The 18-bit data output port. After the first valid write to empty memory, the first word is output on Q0-Q17 on the third rising edge of RDCLK. OR is also asserted high at this time to indicate ready data. When OR is low, the last word read from the FIFO is present on Q0-Q17. \\
\hline RDCLK & 32 & 1 & Read clock. RDCLK is a continuous clock and can be asynchronous or coincident to WRTCLK. A low-to-high transition of RDCLK reads data from memory when \(\overline{O E 1}\), \(\overline{O E 2}\), and RDEN are low and OR is high. OR is synchronous to the low-to-high transition of RDCLK. \\
\hline \(\overline{R D E N}\) & 31 & 1 & Read enable. When \(\overline{\text { RDEN }}, \overline{\mathrm{OE}}\), and \(\overline{\mathrm{OE} 2}\) are low and OR is high, data is read from the FIFO on the low-to-high transition of RDCLK. \\
\hline RESET & 1 & 1 & Reset. To reset the FIFO, four low-to-high transitions of RDCLK and four low-to-high transitions of WRTCLK must occur while RESET is low. This sets HF, IR, and OR low and AF/AE high. \\
\hline WRTCLK & 25 & 1 & Write clock. WRTCLK is a continuous clock and can be asynchronous or coincident to RDCLK. A low-to-high transition of WRTCLK writes data to memory when WRTEN2 is low, WRTEN1 is high, and IR is high. IR is synchronous to the low-to-high transition of WRTCLK. \\
\hline \[
\begin{aligned}
& \text { WRTEN1, } \\
& \text { WRTEN2 }
\end{aligned}
\] & 27, 26 & 1 & Write enables. When WRTEN1 is high, WRTEN2 is low, and IR is high, data is written to the FIFO on a low-to-high transition of WRTCLK. \\
\hline
\end{tabular}


Figure 1. Reset Cycle

RESET


Figure 2. Write Cycle


Figure 3. Read Cycle

\section*{offset values for AF/AE}

The almost-full/almost-empty flag has two programmable limits: the almost-empty offset value \((X)\) and the almost-full offset value ( Y ). They can be programmed after the FIFO is reset and before the first word is written to memory. If the offsets are not programmed, the default values of \(\mathrm{X}=\mathrm{Y}=64\) are used. The AF/AE flag is high when the FIFO contains X or less words or ( 512 - Y) or more words.
Program enable ( \(\overline{\mathrm{PEN}}\) ) should be held high throughout the reset cycle. \(\overline{\text { PEN }}\) can be brought low only when IR is high and WRTCLK is low. On the following low-to-high transition of WRTCLK, the binary value on DO-D7 is stored as the almost-empty offset value ( X ) and the almost-full offset value ( Y ). Holding PEN low for another low-to-high transition of WRTCLK reprograms Y to the binary value on DO-D7 at the time of the second WRTCLK low-to-high transition. When the offsets are being programmed, writes to the FIFO memory are disabled regardless of the state of the write enables (WRTEN1, WRTEN2). A maximum value of 255 can be programmed for either \(X\) or \(Y\) (see Figure 4). To use the default values of \(X=Y=64, \overline{P E N}\) must be held high.


Figure 4. Programming \(X\) and \(Y\) Separately

\section*{absolute maximum ratings over operating free-air temperature range (unless otherwise noted) \(\dagger\)}
\(\qquad\)
\(\qquad\)



\(\dagger\) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
recommended operating conditions

\(\dagger\) To permit the clock pulse to be utilized for reset purposes

\section*{CLOCKED FIRST-IN, FIRST-OUT MEMORY}

SCAS191A - MARCH 1991 - REVISED JULY 1995
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|r|}{PARAMETER} & \multicolumn{3}{|c|}{TEST CONDITIONS} & MIN & TYPt & MAX & UNIT \\
\hline \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{OH}}\)} & \(\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}\), & \(\mathrm{l} \mathrm{OH}=-8 \mathrm{~mA}\) & & 2.4 & & & V \\
\hline \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{OL}}\)} & Flags & \(\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}\), & \(\mathrm{IOL}=8 \mathrm{~mA}\) & & & & 0.5 & \multirow{2}{*}{V} \\
\hline & Q outputs & \(\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}\), & \(\mathrm{IOL}=16 \mathrm{~mA}\) & & & & 0.5 & \\
\hline \multicolumn{2}{|l|}{1} & \(\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}\), & \(\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}\) or 0 & & & & \(\pm 5\) & \(\mu \mathrm{A}\) \\
\hline \multicolumn{2}{|l|}{loz} & \(\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}\), & \(\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}\) or 0 & & & & \(\pm 5\) & \(\mu \mathrm{A}\) \\
\hline \multicolumn{2}{|l|}{ICC} & \multicolumn{3}{|l|}{\(\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}-0.2 \mathrm{~V}\) or 0} & & & 400 & \(\mu \mathrm{A}\) \\
\hline \multicolumn{2}{|l|}{\(\mathrm{\Delta l}_{\mathrm{CC}}{ }^{\ddagger}\)} & \(\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}\), & One input at 3.4 V , & Other inputs at \(\mathrm{V}_{\mathrm{CC}}\) or GND & & & 1 & mA \\
\hline \multicolumn{2}{|l|}{\(\mathrm{C}_{\mathrm{i}}\)} & \(V_{1}=0\), & \(f=1 \mathrm{MHz}\) & & & 4 & & pF \\
\hline \multicolumn{2}{|l|}{\(\mathrm{C}_{0}\)} & \(\mathrm{V}_{\mathrm{O}}=0\), & \(\mathrm{f}=1 \mathrm{MHz}\) & & & 8 & & pF \\
\hline
\end{tabular}
\(\dagger\) All typical values are at \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
\(\ddagger\) This is the supply current for each input that is at one of the specified TTL voltage levels rather than \(0 \vee\) or \(V_{C C}\).
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, \(\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}\) (unless otherwise noted) (see Figures 9 and 10)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{PARAMETER} & \multirow[t]{2}{*}{FROM (INPUT)} & \multirow[t]{2}{*}{TO (OUTPUT)} & \multicolumn{3}{|c|}{'ACT7803-15} & \multicolumn{2}{|l|}{'ACT7803-20} & \multicolumn{2}{|l|}{'ACT7803-25} & \multicolumn{2}{|l|}{'ACT7803-40} & \multirow[t]{2}{*}{UNIT} \\
\hline & & & MIN & TYPt & MAX & MIN & MAX & MIN & MAX & MIN & MAX & \\
\hline \({ }^{\text {fmax }}\) & WRTCLK or RDCLK & & 67 & & & 50 & & 40 & & 25 & & MHz \\
\hline \(\mathrm{t}_{\mathrm{pd}}\) & \multirow[b]{2}{*}{RDCLK \(\uparrow\)} & \multirow[b]{2}{*}{Any Q} & 4 & 9.5 & 12 & 4 & 13 & 4 & 15 & 4 & 20 & \multirow[t]{2}{*}{ns} \\
\hline \(t_{p d}{ }^{\text {§ }}\) & & & & 8.5 & & & & & & & & \\
\hline \(t_{\text {pd }}\) & WRTCLK \(\uparrow\) & IR & 3 & & 8.5 & 3 & 11 & 3 & 13 & 3 & 15 & ns \\
\hline tpd & RDCLK \(\uparrow\) & OR & 3 & & 8.5 & 3 & 11 & 3 & 13 & 3 & 15 & ns \\
\hline \(t_{\text {pd }}\) & WRTCLK \(\uparrow\) & AF/AE & 7 & & 16.5 & 7 & 19 & 7 & 21 & 7 & 23 & ns \\
\hline \(t_{\text {pd }}\) & RDCLK \(\uparrow\) & AF/AE & 7 & & 17 & 7 & 19 & 7 & 21 & 7 & 23 & ns \\
\hline tplH & WRTCLK \(\uparrow\) & \multirow[b]{2}{*}{HF} & 7 & & 15 & 7 & 17 & 7 & 19 & 7 & 21 & \multirow[b]{2}{*}{ns} \\
\hline tPHL & RDCLK \(\uparrow\) & & 7 & & 15.5 & 7 & 18 & 7 & 20 & 7 & 22 & \\
\hline tpLH & \multirow[t]{2}{*}{RESET low} & AF/AE & 2 & & 9 & 2 & 11 & 2 & 13 & 2 & 15 & \multirow[b]{2}{*}{ns} \\
\hline tpHL & & HF & 2 & & 10 & 2 & 12 & 2 & 14 & 2 & 16 & \\
\hline ten & \multirow[t]{2}{*}{\(\overline{\mathrm{OE}}, \overline{\mathrm{OE} 2}\)} & \multirow[b]{2}{*}{Any Q} & 2 & & 8.5 & 2 & 11 & 2 & 11 & 2 & 11 & \multirow[b]{2}{*}{ns} \\
\hline \(\mathrm{t}_{\text {dis }}\) & & & 2 & & 9.5 & 2 & 11 & 2 & 14 & 2 & 14 & \\
\hline
\end{tabular}
§ This parameter is measured with a 30-pF load (see Figure 5).
operating characteristics, \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
\begin{tabular}{|ll|l|l|c|c|}
\hline \multicolumn{2}{|c|}{ PARAMETER } & TEST CONDITIONS & TYP & UNIT \\
\hline \(\mathrm{C}_{\mathrm{pd}}\) & Power dissipation capacitance & Outputs enabled & \(\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \quad \mathrm{f}=5 \mathrm{MHz}\) & 53 & pF \\
\hline
\end{tabular}

TYPICAL CHARACTERISTICS
PROPAGATION DELAY TIME
LOAD CAPACITANCE


Figure 5


Figure 6

\section*{CLOCKED FIRST-IN, FIRST-OUT MEMORY}

SCAS191A - MARCH 1991 - REVISED JULY 1995

\section*{TYPICAL CHARACTERISTICS}

\section*{calculating power dissipation}

With \(\mathrm{I}_{\mathrm{CC}(\mathrm{f})}\) taken from Figure 6, the maximum power dissipation \(\left(\mathrm{P}_{\mathrm{T}}\right)\) based on all data outputs changing states on each read can be calculated by:
\[
P_{T}=V_{C C(f)} \times\left[l_{C C(f)}+\left(N \times \Delta l_{C C} \times d c\right)\right]+\Sigma\left(C_{L} \times V_{C C}{ }^{2} \times f_{0}\right)
\]

A more accurate power calculation based on device use and average number of data outputs switching can be found by:
\[
P_{T}=V_{C C} \times\left[l_{C C}(I)+\left(N \times \Delta l_{C C} \times d c\right)\right]+\Sigma\left(C_{p d} \times V_{C C}{ }^{2} \times f_{i}\right)+\Sigma\left(C_{L} \times V_{C C}{ }^{2} \times f_{0}\right)
\]
where:
\begin{tabular}{rl}
\(\mathrm{I}_{\mathrm{CC}(\mathrm{I})}\) & \(=\) idle ICC maximum (see Figure 7) \\
N & \(=\) number of inputs driven by a TTL device \\
\(\Delta \mathrm{I}_{\mathrm{CC}}\) & \(=\) increase in supply current \\
dc & \(=\) duty cycle of inputs at a TTL high level of 3.4 V \\
\(\mathrm{C}_{\mathrm{pd}}\) & \(=\) power dissipation capacitance \\
\(\mathrm{C}_{\mathrm{L}}\) & \(=\) output capacitive load \\
\(\mathrm{f}_{\mathrm{i}}\) & \(=\) data input frequency \\
\(\mathrm{f}_{\mathrm{O}}\) & \(=\) data output frequency
\end{tabular}


Figure 7. SN74ACT7803 Idle Icc With RDCLK or WRTCLK Switching

APPLICATION INFORMATION


Figure 8. Bidirectional Configuration


Figure 9. Word-Width Expansion: \(512 \times 36\) Bits

\section*{PARAMETER MEASUREMENT INFORMATION}


Figure 10. Standard CMOS Outputs (IR, OR, HF, AF/AE)

\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{PARAMETER} & R1, R2 & \(\mathrm{CL}^{\dagger}\) & S1 \\
\hline \multirow[b]{2}{*}{ten} & tpZH & \multirow{2}{*}{\(500 \Omega\)} & \multirow[b]{2}{*}{50 pF} & Open \\
\hline & tPZL & & & Closed \\
\hline \multirow[b]{2}{*}{\({ }^{\text {d dis }}\)} & tPHZ & \multirow[t]{2}{*}{\(500 \Omega\)} & \multirow[b]{2}{*}{50 pF} & Open \\
\hline & tpLZ & & & Closed \\
\hline \multicolumn{2}{|l|}{\(\mathrm{t}_{\mathrm{pd}}\)} & \(500 \Omega\) & 50 pF & Open \\
\hline
\end{tabular}
\(\dagger\) Includes probe and test-fixture capacitance
Figure 11. 3-State Outputs (Any Q)
- Member of the Texas Instruments Widebus \({ }^{\text {TM }}\) Family
- Free-Running CLKA and CLKB Can Be Asynchronous or Coincident
- Read and Write Operations Synchronized to Independent System Clocks
- Two Separate \(512 \times 18\) Clocked FIFOs Buffering Data in Opposite Directions
- IRA and ORA Synchronized to CLKA
- IRB and ORB Synchronized to CLKB
- Microprocessor Interface Control Logic
- Programmable Almost-Full/Almost-Empty Flags
- Fast Access Times of 9 ns With a \(50-\mathrm{pF}\) Load and Simultaneous Switching Data Outputs
- Data Rates up to 80 MHz
- Advanced BICMOS Technology
- Available in 80-Pin Quad Flat (PH) and Space-Saving 80-Pin Thin Quad Flat (PN) Packages

\begin{tabular}{|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & PN PACKAGE (TOP VIEW) & & \multirow[b]{4}{*}{AF/AEB} \\
\hline & \multicolumn{2}{|l|}{} & \\
\hline & 8079787776757473727170696867666564636261 & & \\
\hline AF/AEA & 1 & 60 & \\
\hline HFA & \(\square 2\) & 59 & HFB \\
\hline IRA & 73 & 58 & IRB \\
\hline GND & 74 & 57 & GND \\
\hline AO & 75 & 56 & B0 \\
\hline A1 & 76 & 55 & B1 \\
\hline \(V_{\text {CC }}\) & 77 & 54 & \(\mathrm{V}_{\mathrm{CC}}\) \\
\hline A2 & 78 & 53 & B2 \\
\hline A3 & 79 & 52 & B3 \\
\hline GND & 10 & 51 & GND \\
\hline A4 & 11 & 50 & B4 \\
\hline A5 & 12 & 49 & B5 \\
\hline GND & 13 & 48 & GND \\
\hline A6 & 14 & 47 & B6 \\
\hline A7 & -15 & 46 & B7 \\
\hline GND & 16 & 45 & GND \\
\hline A8 & 17 & 44 & B8 \\
\hline A9 & 18 & 43 & B9 \\
\hline \(V_{\text {CC }}\) & - 19 & 42 & \(V_{C C}\) \\
\hline A10 & \(\square 20\) & 41 & B10 \\
\hline & \multicolumn{2}{|l|}{2122232425262728293031323334353637383940} & \\
\hline &  & & \\
\hline
\end{tabular}

\section*{description}

A FIFO memory is a storage device that allows data to be read from its array in the same order it is written. The SN74ABT7819 is a high-speed, low-power BiCMOS bidirectional clocked FIFO memory. Two independent \(512 \times 18\) dual-port SRAM FIFOs on board the chip buffer data in opposite directions. Each FIFO has flags to indicate empty and full conditions, a half-full flag, and a programmable almost-full/almost-empty flag.
The SN74ABT7819 is a clocked FIFO, which means each port employs a synchronous interface. All data transfers through a port are gated to the low-to-high transition of a continuous (free-running) port clock by enable signals. The continuous clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses with synchronous control.
The state of the A0-A17 outputs is controlled by \(\overline{C S A}\) and W/ \(\bar{R} A\). When both \(\overline{C S A}\) and W/ \(\bar{R} A\) are low, the outputs are active. The AO-A17 outputs are in the high-impedance state when either \(\overline{C S A}\) or W/RA is high. Data is written to FIFOA-B from port \(A\) on the low-to-high transition of CLKA when CSA is low, W/RA is high, WENA is high, and the IRA flag is high. Data is read from FIFOB-A to the AO-A17 outputs on the low-to-high transition of CLKA when \(\overline{C S A}\) is low, W/RA is low, RENA is high, and the ORA flag is high.

\section*{description (continued)}

The state of the BO-B17 outputs is controlled by \(\overline{C S B}\) and \(W / \bar{R} B\). When both \(\overline{C S B}\) and \(W / \bar{R} B\) are low, the outputs are active. The B0-B17 outputs are in the high-impedance state when either \(\overline{\mathrm{CSB}}\) or W/RB is high. Data is written to FIFOB-A from port \(B\) on the low-to-high transition of CLKB when \(\overline{C S B}\) is low, W/R \(\bar{R} B\) is high, WENB is high, and the IRB flag is high. Data is read from FIFOA-B to the BO-B17 outputs on the low-to-high transition of CLKB when CSB is low, W/RB is low, RENB is high, and the ORB flag is high.
The setup- and hold-time constraints for the chip selects ( \(\overline{C S A}, \overline{C S B}\) ) and write/read selects ( \(W / \bar{R} A, W / \bar{R} B\) ) enable write and read operations on memory and are not related to the high-impedance control of the data outputs. If a port read enable (RENA or RENB) and write enable (WENA or WENB) are set low during a clock cycle, the chip select and write/read select can switch at any time during the cycle to change the state of the data outputs.

The input-ready and output-ready flags of a FIFO are two-stage synchronized to the port clocks for use as reliable control signals. CLKA synchronizes the status of the input-ready flag of FIFOA-B (IRA) and the output-ready flag of FIFOB-A (ORA). CLKB synchronizes the status of the input-ready flag of FIFOB-A (IRB) and the output-ready flag of FIFOA-B (ORB). When the input-ready flag of a port is low, the FIFO receiving input from the port is full and writes are disabled to its array. When the output-ready flag of a port is low, the FIFO that outputs data to the port is empty and reads from its memory are disabled. The first word loaded to an empty memory is sent to the FIFO output register at the same time its output-ready flag is asserted (high). When the memory is read empty and the output-ready flag is forced low, the last valid data remains on the FIFO outputs until the output-ready flag is asserted (high) again. In this way, a high on the output-ready flag indicates new data is present on the FIFO outputs.
The SN74ABT7819 is characterized for operation from \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\).

\section*{logic symbol \(\dagger\)}

\(\dagger\) This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the PH package.
functional block diagram


\section*{CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY}

\section*{enable logic diagram (positive logic)}


FUNCTION TABLES
\begin{tabular}{|ccccc|c|c|}
\hline \multicolumn{5}{|c|}{ SELECT INPUTS } & \multirow{2}{*}{ A0-A17 } & \multirow{2}{*}{ PORT-A OPERATION } \\
\cline { 1 - 5 } CLKA & CSA & W/何A & WENA & RENA & & \\
\cline { 1 - 5 } X & H & X & X & X & High Z & None \\
\(\uparrow\) & L & H & H & X & High Z & Write A0-A17 to FIFOA-B \\
\(\uparrow\) & L & L & X & H & Active & Read FIFOB-A to A0-A17 \\
\hline
\end{tabular}
\begin{tabular}{|ccccc|c|c|}
\hline \multicolumn{5}{|c|}{ SELECT INPUTS } & \multirow{2}{*}{ B0-B17 } & \multirow{2}{*}{ PORT-B OPERATION } \\
\cline { 1 - 5 } CLKB & \(\overline{\text { CSB }}\) & W/ \(\overline{\mathrm{R} B}\) & WENB & RENB & & \\
\cline { 1 - 5 } X & H & X & X & X & High Z & None \\
\(\uparrow\) & L & H & H & X & High Z & Write B0-B17 to FIFOB-A \\
\(\uparrow\) & L & L & X & H & Active & Read FIFOA-B to B0-B17 \\
\hline
\end{tabular}

Terminal Functions
\begin{tabular}{|c|c|c|}
\hline PIN NAME & 1/0 & DESCRIPTION \\
\hline A0-A17 & 1/0 & Port-A data. The 18-bit bidirectional data port for side A. \\
\hline AF/AEA & 0 & FIFOA-B almost-full/almost-empty flag. Depth offsets can be programmed for AF/AEA or the default value of 128 can be used for both the almost-empty offset \((X)\) and the almost-full offset \((Y)\). AF/AEA is high when X or less words or ( \(512-\mathrm{Y}\) ) or more words are stored in FIFOA - B. AF/AEA is forced high when FIFOA-B is reset. \\
\hline AF/AEB & 0 & FIFOB-A almost-full/almost-empty flag. Depth offsets can be programmed for AF/AEB or the default value of 128 can be used for both the almost-empty offset ( X ) and the almost-full offset ( Y ). AF/AEB is high when X or less words or ( \(512-\mathrm{Y}\) ) or more words are stored in FIFOB -A. AF/AEB is forced high when FIFOB - A is reset. \\
\hline B0-B17 & 1/O & Port-B data. The 18-bit bidirectional data port for side B. \\
\hline CLKA & 1 & Port-A clock. CLKA is a continuous clock that synchronizes all data transfers through port A to its low-to-high transition and can be asynchronous or coincident to CLKB. \\
\hline CLKB & 1 & Port-B clock. CLKB is a continuous clock that synchronizes all data transfers through port B to its low-to-high transition and can be asynchronous or coincident to CLKA. \\
\hline \(\overline{\text { CSA }}\) & 1 & Port-A chip select. \(\overline{\text { CSA }}\) must be low to enable a low-to-high transition of CLKA to either write data from A0-A17 to FIFOA-B or read data from FIFOB-A to AO-A17. The A0-A17 outputs are in the high-impedance state when CSA is high. \\
\hline \(\overline{\text { CSB }}\) & 1 & Port-B chip select. \(\overline{\mathrm{CSB}}\) must be low to enable a low-to-high transition of CLKB to either write data from B0-B17 to FIFOB-A or read data from FIFOA-B to \(\mathrm{BO} 0-\mathrm{B} 17\). The \(\mathrm{B} 0-\mathrm{B} 17\) outputs are in the high-impedance state when \(\overline{\mathrm{CSB}}\) is high. \\
\hline HFA & 0 & FIFOA - B half-full flag. HFA is high when FIFOA-B contains 256 or more words and is low when FIFOA-B contains 255 or less words. HFA is set low after FIFOA-B is reset. \\
\hline HFB & O & FIFOB - A half-full flag. HFB is high when FIFOB-A contains 256 or more words and is low when FIFOB-A contains 255 or less words. HFB is set low atter FIFOB -A is reset. \\
\hline IRA & 0 & Port-A input-ready flag. IRA is synchronized to the low-to-high transition of CLKA. When IRA is low, FIFOA-B is full and writes to its array are disabled. IRA is set low during a FIFOA-B reset and is set high on the second low-to-high transition of CLKA after reset. \\
\hline IRB & 0 & Port-B input-ready flag. IRB is synchronized to the low-to-high transition of CLKB. When IRB is low, FIFOB-A is full and writes to its array are disabled. IRB is set low during a FIFOB - A reset and is set high on the second low-to-high transition of CLKB after reset. \\
\hline ORA & O & Port-A output-ready flag. ORA is synchronized to the low-to-high transition of CLKA. When ORA is low, FIFOB-A is empty and reads from its array are disabled. The last valid word remains on the FIFOB-A outputs when ORA is low. Ready data is present for the A0-A17 outputs when ORA is high. ORA is set low during a FIFOB-A reset and goes high on the third low-to-high transition of CLKA after the first word is loaded to an empty FIFOB -A. \\
\hline ORB & 0 & Port-B output-ready flag. ORB is synchronized to the low-to-high transition of CLKB. When ORB is low, FIFOA-B is empty and reads from its array are disabled. The last valid word remains on the FIFOA-B outputs when ORB is low. Ready data is present for the B0-B17 outputs when ORB is high. ORB is set low during a FIFOA-B reset and goes high on the third low-to-high transition of CLKB atter the first word is loaded to an empty FIFOA-B. \\
\hline PENA & 1 & AF/AEA program enable. After FIFOA-B is reset and before a word is written to its array, the binary value on A0-A7 is latched as an AF/AEA offset when PENA is low and CLKA is high. \\
\hline \(\overline{\text { PENB }}\) & 1 & AF/AEB program enable. After FIFOB - A is reset and before a word is written to its array, the binary value on BO-B7 is latched as an AF/AEB offset when \(\overline{\text { PENB }}\) is low and CLKB is high. \\
\hline RENA & 1 & Port-A read enable. A high level on RENA enables data to be read from FIFOB-A on the low-to-high transition of CLKA when \(\overline{\mathrm{CSA}}\) is low, \(W / \overline{\mathrm{R}} \mathrm{A}\) is low, and ORA is high. \\
\hline RENB & 1 & Port-B read enable. A high level on RENB enables data to be read from FIFOA-B on the low-to-high transition of CLKB when \(\overline{C S B}\) is low, \(W / \bar{R} B\) is low, and ORB is high. \\
\hline \(\overline{\mathrm{RSTA}}\) & 1 & FIFOA-B reset. To reset FIFOA-B, four low-to-high transitions of CLKA and four low-to-high transitions of CLKB must occur while \(\overline{R S T A}\) is low. This sets HFA low, IRA low, ORB low, and AF/AEA high. \\
\hline \(\overline{\text { RSTB }}\) & 1 & FIFOB - A reset. To reset FIFOB - A, four low-to-high transitions of CLKA and four low-to-high transitions of CLKB must occur while \(\overline{R S T B}\) is low. This sets HFB low, IRB low, ORA low, and AF/AEB high. \\
\hline WENA & 1 & Port-A write enable. A high level on WENA enables data on AO-A17 to be written into FIFOA-B on the low-to-high transition of CLKA when W/ \(\overline{\mathrm{R}} A\) is high, \(\overline{\mathrm{CSA}}\) is low, and IRA is high. \\
\hline
\end{tabular}

\section*{CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY}

SCBS 125D - JULY 1992 - REVISED SEPTEMBER 1995

\section*{Terminal Functions (Continued)}
\begin{tabular}{|c|c|c|}
\hline PIN NAME & 1/0 & DESCRIPTION \\
\hline WENB & 1 & Port-B write enable. A high level on WENB enables data on BO-B17 to be written into FIFOB -A on the low-to-high transition of CLKB when W/RB is high, \(\overline{C S B}\) is low, and IRB is high. \\
\hline W/RA & 1 & Port-A write/read select. A high on W/ \(\overline{\mathrm{R}} A\) enables AO-A17 data to be written to FIFOA-B on a low-to-high transition of CLKA when WENA is high, CSA is low, and IRA is high. A low on W/VAA enables data to be read from FIFOB-A on a low-to-high transition of CLKA when RENA is high, CSA is low, and ORA is high. The AO-A17 outputs are in the high-impedance state when \(W / \bar{R} A\) is high. \\
\hline W/RB & 1 & Port-B write/read select. A high on W/ \(\bar{R} B\) enables BO-B17 data to be written to FIFOB-A on a low-to-high transition of CLKB when WENB is high, CSB is low, and IRB is high. A low on W/RB enables data to be read from FIFOA-B on a low-to-high transition of CLKB when RENB is high, CSB is low, and ORB is high. The BO-B17 outputs are in the high-impedance state when \(W / \bar{R} B\) is high. \\
\hline
\end{tabular}


HFA \(\qquad\)

AFIAEA


Figure 1. Reset Cycle for FIFOA-B \(\dagger\)
\(\dagger\) FIFOB - A is reset in the same manner.

t Written to FIFOA-B
Figure 2. Write Timing - Port A

† Written to FIFOB-A
Figure 3. Write Timing - Port B


Figure 4. ORB-Flag Timing and First-Data-Word Fallthrough When FIFOA-B Is Empty \(\dagger\)
\(\dagger\) Operation of FIFOB-A is identical to that of FIFOA-B.


Figure 5. Write-Cycle and IRA-Flag Timing When FIFOA-B Is Fullt
\(\dagger\) Operation of FIFOB-A is identical to that of FIFOA-B.

\section*{CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY}

SCBS125D - JULY 1992 - REVISED SEPTEMBER 1995

\(\dagger\) Read from FIFOB-A
Figure 6. Read Timing - Port A

\(\dagger\) Read from FIFOA-B
Figure 7. Read Timing - Port B


\section*{CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY \\ \section*{SCBS125D - JULY 1992 - REVISED SEPTEMBER 1995}}

\section*{offset values for AF/AE}

The almost-full/almost-empty flag of each FIFO has two programmable limits: the almost-empty offset value (X) and the almost-full offset value ( Y ). They can be programmed from the input of the FIFO after it is reset and before a word is written to its memory. An AF/AE flag is high when its FIFO contains X or less words or ( \(512-\mathrm{Y}\) ) or more words.

To program the offset values for AF/AEA, \(\overline{\text { PENA }}\) is brought low after FIFOA-B is reset and only when CLKA is low. On the following low-to-high transition of CLKA, the binary value on AO-A7 is stored as the almost-empty offset value \((\mathrm{X})\) and the almost-full offset value \((\mathrm{Y})\). Holding PENA low for another low-to-high transition of CLKA reprograms Y to the binary value on AO-A7 at the time of the second CLKA low-to-high transition.
During the first two CLKA cycles used for offset programming, \(\overline{\text { PENA }}\) can be brought high only when CLKA is low. \(\overline{\text { PENA }}\) can be brought high at any time after the second CLKA pulse used for offset programming returns low. A maximum value of 255 can be programmed for either \(X\) or \(Y\) (see Figure 9). To use the default values of \(X=Y=128\), PENA must be tied high. No data is stored in FIFOA-B while the AF/AEA offsets are programmed. The AF/AEB flag is programmed in the same manner with \(\overline{\text { PENB }}\) enabling CLKB to program the offset values taken from B0-B7.


Figure 9. Programming \(X\) and \(Y\) Separately for AF/AEA

\title{
SN74ABT7819 \\ \(512 \times 18 \times 2\) \\ CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
}

\section*{absolute maximum ratings over operating free-air temperature range (unless otherwise noted) \(\boldsymbol{\dagger}\)}


Voltage range applied to any output in the high state or power-off state, \(\mathrm{V}_{\mathrm{O}} \ldots \ldots . . . .\).





\(\dagger\) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
recommended operating conditions
\begin{tabular}{|c|c|c|c|}
\hline & MIN & NOM MAX & UNIT \\
\hline VCC Supply voltage & 4.5 & \(5 \quad 5.5\) & V \\
\hline \(\mathrm{V}_{\mathrm{IH}} \quad\) High-level input voltage & 2 & & V \\
\hline \(V_{\text {IL }} \quad\) Low-level input voltage & & 0.8 & V \\
\hline \(\mathrm{V}_{1} \quad\) Input voltage & 0 & VCC & V \\
\hline \(\mathrm{IOH} \quad\) High-level output current & & -12 & mA \\
\hline IOL Low-level output current & & 24 & mA \\
\hline \(\Delta t / \Delta v \quad\) Input transition rise or fall rate & & 5 & \(\mathrm{ns} / \mathrm{V}\) \\
\hline \(T_{A} \quad\) Operating free-air temperature & 0 & 70 & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|r|}{PARAMETER} & \multicolumn{3}{|c|}{TEST CONDITIONS} & MIN & TYP \(\ddagger\) & MAX & UNIT \\
\hline \multicolumn{2}{|l|}{VIK} & \multicolumn{3}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \quad \mathrm{I}_{1}=-18 \mathrm{~mA}\)} & & & -1.2 & V \\
\hline \multicolumn{2}{|l|}{\multirow{3}{*}{VOH}} & \multicolumn{3}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \quad 1 \mathrm{OH}=-3 \mathrm{~mA}\)} & 2.5 & & & \\
\hline & & \multicolumn{3}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \quad 1 \mathrm{OH}=-3 \mathrm{~mA}\)} & 3 & & & V \\
\hline & & \multicolumn{3}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \quad \mathrm{OH}=-12 \mathrm{~mA}\)} & 2 & & & \\
\hline \multicolumn{2}{|l|}{VOL} & \multicolumn{3}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \quad 1 \mathrm{OL}=24 \mathrm{~mA}\)} & & 0.5 & & V \\
\hline \multicolumn{2}{|l|}{1} & \multicolumn{3}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \quad \mathrm{~V}_{1}=\mathrm{V}_{\mathrm{CC}}\) or GND} & & & \(\pm 1\) & \(\mu \mathrm{A}\) \\
\hline \multicolumn{2}{|l|}{\(\mathrm{lozH}^{\text {§ }}\)} & \multicolumn{3}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{O}}=2.7 \mathrm{~V}\)} & & & 50 & \(\mu \mathrm{A}\) \\
\hline \multicolumn{2}{|l|}{\({ }_{\text {l }}^{\text {OLL }}\) §} & \multicolumn{3}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{O}}=0.5 \mathrm{~V}\)} & & & -50 & \(\mu \mathrm{A}\) \\
\hline \multicolumn{2}{|l|}{\(10 \pi\)} & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{O}}=2.5 \mathrm{~V}\)} & & -40 & -100 & -180 & mA \\
\hline \multicolumn{2}{|l|}{\multirow{3}{*}{ICC}} & \multirow{3}{*}{\(V_{C C}=5.5 \mathrm{~V}, \quad \mathrm{IO}=0\),} & \multirow{3}{*}{\(V_{1}=V_{C C}\) or GND} & Outputs high & & & 15 & \multirow{3}{*}{mA} \\
\hline & & & & Outputs low & & & 95 & \\
\hline & & & & Outputs disabled & & & 15 & \\
\hline \(\mathrm{C}_{i}\) & Control inputs & \multicolumn{3}{|l|}{\(\mathrm{V}_{1}=2.5 \mathrm{~V}\) or 0.5 V} & & 6 & & pF \\
\hline \(\mathrm{C}_{0}\) & Flags & \multicolumn{3}{|l|}{\(\mathrm{V}_{\mathrm{O}}=2.5 \mathrm{~V}\) or 0.5 V} & & 4 & & pF \\
\hline \(\mathrm{C}_{\text {io }}\) & A or B ports & \multicolumn{3}{|l|}{\(\mathrm{V}_{\mathrm{O}}=2.5 \mathrm{~V}\) or 0.5 V} & & 8 & & pF \\
\hline
\end{tabular}

\footnotetext{
\(\ddagger\) All typical values are at \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
§ The parameters \(\mathrm{IOZH}^{2}\) and loZL include the input leakage current.
\({ }^{7}\) Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
}

\section*{CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY}

SCBS125D - JULY 1992 - REVISED SEPTEMBER 1995
timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 8)

\(\dagger\) To permit the clock pulse to be utilized for reset purposes

\author{
SN74ABT7819 \\ \(512 \times 18 \times 2\) \\ CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY \\ SCBS125D - JULY 1992 - REVISED SEPTEMBER 1995
}
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, \(\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}\) (unless otherwise noted) (see Figures 10 and 12)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { FROM } \\
& \text { (INPUT) }
\end{aligned}
\]} & \multirow[t]{2}{*}{TO (OUTPUT)} & \multicolumn{3}{|c|}{'ABT7819-12} & \multicolumn{2}{|l|}{'ABT7819-15} & \multicolumn{2}{|l|}{'ABT7819-20} & \multicolumn{2}{|l|}{'ABT7819-30} & \multirow[b]{2}{*}{UNIT} \\
\hline & & & MIN & TYP† & MAX & MIN & MAX & MIN & MAX & MIN & MAX & \\
\hline \({ }_{\text {max }}\) & CLKA or CLKB & & 80 & & & 67 & & 50 & & 33.3 & & MHz \\
\hline \multirow[b]{2}{*}{\({ }^{\text {tpd }}\)} & CLKA \(\uparrow\) & A0-A17 & 4 & 7 & 9 & 4 & 10 & 4 & 12 & 4 & 14 & \multirow[b]{2}{*}{ns} \\
\hline & CLKB \(\uparrow\) & B0-B17 & 4 & 7 & 9 & 4 & 10 & 4 & 12 & 4 & 14 & \\
\hline \multirow[b]{2}{*}{\(t_{p d}{ }^{\ddagger}\)} & CLKA \(\uparrow\) & A0-A17 & & 6 & & & & & & & & \multirow[b]{2}{*}{ns} \\
\hline & CLKB \(\uparrow\) & B0-B17 & & 6 & & & & & & & & \\
\hline \multirow[b]{2}{*}{\(t_{\text {tpd }}\)} & CLKAT & IRA & 4 & & 9 & 4 & 10 & 4 & 12 & 4 & 14 & \multirow[b]{2}{*}{ns} \\
\hline & CLKBT & IRB & 4 & & 9 & 4 & 10 & 4 & 12 & 4 & 14 & \\
\hline \multirow[b]{2}{*}{\({ }^{\text {tpd }}\)} & CLKAT & ORA & 3.5 & & 9 & 3.5 & 10 & 3.5 & 12 & 3.5 & 14 & \multirow[b]{2}{*}{ns} \\
\hline & CLKB \(\uparrow\) & ORB & 3.5 & & 9 & 3.5 & 10 & 3.5 & 12 & 3.5 & 14 & \\
\hline \multirow[b]{2}{*}{\({ }^{\text {tpd }}\)} & CLKA \(\uparrow\) & \multirow[b]{2}{*}{AF/AEA} & 8 & & 17 & 8 & 17 & 8 & 18 & 8 & 20 & \multirow[b]{2}{*}{ns} \\
\hline & CLKB \(\uparrow\) & & 8 & & 17 & 8 & 17 & 8 & 18 & 8 & 20 & \\
\hline tPLH & \(\overline{\text { RSTA }}\) & AF/AEA & 4 & & 12 & 4 & 14 & 4 & 15 & 4 & 16 & ns \\
\hline \multirow[b]{2}{*}{\({ }^{\text {tpd }}\)} & CLKA \(\uparrow\) & \multirow[t]{2}{*}{AF/AEB} & 8 & & 17 & 8 & 17 & 8 & 18 & 8 & 20 & \multirow[b]{2}{*}{ns} \\
\hline & CLKBT & & 8 & & 17 & 8 & 17 & 8 & 18 & 8 & 20 & \\
\hline \multirow[b]{2}{*}{tPLH} & \(\overline{\text { RSTB }}\) & AF/AEB & 4 & & 12 & 4 & 14 & 4 & 15 & 4 & 16 & \multirow[b]{2}{*}{ns} \\
\hline & CLKA \(\uparrow\) & HFA & 8 & & 17 & 8 & 17 & 8 & 18 & 8 & 20 & \\
\hline \multirow[b]{2}{*}{tPHL} & CLKBT & \multirow[b]{2}{*}{HFA} & 8 & & 17 & 8 & 17 & 8 & 18 & 8 & 20 & \multirow[t]{2}{*}{ns} \\
\hline & \(\overline{\text { RSTA }}\) & & 4 & & 12 & 4 & 14 & 4 & 15 & 4 & 16 & \\
\hline tPHL & CLKAT & HFB & 8 & & 17 & 8 & 17 & 8 & 18 & 8 & 20 & ns \\
\hline tplH & CLKB \(\uparrow\) & \multirow[t]{2}{*}{HFB} & 8 & & 17 & 8 & 17 & 8 & 18 & 8 & 20 & \multirow[t]{2}{*}{ns} \\
\hline tPHL & \(\overline{\text { RSTB }}\) & & 4 & & 12 & 4 & 14 & 4 & 15 & 4 & 16 & \\
\hline \multirow[b]{2}{*}{ten} & \(\overline{\text { CSA }}\) & \multirow[b]{2}{*}{A0-A17} & 2.5 & & 8 & 2.5 & 9 & 2.5 & 10 & 2.5 & 11 & \multirow[b]{2}{*}{ns} \\
\hline & W/ \(\bar{R} A\) & & 2.5 & & 8 & 2.5 & 9 & 2.5 & 10 & 2.5 & 11 & \\
\hline \multirow[b]{2}{*}{ten} & \(\overline{\text { CSB }}\) & \multirow[t]{2}{*}{B0-B17} & 2.5 & & 8 & 2.5 & 9 & 2.5 & 10 & 2.5 & 11 & \multirow[b]{2}{*}{ns} \\
\hline & W/R̄B & & 2.5 & & 8 & 2.5 & 9 & 2.5 & 10 & 2.5 & 11 & \\
\hline \multirow[b]{2}{*}{\({ }^{\text {dis }}\)} & \(\overline{\text { CSA }}\) & \multirow[t]{2}{*}{A0-A17} & 2.5 & & 8 & 2.5 & 9 & 2.5 & 10 & 2.5 & 11 & \multirow[b]{2}{*}{ns} \\
\hline & W/ \(\overline{\mathrm{R}} \mathrm{A}\) & & 2.5 & & 8 & 2.5 & 9 & 2.5 & 10 & 2.5 & 11 & \\
\hline \multirow[b]{2}{*}{\(t_{\text {dis }}\)} & \(\overline{\text { CSB }}\) & \multirow[b]{2}{*}{B0-B17} & 2.5 & & 8 & 2.5 & 9 & 2.5 & 10 & 2.5 & 11 & \multirow[b]{2}{*}{ns} \\
\hline & W/R̄B & & 2.5 & & 8 & 2.5 & 9 & 2.5 & 10 & 2.5 & 11 & \\
\hline
\end{tabular}
\(\dagger\) All typical values are at \(\mathrm{V}_{\mathrm{C}}=5 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}\).
\(\ddagger\) This parameter is measured with a \(30-\mathrm{pF}\) load (see Figure 10).

TYPICAL CHARACTERISTICS


Figure 10


Figure 11

\section*{TYPICAL CHARACTERISTICS}

\section*{calculating power dissipation}

With \(\mathrm{I}_{\mathrm{CC}(\mathrm{f})}\) taken from Figure 11, the maximum power dissipation \(\left(\mathrm{P}_{\mathrm{T}}\right)\) based on all outputs changing states on each read can be calculated by:
\[
P_{T}=V_{C C} \times I_{C C(f)}+\Sigma\left(C_{L} \times V_{O H}{ }^{2} \times f_{0}\right)
\]
where:
\[
\begin{aligned}
\mathrm{I}_{\mathrm{CC}(\mathrm{f})} & =\text { maximum I ICC per clock frequency } \\
\mathrm{C}_{\mathrm{L}} & =\text { output capacitive load } \\
\mathrm{f}_{\mathrm{O}} & =\text { data output frequency } \\
\mathrm{V}_{\mathrm{OH}} & =\text { high-level output voltage }
\end{aligned}
\]

\section*{PARAMETER MEASUREMENT INFORMATION}


LOAD CIRCUIT


VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES
\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{PARAMETER} & R1, R2 & \(C_{L} \dagger\) & S1 \\
\hline \multirow[t]{2}{*}{\(t_{\text {en }}\)} & tPZH & \multirow[t]{2}{*}{\(500 \Omega\)} & \multirow[t]{2}{*}{50 pF} & Open \\
\hline & tPZL & & & Closed \\
\hline \multirow[b]{2}{*}{\(t_{\text {dis }}\)} & tPHZ & \multirow[t]{2}{*}{\(500 \Omega\)} & \multirow[b]{2}{*}{50 pF} & Open \\
\hline & tplZ & & & Closed \\
\hline \multicolumn{2}{|l|}{tpd} & \(500 \Omega\) & 50 pF & Open \\
\hline
\end{tabular}
\(\dagger\) Includes probe and test-fixture capacitance

Figure 12. Load Circuit and Voltage Waveforms
- Member of the Texas Instruments Widebus \({ }^{\text {TM }}\) Family
- Independent Asynchronous Inputs and Outputs
- 1024 Words \(\times 18\) Bits
- Read and Write Operations Can Be Synchronized to Independent System Clocks
- Programmable Almost-Full/Almost-Empty Flag
- Pin-to-Pin Compatible With SN74ACT7881, SN74ACT7882, and SN74ACT7884
- Input-Ready, Output-Ready, and Half-Full Flags
- Cascadable in Word Width and/or Word Depth
- Fast Access Times of 15 ns With a 50-pF Load
- High-Output Drive for Direct Bus Interface
- Available in 68-Pin PLCC (FN) and Space-Saving 80-Pin Thin Quad Flat (PN) Packages

\begin{tabular}{|c|c|c|}
\hline & PN PACKAGE (TOP VIEW) & \\
\hline &  & \\
\hline &  & \\
\hline NC & \(\square 1\) & 60 V Cc \\
\hline GND & \(\square_{2}\) & \({ }_{59} \mathrm{~V}_{\text {cc }}\) \\
\hline GND & \(7^{3}\) & 58 NC \\
\hline Q16 & \(7^{4}\) & 57 C Q \\
\hline Q17 & \(\square^{5}\) & \(56 \square\) Q2 \\
\hline vcc & \(\square^{6}\) & \({ }_{55}\) GND \\
\hline OR & 7 & 54 Q1 \\
\hline GND & \(\square^{8}\) & 53 Q0 \\
\hline Vcc & \(\square^{9}\) & \(52 . \mathrm{Vcc}\) \\
\hline RESET & 10 & \({ }^{51} \mathrm{HF}\) \\
\hline OE & \(\square^{11}\) & \({ }^{50}\) IR \\
\hline RDEN2 & \(\square^{12}\) & \({ }^{49}\) GND \\
\hline RDEN1 & \(\square^{13}\) & 48 CND \\
\hline RDCLK & \(\square^{14}\) & \({ }^{47}\) AF/AE \\
\hline GND & 15 & \({ }^{46}\) V Cc \\
\hline D17 & \(\square^{16}\) & 45 WRTEN2 \\
\hline D16 & \(\square^{17}\) & 44 WRTEN1 \\
\hline D15 & \(\mathrm{P}^{18}\) & 43 WRTCLK \\
\hline NC & \(\square^{19}\) & \({ }_{42}\) GND \\
\hline NC & 120 & 41 NC \\
\hline & \begin{tabular}{l}
\(\begin{array}{lllllllllllllll}21 & 22 & 23 & 24 & 25 & 26 & 27 & 28 & 29 & 30 & 31 & 32 & 33 & 34 & 35 \\ 36 & 37 & 38 & 39 & 40\end{array}\) \\

\end{tabular} & \\
\hline &  & \\
\hline
\end{tabular}

NC - No internal connection

\section*{description}

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The SN74ACT7811 is a \(1024 \times 18\)-bit FIFO for high speed and fast access times. It processes data at rates up to 40 MHz and access times of 15 ns in a bit-parallel format. Data outputs are noninverting with respect to the data inputs. Expansion is easily accomplished in both word width and word depth.
The SN74ACT7811 has normal input-bus-to-output-bus asynchronous operation. The special enable circuitry adds the ability to synchronize independent read and write (interrupts or requests) to their respective system clock.

The SN74ACT7811 is characterized for operation from \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\).

\section*{logic symbol \(\dagger\)}

\(\dagger\) This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the FN package.
functional block diagram


\section*{Terminal Functions}
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{2}{|r|}{TERMINAL \(\dagger\)} & \multirow[b]{2}{*}{I/O} & \multirow[b]{2}{*}{DESCRIPTION} \\
\hline NAME & NO. & & \\
\hline AF/AE & 33 & 0 & \begin{tabular}{l}
Almost-full/almost-empty flag. The AF/AE boundary is defined by the almost-full/almost-empty offset value \((\mathrm{X})\). This value can be programmed during reset or the default value of 256 can be used. AF/AE is high when the FIFO contains \((X+1)\) or less words or \((1025-X)\) or more words. AF/AE is low when the FIFO contains between \((\mathrm{X}+2\) ) and ( \(1024-\mathrm{X}\) ) words. \\
Programming procedure for AF/AE - The almost-full/almost-empty flag is programmed during each reset cycle. The almost-full/almost-empty offset value \((X)\) is either a user-defined value or the default of \(X=256\). Instructions to program AF/AE using both methods are as follows: \\
User-defined X \\
Step 1: Take \(\overline{\mathrm{DAF}}\) from high to low. \\
Step 2: If \(\overline{\operatorname{RESET}}\) is not already low, take \(\overline{\operatorname{RESET}}\) low. \\
Step 3: With \(\overline{\mathrm{DAF}}\) held low, take \(\overline{\operatorname{RESET}}\) high. This defines the AF/AE using \(X\). \\
Step 4: To retain the current offset for the next reset, keep \(\overline{\mathrm{DAF}}\) low. \\
Default \(X\) \\
To redefine AF/AE using the default value of \(X=256\), hold \(\overline{D A F}\) high during the reset cycle.
\end{tabular} \\
\hline \(\overline{\text { DAF }}\) & 27 & 1 & Define almost full. The high-to-low transition of \(\overline{\mathrm{DAF}}\) stores the binary value of data inputs as the almost-full/almost-empty offset value (X). With DAF held low, a low pulse on \(\overline{\text { RESET }}\) defines the AFIAE flag using \(X\). \\
\hline D0-D17 & 26-19, 17, 15-7 & 1 & Data inputs for 18 -bit-wide data to be stored in the memory. Data lines D0-D8 also carry the almost-full/almost-empty offset value ( X ) on a high-to-low transition of the DAF. \\
\hline HF & 36 & 0 & Half-full flag. HF is high when the FIFO contains 513 or more words and is low when it contains 512 or less words. \\
\hline IR & 35 & 0 & Input-ready flag. IR is high when the FIFO is not full and low when the device is full. During reset, IR is driven low on the rising edge of the second WRTCLK pulse. IR is then driven high on the rising edge of the second WRTCLK pulse after RESET goes high. After the FIFO is filled and IR is driven low, IR is driven high on the second WRTCLK pulse after the first valid read. \\
\hline OE & 2 & 1 & Output enable. The data-out (Q0-Q17) outputs are in the high-impedance state when OE is low. OE must be high before the rising edge of RDCLK to read a word from memory. \\
\hline OR & 66 & 0 & Output-ready flag. OR is high when the FIFO is not empty and low when it is empty. During reset, OR is set low on the rising edge of the third RDCLK pulse. OR is set high on the rising edge of the third RDCLK pulse to occur after the first word is written into the FIFO. OR is set low on the rising edge of the first RDCLK pulse after the last word is read. \\
\hline Q0-Q17 & \[
\begin{gathered}
\hline 38-39,41-42,44, \\
46-47,49-50, \\
52-53,55-56, \\
58-59,61,63-64
\end{gathered}
\] & 0 & Data outputs. The first data word to be loaded into the FIFO is moved to Q0-Q17 on the rising edge of the third RDCLK pulse to occur after the first valid write. The RDEN1 and RDEN2 inputs do not affect this operation. Following data is unloaded on the rising edge of RDCLK when RDEN1, RDEN2, OE, and the OR are high. \\
\hline RDCLK & 5 & 1 & Read clock. Data is read out of memory on a low-to-high transition RDCLK if OR, OE, and RDEN1 and RDEN2 control inputs are high. RDCLK is a free-running clock and functions as the synchronizing clock for all data transfers out of the FIFO. OR is also driven synchronously with respect to RDCLK. \\
\hline RDEN1, RDEN2 & \[
\begin{aligned}
& 4 \\
& 3
\end{aligned}
\] & 1 & Read enable. RDEN1 and RDEN2 must be high before a rising edge on RDCLK to read a word out of memory. RDEN1 and RDEN2 are not used to read the first word stored in memory. \\
\hline RESET & 1 & 1 & A reset is accomplished by taking \(\overline{\text { RESET }}\) low and generating a minimum of four RDCLK and WRTCLK cycles. This ensures that the internal read and write pointers are reset and OR, HF, and IR are low and AF/AE is high. The FIFO must be reset upon power up. With \(\overline{\text { DAF }}\) at a low level, a low pulse on RESET defines the AF/AE status flag using the almost-full/almost-empty offset value (X), where X is the value previously stored. With \(\overline{\mathrm{DAF}}\) at a high level, a low-level pulse on \(\overline{\text { RESET }}\) defines the AF/AE flag using the default value of \(X=256\). \\
\hline
\end{tabular}
\(\dagger\) Terminals listed are for the FN package.

\section*{CLOCKED FIRST-IN, FIRST-OUT MEMORY \\ SCAS151C - JANUARY 1991 - REVISED FEBRUARY 1996}

Terminal Functions (Continued)
\begin{tabular}{|cc|c|l|}
\hline \multicolumn{2}{|c|}{\begin{tabular}{|c|c|c|}
\hline TERMINALt \\
NAME
\end{tabular}} & I/O & \\
\hline WO. & DESCRIPTION \\
\hline \begin{tabular}{l} 
WRTEN1, \\
WRTEN2
\end{tabular} & 29 & 1 & \begin{tabular}{l} 
Write clock. Data is written into memory on a low-to-high transition of WRTCLK if IR, WRTEN1, and \\
WRTEN2 are high. WRTCLK is a free-running clock and functions as the synchronizing clock for all \\
data transfers into the FIFO. IR is also driven synchronously with respect to WRTCLK.
\end{tabular} \\
\hline
\end{tabular}
\(\dagger\) Terminals listed are for the FN package.

\(\dagger X\) is the binary value of D0-D8 only.
Figure 1. Reset Cycle: Define AF/AE Using the Value of \(X\)


Figure 2. Reset Cycle: Define AF/AE Using the Default Value


Figure 3. Write Cycle


Figure 4. Read Cycle

\section*{absolute maximum ratings over operating free-air temperature range (unless otherwise noted) \(\dagger\)}

> Supply voltage range, \(\mathrm{V}_{\mathrm{CC}}\) -0.5 V to 7 V

Voltage applied to a disabled 3 -state output . ............................................................ 5.5 V
Operating free-air temperature range, \(T_{A} \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots{ }^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\)

\(\dagger\) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
recommended operating conditions
\begin{tabular}{|ll|r|c|}
\hline & & MIN & MAX \\
\hline \(\mathrm{V}_{\mathrm{CC}}\) & Supply voltage & 4.5 & 5.5 \\
\hline \(\mathrm{~V}_{\mathrm{IH}}\) & High-level input voltage & V \\
\hline \(\mathrm{V}_{\text {IL }}\) & Low-level input voltage & & V \\
\hline lOH & High-level output current & 0.8 & V \\
\hline \(\mathrm{IOL}^{\mathrm{OL}}\) & Low-level output current & -8 & mA \\
\hline \(\mathrm{~T}_{\mathrm{A}}\) & Operating free-air temperature & 16 & mA \\
\hline
\end{tabular}
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|}
\hline PARAMETER & \multicolumn{2}{|c|}{TEST CONDITIONS} & MIN & TYP¥ MAX & UNIT \\
\hline \(\mathrm{V}_{\mathrm{OH}}\) & \(\mathrm{V}_{C C}=4.5 \mathrm{~V}\), & \(1 \mathrm{OH}=-8 \mathrm{~mA}\) & 2.4 & & V \\
\hline VOL & \(\mathrm{V}_{C C}=4.5 \mathrm{~V}\), & \(\mathrm{IOL}=16 \mathrm{~mA}\) & & 0.5 & V \\
\hline 1 & \(\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}\), & \(\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}\) or 0 V & & \(\pm 5\) & \(\mu \mathrm{A}\) \\
\hline \(10 z\) & \(V_{C C}=5.5 \mathrm{~V}\), & \(\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {cc }}\) or 0 V & & \(\pm 5\) & \(\mu \mathrm{A}\) \\
\hline \multirow[b]{2}{*}{\(1 \mathrm{CO}^{\text {§ }}\)} & \multicolumn{2}{|l|}{\(\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}\) or 0 V} & & 400 & \(\mu \mathrm{A}\) \\
\hline & One input at 3.4 V , & Other inputs at \(\mathrm{V}_{\text {CC }}\) or GND & & 1 & mA \\
\hline \(\mathrm{C}_{i}\) & \(\mathrm{V}_{1}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}\) & & & 4 & pF \\
\hline \(\mathrm{C}_{0}\) & \(\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}\) & & & 8 & pF \\
\hline
\end{tabular}

\footnotetext{
\(\ddagger\) All typical values are at \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
§ICC tested with outputs open
}
timing requirements (see Figures 1 through 8)


\footnotetext{
\(\dagger\) To permit the clock pulse to be utilized for reset purposes
}

\section*{SN74ACT7811}
switching characteristics over recommended operating free-air temperature range (see Figures 9 and 10)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{PARAMETER} & \multirow[t]{3}{*}{FROM (INPUT)} & \multirow[t]{3}{*}{TO (OUTPUT)} & \multicolumn{9}{|c|}{\[
\begin{aligned}
& \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\
& C_{L}=50 \mathrm{pF}, \\
& R_{L}=500 \Omega \\
& T_{A}=0^{\circ} \mathrm{C} \text { to } 70^{\circ} \mathrm{C}
\end{aligned}
\]} & \multirow[t]{3}{*}{UNIT} \\
\hline & & & \multicolumn{3}{|c|}{'ACT7811-15} & \multicolumn{2}{|l|}{'ACT7811-18} & \multicolumn{2}{|l|}{'ACT7811-20} & \multicolumn{2}{|l|}{'ACT7811-25} & \\
\hline & & & MIN & TYP & MAX & MIN & MAX & MIN & MAX & MIN & MAX & \\
\hline \({ }^{\prime}\) max & WRTCLK or RDCLK & & 40 & & & 35 & & 28.5 & & 16.7 & & MHz \\
\hline tpd & \multirow[b]{2}{*}{RDCLK \(\uparrow\)} & \multirow[t]{2}{*}{Any Q} & 4 & 12 & 15 & 4 & 18 & 4 & 20 & 4 & 25 & \multirow[t]{2}{*}{ns} \\
\hline \(t_{\text {pd }}{ }^{\dagger}\) & & & & 10.5 & & & & & & & & \\
\hline tpd & WRTCLK \(\uparrow\) & IR & 2 & & 10 & 2 & 12 & 2 & 14 & 2 & 16 & ns \\
\hline tpd & RDCLK \(\uparrow\) & OR & 2 & & 10 & 2 & 12 & 2 & 14 & 2 & 16 & ns \\
\hline & WRTCLK \(\uparrow\) & \multirow[b]{2}{*}{AF/AE} & 6 & & 20 & 6 & 22 & 6 & 24 & 6 & 26 & \multirow[b]{2}{*}{ns} \\
\hline \({ }^{t} \mathrm{pd}\) & RDCLK \(\uparrow\) & & 6 & & 20 & 6 & 22 & 6 & 24 & 6 & 26 & \\
\hline tPLH & WRTCLK \(\uparrow\) & \multirow[t]{2}{*}{HF} & 6 & & 19 & 6 & 21 & 6 & 23 & 6 & 25 & \multirow[b]{2}{*}{ns} \\
\hline tpHL & RDCLK \(\uparrow\) & & 6 & & 19 & 6 & 21 & 6 & 23 & 6 & 25 & \\
\hline tPLH & \multirow[t]{2}{*}{\(\overline{\text { RESET }} \downarrow\)} & AF/AE & 3 & & 19 & 3 & 21 & 3 & 23 & 3 & 25 & \multirow[t]{2}{*}{ns} \\
\hline tpHL & & HF & 4 & & 21 & 4 & 23 & 4 & 25 & 4 & 27 & \\
\hline ten & \multirow{2}{*}{OE} & \multirow[b]{2}{*}{Any Q} & 2 & & 11 & 2 & 11 & 2 & 11 & 2 & 11 & \multirow{2}{*}{ns} \\
\hline \({ }^{\text {dis }}\) & & & 2 & & 14 & 2 & 14 & 2 & 14 & 2 & 14 & \\
\hline
\end{tabular}
\(\dagger\) This parameter is measured with \(\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}\) (see Figure 5).
operating characteristics, \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
\begin{tabular}{|l|c|c|c|c|}
\hline PARAMETER & TEST CONDITIONS & TYP & UNIT \\
\hline \(\mathrm{C}_{\mathrm{pd}} \quad\) Power dissipation capacitance per 1K bits & \(\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{f}=5 \mathrm{MHz}\) & 65 & pF \\
\hline
\end{tabular}

\title{
SN74ACT7811
}

\section*{TYPICAL CHARACTERISTICS}


Figure 5

\section*{TYPICAL CHARACTERISTICS}

\section*{TYPICAL POWER DISSIPATION CAPACITANCE \\ vs \\ SUPPLY VOLTAGE}


Figure 6

\section*{calculating power dissipation}

The maximum power dissipation ( \(\mathrm{P}_{\mathrm{T}}\) ) of the SN74ACT7811 can be calculated by:
\[
P_{T}=V_{C C} \times\left[l_{C C}+\left(N \times \Delta l_{C C} \times d c\right)\right]+\Sigma\left(C_{p d} \times V_{C C}^{2} \times f_{i}\right)+\Sigma\left(C_{L} \times V_{C C}{ }^{2} \times f_{0}\right)
\]
where:
\begin{tabular}{ll}
I CC & \(=\) power-down Icc maximum \\
N & \(=\) number of inputs driven by a TTL device \\
\(\Delta \mathrm{I}_{\mathrm{CC}}\) & \(=\) increase in supply current \\
dc & \(=\) duty cycle of inputs at a TTL high level of 3.4 V \\
\(\mathrm{C}_{\mathrm{pd}}\) & \(=\) power dissipation capacitance \\
\(\mathrm{C}_{\mathrm{L}}\) & \(=\) output capacitive load \\
\(\mathrm{f}_{\mathrm{i}}\) & \(=\) data input frequency \\
\(\mathrm{f}_{\mathrm{O}}\) & \(=\) data output frequency
\end{tabular}

\section*{APPLICATION INFORMATION}

\section*{expanding the SN74ACT7811}

The SN74ACT7811 is expandable in width and depth. Expanding in word depth offers special timing considerations:

After the first data word is loaded into the FIFO, the word is unloaded and the output-ready flag (OR) output goes high after \((\mathrm{N} \times 3\) ) read-clock (RDCLK) cycles, where N is the number of devices used in depth expansion.

After the FIFO is filled, the input-ready flag (IR) output goes low, the first word is unloaded, and the IR flag output is driven high after ( \(\mathrm{N} \times 2\) ) write-clock cycles, where N is the number of devices used in depth expansion.


Figure 7. Word-Depth Expansion: 2048 Words \(\times 18\) Bits, \(\mathrm{N}=2\)


Figure 8. Word-Width Expansion: 1024 Words \(\times 36\) Bits

\section*{PARAMETER MEASUREMENT INFORMATION}


Figure 9. Standard CMOS Outputs


LOAD CIRCUIT


VOLTAGE WAVEFORMS
\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{PARAMETER} & R1, R2 & \(C_{L}{ }^{\dagger}\) & S1 \\
\hline \multirow[b]{2}{*}{\(t_{\text {en }}\)} & tPZH & \multirow[t]{2}{*}{\(500 \Omega\)} & \multirow[b]{2}{*}{50 pF} & Open \\
\hline & tPZL & & & Closed \\
\hline \multirow[b]{2}{*}{\({ }^{\text {d dis }}\)} & tphz & \multirow[t]{2}{*}{\(500 \Omega\)} & \multirow[t]{2}{*}{50 pF} & Open \\
\hline & tpLZ & & & Closed \\
\hline \multicolumn{2}{|l|}{tpd} & \(500 \Omega\) & 50 pF & Open \\
\hline
\end{tabular}
\(\dagger\) Includes probe and test fixture capacitance
Figure 10. 3-State Outputs (Any Q)
- Member of the Texas Instruments Widebus \({ }^{\text {TM }}\) Family
- Independent Asynchronous Inputs and Outputs
- Read and Write Operations Can Be Synchronized to Independent System Clocks
- Programmable Almost-Full/Almost-Empty Flag
- Pin-to-Pin Compatible With SN74ACT7882, SN74ACT7884, and SN74ACT7811
- Input-Ready, Output-Ready, and Half-Full Flags
- Expandable in Word Width and/or Word Depth
- Fast Access Times of 11 ns With a \(50-\mathrm{pF}\) Load
- High Output Drive for Direct Bus Interface
- Package Options Include 68-Pin PLCC (FN) or Space-Saving 80-Pin Shrink Quad Flat (PN) Packages
\begin{tabular}{|c|c|c|}
\hline \multicolumn{3}{|c|}{FN PACKAGE (TOP VIEW)} \\
\hline \multicolumn{3}{|c|}{} \\
\hline &  & \\
\hline D14 &  & C \\
\hline D13 & 71159 & Q14 \\
\hline D12 & 12 退 58 & Q13 \\
\hline D11 & \(\square 13\) - 57 [ & GND \\
\hline D10 & 14 - 56 & Q12 \\
\hline D9 & 15 - 55 & Q11 \\
\hline \(V_{\text {cC }}\) & 16 & \(V_{C C}\) \\
\hline D8 & 17 - 53[ & Q10 \\
\hline GND & 18 - 52 & Q9 \\
\hline D7 & 19 - 51[ & GND \\
\hline D6 & ]20 50[ & Q8 \\
\hline D5 & ]21 49[ & Q7 \\
\hline D4 & ¢22 48[ & \(V_{C C}\) \\
\hline D3 & ]23 47[ & Q6 \\
\hline D2 & 724 46 4 & Q5 \\
\hline D1 & ]25 45 & GND \\
\hline D0 &  & Q4 \\
\hline &  & \\
\hline
\end{tabular}


NC - No internal connection

\section*{description}

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The SN74ACT7881 is organized as \(1024 \times 18\) bits. The SN74ACT7881 processes data at rates up to 67 MHz and access times of 11 ns in a bit-parallel format. Data outputs are noninverting with respect to the data inputs. Expansion is easily accomplished in both word width and word depth.

The SN74ACT7881 has normal input-bus-to-output-bus asynchronous operation. The special enable circuitry adds the ability to synchronize independent reads and writes to their respective system clocks.
The SN74ACT7881 is characterized for operation from \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\).
logic symbolt

\(\dagger\) This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the FN package.

SCAS227C - FEBRUARY 1993 - REVISED FEBRUARY 1996
functional block diagram


SCAS227C - FEBRUARY 1993 - REVISED FEBRUARY 1996

\section*{Terminal Functions}
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{2}{|r|}{TERMINAL \(\dagger\)} & \multirow[b]{2}{*}{1/0} & \multirow[b]{2}{*}{DESCRIPTION} \\
\hline NAME & No. & & \\
\hline AF/AE & 33 & 0 & \begin{tabular}{l}
Almost-full/almost-empty flag. The AF/AE boundary is defined by the almost-full/almost-empty offiset value \((\mathrm{X})\). This value canbe programmed during reset, or the default value of 256 can be used. AF/AE is high when the FIFO contains \((X+1)\) or less words or \((1025-X)\) or more words. AF/AE is low when the FIFO contains between \((X+2)\) and ( \(1024-X\) ) words. \\
Programming procedure for AF/AE - The almost-full/almost-empty flag is programmed during each reset cycle. The almost-full/almost-empty offset value \((\mathrm{X})\) is either a user-defined value or the default of \(\mathrm{X}=256\). Instructions to program AF/AE using both methods are as follows: \\
User-defined X \\
Step 1: Take \(\overline{\text { DAF }}\) from high to low. \\
Step 2: If \(\overline{R E S E T}\) is not already low, take \(\overline{\text { RESET }}\) low. \\
Step 3: With \(\overline{\mathrm{DAF}}\) held low, take \(\overline{\mathrm{RESET}}\) high. This defines the AF/AE using \(X\). \\
Step 4: To retain the current offset for the next reset, keep \(\overline{\mathrm{DAF}}\) low. \\
Default \(X\) \\
To redefine AF/AE using the default value of \(X=256\), hold \(\overline{D A F}\) high during the reset cycle.
\end{tabular} \\
\hline \(\overline{\text { DAF }}\) & 27 & 1 & Define-almost-full. The high-to-low transition of \(\overline{\mathrm{DAF}}\) stores the binary value of data inputs as the almost-full/almost-empty offset value ( X ). With \(\overline{\mathrm{DAF}}\) held low, a low pulse on \(\overline{\text { RESET }}\) defines the almost-full/almost-empty (AF/AE) flag using \(X\). \\
\hline D0-D17 & - \(26-19,17,15-7\) & 1 & Data inputs for 18-bit-wide data to be stored in the memory. A high-to-low transition of \(\overline{\mathrm{DAF}}\) captures data for the almost-empty/almost-full offset ( X ) from D8-D0. \\
\hline HF & 36 & 0 & Half-full flag. HF is high when the FIFO contains 512 or more words and is low when the number of words in memory is less than half the depth of the FIFO. \\
\hline IR & 35 & 0 & Input-ready flag. IR is high when the FIFO is not full and low when the device is full. During reset, IR is driven low on the rising edge of the second WRTCLK pulse. IR is then driven high on the rising edge of the second WRTCLK pulse after RESET goes high. After the FIFO is filled and IR is driven low, IR is driven high on the second WRTCLK pulse atter the first valid read. \\
\hline OE & 2 & 1 & Output enable. The Q0-Q17 outputs are in the high-impedance state when OE is low. OE must be high before the rising edge of RDCLK to read a word from memory. \\
\hline OR & 66 & 0 & Output-ready flag. OR is high when the FIFO is not empty and low when the FIFO is empty. During reset, OR is set low on the rising edge of the third RDCLK pulse. OR is set high on the rising edge of the third RDCLK pulse to occur after the first word is written into the FIFO. OR is set low on the rising edge of the first RDCLK pulse after the last word is read. \\
\hline Q0-Q17 & \(38-39,41-42,44\),
\(46-47,49-50\),
\(52-53,55-56\),
\(58-59,61,63-64\) & 0 & Data outputs. The first data word to be loaded into the FIFO is moved to Q0-Q17 on the rising edge of the third RDCLK pulse to occur after the first valid write. RDEN1 and RDEN2 do not affect this operation. Following data is unloaded on the rising edge of RDCLK when RDEN1, RDEN2, OE, and OR are high. \\
\hline RDCLK & 5 & 1 & Read clock. Data is read out of memory on the low-to-high transition of RDCLK if OR, OE, RDEN1, and RDEN2 are high. RDCLK is a free-running clock and functions as the synchronizing clock for all data transfers out of the FIFO. OR is also driven synchronously with respect to the RDCLK signal. \\
\hline \[
\begin{aligned}
& \hline \text { RDEN1, } \\
& \text { RDEN2 }
\end{aligned}
\] & \[
\begin{aligned}
& 4 \\
& 3
\end{aligned}
\] & 1 & Read enable. RDEN1 and RDEN2 must be high before a rising edge on RDCLK to read a word out of memory. RDEN1 and RDEN2 are not used to read the first word stored in memory. \\
\hline RESET & 1 & 1 & Reset. A reset is accomplished by taking RESET low and generating a minimum of four RDCLK and WRTCLK cycles. This ensures that the internal read and write pointers are reset and that OR, HF, and IR are low, and AF/AE is high. The FIFO must be reset upon power up. With DAF at a low level, a low pulse on RESET defines AF/AE using the almost-full/almost-empty offset value ( X ), where X is the value previously stored. With \(\overline{\text { DAF }}\) at a high level, a low-level pulse on \(\overline{\text { RESET }}\) defines the \(A F / A E\) flag using the default value of \(X=256\). \\
\hline
\end{tabular}
\(\dagger\) Terminals listed are for the FN package.

Terminal Functions (Continued)
\begin{tabular}{|cc|c|l|}
\hline \multicolumn{2}{|c|}{ TERMINALt } & I/O & \multicolumn{1}{c|}{ DESCRIPTION } \\
NAME & NO.
\end{tabular}
\(\dagger\) Terminals listed are for the FN package.

\(t x\) is the binary value on D8-D0.
Figure 1. Reset Cycle: Define AF/AE Flag Using a Programmed Value of X

SCAS227C - FEBRUARY 1993 - REVISED FEBRUARY 1996


Figure 2. Reset Cycle: Define AF/AE Flag Using the Default Value fo \(X=\mathbf{2 5 6}\)

SCAS227C-FEBRUARY 1993-REVISED FEBRUARY 1996


DATA WORD NUMBERS
FOR FLAG TRANSITIONS
\begin{tabular}{|ccc|}
\hline \multicolumn{3}{|c|}{ TRANSITION WORD } \\
\hline A & B & C \\
\hline W513 & W \((1025-X)\) & W1025 \\
\hline
\end{tabular}

Figure 3. Write Cycle


Figure 4. Read Cycle

\section*{absolute maximum ratings over operating free-air temperature range \(\dagger\)}

Voltage applied to a disabled 3 -state output . ............................................................ 5.5 V


\(\dagger\) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
recommended operating conditions
\begin{tabular}{|ll|r|c|}
\hline & & MIN & MAX \\
\hline \(\mathrm{V}_{\mathrm{CC}}\) & Supply voltage & 4.5 & 5.5 \\
\hline \(\mathrm{~V}_{\mathrm{IH}}\) & High-level input voltage & 2 & V \\
\hline \(\mathrm{~V}_{\mathrm{IL}}\) & Low-level input voltage & V \\
\hline \(\mathrm{IOH}_{\mathrm{IH}}\) & High-level output current & 0.8 & V \\
\hline \(\mathrm{IOL}^{\mathrm{OL}}\) & Low-level output current & -8 & mA \\
\hline \(\mathrm{~T}_{\mathrm{A}}\) & Operating free-air temperature & 16 & mA \\
\hline
\end{tabular}
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|}
\hline PARAMETER & \multicolumn{2}{|c|}{TEST CONDITIONS} & MIN & TYP\# MAX & UNIT \\
\hline \(\mathrm{V}_{\mathrm{OH}}\) & \(\mathrm{V}_{C C}=4.5 \mathrm{~V}\), & \(\mathrm{IOH}=-8 \mathrm{~mA}\) & 2.4 & & V \\
\hline \(\mathrm{V}_{\mathrm{OL}}\) & \(\mathrm{V}_{C C}=4.5 \mathrm{~V}\), & \(\mathrm{OL}=16 \mathrm{~mA}\) & & 0.5 & V \\
\hline 1 & \(\mathrm{V}_{C C}=5.5 \mathrm{~V}\), & \(V_{1}=V_{\text {CC }}\) or 0 & & \(\pm 5\) & \(\mu \mathrm{A}\) \\
\hline IOz & \(\mathrm{V}_{C C}=5.5 \mathrm{~V}\), & \(\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}\) or 0 & & \(\pm 5\) & \(\mu \mathrm{A}\) \\
\hline \multirow[b]{2}{*}{\(10 C^{\text {§ }}\)} & \multicolumn{2}{|l|}{\(\mathrm{V}_{1}=\mathrm{V}_{C C}-0.2 \mathrm{~V}\) or 0} & & 400 & \(\mu \mathrm{A}\) \\
\hline & One input at 3.4 V , & Other inputs at \(\mathrm{V}_{\mathrm{CC}}\) or GND & & 1.2 & mA \\
\hline \(\mathrm{C}_{\mathrm{i}}\) & \(\mathrm{V}_{1}=0\), & \(\mathrm{f}=1 \mathrm{MHz}\) & & 4 & pF \\
\hline \(\mathrm{C}_{0}\) & \(\mathrm{V}_{\mathrm{O}}=0\), & \(\mathrm{f}=1 \mathrm{MHz}\) & & 8 & pF \\
\hline
\end{tabular}
\(\ddagger\) All typical values are at \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
§ICC tested with outputs open.
timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Figures 1 through 4)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{\multirow[t]{2}{*}{}} & \multicolumn{2}{|l|}{'ACT7881-15} & \multicolumn{2}{|l|}{'ACT7881-20} & \multicolumn{2}{|l|}{'ACT7881-30} & \multirow[b]{2}{*}{UNIT} \\
\hline & & & MIN & MAX & MIN & MAX & MIN & MAX & \\
\hline \(f_{\text {clock }}\) & \multicolumn{2}{|l|}{Clock frequency} & 67 & & 50 & & 33.4 & & MHz \\
\hline \multirow{5}{*}{\({ }^{\text {tw }}\)} & \multirow{5}{*}{Pulse duration} & WRTCLK high & 5 & & 7 & & 8.5 & & \multirow{5}{*}{ns} \\
\hline & & WRTCLK low & 7 & & 7 & & 11 & & \\
\hline & & RDCLK high & 5 & & 7 & & 8.5 & & \\
\hline & & RDCLK low & 7 & & 7 & & 11 & & \\
\hline & & DAF high & 7 & & 7 & & 10 & & \\
\hline \multirow{7}{*}{\({ }_{\text {tsu }}\)} & \multirow{7}{*}{Setup time} & D0-D17 before WRTCLK \(\uparrow\) & 5 & & 5 & & 5 & & \multirow{7}{*}{ns} \\
\hline & & WRTEN1, WRTEN2 high before WRTCLK \(\uparrow\) & 4 & & 5 & & 5 & & \\
\hline & & OE, RDEN1, RDEN2 high before RDCLK \(\uparrow\) & 4 & & 5 & & 5 & & \\
\hline & & Reset: \(\overline{\text { RESET }}\) low before first WRTCLK \(\uparrow\) and
RDCLK \(\uparrow \dagger\) & 5 & & 6 & & 7 & & \\
\hline & & Define AF/AE: D0-D8 before \(\overline{\text { DAF }} \downarrow\) & 3 & & 5 & & 5 & & \\
\hline & & Define AF/AE: \(\overline{\mathrm{DAF}} \downarrow\) before \(\overline{\text { ESSET }} \uparrow\) & 3 & & 6 & & 7 & & \\
\hline & & Define AF/AE (default): \(\overline{\text { DAF }}\) high before \(\overline{\text { RESET }} \uparrow\) & 4 & & 5 & & 5 & & \\
\hline \multirow{7}{*}{th} & \multirow{7}{*}{Hold time} & D0-D17 after WRTCLK \(\uparrow\) & 0 & & 0 & & 0 & & \multirow{7}{*}{ns} \\
\hline & & WRTEN1, WRTEN2 high after WRTCLK个 & 0 & & 0 & & 0 & & \\
\hline & & OE, RDEN1, RDEN2 high after RDCLK \(\uparrow\) & 0 & & 0 & & 0 & & \\
\hline & & Reset: \(\overline{\text { RESET }}\) low after fourth WRTCLK \(\uparrow\) and RDCLK \(\uparrow \dagger\) & 0 & & 0 & & 0 & & \\
\hline & & Define AF/AE: D0-D8 after \(\overline{\mathrm{DAF}} \downarrow\) & 0 & & 0 & & 0 & & \\
\hline & & Define AF/AE: \(\overline{\text { DAF }}\) low after \(\overline{\mathrm{RESET}} \uparrow\) & 0 & & 0 & & 0 & & \\
\hline & & Define AF/AE (default): \(\overline{\text { DAF }}\) high after \(\overline{\text { RESET }} \uparrow\) & 0 & & 0 & & 0 & & \\
\hline
\end{tabular}
\(\dagger\) To permit the clock pulse to be utilized for reset purposes
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, \(\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}\) (unless otherwise noted) (see Figures 7 and 8)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[t]{2}{*}{FROM (INPUT)} & \multirow[t]{2}{*}{TO (OUTPUT)} & \multicolumn{2}{|l|}{'ACT7881-15} & \multicolumn{2}{|l|}{'ACT7881-20} & \multicolumn{2}{|l|}{'ACT7881-30} & \multirow[b]{2}{*}{UNIT} \\
\hline & & & MIN & MAX & MIN & MAX & MIN & MAX & \\
\hline \(f_{\text {max }}\) & WRTCLK or RDCLK & & 67 & & 50 & & 33.4 & & MHz \\
\hline \(t_{\text {pd }}\) & \multirow[t]{2}{*}{RDCLK \(\uparrow\)} & \multirow[t]{2}{*}{Any Q} & 3 & 12 & 3 & 13 & 3 & 18 & \multirow[t]{2}{*}{ns} \\
\hline \(t_{\text {pd }}{ }^{\ddagger}\) & & & & & & & & & \\
\hline \(t_{\text {pd }}\) & WRTCLK \(\uparrow\) & IR & 2 & 8 & 2 & 9.5 & 2 & 12 & \\
\hline tpd & RDCLK \(\uparrow\) & OR & 2 & 8 & 2 & 9.5 & 2 & 12 & ns \\
\hline \multirow[b]{2}{*}{\({ }^{\text {tpd }}\)} & WRTCLK \(\uparrow\) & \multirow[b]{2}{*}{AF/AE} & 6 & 17 & 6 & 19 & 6 & 22 & \multirow[b]{2}{*}{ns} \\
\hline & RDCLK \(\uparrow\) & & 6 & 17 & 6 & 19 & 6 & 22 & \\
\hline tplH & WRTCLK \(\uparrow\) & \multirow{2}{*}{HF} & 6 & 14 & 6 & 17 & 6 & 21 & \multirow[b]{2}{*}{ns} \\
\hline tPHL & RDCLK \(\uparrow\) & & 6 & 14 & 6 & 17 & 6 & 21 & \\
\hline tpLH & \multirow{2}{*}{\(\overline{\text { RESET }} \downarrow\)} & AF/AE & 3 & 12 & 3 & 17 & 3 & 21 & \multirow[b]{2}{*}{ns} \\
\hline tPHL & & HF & 3 & 14 & 3 & 19 & 3 & 23 & \\
\hline ten & \multirow[t]{2}{*}{OE} & \multirow[b]{2}{*}{Any Q} & 2 & 9 & 2 & 11 & 2 & 11 & \multirow[b]{2}{*}{ns} \\
\hline \(\mathrm{t}_{\text {dis }}\) & & & 2 & 10 & 2 & 14 & 2 & 14 & \\
\hline
\end{tabular}

\footnotetext{
\(\ddagger\) This parameter is measured with \(\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}\) (see Figure 5).
}
operating characteristics, \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
\begin{tabular}{|c|c|c|c|}
\hline & PARAMETER & TEST CONDITIONS & TYP \\
\hline \(\mathrm{C}_{\mathrm{pd}} \quad\) UNIT \\
\hline
\end{tabular}

\section*{TYPICAL CHARACTERISTICS}

PROPAGATION DELAY TIME

\section*{vs}

LOAD CAPACITANCE


Figure 5

\section*{TYPICAL CHARACTERISTICS}

POWER DISSIPATION CAPACITANCE
VS


Figure 6

\section*{calculating power dissipation}

The maximum power dissipation ( \(\mathrm{P}_{\mathrm{T}}\) ) of the SN74ACT7881 can be calculated by:
\(P_{T}=V_{C C} \times\left[I_{C C}+\left(N \times \Delta I_{C C} \times d c\right)\right]+\Sigma\left(C_{p d} \times V_{C C}{ }^{2} \times f_{i}\right)+\Sigma\left(C_{L} \times V_{C C}{ }^{2} \times f_{0}\right)\)
where:
ICC \(=\) power-down Icc maximum
\(N=\) number of inputs driven by a TTL device
\(\mathrm{N}=\) increase in supply current
\(\mathrm{dc}=\) duty cycle of inputs at a TTL high level of 3.4 V
\(\mathrm{C}_{\mathrm{CD}}\)
\(\mathrm{C}_{\mathrm{pd}}\)
\(\mathrm{C}_{\mathrm{L}}=\) power dissipation capacitance
\(\mathrm{f}_{\mathrm{i}}\)
\(\mathrm{f}_{0}=\) output tapacitive load
\(\mathrm{f}_{0}=\) data input frequency

\section*{PARAMETER MEASUREMENT INFORMATION}


Figure 7. Standard CMOS Outputs


LOAD CIRCUIT


VOLTAGE WAVEFORMS
\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{PARAMETER} & R1, R2 & CLt & S1 \\
\hline \multirow[b]{2}{*}{ten} & tPZH & \multirow{2}{*}{\(500 \Omega\)} & \multirow{2}{*}{50 pF} & Open \\
\hline & tPZL & & & Closed \\
\hline \multirow[b]{2}{*}{\(\mathrm{t}_{\text {dis }}\)} & tPHZ & \multirow[t]{2}{*}{\(500 \Omega\)} & \multirow[b]{2}{*}{50 pF} & Open \\
\hline & tpLZ & & & Closed \\
\hline \multicolumn{2}{|l|}{tpd} & \(500 \Omega\) & 50 pF & Open \\
\hline
\end{tabular}
\(\dagger\) Includes probe and test fixture capacitance
Figure 8. 3-State Outputs (Any Q)

\section*{APPLICATION INFORMATION}

\section*{expanding the SN74ACT7881}

The SN74ACT7881 is expandable in both word width and word depth. Word-depth expansion is accomplished by connecting the devices in series such that data flows through each device in the chain. Figure 9 shows two SN74ACT7881 devices configured for word-depth expansion. The common clock between the devices can be tied to either the write clock (WRTCLK) of the first device or the read clock (RDCLK) of the last device. The output-ready flag (OR) of the previous device and the input-ready flag (IR) of the next device maintain data flow to the last device in the chain whenever space is available.

Figure 10 shows two SN74ACT7881 devices in word-width expansion. Word-width expansion is accomplished by simply connecting all common control signals between the devices and creating composite input-ready (IR) and output-ready (OR) signals. The almost-full/almost-empty flag (AF/AE) and half-full flag (HF) can be sampled from any one device. Word-depth expansion and word-width expansion can be used together.


Figure 9. Word-Depth Expansion: 2048/4096/8192 Words \(\times 18\) Bits, \(\mathbf{N}=2\)


Figure 10. Word-Width Expansion: 1024 Words \(\times 36\) Bits
- Member of the Texas Instruments Widebus \({ }^{\text {TM }}\) Family
- Independent Asynchronous Inputs and Outputs
- Read and Write Operations Can Be Synchronized to Independent System Clocks
- Programmable Almost-Full/AImost-Empty Flag
- Pin-to-Pin Compatible With SN74ACT7881, SN74ACT7884, and SN74ACT7811
- Input-Ready, Output-Ready, and Half-Full Flags
- Cascadable in Word WIdth and/or Word Depth
- Fast Access Times of 11 ns With a 50-pF Load
- High Output Drive for Direct Bus Interface
- Available in 68-Pin PLCC (FN) or Space-Saving 80-Pin Shrink Quad Flat (PN) Packages



A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The SN74ACT7882 is organized as \(2048 \times 18\) bits. The SN74ACT7882 processes data at rates up to 67 MHz and access times of 11 ns in a bit-parallel format. Data outputs are noninverting with respect to the data inputs. Expansion is easily accomplished in both word width and word depth.
The SN74ACT7882 has normal input-bus-to-output-bus asynchronous operation. The special enable circuitry adds the ability to synchronize independent reads and writes to their respective system clocks.

The SN74ACT7882 is characterized for operation from \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\).
logic symbol \(\dagger\)

\(\dagger\) This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the FN package.
functional block diagram


\section*{SN74ACT7882 \(2048 \times 18\) CLOCKED FIRST-IN, FIRST-OUT MEMORY}

\section*{Terminal Functions}
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{2}{|r|}{TERMINAL} & & \multirow[b]{2}{*}{DESCRIPTION} \\
\hline NAME & NO. & \(1 / 0\) & \\
\hline AF/AE & 33 & 0 & \begin{tabular}{l}
Almost-full/almost-empty flag. The AF/AE boundary is defined by the almost-full/almost-empty offset value (X). This value can be programmed during reset or the default value of 256 can be used. AF/AE is high when the number of words in memory is less than or equal to \(X\). AF/AE is also high when the number of words in memory is greater than or equal to ( 2048 - X ). \\
Programming procedure for AF/AE is programmed during each reset cycle. The almost-full/almostempty offset value \((X)\) is either a user-defined value or the default of \(X=256\). Instructions to program AF/AE using both methods are as follows: \\
User-defined X \\
Step 1: Take \(\overline{\mathrm{DAF}}\) from high to low. The low-to-high transition of \(\overline{\mathrm{DAF}}\) input stores the binary value on the data inputs as \(X\). The following bits are used, listed from most significant bit to least significant bit D9-D0. \\
Step 2: If RESET is not already low, take RESET low. \\
Step 3: With \(\overline{\mathrm{DAF}}\) held low, take \(\overline{R E S E T}\) high. This defines AF/AE using \(X\). \\
Step 4: To retain the current offiset for the next reset, keep \(\overline{D A F}\) low. \\
Default \(X\) \\
To redefine AF/AE using the default value of \(X=256\), hold \(\overline{\text { DAF }}\) high during the reset cycle.
\end{tabular} \\
\hline \(\overline{\text { DAF }}\) & 27 & 1 & Define-almost-full. The high-to-low transition of \(\overline{\mathrm{DAF}}\) stores the binary value of data inputs as the almost-full/almost-empty offset value (X). With DAF held low, a low pulse on RESET defines the almost-full/almost-empty (AF/AE) flag using \(X\). \\
\hline D0-D17 & 26-19, 17, 15-7 & 1 & Data inputs for 18 -bit-wide data to be stored in the memory. A high-to-low transition on \(\overline{\mathrm{DAF}}\) captures data for the almost-empty/almost-full offset ( X ) from D9-D0. \\
\hline HF & 36 & 0 & Half-full flag. HF is high when the FIFO contains 1024 or more words and is low when the number of words in memory is less than half the depth of the FIFO. \\
\hline IR & 35 & 0 & Input-ready flag. IR is high when the FIFO is not full and low when the device is full. During reset, IR is driven low on the rising edge of the second WRTCLK pulse. IR is then driven high on the rising edge of the second WRTCLK pulse after RESET goes high. After the FIFO is filled and IR is driven low, IR is driven high on the second WRTCLK pulse after the first valid read. \\
\hline OE & 2 & 1 & Output enable. The Q0-Q17 outputs are in the high-impedance state when OE is low. OE must be high before the rising edge of RDCLK to read a word from memory. \\
\hline OR & 66 & 0 & Output-ready flag. OR is high when the FIFO is not empty and low when it is empty. During reset, OR is set low on the rising edge of the third RDCLK pulse. OR is set high on the rising edge of the third RDCLK pulse to occur after the first word is written into the FIFO. OR is set low on the rising edge of the first RDCLK pulse after the last word is read. \\
\hline Q0-Q17 & \[
\begin{gathered}
\hline 38-39,41-42,44, \\
46-47,49-50, \\
52-53,55-56, \\
58-59,61,63-64
\end{gathered}
\] & 0 & Data out. The first data word to be loaded into the FIFO is moved to Q0-Q17 on the rising edge of the third RDCLK pulse to occur after the first valid write. RDEN1 and RDEN2 do not affect this operation. Following data is unloaded on the rising edge of RDCLK when RDEN1, RDEN2, OE, and OR are high. \\
\hline RDCLK & 5 & 1 & Read clock. Data is read out of memory on the low-to-high transition at RDCLK if OR, OE, and RDEN1 and RDEN2 are high. RDCLK is a free-running clock and functions as the synchronizing clock for all data transfers out of the FIFO. OR is also driven synchronously with respect to RDCLK. \\
\hline \[
\begin{aligned}
& \hline \text { RDEN1, } \\
& \text { RDEN2 }
\end{aligned}
\] & \[
\begin{aligned}
& 4 \\
& 3
\end{aligned}
\] & 1 & Read enable. RDEN1 and RDEN2 must be high before a rising edge on RDCLK to read a word out of memory. RDEN1 and RDEN2 are not used to read the first word stored in memory. \\
\hline RESET & 1 & 1 & Reset. A reset is accomplished by taking RESET low and generating a minimum of four RDCLK and WRTCLK cycles. This ensures that the internal read and write pointers are reset and that OR, HF, and IR are low, and AF/AE is high. The FIFO must be reset upon power up. With \(\overline{\text { DAF }}\) at a low level, a low pulse on RESET defines AF/AE using the almost-full/almost-empty offset value ( X ), where \(X\) is the value previously stored. With \(\overline{\text { DAF }}\) at a high level, a low-level pulse on \(\overline{R E S E T}\) defines the AF/AE flag using the default value of \(X=256\). \\
\hline
\end{tabular}

\section*{Terminal Functions（continued）}
\begin{tabular}{|cc|c|l|}
\hline \multicolumn{2}{|c|}{ TERMINAL } & I／O & \\
\hline NAME & NO． & DESCRIPTION \\
\hline WRTCLK & 29 & & \begin{tabular}{l} 
Write clock．Data is written into memory on a low－to－high transition of WRTCLK if IR，WRTEN1，and \\
WRTEN2 are high．WRTCLK is a free－running clock and functions as the synchronizing clock for all \\
data transfers into the FIFO．IR is also driven synchronously with respect to WRTCLK．
\end{tabular} \\
\hline \begin{tabular}{l} 
WRTEN1， \\
WRTEN2
\end{tabular} & 30 & I & \begin{tabular}{l} 
Write enable．WRTEN1 and WRTEN2 must be high before a rising edge on WRTCLK for a word to \\
be written into memory．WRTEN1 and WRTEN2 do not affect the storage of the almost－full／almost－ \\
empty offset value（X）．
\end{tabular} \\
\hline
\end{tabular}


Figure 1．Reset Cycle：Define AF／AE Using a Programmed Value of \(X\)


Figure 2. Reset Cycle: Define AF/AE Using the Default Value


DATA WORD NUMBERS FOR FLAG TRANSITIONS
\begin{tabular}{|ccc|}
\hline \multicolumn{3}{|c|}{ TRANSITION WORD } \\
\hline A & B & C \\
\hline W1025 & W \((2049-X)\) & W2049 \\
\hline
\end{tabular}

Figure 3. Write


DATA WORD NUMBERS FOR FLAG TRANSITIONS
\begin{tabular}{|cccccc|}
\hline \multicolumn{7}{c|}{ TRANSITION WORD } \\
\hline A & B & C & D & E & F \\
\hline W1025 & W1030 & \(W(2048-X)\) & W(2049-X) & W2048 & W2049 \\
\hline
\end{tabular}

Figure 4. Read

\section*{absolute maximum ratings over operating free-air temperature range \(\dagger\)}


Voltage applied to a disabled 3 -state output .............................................................. 5.5 V

Storage temperature range ..................................................................... \(65^{\circ} \mathrm{C}\) to \(150^{\circ} \mathrm{C}\)
\(\dagger\) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
recommended operating conditions
\begin{tabular}{|ll|r|c|}
\hline & & MIN & MAX \\
\hline \(\mathrm{V}_{\mathrm{CC}}\) & Supply voltage & 4.5 & 5.5 \\
\hline \(\mathrm{~V}_{\mathrm{IH}}\) & High-level input voltage & 2 & V \\
\hline \(\mathrm{~V}_{\mathrm{IL}}\) & Low-level input voltage & V \\
\hline \(\mathrm{IOH}_{\mathrm{OH}}\) & High-level output current & 0.8 & V \\
\hline \(\mathrm{IOL}_{\mathrm{OL}}\) & Low-level output current & -8 & mA \\
\hline \(\mathrm{~T}_{\mathrm{A}}\) & Operating free-air temperature & 16 & mA \\
\hline
\end{tabular}
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline PARAMETER & \multicolumn{2}{|c|}{TEST CONDITIONS} & MIN & TYP \(\ddagger\) & MAX & UNIT \\
\hline \(\mathrm{V}_{\mathrm{OH}}\) & \(\mathrm{V}_{C C}=4.5 \mathrm{~V}\), & \(\mathrm{IOH}=-8 \mathrm{~mA}\) & 2.4 & & & V \\
\hline VOL & \(\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}\), & \(\mathrm{IOL}=16 \mathrm{~mA}\) & & & 0.5 & V \\
\hline 1 & \(\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}\), & \(\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}\) or 0 & & & \(\pm 5\) & \(\mu \mathrm{A}\) \\
\hline Ioz & \(\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}\), & \(\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}\) or 0 & & & \(\pm 5\) & \(\mu \mathrm{A}\) \\
\hline \multirow[b]{2}{*}{\(100 §\)} & \multicolumn{2}{|l|}{\(\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}-0.2 \mathrm{~V}\) or 0} & & & 400 & \(\mu \mathrm{A}\) \\
\hline & One input at 3.4 V , & Other inputs at \(\mathrm{V}_{\mathrm{CC}}\) or GND & & & 1 & mA \\
\hline \(\mathrm{C}_{i}\) & \(\mathrm{V}_{1}=0\), & \(f=1 \mathrm{MHz}\) & & 4 & & pF \\
\hline \(\mathrm{C}_{0}\) & \(\mathrm{V}_{\mathrm{O}}=0\), & \(\mathrm{f}=1 \mathrm{MHz}\) & & 8 & & pF \\
\hline
\end{tabular}
\(\ddagger\) All typical values are at \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
§ ICC tested with outputs open.

\section*{\(2048 \times 18\) CLOCKED FIRST-IN, FIRST-OUT MEMORY}
timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Figures 1 through 4)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{\multirow[t]{2}{*}{}} & \multicolumn{2}{|l|}{'ACT7882-15} & \multicolumn{2}{|l|}{'ACT7882-20} & \multicolumn{2}{|l|}{'ACT7882-30} & \multirow[b]{2}{*}{UNIT} \\
\hline & & & MIN & MAX & MIN & MAX & MIN & MAX & \\
\hline \(\mathrm{f}_{\text {clock }}\) & \multicolumn{2}{|l|}{Clock frequency} & 67 & & 50 & & 33.4 & & MHz \\
\hline \multirow{5}{*}{\({ }^{\text {tw }}\)} & \multirow{5}{*}{Pulse duration} & WRTCLK high & 6 & & 7 & & 8.5 & & \multirow{5}{*}{ns} \\
\hline & & WRTCLK low & 6 & & 7 & & 11 & & \\
\hline & & RDCLK high & 6 & & 7 & & 8.5 & & \\
\hline & & RDCLK low & 6 & & 7 & & 11 & & \\
\hline & & \(\overline{\text { DAF }}\) high & 6 & & 7 & & 10 & & \\
\hline \multirow{7}{*}{\(\mathrm{t}_{\text {su }}\)} & \multirow{7}{*}{Setup time} & Data in (D0-D17) before WRTCLK \(\uparrow\) & 4 & & 5 & & 5 & & \multirow{7}{*}{ns} \\
\hline & & WRTEN1, WRTEN2 high before WRTCLK \(\uparrow\) & 4 & & 5 & & 5 & & \\
\hline & & OE, RDEN1, RDEN2 high before RDCLK \(\uparrow\) & 4 & & 5 & & 5 & & \\
\hline & & Reset: \(\overline{\text { RESET }}\) low before first WRTCLK \(\uparrow\) and RDCLK \(\uparrow \dagger\) & 5 & & 6 & & 7 & & \\
\hline & & Define AF/AE: D0-D8 before \(\overline{\text { DAF }} \downarrow\) & 4 & & 5 & & 5 & & \\
\hline & & Define AF/AE: \(\overline{\mathrm{DAF}} \downarrow\) before \(\overline{\mathrm{RESET}} \uparrow\) & 5 & & 6 & & 7 & & \\
\hline & & Define AF/AE (default): \(\overline{\text { DAF }}\) high before \(\overline{\mathrm{RESET}} \uparrow\) & 4 & & 5 & & 5 & & \\
\hline \multirow{7}{*}{th} & \multirow{7}{*}{Hold time} & Data in (D0-D17) after WRTCLK \(\uparrow\) & 0 & & 0 & & 0 & & \multirow{7}{*}{ns} \\
\hline & & WRTEN1, WRTEN2 high atter WRTCLK \(\uparrow\) & 0 & & 0 & & 1 & & \\
\hline & & OE, RDEN1, RDEN2 high after RDCLK \(\uparrow\) & 0 & & 0 & & 1 & & \\
\hline & & Reset: \(\overline{\text { RESET }}\) low after fourth WRTCLK \(\uparrow\) and RDCLK个† & 0 & & 0 & & 0 & & \\
\hline & & Define AF/AE: D0-D8 after \(\overline{\text { DAF } \downarrow}\) & 0 & & 0 & & 1 & & \\
\hline & & Define AF/AE: \(\overline{\text { DAF }}\) low after \(\overline{\text { RESET }} \uparrow\) & 0 & & 0 & & 0 & & \\
\hline & & Define AF/AE (default): \(\overline{\text { DAF }}\) high after \(\overline{\text { RESET } \uparrow}\) & 0 & & 0 & & 1 & & \\
\hline
\end{tabular}
\(\dagger\) To permit the clock pulse to be utilized for reset purposes
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, \(\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}\) (unless otherwise noted) (see Figures 7 and 8)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { FROM } \\
& \text { (INPUT) }
\end{aligned}
\]} & \multirow[t]{2}{*}{TO (OUTPUT)} & \multicolumn{2}{|l|}{'ACT7882-15} & \multicolumn{2}{|l|}{'ACT7882-20} & \multicolumn{2}{|l|}{'ACT7882-30} & \multirow[b]{2}{*}{UNIT} \\
\hline & & & MIN & MAX & MIN & MAX & MIN & MAX & \\
\hline \(f_{\text {max }}\) & WRTCLK or RDCLK & & 67 & & 50 & & 33.4 & & MHz \\
\hline \(t_{\text {pd }}\) & \multirow[t]{2}{*}{RDCLK \(\uparrow\)} & \multirow[t]{2}{*}{Any Q} & 4 & 11 & 4 & 13 & 4 & 18 & \multirow[t]{2}{*}{ns} \\
\hline \(t_{\text {pd }}{ }^{\ddagger}\) & & & & & & & & & \\
\hline \(t_{\text {pd }}\) & WRTCLK \(\uparrow\) & IR & 2 & 9 & 2 & 9.5 & 2 & 12 & \\
\hline \(t_{\text {pd }}\) & RDCLK \(\uparrow\) & OR & 2 & 9 & 2 & 9.5 & 2 & 12 & ns \\
\hline \multirow[b]{2}{*}{\({ }^{\text {tpd }}\)} & WRTCLK \(\uparrow\) & \multirow[t]{2}{*}{AF/AE} & 6 & 17 & 6 & 19 & 6 & 22 & \multirow[b]{2}{*}{ns} \\
\hline & RDCLK \(\uparrow\) & & 6 & 17 & 6 & 19 & 6 & 22 & \\
\hline tPLH & WRTCLK \(\uparrow\) & \multirow[t]{2}{*}{HF} & 6 & 15 & 6 & 17 & 6 & 21 & \multirow[b]{2}{*}{ns} \\
\hline tPHL & RDCLK \(\uparrow\) & & 6 & 15 & 6 & 17 & 6 & 21 & \\
\hline tPLH & \multirow{2}{*}{\(\overline{\text { RESET }} \downarrow\)} & AF/AE & 3 & 16 & 3 & 17 & 3 & 21 & \multirow{2}{*}{ns} \\
\hline tPHL & & HF & 4 & 18 & 4 & 19 & 4 & 23 & \\
\hline ten & \multirow[t]{2}{*}{OE} & \multirow[t]{2}{*}{Any Q} & 2 & 11 & 2 & 11 & 2 & 11 & \multirow[b]{2}{*}{ns} \\
\hline \(\mathrm{t}_{\text {dis }}\) & & & 2 & 14 & 2 & 14 & 2 & 14 & \\
\hline
\end{tabular}

\footnotetext{
\(\ddagger\) This parameter is measured with \(\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}\) (see Figure 5).
}
operating characteristics, \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
\begin{tabular}{|l|c|c|c|c|}
\hline PARAMETER & TEST CONDITIONS & TYP & UNIT \\
\hline \(\mathrm{C}_{\mathrm{pd}} \quad\) Power dissipation capacitance per 1K bits & \(\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \quad \mathrm{f}=5 \mathrm{MHz}\) & 65 & pF \\
\hline
\end{tabular}

TYPICAL CHARACTERISTICS

PROPAGATION DELAY TIME
vs
LOAD CAPACITANCE


Figure 5

\section*{TYPICAL CHARACTERISTICS}

POWER DISSIPATION CAPACITANCE Vs


Figure 6

\section*{calculating power dissipation}

The maximum power dissipation ( \(\mathrm{P}_{\mathrm{T}}\) ) of the SN74ACT7882 can be calculated using:
\[
P_{T}=V_{C C} \times\left[I_{C C}+\left(N \times \Delta l_{C C} \times d C\right)\right]+\sum\left(C_{p d} \times V_{C C^{2}} \times f_{i}\right)+\Sigma\left(C_{L} \times V_{C C^{2} \times f_{0}}\right)
\]
where:
\[
\begin{aligned}
\mathrm{I}_{\mathrm{CC}} & =\text { power-down ICc maximum } \\
\mathrm{N} & =\text { number of inputs driven by a TTL device } \\
\Delta \mathrm{I}_{\mathrm{CC}} & =\text { increase in supply current } \\
\mathrm{dc} & =\text { duty cycle of inputs at a TTL high level of } 3.4 \mathrm{~V} \\
\mathrm{C}_{\mathrm{pd}} & =\text { power dissipation capacitance } \\
\mathrm{C}_{\mathrm{L}} & =\text { output capacitive load } \\
\mathrm{f}_{\mathrm{i}} & =\text { data input frequency } \\
\mathrm{f}_{\mathrm{O}} & =\text { data output frequency }
\end{aligned}
\]

PARAMETER MEASUREMENT INFORMATION


Figure 7. Standard CMOS Outputs


VOLTAGE WAVEFORMS
\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{PARAMETER} & R1, R2 & \(C_{L} \dagger\) & S1 \\
\hline \multirow[t]{2}{*}{\(t_{\text {en }}\)} & tpZH & \multirow[t]{2}{*}{\(500 \Omega\)} & \multirow[t]{2}{*}{50 pF} & Open \\
\hline & tPZL & & & Closed \\
\hline \multirow[b]{2}{*}{\({ }^{\text {d }}\) dis} & tPHZ & \multirow[b]{2}{*}{\(500 \Omega\)} & \multirow[b]{2}{*}{50 pF} & Open \\
\hline & tPLZ & & & Closed \\
\hline \multicolumn{2}{|l|}{tpd} & \(500 \Omega\) & 50 pF & Open \\
\hline
\end{tabular}
tincludes probe and test fixture capacitance
Figure 8. 3-State Outputs (Any Q)

\section*{APPLICATION INFORMATION}

\section*{expanding the SN74ACT7882}

The SN74ACT7882 is expandable in both word width and word depth. Word-depth expansion is accomplished by connecting the devices in series such that data flows through each device in the chain. Figure 9 shows two SN74ACT7882 devices configured for depth expansion. The common clock between the devices can be tied to either the write clock (WRTCLK) of the first device or the read clock (RDCLK) of the last device. The output-ready flag (OR) of the previous device and the input-ready flag (IR) of the next device maintain data flow to the last device in the chain whenever space is available.

Figure 10 is an example of two SN74ACT7882 devices in word-width expansion. Width expansion is accomplished by simply connecting all common control signals between the devices and creating composite input-ready (IR) and output-ready (OR) signals. The almost-full/almost-empty flag (AF/AE) and half-full flag (HF) can be sampled from any one device. Depth expansion and width expansion can be used together.


Figure 9. Word-Depth Expansion: 2048/4096/8192 Words \(\times 18\) Bits, \(\mathbf{N}=2\)


Figure 10. Word-Depth Expansion: 2048 Words \(\times 36\) Bits
- Members of the Texas Instruments Widebus \({ }^{\text {TM }}\) Family
- Independent Asynchronous Inputs and Outputs
- Read and Write Operations Can Be Synchronized to Independent System Clocks
- Programmable Almost-Full/Almost-Empty Flag
- Pin-to-Pin Compatible With SN74ACT7881, SN74ACT7882, and SN74ACT7811
- Input-Ready, Output-Ready, and Half-Full Flags
- Cascadable in Word Width and/or Word Depth
- Fast Access Times of 11 ns With a 50-pF Load
- High Output Drive for Direct Bus Interface
- Available in 68-Pin PLCC (FN) or Space-Saving 80-Pin Shrink Quad Flat (PN) Packages



A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates．The SN74ACT7884 is organized as \(4096 \times 18\) bits．The SN74ACT7884 processes data at rates up to 67 MHz and access times of 11 ns in a bit－parallel format．Data outputs are noninverting with respect to the data inputs．Expansion is easily accomplished in both word width and word depth．

The SN74ACT 7884 has normal input－bus－to－output－bus asynchronous operation．The special enable circuitry adds the ability to synchronize independent reads and writes to their respective system clocks．

The SN74ACT7884 is characterized for operation from \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\) ．
logic symbolt

\(\dagger\) This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the FN package.
functional block diagram


\section*{Terminal Functions}
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{2}{|r|}{TERMINAL} & \(1 / 0\) & \multirow{2}{*}{DESCRIPTION} \\
\hline NAME & NO. & 1/O & \\
\hline AF/AE & 33 & 0 & \begin{tabular}{l}
Almost-full/almost-empty flag. The AF/AE boundary is defined by the almost-full/almost-empty offset value (X). This value can be programmed during reset or the default value of 256 can be used. AF/AE is high when the number of words in memory is less than or equal to \(X\). AF/AE is also high when the number of words in memory is greater than or equal to ( \(4096-X\) ). \\
Programming procedure for AF/AE is programmed during each reset cycle. The almost-full/almostempty offiset value \((X)\) is either a user-defined value or the default of \(X=256\). Instructions to program AF/AE using both methods are as follows: \\
User-defined X \\
Step 1: Take \(\overline{\mathrm{DAF}}\) from high to low. The low-to-high transition of \(\overline{\mathrm{DAF}}\) stores the binary value on the data inputs as X . The following bits are used, listed from most significant bit to least significant bit D10-D0. \\
Step 2: If \(\overline{\text { RESET }}\) is not already low, take \(\overline{\text { RESET }}\) low. \\
Step 3: With \(\overline{\mathrm{DAF}}\) held low, take \(\overline{\text { RESET }}\) high. This defines AF/AE using \(X\). \\
Step 4: To retain the current offset for the next reset, keep \(\overline{\mathrm{DAF}}\) low. \\
Default \(X\) \\
To redefine AF/AE using the default value of \(X=256\), hold \(\overline{\mathrm{DAF}}\) high during the reset cycle.
\end{tabular} \\
\hline \(\overline{\text { DAF }}\) & 27 & 1 & Define-almost-full. The high-to-low transition of \(\overline{\mathrm{DAF}}\) stores the binary value of data inputs as the almost-full/almost-empty offset value (X). With DAF held low, a low pulse on \(\overline{\text { RESET }}\) defines the almost-full/aimost-empty (AF/AE) flag using X. \\
\hline D0-D17 & 26-19, 17, 15-7 & 1 & Data inputs for 18-bit-wide data to be stored in the memory. A high-to-low transition on \(\overline{\mathrm{DAF}}\) captures data for the almost-empty/almost-full offset (X) from D10-D0. \\
\hline HF & 36 & 0 & Half-full flag. HF is high when the FIFO contains 2048 or more words and is low when the number of words in memory is less than half the depth of the FIFO. \\
\hline IR & 35 & 0 & Input-ready flag. IR is high when the FIFO is not full and low when the device is full. During reset, IR is driven low on the rising edge of the second WRTCLK pulse. IR is then driven high on the rising edge of the second WRTCLK pulse after RESET goes high. After the FIFO is filled and IR is driven low, IR is driven high on the second WRTCLK pulse after the first valid read. \\
\hline OE & 2 & 1 & Output enable. The Q0-Q17 outputs are in the high-impedance state when OE is low. OE must be high before the rising edge of RDCLK to read a word from memory. \\
\hline OR & 66 & 0 & Output-ready flag. OR is high when the FIFO is not empty and low when it is empty. During reset, OR is set low on the rising edge of the third RDCLK pulse. OR is set high on the rising edge of the third RDCLK pulse to occur after the first word is written into the FIFO. OR is set low on the rising edge of the first RDCLK pulse after the last word is read. \\
\hline Q0-Q17 & \[
\begin{gathered}
38-39,41-42,44, \\
46-47,49-50, \\
52-53,55-56, \\
58-59,61,63-64
\end{gathered}
\] & 0 & Data out. The first data word to be loaded into the FIFO is moved to Q0-Q17 on the rising edge of the third RDCLK pulse to occur after the first valid write. RDEN1 and RDEN2 do not affect this operation. Following data is unloaded on the rising edge of RDCLK when RDEN1, RDEN2, OE, and OR are high. \\
\hline RDCLK & 5 & 1 & Read clock. Data is read out of memory on the low-to-high transition at RDCLK if OR, OE, RDEN1, and RDEN2 are high. RDCLK is a free-running clock and functions as the synchronizing clock for all data transfers out of the FIFO. OR is also driven synchronously with respect to RDCLK. \\
\hline RDEN1, RDEN2 & \[
\begin{aligned}
& 4 \\
& 3
\end{aligned}
\] & 1 & Read enable. RDEN1 and RDEN2 must be high before a rising edge on RDCLK to read a word out of memory. RDEN1 and RDEN2 are not used to read the first word stored in memory. \\
\hline RESET & 1 & 1 & Reset. A reset is accomplished by taking RESET low and generating a minimum of four RDCLK and WRTCLK cycles. This ensures that the internal read and write pointers are reset and that OR, HF, and IR are low, and AF/AE is high. The FIFO must be reset upon power up. With \(\overline{\text { DAF }}\) at a low level, a low pulse on RESET defines AF/AE using the almost-full/almost-empty offset value ( \(X\) ), where \(X\) is the value previously stored. With \(\overline{\text { DAF }}\) at a high level, a low-level pulse on \(\overline{\text { RESET }}\) defines AF/AE using the default value of \(X=256\). \\
\hline
\end{tabular}

Terminal Functions (continued)
\begin{tabular}{|ll|l|l|}
\hline \multicolumn{2}{|c|}{ TERMINAL } & I/O & \\
\hline NAME & NO. & DESCRIPTION \\
\hline WRTCLK & 29 & 1 & \begin{tabular}{l} 
Write clock. Data is written into memory on a low-to-high transition of WRTCLK if IR, WRTEN1, and \\
WRTEN2 are high. WRTCLK is a free-running clock and functions as the synchronizing clock for all \\
data transfers into the FIFO. IR is also driven synchronously with respect to WRTCLK.
\end{tabular} \\
\hline \begin{tabular}{l} 
WRTEN1, \\
WRTEN2
\end{tabular} & 30 & 1 & \begin{tabular}{l} 
Write enable. WRTEN1 and WRTEN2 must be high before a rising edge on WRTCLK for a word to \\
be written into memory. WRTEN1 and WRTEN2 do not affect the storage of the almost-full/almost- \\
empty offset value \((X)\).
\end{tabular} \\
\hline
\end{tabular}

\(\dagger \mathrm{X}\) is the binary value on D10-D0.
Figure 1. Reset Cycle: Define AF/AE Using a Programmed Value of X


Figure 2. Reset Cycle: Define AF/AE Using the Default Value


DATA WORD NUMBERS FOR FLAG TRANSITIONS
\begin{tabular}{|ccc|}
\hline \multicolumn{3}{|c|}{ TRANSITION WORD } \\
\hline A & B & C \\
\hline W2049 & W \((4097-X)\) & W4097 \\
\hline
\end{tabular}

Figure 3. Write


Figure 4. Read

\section*{absolute maximum ratings over operating free-air temperature range \(\dagger\)}
\begin{tabular}{|c|c|}
\hline Supply voltage range, \(\mathrm{V}_{\mathrm{CC}}\) & -0.5 V to 7 V \\
\hline Input voltage, \(\mathrm{V}_{1}\) & 7 V \\
\hline Voltage applied to a disabled 3-state output & 5.5 V \\
\hline Operating free-air temperature range, \(\mathrm{T}_{\mathrm{A}}\) & \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\) \\
\hline & \(65^{\circ} \mathrm{C}\) to \(150^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}
\(\dagger\) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
recommended operating conditions
\begin{tabular}{|ll|c|c|}
\hline & & MIN & MAX \\
\hline \(\mathrm{V}_{\mathrm{CC}}\) & Supply voltage & 4.5 & 5.5 \\
\hline \(\mathrm{~V}_{\mathrm{IH}}\) & High-level input voltage & V \\
\hline \(\mathrm{V}_{\mathrm{IL}}\) & Low-level input voltage & 2 & \\
\hline \(\mathrm{IOH}_{\mathrm{OH}}\) & High-level output current & V \\
\hline \(\mathrm{I}_{\mathrm{OL}}\) & Low-level output current & 0.8 & V \\
\hline \(\mathrm{~T}_{\mathrm{A}}\) & Operating free-air temperature & -8 & mA \\
\hline
\end{tabular}
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline PARAMETER & \multicolumn{2}{|c|}{TEST CONDITIONS} & MIN & TYP \(\ddagger\) & MAX & UNIT \\
\hline \(\mathrm{V}_{\mathrm{OH}}\) & \(\mathrm{V}_{C C}=4.5 \mathrm{~V}\), & \(\mathrm{IOH}=-8 \mathrm{~mA}\) & 2.4 & & & V \\
\hline \(\mathrm{V}_{\mathrm{OL}}\) & \(\mathrm{V}_{C C}=4.5 \mathrm{~V}\), & \(1 \mathrm{OL}=16 \mathrm{~mA}\) & & & 0.5 & V \\
\hline 1 & \(\mathrm{V}_{C C}=5.5 \mathrm{~V}\), & \(\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}\) or 0 & & & \(\pm 5\) & \(\mu \mathrm{A}\) \\
\hline Ioz & \(\mathrm{V}_{C C}=5.5 \mathrm{~V}\), & \(\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}\) or 0 & & & \(\pm 5\) & \(\mu \mathrm{A}\) \\
\hline \multirow[b]{2}{*}{\(10{ }^{\text {c }}\)} & \multicolumn{2}{|l|}{\(\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}-0.2 \mathrm{~V}\) or 0} & & & 400 & \(\mu \mathrm{A}\) \\
\hline & One input at 3.4 V , & Other inputs at \(\mathrm{V}_{\mathrm{CC}}\) or GND & & & 1 & mA \\
\hline \(\mathrm{C}_{i}\) & \(V_{1}=0\), & \(\mathrm{f}=1 \mathrm{MHz}\) & & 4 & & pF \\
\hline \(\mathrm{C}_{0}\) & \(\mathrm{V}_{\mathrm{O}}=0\), & \(\mathrm{f}=1 \mathrm{MHz}\) & & 8 & & pF \\
\hline
\end{tabular}
\(\ddagger\) All typical values are at \(\mathrm{V}_{\mathrm{C}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
§ICC tested with outputs open.
timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Figures 1 through 4)

\(\dagger\) To permit the clock pulse to be utilized for reset purposes
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, \(\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}\) (unless otherwise noted) (see Figures 7 and 8)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{PARAMETER} & \multirow[t]{2}{*}{FROM (INPUT)} & \multirow[t]{2}{*}{TO (OUTPUT)} & \multicolumn{2}{|l|}{'ACT7884-15} & \multicolumn{2}{|l|}{'ACT7884-20} & \multicolumn{2}{|l|}{'ACT7884-30} & \multirow[b]{2}{*}{UNIT} \\
\hline & & & MIN & MAX & MIN & MAX & MIN & MAX & \\
\hline \(f_{\text {max }}\) & WRTCLK or RDCLK & & 67 & & 50 & & 33.4 & & MHz \\
\hline \(t_{\text {pd }}\) & \multirow[t]{2}{*}{RDCLK \(\uparrow\)} & \multirow[t]{2}{*}{Any Q} & 4 & 11 & 4 & 13 & 4 & 18 & \multirow[t]{2}{*}{ns} \\
\hline \(\mathrm{tpd}^{\ddagger}\) & & & & & & & & & \\
\hline \(t_{\text {pd }}\) & WRTCLK \(\uparrow\) & IR & 2 & 9 & 2 & 9.5 & 2 & 12 & \multirow[t]{2}{*}{ns} \\
\hline \(t_{\text {pd }}\) & RDCLK \(\uparrow\) & OR & 2 & 9 & 2 & 9.5 & 2 & 12 & \\
\hline & WRTCLK \(\uparrow\) & \multirow[b]{2}{*}{AF/AE} & 6 & 17 & 6 & 19 & 6 & 22 & \multirow[b]{2}{*}{ns} \\
\hline tpd & RDCLK \(\uparrow\) & & 6 & 17 & 6 & 19 & 6 & 22 & \\
\hline tpLH & WRTCLK \(\uparrow\) & \multirow[b]{2}{*}{HF} & 6 & 15 & 6 & 17 & 6 & 21 & \multirow[b]{2}{*}{ns} \\
\hline tPHL & RDCLK \(\uparrow\) & & 6 & 15 & 6 & 17 & 6 & 21 & \\
\hline tpLH & \multirow[t]{2}{*}{\(\overline{\text { RESET }} \downarrow\)} & AF/AE & 3 & 16 & 3 & 17 & 3 & 21 & \multirow[t]{2}{*}{ns} \\
\hline tPHL & & HF & 4 & 18 & 4 & 19 & 4 & 23 & \\
\hline ten & \multirow[t]{2}{*}{OE} & \multirow[b]{2}{*}{Any Q} & 2 & 11 & 2 & 11 & 2 & 11 & \multirow[b]{2}{*}{ns} \\
\hline \(\mathrm{t}_{\text {dis }}\) & & & 2 & 14 & 2 & 14 & 2 & 14 & \\
\hline
\end{tabular}

\footnotetext{
\(\ddagger\) This parameter is measured with \(\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}\) (see Figure 5).
}
operating characteristics, \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
\begin{tabular}{|c|c|c|c|c|}
\hline & PARAMETER & TEST CONDITIONS & TYP & UNIT \\
\hline \(\mathrm{C}_{\mathrm{pd}} \quad\) Power dissipation capacitance per 1 K bits & \(\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{f}=5 \mathrm{MHz}\) & 65 & pF \\
\hline
\end{tabular}

TYPICAL CHARACTERISTICS


Figure 5

\section*{TYPICAL CHARACTERISTICS}

POWER DISSIPATION CAPACITANCE
V8

Figure 6
\begin{tabular}{|c|c|}
\hline \({ }_{\text {ccc }}^{\text {N }}\) & \begin{tabular}{l}
= power-down ICc maximum \\
\(=\) number of inputs driven by a TTL device
\end{tabular} \\
\hline \(\Delta \mathrm{lcc}\) & = increase in supply current \\
\hline \({ }_{\text {dc }} \mathrm{C}_{\text {do }}\) & \(=\) duty cycle of inputs at a TTL high level of 3.4 V
\(=\) power dissipation capacitance \\
\hline \({ }_{\mathrm{C}}^{\mathrm{c} \text { d }}\) & \(=\) power dissipation capacitance
\(=\) output capacitive load \\
\hline , & = data input trequenc \\
\hline \(f_{0}\) & = data output frequency \\
\hline
\end{tabular}

PARAMETER MEASUREMENT INFORMATION


Figure 7. Standard CMOS Outputs


VOLTAGE WAVEFORMS
\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{PARAMETER} & R1, R2 & \(\mathrm{C}_{\mathrm{L}}{ }^{\dagger}\) & S1 \\
\hline \multirow[b]{2}{*}{ten} & tPZH & \multirow{2}{*}{\(500 \Omega\)} & \multirow{2}{*}{50 pF} & Open \\
\hline & tPZL & & & Closed \\
\hline \multirow[b]{2}{*}{\({ }^{\text {d }}\) dis} & tPHZ & \multirow[t]{2}{*}{\(500 \Omega\)} & \multirow[t]{2}{*}{50 pF} & Open \\
\hline & tpLZ & & & Closed \\
\hline \multicolumn{2}{|l|}{tpd} & \(500 \Omega\) & 50 pF & Open \\
\hline
\end{tabular}
\(\dagger\) Includes probe and test fixture capacitance
Figure 8. 3-State Outputs (Any Q)

\section*{APPLICATION INFORMATION}

\section*{expanding the SN74ACT7884}

The SN74ACT7884 is expandable in both word width and word depth. Word-depth expansion is accomplished by connecting the devices in series such that data flows through each device in the chain. Figure 9 shows two SN74ACT7884 devices configured for depth expansion. The common clock between the devices can be tied to either the write clock (WRTCLK) of the first device or the read clock (RDCLK) of the last device. The output-ready flag (OR) of the previous device and the input-ready flag (IR) of the next device maintain data flow to the last device in the chain whenever space is available.

Figure 10 is an example of two SN74ACT7884 devices in word-width expansion. Width expansion is accomplished by simply connecting all common control signals between the devices and creating composite input-ready (IR) and output-ready (OR) signals. The almost-full/almost-empty flag (AF/AE) and half-full flag (HF) can be sampled from any one device. Depth expansion and width expansion can be used together.


Figure 9. Word-Depth Expansion: 2048/4096/8192 Words \(\times 18\) Bits, \(\mathrm{N}=2\)


Figure 10. Word-Depth Expansion: 4096 Words \(\times 36\) Bits
General Information ..... 1
Telecom Single-Bit FIFOs ..... 2
Reduced-Width FIFOs ..... 3
9-Bit Clocked/Strobed FIFOs ..... 4
8- and 9-BIt Asynchronous FIFOs ..... 5
9-Bit Synchronous FIFOs ..... 6
18-Bit Clocked FIFOs ..... 7
18-Bit Strobed FIFOs ..... 8
Multi-QTM 18-Bit FIFO ..... 9
3.3-V Low-Powered 18-Bit FIFOs ..... 10
DSP 32- and 36-Bit Clocked FIFOs ..... 11
Internetworking 36-Bit Clocked FIFOs ..... 12
High-Bandwidth Computing 36-Bit Clocked FIFOs ..... 13
Military FIFOs ..... 14
Application Reports ..... 15Mechanical Data16

\section*{Features}
- Members of Texas Instruments Widebus \({ }^{\text {TM }}\) family
- Advanced BiCMOS process
- \(0.8-\mu \mathrm{m}\) CMOS process
- Support clock rates up to 67 MHZ
- Fast access times
- High drive capabilities
- Depth from 16 to 2 K words
- Load/unload clock rising-edge triggered
- Asynchronous load/unload clock
- Grey-code flag architecture
- Output edge control (OEC \({ }^{\top M}\) ) circuitry
- Distributed \(\mathrm{V}_{\mathrm{CC}}\) and GND
- Fine-pitch package options
- Available in EIAJ 80-pin TQFP packages

\section*{Benefits}
- Combine wider data-path capability with reduced package area
- Fast access time for improved system cycle time and performance
- Fast access times combined with low power
- Supports high-performance systems
- Access times as low as 12 ns for improved performance
- Drive capability as high as -12 mA to 24 mA for high fanout and bus applications
- Allows greater system optimization
- Reduces timing and pulse-shaping requirements
- Independent read and write capabilities
- Eliminates race conditions
- Improved reliability
- Improved noise immunity and mutual coupling effects
- Significantly reduce critical board space
- Board-space savings of up to \(70 \%\) over 68-pin PLCC option
- Member of the Texas Instruments Widebus \({ }^{\text {TM }}\) Family
- Load Clock and Unload Clock Can Be Asynchronous or Coincident
- 64 Words by 18 Bits
- Low-Power Advanced CMOS Technology
- Full, Empty, and Half-Full Flags
- Programmable Almost-Full/AImost-Empty Flag
- Fast Access Times of 15 ns With a \(50-\mathrm{pF}\) Load and All Data Outputs Switching Simultaneously
- Data Rates From 0 to 50 MHz
- 3-State Outputs
- Pin Compatible With SN74ACT7804 and SN74ACT7806
- Packaged in Shrink Small-Outline 300-mil (DL) Package Using \(25-\) mil Center-to-Center Spacing

\section*{description}

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The SN74ACT7814 is a 64 -word by 18 -bit FIFO for high speed and fast access times. It processes data at rates up to 50 MHz and access times of 15 ns in a bit-parallel format.

Data is written into memory on a low-to-high transition at the load clock (LDCK) input and is read out on a low-to-high transition at the unload clock (UNCK) input. The memory is full when the number of words clocked in exceeds the number of words clocked out by 64 . When the memory is full, LDCK signals have no effect on the data residing in memory. When the memory is empty, UNCK signals have no effect.
Status of the FIFO memory is monitored by the full (FULL), empty (EMPTY), half-full (HF), and almost-full/almost-empty (AF/AE) flags. The FULL output is low when the memory is full and high when the memory is not full. The EMPTY output is low when the memory is empty and high when it is not empty. The HF output is high when the FIFO contains 32 or more words and is low when it contains 31 or less words. The AF/AE status flag is a programmable flag. The first one or two low-to-high transitions of LDCK after reset are used to program the almost-empty offset value \((\mathrm{X})\) and the almost-full offset value \((\mathrm{Y})\) if program enable ( \(\overline{\mathrm{PEN}}\) ) is low. The AF/AE flag is high when the FIFO contains X or less words or ( \(64-\mathrm{Y}\) ) or more words. The AF/AE flag is low when the FIFO contains between \((X+1)\) and \((63-Y)\) words.

\section*{description (continued)}

A low level on the reset ( \(\overline{\operatorname{RESET}}\) ) input resets the internal stack pointers and sets \(\overline{\mathrm{FULL}}\) high, HF low, and EMPTY low. The Q outputs are not reset to any specific logic level. The FIFO must be reset upon power up. The first word loaded into empty memory causes EMPTY to go high and the data to appear on the Q outputs. It is important to note that the first word does not have to be unloaded. The data outputs are noninverting with respect to the data inputs and are in the high-impedance state when the output-enable \((\overline{\mathrm{OE}})\) input is high.
The SN74ACT7814 is characterized for operation from \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\).

\section*{logic symbol†}

\(\dagger\) This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
functional block diagram


Terminal Functions
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{2}{|r|}{TERMINAL} & V0 & \multirow{2}{*}{DESCRIPTION} \\
\hline NAME & NO. & & \\
\hline AF/AE & 24 & 0 & Almost-full/almost-empty flag. Depth-offset values can be programmed for AF/AE, or the default value of 8 can be used for both the almost-empty offset \((X)\) and the almost-full offset \((Y)\). AF/AE is high when memory contains X or less words or \((64-\mathrm{Y})\) or more words. AF/AE is high after reset. \\
\hline D0-D17 & \[
\begin{gathered}
2-9,11-12, \\
14-21
\end{gathered}
\] & 1 & 18-bit data input port \\
\hline EMPTY & 29 & 0 & Empty flag. EMPTY is high when the FIFO memory is not empty; EMPTY is low when the FIFO memory is empty or upon assertion of RESET. \\
\hline FULL & 28 & 0 & Full flag. \(\overline{\text { FULL }}\) is high when the FIFO memory is not full or upon assertion of \(\overline{\text { RESET; FULL }}\) is low when the FIFO memory is full. \\
\hline HF & 22 & 0 & Half-full flag. HF is high when the FIFO memory contains 32 or more words. HF is low atter reset. \\
\hline LDCK & 25 & 1 & Load clock. Data is written to the FIFO on the rising edge of LDCK when FULL is high. \\
\hline \(\overline{\mathrm{OE}}\) & 56 & 1 & Output enable. When \(\overline{\mathrm{OE}}\) is high, the data outputs are in the high-impedance state. \\
\hline PEN & 23 & 1 & Program enable. After reset and before the first word is written to the FIFO, the binary value on D0-D4 is latched as an AF/AE offset value when PEN is low and WRTCLK is high. \\
\hline Q0-Q17 & \[
\begin{gathered}
33-34,36-38, \\
40-43,45-49, \\
51,53-55
\end{gathered}
\] & 0 & 18-bit data output port \\
\hline \(\overline{\text { RESET }}\) & 1 & 1 & Reset. A low level on \(\overline{\text { RESET }}\) resets the FIFO and drives FULL high and HF and EMPTY low. \\
\hline UNCK & 32 & 1 & Unload clock. Data is read from the FIFO on the rising edge of UNCK when EMPTY is high. \\
\hline
\end{tabular}

INSTRUMENTS

\section*{SN74ACT7814}
\(64 \times 18\)
STROBED FIRST-IN, FIRST-OUT MEMORY
SCAS209A - APRIL. 1992 - REVISED SEPTEMBER 1995

\section*{offset values for AF/AE}

The almost-full/almost-empty flag has two programmable limits: the almost-empty offset value \((X)\) and the almost-full offset value \((Y)\). They can be programmed after the FIFO is reset and before the first word is written to memory. The AF/AE flag is high when the FIFO contains \(X\) or less words or \((64-Y)\) or more words.

To program the offset values, program enable ( \(\overline{\mathrm{PEN}}\) ) can be brought low after reset only when LDCK is low. On the following low-to-high transition of LDCK, the binary value on D0-D4 is stored as the almost-empty offset value ( X ) and the almost-full offset value ( Y ). Holding \(\overline{\text { PEN }}\) low for another low-to-high transition of LDCK reprograms Y to the binary value on D0-D4 at the time of the second LDCK low-to-high transition. Writes to the FIFO memory are disabled while the offsets are programmed. A maximum value of 31 can be programmed for either \(X\) or \(Y\) (see Figure 1). To use the default values of \(X=Y=8\), \(\overline{P E N}\) must be held high.


EMPTY


Figure 1. Programming \(X\) and \(Y\) Separately


Define the AFIAE Flag Using
the Default Value of \(X\) and \(Y\)

\section*{SN74ACT7814}
\(64 \times 18\)

\section*{STROBED FIRST-IN, FIRST-OUT MEMORY}

SCAS209A - APRIL 1992-REVISED SEPTEMBER 1995

\section*{absolute maximum ratings over operating free-air temperature range (unless otherwise noted) \(\dagger\)}

\(\dagger\) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
recommended operating conditions
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline & & & 'ACT78 & 14-20 & 'ACT78 & 14-25 & 'ACT78 & 14-40 & \\
\hline & & & MIN & MAX & MIN & MAX & MIN & MAX & T \\
\hline \(\mathrm{V}_{\mathrm{CC}}\) & Supply voltage & & 4.5 & 5.5 & 4.5 & 5.5 & 4.5 & 5.5 & V \\
\hline \(\mathrm{V}_{\text {IH }}\) & High-level input voltage & & 2 & & 2 & & 2 & & V \\
\hline \(\mathrm{V}_{\mathrm{IL}}\) & Low-level input voltage & & & 0.8 & & 0.8 & & 0.8 & V \\
\hline \({ }^{\mathrm{IOH}}\) & High-level output current & Q outputs, Flags & & -8 & & -8 & & -8 & mA \\
\hline & Low-level output current & Q outputs & & 16 & & 16 & & 16 & \\
\hline & & Flags & & 8 & & 8 & & 8 & \\
\hline \({ }_{\text {f clock }}\) & Clock frequency & & & 50 & & 40 & & 25 & MHz \\
\hline & & LDCK high or low & 7 & & 8 & & 12 & & \\
\hline & Pulse duration & UNCK high or low & 7 & & 8 & & 12 & & \\
\hline 'w &  & PEN low & 7 & & 8 & & 12 & & \\
\hline & & RESET low & 10 & & 10 & & 12 & & \\
\hline & & D0-D17 before LDCK \(\uparrow\) & 5 & & 5 & & 5 & & \\
\hline \(\mathrm{t}_{\text {su }}\) & Setup time & \(\overline{\text { PEN }}\) before LDCK \(\uparrow\) & 5 & & 5 & & 5 & & ns \\
\hline & & LDCK inactive before \(\overline{\text { RESET }}\) high & 5 & & 6 & & 6 & & \\
\hline & & D0-D17 after LDCK \(\uparrow\) & 0 & & 0 & & 0 & & \\
\hline & Hold time & LDCK inactive after \(\overline{\text { RESET }}\) high & 5 & & 6 & & 6 & & \\
\hline th & Hold time & \(\overline{\text { PEN }}\) low after LDCK \(\uparrow\) & 3 & & 3 & & 3 & & \\
\hline & & \(\overline{\text { PEN }}\) high after LDCK \(\downarrow\) & 0 & & 0 & & 0 & & \\
\hline \(\mathrm{T}_{\mathrm{A}}\) & Operating free-air temper & & 0 & 70 & 0 & 70 & 0 & 70 & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|r|}{PARAMETER} & \multicolumn{3}{|c|}{TEST CONDITIONS} & MIN & TYP¥ & MAX & UNIT \\
\hline \multicolumn{2}{|l|}{V OH} & \(\mathrm{V}_{C C}=4.5 \mathrm{~V}\), & \(\mathrm{I}_{\mathrm{OH}}=-8 \mathrm{~mA}\) & & 2.4 & & & V \\
\hline \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{OL}}\)} & Flags & \(\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}\), & \(\mathrm{IOL}=8 \mathrm{~mA}\) & & & & 0.5 & \multirow[b]{2}{*}{V} \\
\hline & Q outputs & \(\mathrm{V}_{C C}=4.5 \mathrm{~V}\), & \(\mathrm{I}^{\text {OL }}=16 \mathrm{~mA}\) & & & & 0.5 & \\
\hline \multicolumn{2}{|l|}{11} & \(V_{C C}=5.5 \mathrm{~V}\), & \(\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}\) or 0 & & & & \(\pm 5\) & \(\mu \mathrm{A}\) \\
\hline \multicolumn{2}{|l|}{loz} & \(V_{C C}=5.5 \mathrm{~V}\), & \(\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}\) or 0 & & & & \(\pm 5\) & \(\mu \mathrm{A}\) \\
\hline \multicolumn{2}{|l|}{ICC} & \(\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}-0.2 \mathrm{~V}\) & & & & & 400 & \(\mu \mathrm{A}\) \\
\hline \multicolumn{2}{|l|}{\(\Delta_{\text {c }}{ }^{\text {c }}\)} & \(V_{C C}=5.5 \mathrm{~V}\), & One input at 3.4 V, & Other inputs at \(\mathrm{V}_{\mathrm{CC}}\) or GND & & & 1 & mA \\
\hline \multicolumn{2}{|l|}{\(\mathrm{C}_{i}\)} & \(\mathrm{V}_{1}=0\), & \(f=1 \mathrm{MHz}\) & & & 4 & & pF \\
\hline \multicolumn{2}{|l|}{\(\mathrm{C}_{0}\)} & \(\mathrm{V}_{\mathrm{O}}=0\), & \(\mathrm{f}=1 \mathrm{MHz}\) & & & 8 & & pF \\
\hline
\end{tabular}
\(\ddagger\) All typical values are at \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
§ This is the supply current for each input that is at one of the specified TTL voltage levels rather 0 V or \(\mathrm{V}_{\mathrm{CC}}\).
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, \(\mathrm{C}_{\mathrm{L}}=\mathbf{5 0} \mathrm{pF}\) (unless otherwise noted) (see Figures 5 and 6)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[t]{2}{*}{FROM (INPUT)} & \multirow[t]{2}{*}{TO (OUTPUT)} & \multicolumn{3}{|c|}{'ACT7814-20} & \multicolumn{2}{|l|}{'ACT7814-25} & \multicolumn{2}{|l|}{'ACT7814-40} & \multirow[b]{2}{*}{UNIT} \\
\hline & & & MIN & TYPt & MAX & MIN & MAX & MIN & MAX & \\
\hline \(i_{\text {max }}\) & LDCK or UNCK & & 50 & & & 40 & & 25 & & MHz \\
\hline \multirow[b]{2}{*}{\(t_{\text {pd }}\)} & LDCK \(\uparrow\) & \multirow{3}{*}{Any Q} & 9 & & 20 & 9 & 22 & 9 & 24 & \multirow{3}{*}{ns} \\
\hline & UNCK \(\uparrow\) & & 6 & 11.5 & 15 & 6 & 18 & 6 & 20 & \\
\hline \(t_{p d}{ }^{\ddagger}\) & UNCK \(\uparrow\) & & & 10.5 & & & & & & \\
\hline tPLH & LDCK \(\uparrow\) & \multirow{3}{*}{EMPTY} & 6 & & 15 & 6 & 17 & 6 & 19 & \multirow{3}{*}{ns} \\
\hline \multirow[b]{2}{*}{tPHL} & UNCK \(\uparrow\) & & 6 & & 15 & 6 & 17 & 6 & 19 & \\
\hline & RESET Iow & & 4 & & 16 & 4 & 18 & 4 & 20 & \\
\hline tpHL & LDCK \(\uparrow\) & \multirow{3}{*}{FULL} & 6 & & 15 & 6 & 17 & 6 & 19 & \multirow{3}{*}{ns} \\
\hline \multirow[b]{2}{*}{\({ }^{\text {tPLH }}\)} & UNCK \(\uparrow\) & & 6 & & 15 & 6 & 17 & 6 & 19 & \\
\hline & RESET low & & 4 & & 18 & 4 & 20 & 4 & 22 & \\
\hline \multirow[b]{2}{*}{tpd} & LDCK \(\uparrow\) & \multirow{3}{*}{AF/AE} & 7 & & 18 & 7 & 20 & 7 & 22 & \multirow{3}{*}{ns} \\
\hline & UNCK \(\uparrow\) & & 7 & & 18 & 7 & 20 & 7 & 22 & \\
\hline tPLH & RESET low & & 2 & & 10 & 2 & 12 & 2 & 14 & \\
\hline tPLH & LDCK \(\uparrow\) & \multirow{3}{*}{HF} & 5 & & 18 & 5 & 20 & 5 & 22 & \multirow{3}{*}{ns} \\
\hline \multirow[t]{2}{*}{tPhL} & UNCK个 & & 7 & & 18 & 7 & 20 & 7 & 22 & \\
\hline & RESET Iow & & 3 & & 12 & 3 & 14 & 3 & 16 & \\
\hline \(t_{\text {en }}\) & \multirow[t]{2}{*}{\(\overline{O E}\)} & \multirow[b]{2}{*}{Any Q} & 2 & & 9 & 2 & 10 & 2 & 11 & \multirow[t]{2}{*}{ns} \\
\hline \(t_{\text {dis }}\) & & & 2 & & 10 & 2 & 11 & 2 & 12 & \\
\hline
\end{tabular}
\(\dagger\) All typical values are at \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
\(\ddagger\) This parameter is measured at \(C_{L}=30 \mathrm{pF}\) (see Figure 3).
operating characteristics, \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
\begin{tabular}{|ll|l|l|c|c|}
\hline \multicolumn{3}{|c|}{ PARAMETER } & TEST CONDITIONS & TYP & UNIT \\
\hline \(\mathrm{C}_{\mathrm{pd}}\) & Power dissipation capacitance per FIFO channel & Outputs enabled & \(\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \quad \mathrm{f}=5 \mathrm{MHz}\) & 53 & pF \\
\hline
\end{tabular}

\section*{TYPICAL CHARACTERISTICS}


Figure 3


Flgure 4

\section*{TYPICAL CHARACTERISTICS}

\section*{calculating power dissipation}

With \(\mathrm{I}_{\mathrm{CC}(f)}\) taken from Figure 4, the maximum power dissipation \(\left(\mathrm{P}_{\mathrm{T}}\right)\) based on all data outputs changing states on each read can be calculated by:
\[
P_{T}=V_{C C} \times\left[l_{C C}(f)+\left(N \times \Delta l_{C C} \times d C\right)\right]+\Sigma\left(C_{L} \times V_{C C}{ }^{2} \times f_{0}\right)
\]

A more accurate power calculation based on device use and average number of data outputs switching can be found by:
\[
P_{T}=V_{C C} \times\left[l_{C C}+\left(N \times \Delta I_{C C} \times d C\right)\right]+\Sigma\left(C_{p d} \times V_{C C}{ }^{2} \times f_{i}\right)+\Sigma\left(C_{L} \times V_{C C^{2} \times f_{0}}\right)
\]
where:
ICC \(=\) power-down ICC maximum
\(N=\) number of inputs driven by a TTL device
\(\Delta I_{C C}=\) increase in supply current
dc \(=\) duty cycle of inputs at a TTL high level of 3.4 V
\(\mathrm{C}_{\mathrm{pd}}=\) power dissipation capacitance
\(C_{L}=\) output capacitive load
\(f_{i}=\) data input frequency
\(f_{0}=\) data output frequency

APPLICATION INFORMATION


Figure 5. Word-Width Expansion: 64 Words by 36 Bits

\section*{PARAMETER MEASUREMENT INFORMATION}


Figure 6. Standard CMOS Outputs ( \(\overline{\text { FULLL }}, \overline{\text { EMPTY, }}\) HF, AF/AE)

\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{PARAMETER} & R1, R2 & \(C_{L}{ }^{\dagger}\) & S1 \\
\hline \multirow[b]{2}{*}{ten} & tpZH & \multirow[b]{2}{*}{\(500 \Omega\)} & \multirow[b]{2}{*}{50 pF} & Open \\
\hline & tPZL & & & Closed \\
\hline \multirow[b]{2}{*}{\(t_{\text {dis }}\)} & tPHZ & \multirow[b]{2}{*}{\(500 \Omega\)} & \multirow[b]{2}{*}{50 pF} & Open \\
\hline & tplZ & & & Closed \\
\hline \multicolumn{2}{|l|}{tpd} & \(500 \Omega\) & 50 pF & Open \\
\hline
\end{tabular}
\(\dagger\) Includes probe and test-fixture capacitance
Figure 7. 3-State Outputs (Any Q)
- Member of the Texas Instruments Widebus \({ }^{\text {TM }}\) Family
- Load Clock and Unload Clock Can Be Asynchronous or Coincident
- 256 Words by 18 Bits
- Low-Power Advanced CMOS Technology
- Full, Empty, and Half-Full Flags
- Programmable Almost-Full/AImost-Empty Flag
- Fast Access Times of 15 ns With a 50-pF Load and All Data Outputs Switching Simultaneously
- Data Rates From 0 to 50 MHz
- 3-State Outputs
- Pin Compatible With SN74ACT7804 and SN74ACT7814
- Packaged in Shrink Small-Outline 300-mil (DL) Package Using 25-mil Center-to-Center Spacing

\section*{description}

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The SN74ACT7806 is a 256 -word by 18 -bit FIFO for high speed and fast access times. It processes data at rates up to 50 MHz and access times of 15 ns in a bit-parallel format.
Data is written into memory on a low-to-high transition at the load clock (LDCK) input and is read out on a low-to-high transition at the unload clock (UNCK) input. The memory is full when the number of words clocked in exceeds the number of words clocked out by 256 . When the memory is full, LDCK signals have no effect on the data residing in memory. When the memory is empty, UNCK signals have no effect.
Status of the FIFO memory is monitored by the full (FULL), empty ( \(\overline{\text { EMPTY }}\) ), half-full (HF), and almost-full/almost-empty (AF/AE) flags. The FULL output is low when the memory is full and high when the memory is not full. The EMPTY output is low when the memory is empty and high when it is not empty. The HF output is high when the FIFO contains 128 or more words and is low when it contains 127 or less words. The AF/AE status flag is a programmable flag. The first one or two low-to-high transitions of LDCK after reset are used to program the almost-empty offset value ( X ) and the almost-full offset value ( Y ) if program enable (PEN) is low. The AF/AE flag is high when the FIFO contains X or less words or \((256-\mathrm{Y})\) or more words. The AF/AE flag is low when the FIFO contains between \((X+1)\) and \((255-Y)\) words.

\section*{STROBED FIRST-IN, FIRST-OUT MEMORY}

SCAS438A - APRIL 1992- REVISED SEPTEMBER 1995

\section*{description (continued)}

A low level on the reset ( \(\overline{\text { RESET }}\) ) input resets the internal stack pointers and sets FULL high, HF low, and EMPTY low. The Q outputs are not reset to any specific logic level. The FIFO must be reset upon power up. The first word loaded into empty memory causes EMPTY to go high and the data to appear on the Q outputs. It is important to note that the first word does not have to be unloaded. The data outputs are noninverting with respect to the data inputs and are in the high-impedance state when the output-enable ( \(\overline{\mathrm{OE}})\) input is high.
The SN74ACT7806 is characterized for operation from \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\).

\section*{logic symbol \(\dagger\)}

\(\dagger\) This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

\section*{functional block diagram}


Terminal Functions
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{2}{|r|}{TERMINAL} & \multirow[b]{2}{*}{I/O} & \multirow[b]{2}{*}{DESCRIPTION} \\
\hline NAME & No. & & \\
\hline AF/AE & 24 & 0 & Almost-full/almost-empty flag. Depth-offset values can be programmed for AF/AE, or the default value of 32 can be used for both the almost-empty offset \((X)\) and the almost-full offset \((Y)\). AF/AE is high when memory contains X or less words or ( \(256-\mathrm{Y}\) ) or more words. AF/AE is high after reset. \\
\hline D0-D17 & \[
\begin{gathered}
2-9,11-12, \\
12-14
\end{gathered}
\] & 1 & 18-bit data input port \\
\hline EMPTY & 29 & 0 & Empty flag. EMPTY is high when the FIFO memory is not empty; EMPTY is low when the FIFO memory is empty or upon assertion of RESET. \\
\hline FULL & 28 & 0 & Full flag. FULL is high when the FIFO memory is not full or upon assertion of RESET; FULL is low when the FIFO memory is full. \\
\hline HF & 22 & 0 & Half-full flag. HF is high when the FIFO memory contains 128 or more words. HF is low after reset. \\
\hline LDCK & 25 & 1 & Load clock. Data is written to the FIFO on the rising edge of LDCK when FULL is high. \\
\hline \(\overline{\mathrm{OE}}\) & 56 & 1 & Output enable. When \(\overline{O E}\) is high, the data outputs are in the high-impedance state. \\
\hline PEN & 23 & 1 & Program enable. After reset and before the first word is written to the FIFO, the binary value on D0-D6 is latched as an AF/AE offset value when PEN is low and WRTCLK is high. \\
\hline Q0-Q17 & \[
\begin{gathered}
33-34,36-38, \\
40-43,45-49, \\
51,53-55
\end{gathered}
\] & 0 & 18-bit data output port \\
\hline RESET & 1 & 1 & Reset. A low level on this input resets the FIFO and drives FULL high and HF and EMPTY low. \\
\hline UNCK & 32 & 1 & Unload clock. Data is read from the FIFO on the rising edge of UNCK when EMPTY is high. \\
\hline
\end{tabular}

\section*{STROBED FIRST-IN, FIRST-OUT MEMORY}

SCAS438A - APRIL 1992 - REVISED SEPTEMBER 1995

\section*{offset values for AFIAE}

The almost-full/almost-empty flag has two programmable limits, the almost-empty offset value \((\mathrm{X})\) and the almost-full offset value ( Y ). They can be programmed after the FIFO is reset and before the first word is written to memory. The AF/AE flag is high when the FIFO contains X or less words or \((256-\mathrm{Y})\) or more words.
To program the offset values, program enable ( \(\overline{\mathrm{PEN}}\) ) can be brought low after reset only when LDCK is low. On the following low-to-high transition of LDCK, the binary value on DO-D6 is stored as the almost-empty offset value ( X ) and the almost-full offset value ( Y ). Holding PEN low for another low-to-high transition of LDCK reprograms Y to the binary value on D0-D6 at the time of the second LDCK low-to-high transition. Writes to the FIFO memory are disabled while the offsets are programmed. A maximum value of 127 can be programmed for either \(X\) or \(Y\) (see Figure 1). To use the default values of \(X=Y=32, \overline{P E N}\) must be held high.


EMPTY


Figure 1. Programming \(X\) and \(Y\) Separately

Figure 2. Write, Read, and Flag Timing Reference

\title{
absolute maximum ratings over operating free-air temperature range (unless otherwise noted) \(\dagger\)
}
Supply voltage range, \(\mathrm{V}_{\mathrm{CC}}\) ..... -0.5 V to 7 V
Input voltage, \(\mathrm{V}_{1}\) ..... 7 V
Voltage applied to a disabled 3 -state output ..... 5.5 V
Operating free-air temperature range, \(\mathrm{T}_{\mathrm{A}}\) ..... \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\)Storage temperature range, \(\mathrm{T}_{\text {stg }}\)\(-65^{\circ} \mathrm{C}\) to \(150^{\circ} \mathrm{C}\)
\(\dagger\) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

\section*{recommended operating conditions}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline & & & 'ACT78 & 06-20 & 'ACT78 & 06-25 & 'ACT78 & 6-40 & \\
\hline & & & MIN & MAX & MIN & MAX & MIN & MAX & UNT \\
\hline \(\mathrm{V}_{\mathrm{CC}}\) & Supply voltage & & 4.5 & 5.5 & 4.5 & 5.5 & 4.5 & 5.5 & V \\
\hline \(\mathrm{V}_{\mathrm{IH}}\) & High-level input voltage & & 2 & & 2 & & 2 & & V \\
\hline \(\mathrm{V}_{\text {IL }}\) & Low-level input voltage & & & 0.8 & & 0.8 & & 0.8 & V \\
\hline \({ }^{\mathrm{OH}}\) & High-level output current & Q outputs, Flags & & -8 & & -8 & & -8 & mA \\
\hline & Low-level output current & Q outputs & & 16 & & 16 & & 16 & mA \\
\hline L & Low-level ouput current & Flags & & 8 & & 8 & & 8 & \\
\hline \({ }^{\text {che lock }}\) & Clock frequency & & & 50 & & 40 & & 25 & MHz \\
\hline & & LDCK high or low & 7 & & 8 & & 12 & & \\
\hline & Pulse duration & UNCK high or low & 7 & & 8 & & 12 & & \\
\hline tw & Pulse duration & \(\overline{\text { PEN }}\) low & 7 & & 8 & & 12 & & ns \\
\hline & & RESET low & 10 & & 10 & & 12 & & \\
\hline & & D0-D17 before LDCK \(\uparrow\) & 5 & & 5 & & 5 & & \\
\hline \({ }^{\text {tsu }}\) & Setup time & \(\overline{\text { PEN }}\) before LDCK \(\uparrow\) & 5 & & 5 & & 5 & & ns \\
\hline & & LDCK inactive before \(\overline{\text { RESET }}\) high & 5 & & 6 & & 6 & & \\
\hline & & D0-D17 after LDCK \(\uparrow\) & 0 & & 0 & & 0 & & \\
\hline & Hold time & LDCK inactive after \(\overline{\text { RESET }}\) high & 5 & & 6 & & 6 & & \\
\hline th & Hold time & \(\overline{\text { PEN }}\) low after LDCK \(\uparrow\) & 3 & & 3 & & 3 & & \\
\hline & & \(\overline{\text { PEN }}\) high after LDCK \(\downarrow\) & 0 & & 0 & & 0 & & \\
\hline \(T_{\text {A }}\) & Operating free-air temper & & 0 & 70 & 0 & 70 & 0 & 70 & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|r|}{PARAMETER} & & TEST CONDIT & & MIN & TYP\# & MAX & UNIT \\
\hline \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{OH}}\)} & \(\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}\), & \(\mathrm{IOH}=-8 \mathrm{~mA}\) & & 2.4 & & & V \\
\hline \multirow[b]{2}{*}{VOL} & Flags & \(\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}\), & \(\mathrm{IOL}=8 \mathrm{~mA}\) & & & & 0.5 & \multirow[b]{2}{*}{V} \\
\hline & Q outputs & \(\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}\), & \(\mathrm{I}^{\mathrm{OL}}=16 \mathrm{~mA}\) & & & & 0.5 & \\
\hline \multicolumn{2}{|l|}{4} & \(\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}\), & \(\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}\) or 0 & & & & \(\pm 5\) & \(\mu \mathrm{A}\) \\
\hline \multicolumn{2}{|l|}{loz} & \(\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}\), & \(\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}\) or 0 & & & & \(\pm 5\) & \(\mu \mathrm{A}\) \\
\hline \multicolumn{2}{|l|}{ICC} & \(\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}\), & \(\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}-0.2 \mathrm{~V}\) or & & & & 400 & \(\mu \mathrm{A}\) \\
\hline \multicolumn{2}{|l|}{\(\Delta^{1} \mathrm{CC}{ }^{\text {§ }}\)} & \(\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}\), & One input at 3.4 V , & Other inputs at \(\mathrm{V}_{\text {CC }}\) or GND & & & 1 & mA \\
\hline \multicolumn{2}{|l|}{\(\mathrm{C}_{\mathrm{i}}\)} & \(V_{1}=0\), & \(f=1 \mathrm{MHz}\) & & & 4 & & pF \\
\hline \multicolumn{2}{|l|}{\(\mathrm{C}_{0}\)} & \(\mathrm{V}_{\mathrm{O}}=0\), & \(\mathrm{f}=1 \mathrm{MHz}\) & & & 8 & & pF \\
\hline
\end{tabular}
\(\ddagger\) All typical values are at \(\mathrm{V}_{C C}=5 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}\).
§This is the supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or \(\mathrm{V}_{\mathrm{CC}}\).

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
switching characteristics over recommended ranges of supply voltage and operating free－air temperature， \(\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}\)（unless otherwise noted）（see Figures 5 and 6）
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[t]{2}{*}{FROM （INPUT）} & \multirow[t]{2}{*}{TO （OUTPUT）} & \multicolumn{3}{|c|}{＇ACT7806－20} & \multicolumn{2}{|l|}{＇ACT7806－25} & \multicolumn{2}{|l|}{＇ACT7806－40} & \multirow[b]{2}{*}{UNIT} \\
\hline & & & MIN & TYPt & MAX & MIN & MAX & MIN & MAX & \\
\hline \(f_{\text {max }}\) & LDCK or UNCK & & 50 & & & 40 & & 25 & & MHz \\
\hline \multirow[b]{2}{*}{\({ }^{\text {tpd }}\)} & LDCK \(\uparrow\) & \multirow{3}{*}{Any Q} & 9 & & 20 & 9 & 22 & 9 & 24 & \multirow{3}{*}{ns} \\
\hline & UNCK \(\uparrow\) & & 6 & 11.5 & 15 & 6 & 18 & 6 & 20 & \\
\hline \(\mathrm{tpd}^{\ddagger}\) & UNCK \(\uparrow\) & & & 10.5 & & & & & & \\
\hline tplH & LDCK \(\uparrow\) & \multirow{3}{*}{EMPTY} & 6 & & 15 & 6 & 17 & 6 & 19 & \multirow{3}{*}{ns} \\
\hline \multirow[b]{2}{*}{tPHL} & UNCK \(\uparrow\) & & 6 & & 15 & 6 & 17 & 6 & 19 & \\
\hline & RESET Iow & & 4 & & 16 & 4 & 18 & 4 & 20 & \\
\hline tPHL & LDCK个 & \multirow{3}{*}{\(\overline{\text { FULL }}\)} & 6 & & 15 & 6 & 17 & 6 & 19 & \multirow{3}{*}{ns} \\
\hline \multirow[b]{2}{*}{\({ }^{\text {tPLH }}\)} & UNCK \(\uparrow\) & & 6 & & 15 & 6 & 17 & 6 & 19 & \\
\hline & RESET low & & 4 & & 18 & 4 & 20 & 4 & 22 & \\
\hline \multirow[b]{2}{*}{\({ }^{\text {tpd }}\)} & LDCK个 & \multirow{3}{*}{AF／AE} & 7 & & 18 & 7 & 20 & 7 & 22 & \multirow{3}{*}{ns} \\
\hline & UNCK \(\uparrow\) & & 7 & & 18 & 7 & 20 & 7 & 22 & \\
\hline tpLH & RESET low & & 2 & & 10 & 2 & 12 & 2 & 14 & \\
\hline tPLH & LDCK个 & \multirow{3}{*}{HF} & 5 & & 18 & 5 & 20 & 5 & 22 & \multirow{3}{*}{ns} \\
\hline \multirow[t]{2}{*}{tPHL} & －UNCK \(\uparrow\) & & 7 & & 18 & 7 & 20 & 7 & 22 & \\
\hline & RESET low & & 3 & & 12 & 3 & 14 & 3 & 16 & \\
\hline ten & \multirow[t]{2}{*}{\(\overline{O E}\)} & \multirow[t]{2}{*}{Any Q} & 2 & & 9 & 2 & － 10 & 2 & 11 & \multirow[t]{2}{*}{ns} \\
\hline \(\mathrm{t}_{\text {dis }}\) & & & 2 & & 10 & 2 & 11 & 2 & 12 & \\
\hline
\end{tabular}
\(\dagger\) All typical values are at \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) ．
\(\ddagger\) This parameter is measured at \(\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}\)（see Figure 3）．
operating characteristics， \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{ PARAMETER } & TEST CONDITIONS & TYP & UNIT \\
\hline \(\mathrm{C}_{\mathrm{pd}}\) & Power dissipation capacitance per FIFO channel & Outputs enabled & \(\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \quad \mathrm{f}=5 \mathrm{MHz}\) & 53 & pF \\
\hline
\end{tabular}

TYPICAL CHARACTERISTICS


Figure 3


Figure 4

\section*{TYPICAL CHARACTERISTICS}

\section*{calculating power dissipation}

With \(\mathrm{I}_{\mathrm{CC}(f)}\) taken from Figure 4, the maximum power dissipation \(\left(\mathrm{P}_{\mathrm{T}}\right)\) based on all data outputs changing states on each read can be calculated by:
\[
P_{T}=V_{C C} \times\left[l_{C C(f)}+\left(N \times \Delta l_{C C} \times d c\right)\right]+\Sigma\left(C_{L} \times V_{C C}{ }^{2} \times f_{0}\right)
\]

A more accurate power calculation based on device use and average number of data outputs switching can be found by:
\[
P_{T}=V_{C C} \times\left[I_{C C}+\left(N \times \Delta I_{C C} \times d c\right)\right]+\Sigma\left(C_{p d} \times V_{C C}{ }^{2} \times f_{i}\right)+\Sigma\left(C_{L} \times V_{C C^{2}} \times f_{0}\right)
\]
where:
\begin{tabular}{ll}
\(I_{C C}\) & \(=\) power-down ICc maximum \\
N & \(=\) number of inputs driven by a TTL device \\
\(\Delta I_{C C}\) & \(=\) increase in supply current \\
\(\mathrm{dc}_{\mathrm{C}}\) & \(=\) duty cycle of inputs at a TTL high level of 3.4 V \\
\(\mathrm{C}_{\mathrm{pd}}\) & \(=\) power dissipation capacitance \\
\(\mathrm{C}_{\mathrm{L}}\) & \(=\) output capacitive load \\
\(\mathrm{f}_{\mathrm{i}}\) & \(=\) data input frequency \\
\(\mathrm{f}_{\mathrm{O}}\) & \(=\) data output frequency
\end{tabular}

\section*{APPLICATION INFORMATION}


Figure 5. Word-Width Expansion: 256 Words by 36 Blts

\section*{PARAMETER MEASUREMENT INFORMATION}


LOAD CIRCUIT
TOTEM-POLE OUTPUTS
Figure 6. Standard CMOS Outputs (FULL, EMPTY, HF, AF/AE)

\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{PARAMETER} & R1, R2 & \(C_{L}{ }^{\dagger}\) & S1 \\
\hline \multirow[b]{2}{*}{\(t_{\text {ten }}\)} & tpZH & \multirow[b]{2}{*}{\(500 \Omega\)} & \multirow[b]{2}{*}{50 pF} & Open \\
\hline & tPZL & & & Closed \\
\hline \multirow[b]{2}{*}{\({ }^{\text {d }}\) dis} & tPHZ & \multirow[t]{2}{*}{\(500 \Omega\)} & \multirow[b]{2}{*}{50 pF} & Open \\
\hline & tplz & & & Closed \\
\hline \multicolumn{2}{|l|}{tpd} & \(500 \Omega\) & 50 pF & Open \\
\hline
\end{tabular}
† Includes probe and test-fixture capacitance
Figure 7. 3-State Outputs (Any Q)
- Member of the Texas Instruments Widebus \({ }^{\text {TM }}\) Family
- Load Clock and Unload Clock Can Be Asynchronous or Coincident
- 512 Words by 18 Blts
- Low-Power Advanced CMOS Technology
- Full, Empty, and Half-Full Flags
- Programmable Almost-Full/Almost-Empty Flag
- Fast Access Times of 15 ns With a 50-pF Load and All Data Outputs Switching Simultaneously
- Data Rates From 0 to 50 MHz
- 3-State Outputs
- Pin Compatible With SN74ACT7806 and SN74ACT7814
- Packaged in Shrink Small-Outline 300-mil (DL) Package Using 25-mil Center-to-Center Spacing

\section*{description}

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The SN74ACT7804 is a 512 -word by 18 -bit FIFO for high speed and fast access times. It processes data at rates up to 50 MHz and access times of 15 ns in a bit-parallel format.
Data is written into memory on a low-to-high transition at the load-clock (LDCK) input and is read out on a low-to-high transition at the unload-clock (UNCK) input. The memory is full when the number of words clocked in exceeds the number of words clocked out by 512 . When the memory is full, LDCK signals have no effect on the data residing in memory. When the memory is empty, UNCK signals have no effect.
Status of the FIFO memory is monitored by the full ( \(\overline{F U L L}\) ), empty (EMPTY), half-full (HF), and almost-full/almost-empty (AF/AE) flags. The FULL output is low when the memory is full and high when the memory is not full. The EMPTY output is low when the memory is empty and high when it is not empty. The HF output is high when the FIFO contains 256 or more words and is low when it contains 255 or less words. The AF/AE status flag is a programmable flag. The first one or two low-to-high transitions of LDCK after reset are used to program the almost-empty offset value ( X ) and the almost-full offset value ( Y ) if program enable (PEN) is low. The AF/AE flag is high when the FIFO contains X or less words or ( \(512-\mathrm{Y}\) ) or more words. The AF/AE flag is low when the FIFO contains between \((X+1)\) and \((511-Y)\) words.

\section*{description (continued)}

A low level on the reset ( \(\overline{\text { RESET }}\) ) input resets the internal stack pointers and sets FULL high, AF/AE high, HF low, and EMPTY low. The Q outputs are not reset to any specific logic level. The FIFO must be reset upon power up.
The first word loaded into empty memory causes EMPTY to go high and the data to appear on the Q outputs. It is important to note that the first word does not have to be unloaded. The data outputs are noninverting with respect to the data inputs and are in the high-impedance state when the output-enable ( \(\overline{\mathrm{OE}}\) ) input is high. The SN74ACT7804 is characterized for operation from \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\).

\section*{logic symbol \(\dagger\)}

\(\dagger\) This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
functional block diagram


Terminal Functions
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{2}{|r|}{TERMINAL} & \multirow[b]{2}{*}{1/0} & \multirow[b]{2}{*}{DESCRIPTION} \\
\hline NAME & NO. & & \\
\hline AF/AE & 24 & 0 & Almost-ful//almost-empty flag. Depth-offiset values can be programmed for AF/AE, or the default value of 64 can be used for both the almost-empty offset \((X)\) and the almost-full offset \((Y)\). AF/AE is high when memory contains X or less words or \((512 \mathrm{-} \mathrm{Y})\) or more words. AF/AE is high after reset. \\
\hline D0-D17 & \[
\begin{gathered}
2-9,11-12, \\
14-21
\end{gathered}
\] & 1 & 18-bit data input port \\
\hline EMPTY & 29 & 0 & Empty flag. EMPTY is low when the FIFO is empty. A FIFO reset also causes EMPTY to go low. \\
\hline FULL & 28 & 0 & Full flag. FULL is low when the FIFO is full. A FIFO reset causes FULL to go high. \\
\hline HF & 22 & 0 & Half-full flag. HF is high when the FIFO memory contains 256 or more words. HF is low after reset. \\
\hline LDCK & 25 & 1 & Load clock. Data is written to the FIFO on the rising edge of LDCK when FULL is high. \\
\hline \(\overline{\mathrm{OE}}\) & 56 & 1 & Output enable. When \(\overline{\mathrm{OE}}\) is high, the data outputs are in the high-impedance state. \\
\hline PEN & 23 & 1 & Program enable. After reset and before the first word is written to the FIFO, the binary value on DO-D7 is latched as an AF/AE offset value when PEN is low and LDCK is high. \\
\hline Q0-Q17 & \[
\begin{gathered}
33-34,36-38, \\
40-43,45-49, \\
51,53-55 \\
\hline
\end{gathered}
\] & 0 & 18-bit data output port \\
\hline RESET & 1 & 1 & Reset. A low level on \(\overline{\text { RESET }}\) resets the FIFO and drives AF/AE and FULL high and HF and EMPTY low. \\
\hline UNCK & 32 & 1 & Unload clock. Data is read from the FIFO on the rising edge of UNCK when EMPTY is high. \\
\hline
\end{tabular}

\section*{offset values for AF/AE}

The almost-full/almost-empty flag has two programmable limits: the almost-empty offset value \((X)\) and the almost-full offset value ( Y ). They can be programmed after the FIFO is reset and before the first word is written to memory. The AF/AE flag is high when the FIFO contains X or less words or \((512-\mathrm{Y})\) or more words.
To program the offset values, \(\overline{\text { PEN }}\) can be brought low after reset only when LDCK is low. On the following low-to-high transition of LDCK, the binary value on DO-D7 is stored as the almost-empty offset value \((X)\) and the almost-full offset value (Y). Holding PEN low for another low-to-high transition of LDCK reprograms \(Y\) to the binary value on DO-D7 at the time of the second LDCK low-to-high transition. Writes to the FIFO memory are disabled while the offsets are programmed. A maximum value of 255 can be programmed for either X or Y (see Figure 1). To use the default values of \(X=Y=64, \overline{P E N}\) must be held high.


Figure 1. Programming \(X\) and \(Y\) Separately

Figure 2. Write, Read, and Flag Timing Reference

\section*{absolute maximum ratings over operating free-air temperature range (unless otherwise noted) \(\dagger\)}
Supply voltage range, \(\mathrm{V}_{\mathrm{CC}}\) ..... -0.5 V to 7 V
Input voltage, \(\mathrm{V}_{1}\) ..... 7 V
Voltage applied to a disabled 3 -state output ..... 5.5 V
Operating free-air temperature range, \(T_{A}\) ..... \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\)
Storage temperature range, \(\mathrm{T}_{\text {stg }}\) ..... \(-65^{\circ} \mathrm{C}\) to \(150^{\circ} \mathrm{C}\)
\(\dagger\) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability

\section*{recommended operating conditions}

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|r|}{PARAMETER} & \multicolumn{3}{|c|}{TEST CONDITIONS} & MIN & TYP \(\ddagger\) & MAX & UNIT \\
\hline \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{OH}}\)} & \(\mathrm{V}_{C C}=4.5 \mathrm{~V}\), & \(\mathrm{IOH}=-8 \mathrm{~mA}\) & & 2.4 & & & V \\
\hline \multirow[b]{2}{*}{\(\mathrm{V}_{\text {OL }}\)} & Flags & \(\mathrm{V}_{C C}=4.5 \mathrm{~V}\), & \(\mathrm{OL}=8 \mathrm{~mA}\) & & & & 0.5 & \multirow[b]{2}{*}{V} \\
\hline & Q outputs & \(\mathrm{V}_{C C}=4.5 \mathrm{~V}\), & \(\mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA}\) & & & & 0.5 & \\
\hline \multicolumn{2}{|l|}{4} & \(\mathrm{V}_{C C}=5.5 \mathrm{~V}\), & \(\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}\) or 0 & & & & \(\pm 5\) & \(\mu \mathrm{A}\) \\
\hline \multicolumn{2}{|l|}{loz} & \(\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}\), & \(\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}\) or 0 & & & & \(\pm 5\) & \(\mu \mathrm{A}\) \\
\hline \multicolumn{2}{|l|}{ICC} & \(\mathrm{V}_{C C}=5.5 \mathrm{~V}\), & \(\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}-0.2 \mathrm{~V}\) or & & & & 400 & \(\mu \mathrm{A}\) \\
\hline \multicolumn{2}{|l|}{\(\mathrm{\Delta l}_{\mathrm{cc}}{ }^{\text {§ }}\)} & \(\mathrm{V}_{C C}=5.5 \mathrm{~V}\), & One input at 3.4 V , & Other inputs at \(\mathrm{V}_{\mathrm{CC}}\) or GND & & & 1 & mA \\
\hline \multicolumn{2}{|l|}{\(\mathrm{C}_{\mathrm{i}}\)} & \(V_{1}=0\), & \(f=1 \mathrm{MHz}\) & & & 4 & & pF \\
\hline \multicolumn{2}{|l|}{\(\mathrm{C}_{0}\)} & \(\mathrm{V}_{\mathrm{O}}=0\), & \(f=1 \mathrm{MHz}\) & & & 8 & & pF \\
\hline
\end{tabular}
\(\ddagger\) All typical values are at \(\mathrm{V}_{C C}=5 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}\).
§ This is the supply current for each input that is at one of the specified TTL voltage levels rather 0 V or \(\mathrm{V}_{\mathrm{CC}}\).
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, \(\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}\) (unless otherwise noted) (see Figures 5 and 6)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { FROM } \\
& \text { (INPUT) }
\end{aligned}
\]} & \multirow[t]{2}{*}{TO (OUTPUT)} & \multicolumn{3}{|c|}{'ACT7804-20} & \multicolumn{2}{|l|}{'ACT7804-25} & \multicolumn{2}{|l|}{'ACT7804-40} & \multirow[b]{2}{*}{UNIT} \\
\hline & & & MIN & TYPt & MAX & MIN & MAX & MIN & MAX & \\
\hline \({ }_{\text {max }}\) & LDCK or UNCK & & 50 & & & 40 & & 25 & & MHz \\
\hline \(t_{\text {pd }}\) & LDCK \(\uparrow\) & \multirow{3}{*}{Any Q} & 9 & & 20 & 9 & 22 & 9 & 24 & \multirow{3}{*}{ns} \\
\hline \(\mathrm{tpd}^{\text {d }}\) & UNCK \(\uparrow\) & & 6 & 11.5 & 15 & 6 & 18 & 6 & 20 & \\
\hline \(t_{\text {pd }}{ }^{\ddagger}\) & UNCK \(\uparrow\) & & & 10.5 & & & & & & \\
\hline tPLH & LDCK \(\uparrow\) & \multirow{3}{*}{EMPTY} & 6 & & 15 & 6 & 17 & 6 & 19 & \multirow{3}{*}{ns} \\
\hline tPHL & UNCK \(\uparrow\) & & 6 & & 15 & 6 & 17 & 6 & 19 & \\
\hline tPHL & RESET low & & 4 & & 16 & 4 & 18 & 4 & 20 & \\
\hline tPHL & LDCK \(\uparrow\) & \multirow{3}{*}{FULL} & 6 & & 15 & 6 & 17 & 6 & 19 & \multirow{3}{*}{ns} \\
\hline tPLH & UNCK个 & & 6 & & 15 & 6 & 17 & 6 & 19 & \\
\hline tpLH & RESET low & & 4 & & 18 & 4 & 20 & 4 & 22 & \\
\hline \(t_{\text {pd }}\) & LDCK \(\uparrow\) & \multirow{3}{*}{AF/AE} & 7 & & 18 & 7 & 20 & 7 & 22 & \multirow{3}{*}{ns} \\
\hline tpd & UNCK个 & & 7 & & 18 & 7 & 20 & 7 & 22 & \\
\hline tplH & RESET low & & 2 & & 10 & 2 & 12 & 2 & 14 & \\
\hline tPLH & LDCK \(\uparrow\) & \multirow{3}{*}{HF} & 5 & & 18 & 5 & 20 & 5 & 22 & \multirow{3}{*}{ns} \\
\hline tPHL & UNCK \(\uparrow\) & & 7 & & 18 & 7 & 20 & 7 & 22 & \\
\hline tPHL & RESET low & & 3 & & 12 & 3 & 14 & 3 & 16 & \\
\hline ten & \multirow[t]{2}{*}{\(\overline{O E}\)} & \multirow[t]{2}{*}{Any Q} & 2 & & 9 & 2 & 10 & 2 & 11 & \multirow[t]{2}{*}{ns} \\
\hline \(\mathrm{t}_{\text {dis }}\) & & & 2 & & 10 & 2 & 11 & 2 & 12 & \\
\hline
\end{tabular}
\(\dagger\) All typical values are at \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
\(\ddagger\) This parameter is measured at \(\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}\) (see Figure 3).
operating characteristics, \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
\begin{tabular}{|ll|l|c|c|c|}
\hline \multicolumn{3}{|c|}{ PARAMETER } & TEST CONDITIONS & TYP & UNIT \\
\hline\(C_{p d}\) & Power dissipation capacitance per FIFO channel & Outputs enabled & \(\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \quad \mathrm{f}=5 \mathrm{MHz}\) & 53 & pF \\
\hline
\end{tabular}

\section*{TYPICAL CHARACTERISTICS}


Figure 3


Figure 4

\section*{TYPICAL CHARACTERISTICS}

\section*{calculating power dissipation}

With \(\mathrm{I}_{\mathrm{CC}(f)}\) taken from Figure 4, the maximum power dissipation \(\left(\mathrm{P}_{\mathrm{T}}\right)\) based on all data outputs changing states on each read can be calculated by:
\[
P_{T}=V_{C C} \times\left[l_{C C}(f)+\left(N \times \Delta l_{C C} \times d c\right)\right]+\Sigma\left(C_{L} \times V_{C C}{ }^{2} \times f_{0}\right)
\]

A more accurate power calculation based on device use and average number of data outputs switching can be found by:
\[
\mathrm{P}_{\mathrm{T}}=\mathrm{V}_{\mathrm{Cc}} \times\left[\mathrm{l}_{\mathrm{Cc}}+\left(\mathrm{N} \times \Delta \mathrm{l}_{\mathrm{Cc}} \times \mathrm{dc}\right)\right]+\Sigma\left(\mathrm{C}_{\mathrm{pd}} \times \mathrm{V}_{\mathrm{Cc}}{ }^{2} \times f_{i}\right)+\Sigma\left(\mathrm{C}_{\mathrm{L}} \times \mathrm{V}_{\left.c c^{2} \times f_{0}\right)}\right.
\]
where:
\(I_{C C}=\) power-down ICC maximum
\(N\)
\(\Delta I_{C C}=\) number of inputs driven by a TTL device
\(d=\) duty cyce in supply of inputs at a a TTL high level of 3.4 V
\(\mathrm{C}_{\mathrm{C}}\)
\(\mathrm{C}_{\mathrm{pd}}=\) power dissipation capacitance
\(\mathrm{C}_{\mathrm{L}}=\) output capacitive load
\(\mathrm{f}_{\mathrm{i}}=\) data input frequency
\(\mathrm{f}_{\mathrm{O}}=\) data output frequency

\section*{APPLICATION INFORMATION}


Figure 5. Word-Width Expansion: 512 Words by 36 Blts

\section*{PARAMETER MEASUREMENT INFORMATION}


Figure 6. Standard CMOS Outputs (FULL, EMPTY, HF, AF/AE)

\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{PARAMETER} & R1, R2 & \(C_{L} \dagger\) & S1 \\
\hline \multirow[b]{2}{*}{ten} & tPZH & \multirow[t]{2}{*}{\(500 \Omega\)} & \multirow[b]{2}{*}{50 pF} & Open \\
\hline & tPZL & & & Closed \\
\hline \multirow[b]{2}{*}{\({ }^{\text {tdis }}\)} & tPHZ & \multirow[t]{2}{*}{\(500 \Omega\)} & \multirow[b]{2}{*}{50 pF} & Open \\
\hline & tplz & & & Closed \\
\hline \multicolumn{2}{|l|}{\(t_{\text {pd }}\)} & \(500 \Omega\) & 50 pF & Open \\
\hline
\end{tabular}

FIgure 7. 3-State Outputs (Any Q)
- Member of the Texas Instruments Widebus \({ }^{\text {TM }}\) Family
- Independent Asynchronous Inputs and Outputs
- Produced in Advanced BICMOS Technology
- Two Separate \(512 \times 18\) FIFOs Buffering Data in Opposite Directions
- Programmable Almost-Full/Almost-Empty Flags
- Empty, Full, and Half-Full Flags
- Fast Access Times of 12 ns With a \(50-\mathrm{pF}\) Load and Simultaneous Switching Data Outputs
- Supports Clock Rates up to 67 MHz
- Available in 80-Pin Quad Flat (PH) and Space-Saving 80-Pin Thin Quad Flat (PN) Packages
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{4}{|c|}{PH PACKAGE (TOP VIEW)} \\
\hline \multicolumn{4}{|c|}{} \\
\hline \multicolumn{4}{|c|}{\(\bigcirc 80797877767574737271706968676665\)} \\
\hline \(\overline{\text { RSTA }}\) & 1 & 64 & \(\square \overline{\mathrm{RSTB}}\) \\
\hline PENA & 2 & 63 & \(\square\) PENB \\
\hline AF/AEA & 3 & 62 & \(\square\) AF/AEB \\
\hline HFA & 4 & 61 & \(\square \mathrm{HFB}\) \\
\hline FULLA & 5 & 60 & \(\square\) FULLB \\
\hline GND & 6 & 59 & \(\square\) GND \\
\hline AO & 7 & 58 & \(\square \mathrm{BO}\) \\
\hline A1 & 8 & 57 & \(\square \mathrm{B} 1\) \\
\hline \(\mathrm{V}_{\mathrm{CC}}\) & 9 & 56 & \(\mathrm{V}_{\mathrm{CC}}\) \\
\hline A2 & 10 & 55 & \(\square \mathrm{B} 2\) \\
\hline A3 & 11 & 54 & B3 \\
\hline GND & 12 & 53 & \(\square\) GND \\
\hline A4 & 13 & 52 & \(\square\) B4 \\
\hline A5 & 14 & 51 & \(\square \mathrm{B} 5\) \\
\hline GND & 15 & 50 & \(\square\) GND \\
\hline A6 & 16 & 49 & B6 \\
\hline A7 & 17 & 48 & - B7 \\
\hline GND & 18 & 47 & \(\square \mathrm{GND}\) \\
\hline A8 & 19 & 46 & B8 \\
\hline A9 & 20 & 45 & \(\square \mathrm{B9}\) \\
\hline Vcc & 21 & 44 & \(\mathrm{V}_{\mathrm{CC}}\) \\
\hline A10 & 22 & 43 & \(\square \mathrm{B10}\) \\
\hline A11 & 23 & 42 & B11 \\
\hline GND \(\square^{-1}\) & 24 & 41 & \(\square\) GND \\
\hline \multicolumn{4}{|c|}{25262728293031323334353637383940} \\
\hline \multicolumn{4}{|c|}{\multirow[b]{2}{*}{\begin{tabular}{l}
Nㅡㄴ \\

\end{tabular}}} \\
\hline & & & \\
\hline
\end{tabular}


\section*{description}

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The SN74ABT7820 is arranged as two 512 by 18-bit FIFOs for high speed and fast access times. It processes data at rates from 0 to 67 MHz with access times of 12 ns in a bit-parallel format.

The SN74ABT7820 consists of bus-transceiver circuits, two \(512 \times 18\) FIFOs, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal FIFO memories. Enable inputs (GAB and GBA) control the transceiver functions. The SAB and SBA control inputs select whether real-time or stored data is transferred. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. Figure 1 illustrates the eight fundamental bus-management functions that can be performed with the SN74ABT7820.

The SN74ABT7820 is characterized for operation from \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\).


Figure 1. Bus-Management Functions

SELECT-MODE CONTROL TABLE
\begin{tabular}{|cc|c|c|}
\hline \multicolumn{2}{|c|}{ CONTROL } & \multicolumn{2}{|c|}{ OPERATION } \\
\hline SBA & SAB & A BUS & B BUS \\
\hline L & L & Real-time B to \(A\) bus & Real-time \(A\) to \(B\) bus \\
\hline H & L & FIFO B to \(A\) bus & Real-time \(A\) to \(B\) bus \\
\hline L & H & Real-time B to \(A\) bus & FIFO \(A\) to \(B\) bus \\
\hline H & H & FIFO B to \(A\) bus & FIFO A to \(B\) bus \\
\hline
\end{tabular}

OUTPUT-ENABLE CONTROL TABLE
\begin{tabular}{|cc|c|c|}
\hline \multicolumn{2}{|c|}{ CONTROL } & \multicolumn{2}{|c|}{ OPERATION } \\
\hline GBA & GAB & A BUS & B BUS \\
\hline L & L & Isolation/input to \(A\) bus & Isolation/input to \(B\) bus \\
\hline H & L & A bus enabled & Isolation/input to \(B\) bus \\
\hline L & H & Isolation/input to \(A\) bus & B bus enabled \\
\hline H & H & A bus enabled & B bus enabled \\
\hline
\end{tabular}

Figure 1. Bus-Management Functions (Continued)

\section*{logic symbol \(\dagger\)}

\(\dagger\) This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the PH package.
logic diagram (positive logic)


\section*{Terminal Functions}
\begin{tabular}{|c|c|c|}
\hline TERMINAL & I/O & DESCRIPTION \\
\hline A0-A17 & I/O & Port-A data. The 18-bit bidirectional data port for side A. \\
\hline AF/AEA & 0 & FIFO A almost-full/almost-empty flag. Depth-offset values can be programmed for AF/AEA or the default value of 128 can be used for both the almost-empty offset ( \(X\) ) and the almost-full offset ( \(Y\) ). AF/AEA is high when FIFO A contains \(X\) or less words or ( \(512-Y\) ) or more words. AF/AEA is set high after FIFO \(A\) is reset. \\
\hline AF/AEB & 0 & FIFOB almost-full/almost-empty flag. Depth-offset values can be programmed for AF/AEB or the default value of 128 can be used for both the almost-empty offset \((X)\) and the almost-full offset \((Y)\). AF/AEB is high when FIFO B contains \(X\) or less words or \((512-Y)\) or more words. AF/AEB is set high after FIFO B is reset. \\
\hline B0-B17 & 1/O & Port-B data. The 18-bit bidirectional data port for side B. \\
\hline EMPTYA & 0 & FIFO A empty flag. EMPTYA is low when FIFO \(A\) is empty and high when FIFO \(A\) is not empty. EMPTYA is set low after FIFO \(A\) is reset. \\
\hline EMPTYB & 0 & FIFO B empty flag. \(\overline{\text { EMPTYB }}\) is low when FIFO \(B\) is empty and high when FIFO \(B\) is not empty. \(\overline{\text { EMPTYB }}\) is set low after FIFO \(B\) is reset. \\
\hline \(\overline{\text { FULLA }}\) & 0 & FIFO A full flag. \(\overline{\text { FULLA }}\) is low when FIFO \(A\) is full and high when FIFO \(A\) is not full. \(\overline{\text { FULLA }}\) is set high after FIFO \(A\) is reset. \\
\hline \(\overline{\text { FULLB }}\) & 0 & FIFO \(B\) full flag. \(\overline{\text { FULLB }}\) is low when FIFO \(B\) is full and high when FIFO \(B\) is not full. \(\overline{\text { FULLB }}\) is set high after FIFO \(B\) is reset. \\
\hline GAB & I & Port-B output enable. B0-B17 outputs are active when GAB is high and in the high-impedance state when GAB is low. \\
\hline GBA & 1 & Port-A output enable. A0-A17 outputs are active when GBA is high and in the high-impedance state when GBA is low. \\
\hline HFA & 0 & FIFO A half-full flag. HFA is high when FIFO A contains 256 or more words and is low when FIFO A contains 255 or less words. HFA is set low after FIFO \(A\) is reset. \\
\hline HFB & 0 & FIFO B half-full flag. HFB is high when FIFO B contains 256 or more words and is low when FIFO B contains 255 or less words. HFB is set low after FIFO B is reset. \\
\hline LDCKA & 1 & FIFO A load clock. Data is written into FIFO A on a low-to-high transition of LDCKA when FULLA is high. The first word written into an empty FIFO \(A\) is sent directly to the FIFO A data outputs. \\
\hline LDCKB & I & FIFO B load clock. Data is written into FIFO B on a low-to-high transition of LDCKB when FULLB is high. The first word written into an empty FIFO \(B\) is sent directly to the FIFO B data outputs. \\
\hline \(\overline{\text { PENA }}\) & 1 & FIFO A program enable. After reset and before a word is written into FIFO A, the binary value on A0-A7 is latched as an AF/AEA offset value when PENA is low and LDCKA is high. \\
\hline PENB & 1 & FIFO B program enable. After reset and before a word is written into FIFO B, the binary value on B0-B7 is latched as an AF/AEB offset value when \(\overline{\text { PENB }}\) is low and LDCKB is high. \\
\hline \(\overline{\text { RSTA }}\) & 1 & FIFO A reset. A low level on \(\overline{\text { RSTA }}\) resets FIFO A forcing EMPTYA low, HFA low, \(\overline{\text { FULLA }}\) high, and AF/AEA high. \\
\hline \(\overline{\mathrm{RSTB}}\) & 1 & FIFO B reset. A low level on \(\overline{R S T B}\) resets FIFO B forcing EMPTYB low, HFB low, FULLB high, and AF/AEB high. \\
\hline SAB & 1 & Port-B read select. SAB selects the source of \(B 0-B 17\) read data. A low level selects real-time data from \(A 0-A 17\). \(A\) high level selects the FIFO A output. \\
\hline SBA & 1 & Port-A read select. SBA selects the source of A0-A17 read data. A low level selects real-time data from B0-B17. A high level selects the FIFO B output. \\
\hline UNCKA & 1 & FIFO A unload clock. Data is read from FIFO A on a low-to-high transition of UNCKA when EMPTYA is high. \\
\hline UNCKB & 1 & FIFO B unload clock. Data is read from FIFO B on a low-to-high transition of UNCKB when EMPTYB is high. \\
\hline
\end{tabular}
timing diagram for FIFO A \(\dagger\)

\({ }^{\dagger} \mathrm{SAB}=\mathrm{GAB}=\mathrm{H}, \mathrm{GBA}=\mathrm{L}\)
Operation of FIFO \(B\) is identical to that of FIFO A.

\section*{offset values for AF/AE}

The almost-full/almost-empty flag of each FIFO has two programmable limits: the almost-empty offset value (X) and the almost-full offset value ( Y ). The offsets of a flag can be programmed from the input of its FIFO after it is reset and before any data is written to its memory. An AF/AE flag is high when its FIFO contains X or less words or ( \(512-\mathrm{Y}\) ) or more words.

To program the offset values for AF/AEA, program enable ( \(\overline{\text { PENA }}\) ) can be brought low after FIFO A is reset and only when LDCKA is low. On the following low-to-high transition of LDCKA, the binary value on AO-A7 is stored as the almost-empty offset value ( X ) and the almost-full offset value ( Y ). Holding PENA low for another low-to-high transition of LDCKA reprograms \(Y\) to the binary value on AO-A7 at the time of the second LDCKA low-to-high transition.
\(\overline{\text { PENA }}\) can be brought back high only when LDCKA is low during the first two LDCKA cycles. \(\overline{\text { PENA }}\) can be brought high at any time after the second LDCKA pulse returns low. A maximum value of 255 can be programmed for either \(X\) or \(Y\) (see Figure 2). To use the default values of \(X=Y=128\) for AF/AEA, PENA must be tied high. No data is stored in the FIFO when its AF/AE offsets are programmed. The AF/AEB flag is programmed in the same manner. PENB enables LDCKB to program the AF/AEB offset values taken from B0-B7.


Figure 2. Programming \(X\) and \(Y\) Separately for AF/AEA

\section*{SN74ABT7820}

\section*{\(512 \times 18 \times 2\)}

\section*{STROBED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY}

SCAS206B - AUGUST 1991 - REVISED SEPTEMBER 1995

\section*{absolute maximum ratings over operating free-air temperature (unless otherwise noted) \(\dagger\)}

> Supply voltage range, \(\mathrm{V}_{\mathrm{CC}}\) -0.5 V to 7 V

> Voltage range applied to any output in the high state or power-off state, \(\mathrm{V}_{\mathrm{O}} \ldots \ldots . . . .\).
> Current into any output in the low state, \(\mathrm{I}_{\mathrm{O}} \ldots . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .\).
> Input clamp current, \(\mathrm{I}_{\mathrm{K}}\left(\mathrm{V}_{1}<0\right)\)...................................................................... - 18 mA

> Storage temperature range, \(\mathrm{T}_{\text {stg }}\)
> \(-65^{\circ} \mathrm{C}\) to \(150^{\circ} \mathrm{C}\)
> \(\dagger\) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
> NOTE 1: The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

\section*{recommended operating conditions}
\begin{tabular}{|ll|r|c|}
\hline & & MIN & NOM \\
\hline \(\mathrm{V}_{\mathrm{CC}}\) & Supply voltage & 4.5 & 4.5 \\
\hline \(\mathrm{~V}_{\mathrm{IH}}\) & Migh-level input voltage & 5.5 & UNIT \\
\hline \(\mathrm{V}_{\mathrm{IL}}\) & Low-level input voltage & 2 & \\
\hline \(\mathrm{~V}_{\mathrm{I}}\) & Input voltage & & V \\
\hline OH & High-level output current & 0 & 0.8 \\
\hline IOL & Low-level output current & V \\
\hline\(\Delta \mathrm{V} / \Delta \mathrm{V}\) & Input transition rise or fall rate & V & V \\
\hline \(\mathrm{T}_{\mathrm{A}}\) & Operating free-air temperature & -12 & mA \\
\hline
\end{tabular}
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|r|}{PARAMETER} & \multicolumn{4}{|c|}{TEST CONDITIONS} & MIN & TYP \(\ddagger\) & MAX & UNIT \\
\hline \multicolumn{2}{|l|}{\(\mathrm{V}_{\text {IK }}\)} & \(\mathrm{V}_{C C}=4.5 \mathrm{~V}\), & \multicolumn{3}{|l|}{\(\mathrm{I}=-18 \mathrm{~mA}\)} & & & -1.2 & V \\
\hline \multicolumn{2}{|l|}{\multirow{3}{*}{VOH}} & \(\mathrm{V}_{C C}=4.5 \mathrm{~V}\), & \multicolumn{3}{|l|}{\(\mathrm{IOH}=-3 \mathrm{~mA}\)} & \multicolumn{3}{|l|}{2.5} & \multirow[t]{3}{*}{V} \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}\), & \multicolumn{3}{|l|}{\(\mathrm{I}_{\mathrm{OH}}=-3 \mathrm{~mA}\)} & \multicolumn{3}{|l|}{3} & \\
\hline & & \(V_{C C}=4.5 \mathrm{~V}\), & \[
\mathrm{IOH}=-
\] & & & \multicolumn{3}{|l|}{2} & \\
\hline \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{OL}}\)} & \(\mathrm{V}_{C C}=4.5 \mathrm{~V}\), & \multicolumn{3}{|l|}{\[
\mathrm{IOL}=24 \mathrm{~mA}
\]} & & & 0.55 & V \\
\hline \multicolumn{2}{|l|}{I} & \(\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}\), & \multicolumn{3}{|l|}{\(\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}\) or GND} & & & \(\pm 5\) & \(\mu \mathrm{A}\) \\
\hline \multicolumn{2}{|l|}{\({ }^{\text {OZH }}\) §} & \(\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}\), & \multicolumn{3}{|l|}{\(\mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V}\)} & & & 50 & \(\mu \mathrm{A}\) \\
\hline \multicolumn{2}{|l|}{\({ }^{\text {l OZL }}\) §} & \(\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}\), & \multicolumn{3}{|l|}{\(\mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V}\)} & & & -50 & \(\mu \mathrm{A}\) \\
\hline \multicolumn{2}{|l|}{\(10{ }^{1 /}\)} & \(\mathrm{V}_{C C}=5.5 \mathrm{~V}\), & \multicolumn{3}{|l|}{\(\mathrm{V}_{\mathrm{O}}=2.5 \mathrm{~V}\)} & -40 & \(-100\) & -180 & mA \\
\hline \multirow{3}{*}{\({ }^{\text {ICC }}\)} & & \multirow{3}{*}{\(\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}\),} & \multirow{3}{*}{\(10=0\),} & \multirow{3}{*}{\(V_{l}=V_{C C}\) or GND} & Outputs high & & & 15 & \multirow{3}{*}{mA} \\
\hline & & & & & Outputs low & & & 95 & \\
\hline & & & & & Outputs disabled & & & 15 & \\
\hline \(\mathrm{C}_{\mathrm{i}}\) & Control inputs & \multicolumn{4}{|l|}{\(\mathrm{V}_{1}=2.5 \mathrm{~V}\) or 0.5 V} & & 6 & & pF \\
\hline \(\mathrm{C}_{0}\) & Flags & \multicolumn{4}{|l|}{\(\mathrm{V}_{\mathrm{O}}=2.5 \mathrm{~V}\) or 0.5 V} & & 4 & & pF \\
\hline \(\mathrm{C}_{\text {io }}\) & A or B ports & \multicolumn{4}{|l|}{\(\mathrm{V}_{\mathrm{O}}=2.5 \mathrm{~V}\) or 0.5 V} & & 8 & & pF \\
\hline
\end{tabular}
\(\ddagger\) All typical values are at \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
§ The parameters \(\mathrm{IOZH}^{2}\) and lozL include the input leakage current.
\({ }^{\top}\) Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
timing requirements over recommended operating free-air temperature range (unless otherwise noted)


\section*{STROBED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY}

SCAS206B - AUGUST 1991 - REVISED SEPTEMBER 1995
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, \(\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}\) (unless otherwise noted) (see Figure 5)

\(\dagger\) All typical values are at \(5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
\(\ddagger\) This parameter is measured with a \(30-\mathrm{pF}\) load (see Figure 3).
§ These parameters are measured with the internal output state of the storage register opposite to that of the bus input.


Figure 3


Figure 4

\section*{TYPICAL CHARACTERISTICS}

\section*{calculating power dissipation}

With \(\mathrm{ICC}_{\mathrm{f}}\) ) taken from Figure 4, the maximum power dissipation \(\left(\mathrm{P}_{\mathrm{T}}\right)\) based on all outputs changing states on each read can be calculated by:
\[
P_{T}=V_{C C} \times I_{C C}(f)+\Sigma\left(C_{L} \times V_{C C}^{2} \times f_{0}\right)
\]
where:
\[
\begin{aligned}
\mathrm{I}_{\mathrm{CC}(f)} & =\text { maximum } \mathrm{I}_{\mathrm{CC}} \text { per clock frequency } \\
\mathrm{C}_{\mathrm{L}} & =\text { output capacitive load } \\
\mathrm{f}_{0} & =\text { data output frequency }
\end{aligned}
\]

PARAMETER MEASUREMENT INFORMATION

\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{PARAMETER} & R1, R2 & \(c_{L} \dagger\) & S1 \\
\hline \multirow[b]{2}{*}{ten} & tpZH & \multirow[b]{2}{*}{\(500 \Omega\)} & \multirow[b]{2}{*}{50 pF} & Open \\
\hline & tPZL & & & Closed \\
\hline \multirow[b]{2}{*}{\({ }^{\text {did }}\)} & tphz & \multirow{2}{*}{\(500 \Omega\)} & \multirow{2}{*}{50 pF} & Open \\
\hline & tplz & & & Closed \\
\hline \multicolumn{2}{|l|}{\(t_{\text {pd }}\)} & \(500 \Omega\) & 50 pF & Open \\
\hline
\end{tabular}
\(\dagger\) Includes probe and test-fixture capacitance
Figure 5. Load Circuit and Voltage Waveforms
－Load and Unload Clocks Can Be Asynchronous or Coincident
－Low－Power Advanced CMOS Technology
－ 1024 Words \(\times 18\) Bits
－Programmable Almost－Full／Almost－Empty Flag
－Empty，Full，and Half－Full Flags
－Fast Access Times of 30 ns With a 50－pF Load
－Fall－Through Time Is 20 ns Typical
－Data Rates From 0 to 40 MHz
－High－Output Drive for Direct Bus Interface
－3－State Outputs
－Available in 68－Pin PLCC（FN）and 80－Pin Thin Quad Flat（PN）Packages
\begin{tabular}{|c|c|c|}
\hline \multicolumn{3}{|c|}{FN PACKAGE （TOP VIEW）} \\
\hline \multicolumn{3}{|c|}{} \\
\hline &  & \\
\hline D14 &  & \(\mathrm{V}_{\mathrm{cc}}\) \\
\hline D13 & 11 59［］ & Q14 \\
\hline D12 & 12 58 & Q13 \\
\hline D11 & 13 57［ & GND \\
\hline D10 & 14 560 & Q12 \\
\hline D9 & 15 550 & Q11 \\
\hline \(\mathrm{V}_{\mathrm{Cc}}\) & 16 －54［10 & \(\mathrm{V}_{\mathrm{Cc}}\) \\
\hline D8 & 17 －53［101 & Q10 \\
\hline GND & 18 －520 & Q9 \\
\hline D7 & 19 －51［ & GND \\
\hline D6 & 20 50П & Q8 \\
\hline D5 & 21 －49［］ & Q7 \\
\hline D4 & 22 －48［ & \(\mathrm{V}_{\mathrm{CC}}\) \\
\hline D3 & 23 －47［ & Q6 \\
\hline D2 & \(24 \times 46\) & Q5 \\
\hline D1 & 125 & GND \\
\hline DO & ［26 \(2728293031323334353637383940414243^{44}\) & Q4 \\
\hline &  & \\
\hline & 若关首云之 & \\
\hline
\end{tabular}

NC－No internal connection


NC - No internal connection

\section*{description}

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The SN74ACT7802 is a 1024 -word by 18 -bit FIFO for high-speed applications. It processes data in a bit-parallel format at rates up to 40 MHz and access times of 30 ns .
Data is written into the FIFO memory on a low-to-high transition on the load-clock (LDCK) input and is read out on a low-to-high transition on the unload-clock (UNCK) input. The memory is full when the number of words clocked in exceeds by 1024 the number of words clocked out. When the memory is full, LDCK has no effect on the data in the memory; when the memory is empty, UNCK has no effect.
A low level on the reset ( \(\overline{\text { RESET }}\) ) input resets the FIFO internal clock stack pointers and sets FULL high, AF/AE high, HF low, and EMPTY low. The Q outputs are not reset to any specific logic level. The FIFO must be reset upon power up. The Q outputs are noninverting and are in the high-impedance state when the output-enable (OE) input is low.

When writing to the FIFO after a reset pulse or when the FIFO is empty, the first active transition on LDCK drives EMPTY high and causes the first word written to the FIFO to appear on the Q outputs. An active transition on UNCK is not required to read the first word written to the FIFO. Each subsequent read from the FIFO requires an active transition on UNCK.

The SN74ACT7802 can be cascaded in the word-width direction but not in the word-depth direction.
The SN74ACT7802 is characterized for operation from \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\).
logic symbolt

\(\dagger\) This symbol is in accordance with ANSIIIEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the FN package.

\section*{functional block diagram}


Terminal Functions
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{2}{|r|}{TERMINAL} & \multirow[b]{2}{*}{1/0} & \multirow[b]{2}{*}{DESCRIPTION} \\
\hline NAME & No.t & & \\
\hline AF/AE & 33 & 0 & Almost-full/almost-empty flag. Depth-offset values can be programmed for AF/AE, or the default value of 256 can be used for the almost-empty almost-full offiset ( X ). AF/AE is high when memory contains X or less words or ( \(1024-X\) ) or more words. AF/AE is high after reset. \\
\hline \(\overline{\text { DAF }}\) & 27 & 1 & Define almost full flag. The high-to-low transition of \(\overline{\text { DAF }}\) stores the binary value of data inputs as the almost-full/almost-empty offset value (X). With DAF held low, a low pulse on RESET defines AF/AE using X . \\
\hline D0-D17 & \[
\begin{gathered}
\hline 7-15,17, \\
19-26
\end{gathered}
\] & 1 & 18-bit data input port \\
\hline EMPTY & 66 & 0 & Empty flag. EMPTY is low when the FIFO is empty. A FIFO reset also causes EMPTY to go low. \\
\hline FULL & 35 & 0 & Full flag. FULL is low when the FIFO is full. A FIFO reset causes FULL to go high. \\
\hline HF & 36 & 0 & Hali-full flag. HF is high when the FIFO memory contains 512 or more words. HF is low after reset. \\
\hline LDCK & 29 & 1 & Load clock. Data is written to the FIFO on the rising edge of LDCK when FULL is high. \\
\hline OE & 2 & 1 & Output enable. When OE is low, the data outputs are in the high-impedance state. \\
\hline Q0-Q17 & \[
\begin{gathered}
\hline 38-39,41-42, \\
44,46-47, \\
49-50,52-53, \\
55-56,58-59, \\
61,63-64 \\
\hline
\end{gathered}
\] & 0 & 18-bit data output port \\
\hline RESET & 1 & 1 & Reset. A low level on \(\overline{\text { RESET }}\) resets the FIFO and drives AF/AE and FULL high and HF and EMPTY low. \\
\hline UNCK & 5 & 1 & Unload clock. Data is read from the FIFO on the rising edge of UNCK when EMPTY is high. \\
\hline
\end{tabular}

\footnotetext{
\(\dagger\) Pin numbers shown are for the FN package.
}

\section*{offset value values for AF/AE}

The FIFO memory status is monitored by the full (FULL), empty (EMPTY), half-full (HF), and almost-full/almost-empty (AF/AE) flags. The FULL output is low when the memory is full; the EMPTY output is low when the memory is empty. The HF output is high when the memory contains 512 or more words and low when it contains less than 512 words. The level of the AF/AE flag is determined by both the number of words in the FIFO and a user-definable offset X. AF/AE is high when the FIFO is almost full or almost empty, i.e., when it contains X or less words or ( \(1024-\mathrm{X}\) ) or more words. The almost-full/almost-empty offset value is either user-defined or the default value of 256 ; it is programmed during each reset cycle as follows:

\section*{user-defined X :}

Take \(\overline{\mathrm{DAF}}\) from high to low.
If \(\overline{R E S E T}\) is not already low, take \(\overline{\text { RESET low. }}\)
With \(\overline{\mathrm{DAF}}\) held low, take \(\overline{\mathrm{RESET}}\) high. This defines the AF/AE flag using \(X\).

\section*{default \(X\) :}

To redefine the AF/AE flag using the default value of \(X=256\), hold \(\overline{\mathrm{DAF}}\) high during the reset cycle.


Figure 2. Write, Read, and Flag Timing Reference
absolute maximum ratings over operating free-air temperature range (unless otherwise noted) \(\dagger\)

Input voltage, \(\mathrm{V}_{1}\) 7 V



\(\dagger\) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
recommended operating conditions

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline PARAMETER & \multicolumn{2}{|r|}{TEST CONDITIONS} & MIN & TYP† & MAX & UNIT \\
\hline \(\mathrm{V}_{\mathrm{OH}}\) & \(\mathrm{V}_{C C}=4.5 \mathrm{~V}\), & \(\mathrm{l}_{\mathrm{OH}}=-8 \mathrm{~mA}\) & 2.4 & & & V \\
\hline \(\mathrm{V}_{\mathrm{OL}}\) & \(\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}\), & \(\mathrm{l} \mathrm{OL}=16 \mathrm{~mA}\) & & & 0.5 & V \\
\hline 1 & \(\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}\), & \(\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}\) or 0 & & & \(\pm 5\) & \(\mu \mathrm{A}\) \\
\hline Ioz & \(\mathrm{V}_{C C}=5.5 \mathrm{~V}\), & \(\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}\) or 0 & & & \(\pm 5\) & \(\mu \mathrm{A}\) \\
\hline \(\mathrm{ICC}^{\ddagger}\) & \(\mathrm{V}_{1}=\mathrm{V}_{\text {cC }}-0.2 \mathrm{~V}\) or 0 & & & & 400 & \(\mu \mathrm{A}\) \\
\hline \(\Delta \mathrm{Cc}{ }^{\ddagger}\) & \(\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}\), & One input at 3.4 V, Other inputs at \(\mathrm{V}_{\mathrm{CC}}\) or GND & & & 1 & mA \\
\hline \(\mathrm{C}_{\mathrm{i}}\) & \(\mathrm{V}_{1}=0\), & \(\mathrm{f}=1 \mathrm{MHz}\) & & 4 & & pF \\
\hline \(\mathrm{C}_{0}\) & \(\mathrm{V}_{\mathrm{O}}=0\), & \(\mathrm{f}=1 \mathrm{MHz}\) & & 8 & & pF \\
\hline
\end{tabular}
\(\dagger\) All typical values are at \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
\(\ddagger\) ICC tested with outputs open
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, \(\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}\) (see Figures 4 and 5)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { FROM } \\
& \text { (INPUT) }
\end{aligned}
\]} & \multirow[t]{2}{*}{TO (OUTPUT)} & \multicolumn{3}{|c|}{'ACT7802-25} & \multicolumn{2}{|l|}{'ACT7802-40} & \multicolumn{2}{|l|}{'ACT7802-60} & \multirow[b]{2}{*}{UNIT} \\
\hline & & & MIN & TYPt & MAX & MIN & MAX & MIN & MAX & \\
\hline \(f_{\text {max }}\) & LDCK or UNCK & & 40 & & & 25 & & 16.7 & & MHz \\
\hline tpd & LDCK \(\uparrow\) & Any Q & 8 & 20 & 30 & 8 & 35 & 8 & 45 & ns \\
\hline \(t_{\text {pd }}\) & UNCK \(\uparrow\) & Any Q & 12 & & 30 & 12 & 35 & 12 & 45 & ns \\
\hline \(\mathrm{tpd}^{\text {¢ }}\) & UNCK个 & Any Q & & 21 & & & & & & ns \\
\hline tpLH & LDCK \(\uparrow\) & \multirow[b]{2}{*}{EMPTY} & 4 & & 18 & 4 & 20 & 4 & 22 & \multirow[b]{2}{*}{ns} \\
\hline tpHL & UNCK \(\uparrow\) & & 2 & & 18 & 2 & 20 & 2 & 22 & \\
\hline tPHL & \(\overline{\text { RESET }} \downarrow\) & EMPTY & 2 & & 18 & 2 & 20 & 2 & 22 & ns \\
\hline tPHL & LDCK \(\uparrow\) & \(\overline{\text { FULL }}\) & 4 & & 18 & 4 & 20 & 4 & 22 & ns \\
\hline \multirow[b]{2}{*}{tPLH} & UNCK \(\uparrow\) & \multirow[b]{2}{*}{\(\overline{\text { FULL }}\)} & 4 & & 17 & 4 & 19 & 4 & 21 & \multirow[b]{2}{*}{ns} \\
\hline & \(\overline{\text { RESET }} \downarrow\) & & 2 & & 17 & 2 & 19 & 2 & 21 & \\
\hline \multirow[b]{2}{*}{\(t_{p d}\)} & LDCK \(\uparrow\) & \multirow[b]{2}{*}{AF/AE} & 2 & & 20 & 2 & 22 & 2 & 24 & \multirow[b]{2}{*}{ns} \\
\hline & UNCK \(\uparrow\) & & 2 & & 20 & 2 & 22 & 2 & 24 & \\
\hline tPLH & RESET \(\downarrow\) & AF/AE & 2 & & 17 & 2 & 19 & 2 & 21 & ns \\
\hline tPLH & LDCK \(\uparrow\) & HF & 2 & & 18 & 2 & 20 & 2 & 22 & ns \\
\hline \multirow[b]{2}{*}{\({ }^{\text {tPHL }}\)} & UNCKT & \multirow[b]{2}{*}{HF} & 2 & & 18 & 2 & 20 & 2 & 22 & \multirow[b]{2}{*}{ns} \\
\hline & \(\overline{\text { RESET }} \downarrow\) & & 2 & & 17 & 2 & 19 & 2 & 21 & \\
\hline ten & OE & Any Q & 2 & & 12 & 2 & 14 & 2 & 16 & ns \\
\hline \(\mathrm{t}_{\text {dis }}\) & OE & Any Q & 2 & & 14 & 2 & 16 & 2 & 18 & ns \\
\hline
\end{tabular}
\(\dagger\) All typical values are at \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
§This parameter is measured with \(C_{L}=30 \mathrm{pF}\) (see Figure 1).
operating characteristics, \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
\begin{tabular}{|l|c|c|c|c|}
\hline PARAMETER & TEST CONDITIONS & TYP & UNIT \\
\hline \(\mathrm{C}_{\mathrm{pd}}\) & Power dissipation capacitancer per channel & \(\mathrm{CL}=50 \mathrm{pF}, \mathrm{f}=5 \mathrm{MHz}\) & 65 & pF \\
\hline
\end{tabular}

TYPICAL CHARACTERISTICS
PROPAGATION DELAY TIME
LOAD CAPACITANCE


Figure 1


Figure 2

\section*{TYPICAL CHARACTERISTICS}

\section*{calculating power dissipation}

The maximum power dissipation \(\left(\mathrm{P}_{\mathrm{T}}\right)\) of the SN74ACT7802 can be calculated by:
\[
P_{T}=V_{C C} \times\left[I_{C C}+\left(N \times \Delta I_{C C} \times d c\right)\right]+\Sigma\left(C_{p d} \times V_{C C}{ }^{2} \times f_{i}\right)+\Sigma\left(C_{L} \times V_{C C}{ }^{2} \times f_{0}\right)
\]
where:
ICc = power-down Icc maximum
\(\mathrm{N}=\) number of inputs driven by a TTL device
\(\Delta I_{C C}=\) increase in supply current
dc \(\quad=\quad\) duty cycle of inputs at a TTL high level of 3.4 V
\(C_{\text {pd }}=\) power dissipation capacitance
\(C_{L}=\) output capacitive load
\(f_{i}=\) data input frequency
\(\mathrm{f}_{0}=\) data output frequency

APPLICATION INFORMATION


Figure 3. Word-Width Expansion: 1024 Word by 36 Bit

\section*{PARAMETER MEASUREMENT INFORMATION}


Figure 4. Standard CMOS Outputs (FULL, AF/AE, EMPTY)

\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{PARAMETER} & R1, R2 & \(C_{L}{ }^{\dagger}\) & S1 \\
\hline \multirow[b]{2}{*}{ten} & tPZH & \multirow[b]{2}{*}{\(500 \Omega\)} & \multirow[b]{2}{*}{50 pF} & Open \\
\hline & tPZL & & & Closed \\
\hline \multirow[b]{2}{*}{\({ }^{\text {dis }}\)} & tPHZ & \multirow{2}{*}{\(500 \Omega\)} & \multirow[b]{2}{*}{50 pF} & Open \\
\hline & tplz & & & Closed \\
\hline \multicolumn{2}{|l|}{tpd} & \(500 \Omega\) & 50 pF & Open \\
\hline
\end{tabular}
\(\dagger\) Includes probe and test-fixture capacitance
Figure 5. 3-State Outputs (Any Q)
General Information ..... 1
Telecom Single-Bit FIFOs ..... 2
Reduced-Width FIFOs ..... 3
9-Bit Clocked/Strobed FIFOs ..... 4
8- and 9-Bit Asynchronous FIFOs ..... 5
9-Bit Synchronous FIFOs ..... 6
18-BIt Clocked FIFOs ..... 7
18-Bit Strobed FIFOs ..... 8
Multi-Q \({ }^{\text {TM }}\) 18-Bit FIFO9
3.3-V Low-Powered 18-Bit FIFOs ..... 10
DSP 32- and 36-Bit Clocked FIFOs ..... 11
Internetworking 36-Bit Clocked FIFOs ..... 12
High-Bandwidth Computing 36-Bit Clocked FIFOs ..... 13
Military FIFOs ..... 14
Application Reports ..... 15
Mechanical Data16

\section*{Features}
- Three programmable FIFOs on one device. Depths range from 256 to 4 K words.
- Synchronous multiplexer for queue output selections
- Cell-ready flag for each queue synchronized to read clock
- Three programmable-cell flags
- Programmable-cell size for each queue
- Clocked interface
- Separate programming/diagnostic bus
- Input and output start of cell indicator
- \(0.8-\mu \mathrm{m}\) CMOS process
- EIAJ standard 100 -pin thin quad flat package (TQFP)

\section*{Benefits}
- Permits user to define each FIFO queue depth for quality of service (QOS)
- Allows user to easily select desired output
- Indicates minimum of one complete cell available for reads
- Allows user to choose each cell-status indicator
- Allows user to define from 10 to 32 18-bit words for cell
- Read and write enables synchronized to continuous clock signal
- Allows separate bus for programming required parameters as well as allowing a direct path into each cell for diagnostics
- Ensures cell alignment for writes and reads
- Fast access times combined with low power
- Fine-pitch package option for reduced board space
- \(4096 \times 18\) Total Memory Size
- Three Programmable-Depth FIFOs on One Device
- Memory Allocation of \(\mathbf{2 5 6} \times \mathbf{1 8}\) Blocks
- Two Separate Read and Write Clocks That Can Operate Synchronously or Asynchronously
- Clocked Interface; Read and Write Enables Synchronize Data Transfers to Continuous Clocks
- Programmable Cell Size From 10 to 32 18-Bit Words
- Cell-Abort Feature to Discard a Previous Cell Write
- Cell-Ready Flag for Each Queue Synchronized to Read Clock
- Programmable Flag With Hysteresis for Each Queue Synchronized to Write Clock
- Last Word of Cell Flag Synchronized to Read Clock
- Input or Output Bus Size of 9 Bits or 18 Bits, Byte Stuff/Destuff Capability
- Data Access Times of 11 ns
- Synchronous Multiplexer for Queue Output Selection
- 8-bit Bidirectional Programming Port
- Clock Frequencies up to 50 MHz
- Produced in \(0.8-\mu \mathrm{m}\) Advanced CMOS Technology
- Available in 100-Pin Thin Quad Flat (PZ) Package

\section*{description}

The Multi-Q FIFO is a first-in, first-out (FIFO) memory with three programmable-length queues and a total memory size of 4096 words of 18 bits each to provide two or three quality of service (QOS) bins for ATM traffic in a single device. The core memory is divided into sixteen \(256 \times 18\) blocks that can be allocated to each queue according to the user's need.
Flags for the queues are designed to indicate the presence or absence of entire cells rather than individual words. The number of 18 -bit words that constitutes one cell is programmable by the user and has a default value of 27 . A cell-ready (CR) flag for a queue is high when at least one complete cell is present in the queue. Each CR flag is synchronized to the read clock (RDCLK). The full flag (FF) for each queue is synchronized to the write clock (WRTCLK) and indicates when no more cells can be written to the queue. A programmable flag (PF) is provided for each queue, which is synchronized to the WRTCLK. Each PF has two programmable values. PF is low when the number of cells in the queue are greater than or equal to the first limit, and it is set high when the number of cells in the queue are reduced to the second limit. This allows the user to define a hysteresis threshold for the flag if it is needed.

WRTCLK and RDCLK are designed to be free-running clock inputs to maintain the proper synchronization of the flags. The clocks are synchronized or asynchronous in phase, frequency, or both. Writes to one of the three queues is done by a rising edge of WRTCLK when the queue's write enable (WRTEN) is high. Any write can be done to two or three of the queues simply by asserting two or three of the WRTEN inputs for a WRTCLK rising edge. Data is read from a queue by the rising edge of RDCLK when the queue is selected by the multiplexer (MUXO, MUX1) inputs and the read enable (RDEN) is high. Configuration registers can be programmed to set the input or output port sizes to 9 bits or 18 bits. Big- or little-endian data format can be selected for the buses. When matching 9 -bit buses to 18 -bit or 36 -bit buses with the Multi-Q, byte stuffing can be selected for the data input and byte destuffing can be done on the data output.

PZ PACKAGE
(TOP VIEW)

functional block diagram


\section*{Terminal Functions}

\section*{MヨI^ヨצd IOnaOYd}
\begin{tabular}{|c|c|c|}
\hline TERMINAL NAME & 1/0 & DESCRIPTION \\
\hline \(\overline{\text { ABRT }}\) & 1 & Abort. When \(\overline{\text { ABRT }}\) is held low, all data stored since the queue's last cell-abort marker are discarded. \\
\hline \(\overline{\text { ALER }}\) & 0 & Align error. \(\overline{\text { ALER }}\) maintains cell synchronization at the input. If ISOC and internal start-of-cell status disagree, \(\overline{\text { ALER }}\) is low and writes are disabled. \\
\hline \(\overline{\text { BREQ }}\) & 1 & Bus request. When \(\overline{B R E Q}\) is low, DWRDY is set low and writes are performed to the configuration registers. When \(\overline{B R E Q}\) is high, DWRDY is set high and writes are performed to the 18 -bit input port. \\
\hline \(\overline{\mathrm{CR}}\) & 0 & Cell-ready flag. \(\overline{C R}\) for each queue is high when at least one complete cell is present in the queue. \(\overline{\mathrm{CR}}\) is set low upon the read of the last word or byte in a cell, if no other complete cells are stored in the FIFO. \\
\hline D0-D17 & 1 & 18-bit data input port \\
\hline \(\overline{\text { DS }}\) & 1 & Data strobe. A high-to-low transition of \(\overline{\mathrm{DS}}\) latches the data on the 8 -bit programming bus to the configuration registers. A low-to-high transition of \(\overline{\mathrm{DS}}\) sends the data from configuration registers to the programming bus. \\
\hline DWRDY & 0 & Data-write ready. DWRDY gives control of data writing to the input bus or the 8 -bit programming bus. Data writes to the programming bus are allowed when DWRDY is low and data writes to the synchronous bus are allowed when DWRDY is high. \\
\hline \(\overline{F F}\) & 0 & Full flag. Full flag for each queue is synchronized to the WRTCLK. When FF is low, no more cells can be written to the FIFO. FF is set high by the second low-to-high transition of WRTCLK after the last byte or word read of a cell in the queue. \\
\hline ISOC & 1 & Input start of cell. ISOC must be high for the first word or byte write of a cell and low for all other word or byte writes. \\
\hline \begin{tabular}{l}
MUX1, \\
MUXO
\end{tabular} & 1 & Multiplexer inputs. MUX1 and MUX0 select one of the three queues output registers. \\
\hline OE & 1 & Output enable. Q0-Q17 are in the high-impedance state when OE is low. \\
\hline OSOC & 0 & Output start of cell. OSOC is high when the first word or byte of cell is present in the output register of the queue. When any other word or byte of a cell or invalid data is present in the output register of the queue, OSOC is low. \\
\hline P0-P7 & 1/0 & 8 -bit bidirectional programming bus \\
\hline PF & 0 & Programmable flag. PF is low when the number of cells in the queue are greater than or equal to write threshold stored in the queue's PFX_W register. PF is set high when the number of cells in the queue are reduced to the read threshold stored in the queue's PFX_R register. \\
\hline \(\overline{\text { POE }}\) & 1 & Program output enable. The programming bus (P0-P7) outputs are active when \(\overline{P O E}\) is low and \(\mathrm{R} \overline{\mathrm{W}}\) is high. \\
\hline Q0-Q17 & 0 & 18-bit data output port \\
\hline \(\overline{\mathrm{RST}}\) & 1 & FIFO reset. To reset FIFO, four low-to-high transitions of WRTCLK and four low-to-high transition of RDCLK must occur while \(\overline{\text { RST }}\) is low. \\
\hline RDCLK & 1 & Read clock. RDCLK is a continuous clock and is asynchronous or coincident to WRTCLK. A low-to-high transition of RDCLK reads data from a queue when the queue is selected by MUXO, MUX1 and RDEN is high. \\
\hline R/W & 1 & Read/write select. R/W high selects a read operation and low selects a write operation on the 8-bit programming bus. \\
\hline RDEN & 1 & Read enable. RDEN high enables a low-to-high transition of the read clock to read data from the queue selected by MUX1 and MUXO. \\
\hline WRTCLK & 1 & Write clock. WRTCLK is a continuous clock and can be asynchronous or coincident to RDCLK. A low-to-high transition of WRTCLK writes data to one of the 3 queues when WRTEN and FF are high. \\
\hline WRTEN & 1 & Write enable. A queue's WRTEN must be high to enable a low-to-high transition of WRTCLK to write data to the queue. \\
\hline
\end{tabular}

\section*{detailed description}

\section*{reset}

The Multi-Q FIFO is reset by setting the reset ( \(\overline{\mathrm{RST}}\) ) input low for four WRTCLK and four RDCLK low-to-high transitions. When the device is reset, the cell ready (CR1, CR2, and CR3) flags for each queue are set low, the programmable flags (PF1, PF2, and PF3) are set high, the full flags ( \(\overline{\mathrm{FF} 1}\), \(\overline{\mathrm{FF}}\) 2, and \(\overline{\mathrm{FF} 3}\) ) are set high, the align error ( \(\overline{\mathrm{ALER}}\) ) is set high, and the output start of cell (OSOC) is set low. During a device reset, the default values shown in Table 1 are loaded into the configuration registers.

Table 1. Configuration Registers
\begin{tabular}{|c|c|c|c|c|c|}
\hline REGISTER SYMBOL & REGISTER NAME & \[
\begin{array}{|c}
\text { NO. OF } \\
\text { BITS }
\end{array}
\] & DEFAULT VALUE & PROGRAMMABLE RANGE & FUNCTION \\
\hline PORT & Port Control & 5 & 0 & Bit-slice control & Chooses the data input and output bus size and format. Controls output byte destuffing. \\
\hline QL1 & Queue1 Length & 5 & 8 & 0-16 & Defines number of \(256 \times 18\) memory blocks allocated to Queue1 \\
\hline QL2 & Queue2 Length & 4 & 6 & 0-15 & Defines number of \(256 \times 18\) memory blocks allocated to Queue2 \\
\hline QL3 & Queue3 Length & 4 & 2 & 0-15 & Defines number of \(256 \times 18\) memory blocks allocated to Queue3 \\
\hline CLSZ & Cell Size & 6 & 27 & 10-32 & Defines the number of 18 -bit words in one cell \\
\hline PF1_W & Programmable Flag 1, Write Threshold & 9 & 71 & 1-409 & Defines the number of cells stored in Queue1 to set PF1 low \\
\hline PF1_R & Programmable Flag 1, Read Threshold & 9 & 70 & 0-408 & Defines the number of cells stored in Queue1 to reset PF1 high \\
\hline PF2_W & Programmable Flag 2, Write Threshold & 9 & 51 & 1-383 & Defines the number of cells stored in Queue2 to set PF2 low \\
\hline PF2_R & Programmable Flag 2, Read Threshold & 9 & 50 & 0-382 & Defines the number of cells stored in Queue2 to reset PF2 high \\
\hline PF3_W & Programmable Flag 3, Write Threshold & 8 & 13 & 1-383 & Defines the number of cells stored in Queue3 to set PF3 low \\
\hline PF3_R & Programmable Flag 3, Read Threshold & 8 & 12 & 0-382 & Defines the number of cells stored in Queue3 to reset PF3 high \\
\hline
\end{tabular}

\section*{default values for the configuration registers}

Port Control:
A 4-bit register that controls the sizing and word-align functions of the input and output data ports. Figure 1 shows the bit configuration of the port-control register. Table 2 lists the register bits, names, and functions.


Figure 1. Port-Control Register

\section*{default values for the configuration registers (continued)}

Table 2. Port-Control Register Bits
\begin{tabular}{|c|c|c|l|}
\hline BIT & NAME & VALUE & \\
\hline 0 & INSIZ & \begin{tabular}{c}
0 (default value) \\
1
\end{tabular} & \begin{tabular}{l} 
Enables an 18-bit input data bus \\
Enables a 9-bit input data bus
\end{tabular} \\
\hline 1 & INBE & \begin{tabular}{c}
0 (default value) \\
1
\end{tabular} & \begin{tabular}{l} 
Enables the placement of D0-D8 data in memory with a littl-endian format if INSIZ bit is a 1 \\
Enables the placement of D0-D8 data in memory with a big-endian format (INSIZ bit is a 1)
\end{tabular} \\
\hline 2 & INSTF & 0 (default) & \begin{tabular}{l} 
Sets the end of a cell write to be the last byte write of the last word as defined by the cell size (CLSZ) \\
register if INSIZ bit is a 1 \\
Sets the end of a cell write to be the first byte write of the last word and the byte write is copied to both \\
bytes of the word (INSIZ bit is a 1)
\end{tabular} \\
\hline 3 & OUTSTF & 0 (default) & \begin{tabular}{l} 
Enables 18-bit data output \\
Enables 9-bit data output
\end{tabular} \\
\hline 4 & OUTSTF & 0 (default) & \begin{tabular}{l} 
Allows byte reads to precede normally on all words of a cell (OUTSIZ bit is a 1) \\
After the first byte of the last word of a cell is read, the last byte of the last word of that cell is ignored \\
and the first byte of the first word of the subsequent cell is read (OUTSIZ bit is a 1).
\end{tabular} \\
\hline
\end{tabular}

Queue Length:
The three queue-length registers (QL1, QL2, and QL3) have default values of 8,6 , and 2 , respectively. This defines the 18-bit wide Queue1 memory depth as 2048 ( \(8 \times 256\) ); Queue2 memory depth as 1536 ( \(6 \times 256\) ); and Queue3 memory depth as 512 ( \(2 \times 256\) ). The QL1 register has five bits and can be programmed to utilize the entire memory of the device for Queue1.
Cell Size:
The cell-size register (CLSZ) has a default value of 27 . This defines 27 18-bit words as one cell for the cell-ready flags and programmable flags.
Programmable-Flag Write Threshold:
The default values for the PF1_W, PF2_W, and PF3_W registers are chosen to set the respective programmable flags low when the number of 27 -word cells stored in its queue is five cells from filling its buffer.
Programmable-Flag Read Threshold:
The default values for the PF1_R, PF2_R, and PF3_R registers are chosen to reset the respective programmable flags high when the number of 27 -word cells stored in its queue is reduced by (PF1_W) \(\mathbf{- 1}\), (PF2_W)-1, (PF3_W)-1.

\section*{data writes}

Data writes are synchronized to the write clock (WRTCLK) and can occur asynchronous to the read clock (RDCLK) while any of the three queues are being read. The data-write-ready (DWRDY) output must be high to allow a data write from the data inputs (D0-D17) into one or more of the queue memories. When DWRDY is high, the low-to-high transition of WRTCLK stores data (D0-D17) in Queue1 when the WRTEN1 input is high and the FF1 output is high, Queue2 when the WRTEN2 input is high and the FF2 output is high, and Queue3 when the WRTEN3 input is high and the FF3 output is high. Data can be stored in two or three queues simultaneously by asserting two or three WRTEN signals.
The input start-of-cell (ISOC) input and the align-error ( \(\overline{\text { ALER }}\) ) output are used to maintain cell synchronization at the input of the device. The ISOC should be high for the first word or byte write of a cell and should be low for all other word or byte writes of the cell. The SN74ACT53861 maintains its own start-of-cell status and compares this to the ISOC on each word or byte write. If a word or byte write is attempted when the ISOC and the internal start-of-cell status disagree, the write is prevented and ALER is set low.

\author{
SN74ACT53861
}

\section*{data writes (continued)}

When all words of a cell are successfully written to one of the queues, the queue flags are updated. In addition to updating the queue flags, a completed cell write moves the cell-abort marker to the next memory write location in the queue. After a reset, the cell-abort marker for each queue is positioned at the first memory write location.
If a 9-bit data input is selected by the port-control register, data is input to the FIFO through bits D0-D8. If the INBE bit of the PORT register is set to 1 , data is stacked into memory big-endian style with the first byte write of a word stored in the D9-D17 byte and the second byte write of a word stored in the D0-D8 byte. If INBE is set to 0 , little-endian stacking is enabled with the first byte write of a word stored in the D0-D8 byte and the second byte write of a word stored in the D9-D17 byte.
All data writes since a queue's last cell-abort marker are discarded when the abort ( \(\overline{\mathrm{ABRT}}\) ) input is held low and the queue's write enable (WRTEN1, WRTEN2, or WRTEN3) is held high for a low-to-high transition of WRTCLK. The internal write pointer for the queue memory is set to the cell-abort marker for the queue, discarding all data written since the last cell completion. No data write is performed during the abort cycle.

\section*{data reads}

Data reads are synchronized to the read clock (RDCLK) and can occur asynchronous to the write clock (WRTCLK) while any of the three queues are being written. A data read is done on a queue by the low-to-high transition of RDCLK when the queue is selected by the multiplexer (MUXO, MUX1) inputs (see Table 3), the read enable (RDEN) input is high, and the cell-ready-flag (CR1, CR2, or CR3) output for the queue is high.

Table 3. Output-Queue Selection by Multiplexer Inputs
\begin{tabular}{|c|c|c|}
\hline MUX1 & MUX0 & QUEUE OUTPUT \\
\hline 0 & 0 & Queue1 \\
0 & 1 & Queue1 \\
1 & 0 & Queue2 \\
1 & 1 & Queue3 \\
\hline
\end{tabular}

The status of the OUTSIZ bit in the PORT register determines if the output data bus size is 18 -bit word or 9-bit byte. If OUTSIZ is 0 , each read outputs a new queue word on Q0-Q17. If OUTSIZ is 1, the first read outputs a new queue word on Q0-Q17 and the next read swaps the byte order of Q0-Q8 and Q9-Q17. This pattern is repeated for each subsequent word read.
If the OUTSTF bit in the PORT register is a 1 and the OUTSIZ bit is a 1 , the first byte read of the last word of a cell completes the cell read and the next byte read outputs a new word on the data bus, discarding the last byte of each cell. No change in data output flow occurs if OUTSTF is a 0 .

The cell-ready flag and programmable flag for each queue are updated upon the read of the last word of a cell. The number of words in a cell is defined by the contents of the cell-size (CLSZ) configuration register. When the output-data-bus size is byte and the OUTSTF bit is a 0 , the last byte read of the last word of a cell updates the flags. If OUTSTF bit is a 1 , the first byte read of the last word of a cell updates the flags.
The output-start-of-cell (OSOC) output is high when the first word or byte of a cell is present in the output register of the queue selected by the MUX1 and MUX0 inputs. When any other word or byte of a cell is present in the output register of the queue selected by the MUX1 and MUXO outputs or if the contents of the selected register is invalid, the OSOC is low. OSOC is synchronous to the low-to-high transition of RDCLK.
Switching queues for data output is done synchronous to the low-to-high transition of RDCLK. If RDEN and the cell-ready flag are high at the time the queue output switch occurs, a read is done on the new queue. If RDEN is low at the time the queue output switch occurs, the previously read data value held in the new queue's output register is output on Q0-Q17. Queue switching should only be performed on cell boundaries.

\title{
\(4096 \times 18\) CLOCKED MULTIPLE-QUEUE (MULTI-QTM) FIRST-IN, FIRST-OUT MEMORY WITH THREE PROGRAMMABLE-DEPTH BUFFERS AND CELL-BASED FLAGS \\ \\ SCAS443A - JUNE 1994 - REVISED JULY 1995
} \\ \\ SCAS443A - JUNE 1994 - REVISED JULY 1995
}

\section*{data reads (continued)}

OE controls the state of the data outputs (Q0-Q17). When OE is high, Q0-Q17 are active. When OE is low, Q0-Q17 are in the high-impedance state.

\section*{cell-ready flags}

Each queue has a cell-ready flag (CR1, CR2, or CR3) that is high when at least one complete cell is stored in the queue. The cell-ready flags are synchronized to the low-to-high transition of the RDCLK. After reset, the cell-ready flags are set low. The low-to-high transition of a queue's cell-ready flag is initiated when a cell write to an empty queue is complete. The queue's cell-ready flag is set high by the second RDCLK rising edge after this event. The cell-ready flag is set low upon the read of the last word or byte in a cell if no other complete cells are loaded in the queue. Reads from a queue are inhibited while its cell-ready flag is low.
full flags
Each queue has a full flag ( \(\overline{\mathrm{FF} 1}, \overline{\mathrm{FF} 2}\), or \(\overline{\mathrm{FF} 3}\) ) that is set high when at least one complete cell space is available in the queue. Upon programming the queue length and the cell size, the SN74ACT53861 calculates the maximum number of complete cells which can be written to a queue. When the number of cells stored in a queue is equal to this maximum value, the queue's full flag is set low. full flags are synchronous to the low-to-high transition of the WRTCLK. When a queue's full flag is low, the full flag is set high by the second WRTCLK low-to-high transition after the last byte or word read of a cell in the queue.

\section*{programmable flags}

Each queue has one programmable flag (PF1, PF2, or PF3) that is synchronized to the low-to-high transition of the WRTCLK. Two registers per queue define the boundaries of the programmable flags; the write threshold register (PF1_W, PF2_W, or PF3_W) and the read threshold register (PF1_R, PF2_R, or PF3_R). When the word write that stores the number of complete cells equals the queue's PFx_W register, its programmable flag is set low. The low-to-high transition of the programmable flag is initiated by the read of the last word or byte in a cell. This reduces the number of stored cells equal to the queue's PFx_R value. The programmable flag is set high by the second WRTCLK low-to-high transition after this event.

\section*{programming the configuration registers}

The configuration registers for the Multi-Q FIFO can be programmed after a device reset and before data is written to one of the queues. The programming port (P0-P7) is used to sequentially write or read the configuration registers.
In order to write to the configuration registers, control of the bus must first be acquired by asserting the bus-request \((\overline{\mathrm{BREQ}})\) input low, which in turn sets the data write ready (DWRDY) output low after two rising edges of WRTCLK. DWRDY gives data-writing control to the synchronous input bus (WRTCLK, WRTEN1-3, D0-D17) or the 8 -bit programming bus. Data writes to the programming bus are allowed when DWRDY is low and data writes to the synchronous input bus are allowed when DWRDY is high. Data on PO-P7 is written to the configuration registers on the high-to-low transition of data strobe ( \(\overline{\mathrm{DS}}\) ) when DWRDY is low and the read/write ( \(R / \bar{W}\) ) input is low. The configuration registers are written in the sequence shown in Table 4. Ten writes are needed to program the configuration registers. After all ten registers are programmed, further data-write attempts to the configuration registers are ignored until the device is reset again. When programming is complete, \(\overline{\mathrm{BREQ}}\) is set high to set DWRDY high and returns input control to the 18 -bit synchronous input port. A list of rules for configuration register programming follows.
Rules for queue length (QL1, QL2, QL3) register values:
Zero is the minimum value.
Sixteen is the maximum value for QL1. Fifteen is the maximum value for QL2 and QL3.
Only QL1 and QL2 can be programmed by the user. QL3 is calculated by the device to use the remaining memory (if any exists).

\section*{programming the configuration registers (continued)}

Rules for cell-size (CS) register values:
Ten is the minimum value.
Thirty-two is the maximum value.
Rules for programmable-flag write-threshold (PF1_W, PF2_W, and PF2_W) register values:
One is the minimum value.
Value must not exceed number of complete cells that can be stored in the buffer defined by its queue length register and the cell-size register.

The PF1_W, PF2_W, and PF3_W registers are nine bits each. The most significant eight bits are programmable by the user and the least significant bit is always a 1 ; therefore, PFx _ W values are odd.
Rules for programmable-flag read-threshold (PF1_R, PF2_R, and PF3_R) register values:
Zero is the minimum value.
Value must be less than the corresponding programmable-flag write-threshold register value.
The PF1_R, PF2_R, and PF3_R registers are nine bits each. The most significant eight bits are programmable by the user and the least significant bit is always 0 ; therefore, all \(\operatorname{PFx}\) _R values are even.

Table 4. Accessing Configuration Registers From the Programming Bus for Data Writes
\begin{tabular}{|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
WRITE \\
ORDER
\end{tabular}} & \multirow{2}{*}{ REGISTER } & \multicolumn{2}{|c|}{\begin{tabular}{c} 
PROGRAMMING \\
BUS PORTS
\end{tabular}} \\
\cline { 3 - 4 } & & MSB & LSB \\
\hline 1 & PORT & P4 & P0 \\
2 & QL1 & P4 & P0 \\
3 & QL2 & P3 & P0 \\
4 & CLSZ & P5 & P0 \\
5 & PF1_W & P7 & P0 \\
6 & PF1_R & P7 & P0 \\
7 & PF2_W & P7 & P0 \\
8 & PF2_R & P7 & P0 \\
9 & PF3_W & P7 & P0 \\
10 & PF3_R & P7 & P0 \\
\hline
\end{tabular}

The programming bus (P0-P7) is a bidirectional port whose outputs are active when the program-output-enable ( \(\overline{\mathrm{POE}}\) ) input is low and the read/write ( \(\mathrm{R} / \overline{\mathrm{W}}\) ) input is high. When the P0-P7 outputs are active, data from the configuration registers are output. The next configuration register in sequence shown in Table 5 is sent to the programming-bus outputs on a low-to-high transition of \(\overline{\mathrm{DS}}\) when \(\mathrm{R} / \overline{\mathrm{W}}\) is high. After all ten registers have been read in sequence, a subsequent programming-bus read accesses the PORT register again. Unused bit values for a register appear as logical 0 on the programming bus.

\section*{SN74ACT53861}

\section*{\(4096 \times 18\) CLOCKED MULTIPLE-QUEUE (MULTI-QTM) FIRST-IN, FIRST-OUT MEMORY} WITH THREE PROGRAMMABLE-DEPTH BUFFERS AND CELL-BASED FLAGS
SCAS443A - JUNE 1994 -REVISED JULY 1995
programming the configuration registers (continued)
Table 5. Accessing Configuration Registers From the Programming Bus for Data Reads
\begin{tabular}{|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
WRITE \\
ORDER
\end{tabular}} & \multirow{2}{*}{ REGISTER } & \multicolumn{2}{|c|}{\begin{tabular}{c} 
PROGRAMMING \\
BUS PORTS
\end{tabular}} \\
\cline { 3 - 4 } & & MSB & LSB \\
\hline 1 & PORT & P3 & P0 \\
2 & QL1 & P4 & P0 \\
3 & QL2 & P3 & P0 \\
4 & CLSZ & P5 & P0 \\
5 & PF1_W & P7 & P0 \\
6 & PF1_R & P7 & P0 \\
7 & PF2_W & P7 & P0 \\
8 & PF2_R & P7 & P0 \\
9 & PF3_W & P7 & P0 \\
10 & PF3_R & P7 & P0 \\
\hline
\end{tabular}


Figure 2. Device Reset


NOTES: A. DWRDY \(=\mathrm{H}\)
B. Data is loaded to Queue2 or Queue3 in the same manner when the corresponding WRTEN is active.
C. INSIZ bit of PORT register \(=0\)

Figure 3. Writing Word-Length Data to Queue1


NOTES: A. DWRDY \(=\mathrm{H}\)
B. Data is loaded to Queue2 or Queue3 in the same manner when the corresponding WRTEN is active.
C. INSIZ bit of PORT register \(=1\); INBE bit of PORT register \(=1\).

Figure 4. Writing Byte Data to Queue1 in Big-Endian Configuration WITH THREE PROGRAMMABLE－DEPTH BUFFERS AND CELL－BASED FLAGS
SCAA443A－UNEE 1994－REVSED JUYY 1985


NOTES：
A． \(\operatorname{DWRDY}=\mathrm{H}\)
B．Data is loaded to Queue2 or Queue3 in the same manner when the corresponding WRTEN is active．
C．INSIZ bit of PORT register \(=1\) ； \(\operatorname{INBE}\) bit of PORT register \(=0\) ．
Figure 5．Writing Byte Data to Queue1 in Little－Endian Configuration


NOTES：
A．\(C L S Z=27\) for the example
B．DWRDY \(=\mathrm{H}\)
C．A cell is confirmed to Queue2 or Queue3 in the same manner when the corresponding WRTEN is active．
D．INSIZ bit of PORT register \(=0\)
Figure 6．Cell－Write Completion With 18－Bit Input WITH THREE PROGRAMMABLE-DEPTH BUFFERS AND CELL-BASED FLAGS


Copied to Upper and Lower Bytes of the Word
NOTES: A. CLSZ \(=27\) for the example
B. \(\operatorname{DWRDY}=\mathrm{H}\)
C. A cell is confirmed to Queue2 or Queue3 in the same manner when the corresponding WRTEN is active.
D. INSIZ bit of PORT register \(=1\); INSTF bit of PORT register \(=1\).

Figure 8. Cell-Write-Completion Example With 9-Bit Input and Byte Stuffing


Figure 9．Setting \(\overline{A L E R}\) When ISOC Is Misaligned


NOTES：
A． DWRDY \(=\mathrm{H}\)
B．Data written since the last confirmation in Queue2 or Queue3 are aborted in the same manner when the corresponding WRTEN is active．

Figure 10．Aborting Data In Queue1 Written Since the Last Cell Completion

A. \(O E=H\)
B. Data is read from Queue2 in the same manner when CR2 is high with MUX1 \(=H\) and MUXO \(=L\). Data is read from Queue 3 in the same manner when CR3 is high with MUX1 \(=\mathrm{H}\) and MUXO \(=\mathrm{H}\).
C. OUTSIZ bit of PORT register \(=0\)

Figure 11. Reading Word-Size Data From Queue1


NOTES: A. \(\mathrm{OE}=\mathrm{H}\)
B. Data is read from Queue2 in the same manner when CR2 is high with MUX1 \(=H\) and MUXO = L. Data is read from Queue3 in the same manner when CR3 is high with MUX1 \(=\mathrm{H}\) and MUXO \(=\mathrm{H}\).
C. OUTSIZ bit of PORT register \(=1\)

Figure 12. Reading Byte-Size Data From Queue1


NOTES：A．CLSZ \(=27\) for the example
B．\(O E=H\)
C．Data is read from Queue2 in the same manner when CR2 is high with MUX1＝H and MUXO＝L．Data is read from Queue3 in the same manner when CR3 is high with MUX1 \(=H\) and MUX0 \(=H\) ．
D．OUTSIZ bit of PORT register \(=1\) ；OUTSTF bit of PORT register \(=1\) ．
Figure 13．Reading Byte－Size Data With Byte Destuffing


NOTES：A． \(\mathrm{OE}=\mathrm{H}\)
B．If a read from Queue2 is disabled by CR2 low or RDEN low during the cycle the output switch occurs，the previous data held in the Queue2 output register is output．
C．OUTSIZ bit of PORT register \(=0\)
Figure 14．Example of Switching Queues on the Output



NOTES：A．Outputs enabled \((\mathrm{OE}=\mathrm{H})\) ；word bus size
B．When byte size output bus is used：
－If OUTSTF bit of PORT register \(=1\), FF1 set low by first byte read of Wn．
－If OUTSTF bit of PORT register \(=0\), FF1 set low by last byte read of Wn．
Figure 16．\(\overline{\text { FF1 }}\) Timing Example



Figure 18. Writing to the Programming Registers


Figure 19. Reading From the Programming Registers
absolute maximum ratings over operating free-air temperature range (unless otherwise noted) \(\dagger\)
Supply voltage range, \(\mathrm{V}_{\mathrm{CC}}\) ..... -0.5 V to 7 V
Input voltage range, \(\mathrm{V}_{1}\) (see Note 1) -0.5 V to \(\mathrm{V}_{\mathrm{CC}}\) ..... 0.5 V
Output voltage range, \(\mathrm{V}_{\mathrm{O}}\) (see Note 1) ..... -0.5 V to \(\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}\)
Input clamp current, \(\mathrm{I}_{\mathrm{K}}\left(\mathrm{V}_{1}<0\right.\) or \(\left.\mathrm{V}_{1}>\mathrm{V}_{\mathrm{CC}}\right)\) ..... \(\pm 20 \mathrm{~mA}\)
Output clamp current, \(\mathrm{l}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right.\) or \(\left.\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}\right)\) ..... \(\pm 50 \mathrm{~mA}\)
Continuous output current, \(\mathrm{I}_{\mathrm{O}}\left(\mathrm{V}_{\mathrm{O}}=0\right.\) to \(\left.\mathrm{V}_{\mathrm{CC}}\right)\) ..... \(\pm 50 \mathrm{~mA}\)
Continuous current through \(V_{C C}\) or GND ..... \(\pm 400 \mathrm{~mA}\)
Operating free-air temperature range, \(\mathrm{T}_{\mathrm{A}}\) ..... \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\)
Storage temperature range, \(T_{\text {stg }}\) ..... \(-65^{\circ} \mathrm{C}\) to \(150^{\circ} \mathrm{C}\)
\(\dagger\) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: The input and output voltage ratings may be exceeded provided the input and output current ratings are observed.
recommended operating conditions
\begin{tabular}{|ll|r|c|}
\hline & & MIN & MAX \\
\hline \(\mathrm{V}_{\mathrm{CC}}\) & Supply voltage & 4.5 & 5.5 \\
\hline \(\mathrm{~V}_{\mathrm{IH}}\) & High-level input voltage & 2 & V \\
\hline \(\mathrm{~V}_{\mathrm{IL}}\) & Low-level input voltage & V \\
\hline \(\mathrm{IOH}_{\mathrm{OH}}\) & High-level output current & 0.8 & V \\
\hline \(\mathrm{IOL}^{\prime}\) & Low-level output current & -8 & mA \\
\hline \(\mathrm{~T}_{\mathrm{A}}\) & Operating free-air temperature & 16 & mA \\
\hline
\end{tabular}
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline PARAMETER & \multicolumn{3}{|c|}{TEST CONDITIONS} & MIN & TYP \(\ddagger\) & MAX & UNIT \\
\hline VOH & \(\mathrm{V}_{C C}=4.5 \mathrm{~V}\), & \(\mathrm{IOH}=-4 \mathrm{~mA}\) & & 2.4 & & & V \\
\hline \(\mathrm{V}_{\mathrm{OL}}\) & \(\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}\), & \(\mathrm{OLL}=8 \mathrm{~mA}\) & & & & 0.5 & V \\
\hline 1 & \(\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}\), & \(\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}\) or 0 & & & & \(\pm 5\) & \(\mu \mathrm{A}\) \\
\hline loz & \(\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}\), & \(\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}\) or 0 & & & & \(\pm 5\) & \(\mu \mathrm{A}\) \\
\hline ICC & \(\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}\), & \(\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}-0.2 \mathrm{~V}\) or 0 & & & & 400 & \(\mu \mathrm{A}\) \\
\hline \(\Delta_{\text {c }} \mathrm{c}^{\S}\) & \(\mathrm{V}_{C C}=5.5 \mathrm{~V}\), & One input at 3.4 V , & Other inputs at \(\mathrm{V}_{\mathrm{CC}}\) or GND & & & 1 & mA \\
\hline \(\mathrm{C}_{i}\) & \(\mathrm{V}_{1}=0\), & \(\mathrm{f}=1 \mathrm{MHz}\) & & & 4 & & pF \\
\hline \(\mathrm{C}_{0}\) & \(\mathrm{V}_{\mathrm{O}}=0\), & \(\mathrm{f}=1 \mathrm{MHz}\) & & & 8 & & pF \\
\hline
\end{tabular}
\(\ddagger\) All typical values are at \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
§ This is the supply current when each input is at one of the specified TTL voltage levels rather than 0 V or \(\mathrm{V}_{\mathrm{CC}}\).

\section*{\(4096 \times 18\) CLOCKED MULTIPLE-QUEUE (MULTI-QTM ) FIRST-IN, FIRST-OUT MEMORY WITH THREE PROGRAMMABLE-DEPTH BUFFERS AND CELL-BASED FLAGS \\ SCAS443A - JUNE 1994 - REVISED JULY 1995}
timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Figures 2 through 19)
\begin{tabular}{|c|c|c|c|}
\hline & & MIN MAX & UNIT \\
\hline \(\mathrm{f}_{\text {clock }}\) & Clock frequency, WRTCLK or RDCLK & 50 & MHz \\
\hline \(\mathrm{t}_{\mathrm{c}}\) & Clock cycle time, WRTCLK or RDCLK & 20 & s \\
\hline \(\mathrm{t}_{\text {w }}\) (CLKH) & Pulse duration, WRTCLK and RDCLK high & 7 & ns \\
\hline \({ }^{\text {tw }}\) (CLKL) & Pulse duration, WRTCLK and RDCLK low & 7 & ns \\
\hline \(\mathrm{t}_{\mathrm{w} \text { (DS) }}\) & Pulse duration, \(\overline{\mathrm{DS}}\) high or low & 15 & ns \\
\hline \(\mathrm{t}_{\text {su }}(\mathrm{D})\) & Setup time, D0-D17 before WRTCLK \(\uparrow\) & 5 & ns \\
\hline \({ }^{\text {t }}\) su(EN) & Setup time, ISOC, \(\overline{A B R T}\), WRTEN1, WRTEN2, and WRTEN3 before WRTCLK \(\uparrow\); RDEN, MUXO, and MUX1 before RDCLK \(\uparrow\) & 5 & ns \\
\hline \(\mathrm{t}_{\text {su}}\) (RS) & Setup time, \(\overline{\text { RST }}\) low before WRTCLK \(\uparrow\) or RDCLK \(\uparrow \dagger\) & 7 & ns \\
\hline \(\mathrm{t}_{\text {su(RS2) }}\) & Setup time, \(\overline{\mathrm{RST}}\) high before first data write & 20 & ns \\
\hline \(\mathrm{t}_{\text {su }}\) (R-DS) & Setup time, \(\mathrm{R} \bar{W}\) before \(\overline{\mathrm{DS}} \downarrow\) & 8 & ns \\
\hline \(\mathrm{t}_{\text {su( }}\) (DR-DS) & Setup time, DWRDY before \(\overline{\mathrm{DS}} \downarrow\) & 8 & ns \\
\hline \(\mathrm{t}_{\text {su }}(\mathrm{P})\) & Setup time, P0-P7 before \(\overline{\mathrm{DS}} \downarrow\) & 8 & ns \\
\hline th(D) & Hold time, D0-D17 after WRTCLK \(\uparrow\) & 0 & ns \\
\hline th(EN) & Hold time, ISOC, \(\overline{\text { ABRT}}\), WRTEN1, WRTEN2, and WRTEN3 after WRTCLK \(\uparrow\); RDEN, MUX0, and MUX1 after RDCLK \(\uparrow\) & 0 & ns \\
\hline th(RS) & Hold time, \(\overline{\text { RST }}\) low after WRTCLK \(\uparrow\) or RDCLK \(\uparrow \dagger\) & 7 & ns \\
\hline \(\mathrm{th}^{\text {(R-DS }}\) ) & Hold time, R \(\bar{W}\) after \(\overline{\mathrm{DS}} \downarrow\) & 1 & ns \\
\hline th(P) & Hold time, P0-P7 after \(\overline{\text { DS }} \downarrow\) & 1 & ns \\
\hline
\end{tabular}
\(\dagger\) Requirement to count the clock edge as one of at least four needed to reset a FIFO
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, \(\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}\) (see Figures 20 and 21)
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{2}{|r|}{PARAMETER} & MIN MAX & UNIT \\
\hline \(\mathrm{ta}_{\mathrm{a}}\) & Access time, RDCLK \(\uparrow\) to Q0-Q17 & 11 & ns \\
\hline \({ }^{\text {tpd(R-CR) }}\) & Propagation delay time, RDCLK \(\uparrow\) to CR1, CR2, or CR3 & 10 & ns \\
\hline \(\mathrm{t}_{\mathrm{pd}}\) (R-OS) & Propagation delay time, RDCLK \(\uparrow\) to OSOC & 10 & ns \\
\hline \(\mathrm{t}_{\mathrm{pd}}\) (W-AE) & Propagation delay time, WRTCLK \(\uparrow\) to \(\overline{\text { ALER }}\) & 10 & ns \\
\hline \({ }^{\text {tpd }}\) (W-PF) & Propagation delay time, WRTCLK \(\uparrow\) to PF1, PF2, or PF3 & 10 & ns \\
\hline \({ }^{\text {tpd }}\) (W-FF) & Propagation delay time, WRTCLK \(\uparrow\) to \(\overline{\text { FF1, }}\) FF2, or \(\overline{\text { FF3 }}\) & 10 & ns \\
\hline \({ }^{\text {tpd }}\) (W-WR) & Propagation delay time, WRTCLK \(\uparrow\) to DWRDY & 10 & ns \\
\hline \({ }_{\text {tpd }}\) (DS-P) & Propagation delay time, \(\overline{\mathrm{DS}} \uparrow\) to \(\mathrm{P} 0-\mathrm{P} 7\) & 20 & ns \\
\hline ten( Q ) & Enable time, OE to Q0-Q17 active & 1 & ns \\
\hline \(\mathrm{t}_{\text {dis }}(\mathrm{Q})\) & Disable time, OE to Q0-Q17 at high impedance & 9 & ns \\
\hline \(t\) en( P ) & Enable time, \(\overline{P O E}\) and \(\mathrm{R} \bar{W}\) to P0-P7 active & 1 & ns \\
\hline \(\mathrm{t}_{\text {dis }}(\mathrm{P})\) & Disable time, \(\overline{\mathrm{POE}}\) and \(\mathrm{R} / \overline{\mathrm{W}}\) to P0-P7 at high impedance & 9 & ns \\
\hline
\end{tabular}

PARAMETER MEASUREMENT INFORMATION


Figure 20. Standard CMOS Outputs

\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{PARAMETER} & R1, R2 & \(\mathrm{CLL}^{\dagger}\) & S1 \\
\hline \multirow[b]{2}{*}{\(t_{\text {en }}\)} & tpZH & \multirow[t]{2}{*}{\(500 \Omega\)} & \multirow[t]{2}{*}{50 pF} & Open \\
\hline & tpZL & & & Closed \\
\hline \multirow[b]{2}{*}{\({ }^{\text {d }}\) dis} & tpHZ & \multirow[t]{2}{*}{\(500 \Omega\)} & \multirow[b]{2}{*}{50 pF} & Open \\
\hline & tpLZ & & & Closed \\
\hline \multicolumn{2}{|l|}{tpd} & \(500 \Omega\) & 50 pF & Open \\
\hline
\end{tabular}
\(\dagger\) Includes probe and test-fixture capacitance
Figure 21. 3-State Outputs
General Information
Telecom Single-Bit FIFOs2
Reduced-Width FIFOs ..... 3
9-Bit Clocked/Strobed FIFOs ..... 4
8- and 9-Bit Asynchronous FIFOs ..... 5
9-Bit Synchronous FIFOs ..... 6
18-Bit Clocked FIFOs ..... 7
18-Bit Strobed FIFOs ..... 8
Multi-Q \({ }^{\text {TM }} 18\)-Bit FIFO9
3.3-V Low-Powered 18-Bit FIFOs ..... 10
DSP 32- and 36-Bit Clocked FIFOs ..... 11
Internetworking 36-Bit Clocked FIFOs ..... 12
High-Bandwidth Computing 36-Bit Clocked FIFOs ..... 13
Military FIFOs ..... 14
Application Reports ..... 15
Mechanical Data ..... 16

\section*{3.3-V LOW-POWERED 18-BIT FIFOS}

\section*{Features}
- Designed for 3.3-V operations
- Drop-in replaceable for the following:

Clocked 5 V: SN74ACT7803
SN74ACT7805
SN74ACT7813
Strobed 5 V: SN74ACT7804
SN74ACT7806
SN74ACT7814
- Members of Texas Instruments Widebus \({ }^{\text {TM }}\) family
- 0.8- \(\mu \mathrm{m}\) CMOS process
- Tl's advanced clocked interface
- Clock frequencies as high as 50 MHz
- Fast access time
- High drive capabilities
- Depth from 64 to 2 K words
- Latched input and output registers
- Grey-code flag architecture
- First-word fall-through
- Programmable AF/AE flag
- Multistage flag synchronization
- Output edge control (OEC \({ }^{\text {TM }}\) ) circuitry
- Distributed \(V_{C C}\) and GND
- JEDEC standard 56-pin SSOP package

Benefits
- Ensures maximum clock speed, access times and low power operations
- Allows easy scalability from 5 V to 3.3 V Clocked 3.3 V: SN74ALVC7803 SN74ALVC7805 SN74ALVC7813
Strobed 3.3 V: SN74ALVC7804 SN74ALVC7806 SN74ALVC7814
- Combined wider data-path capability with reduced board space area
- Fast access times combined with low power
- Supports free-running clocks with enables
- Supports high-performance systems
- Access times as low as 13 ns for improved performance
- \(-8 \mathrm{~mA} / 16 \mathrm{~mA}\) drive capability for high fanout and bus applications
- Multiple depths to optimize system applications
- Allows for fast access times as well as setup and hold times as reduced setup and hold times
- Eliminates race conditions
- Eases system interface requirements
- Increases design flexibility
- Increases reliability by increasing mean time between failures (MTBF)
- Improved reliability
- Improved noise immunity and mutual coupling effects
- 18-bit product in equal or less space than 9-bit FIFO options
- Operates at 3-V to 3.6-V VCC
- Free-Running Read and Write Clocks Can Be Asynchronous or Coincident
- Read and Write Operations Synchronized to Independent System Clocks
- Low-Power Advanced CMOS Technology
- Half-Full Flag and Programmable Almost-Full/Almost-Empty Flag
- Bidirectional Configuration and Width Expansion Without Additional Logic
- Input-Ready Flag Synchronized to Write Clock
- Output-Ready Flag Synchronized to Read Clock
- Fast Access Times of 13 ns With a 50-pF Load and All Data Outputs Switching Simultaneously
- Data Rates From 0 to 50 MHz
- Pin Compatible With SN74ACT7803, SN74ACT7805, and SN74ACT7813
- Available in Shrink Small-Outline 300-mil (DL) Package Using 25-mil Center-to-Center Lead Spacing

\section*{description}

The SN74ALVC7803, SN74ALVC7805, and SN74ALVC7813 are FIFOs suited for buffering asynchronous data paths at \(50-\mathrm{MHz}\) clock rates and 13-ns access times. These devices are designed for \(3-\mathrm{V}\) to \(3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}\) operation. The 56-pin shrink small-outline (DL) package offers greatly reduced board space over DIP, PLCC, and conventional SOIC packages. Two devices can be configured for bidirectional data buffering without additional logic.
The write clock (WRTCLK) and read clock (RDCLK) should be free running and can be asynchronous or coincident. Data is written to memory on the rising edge of WRTCLK when WRTEN1 is high, WRTEN2 is low, and IR is high. Data is read from memory on the rising edge of RDCLK when RDEN, \(\overline{\mathrm{OE}} 1\), and \(\overline{\mathrm{OE} 2}\) are low and OR is high. The first word written to memory is clocked through to the output buffer regardless of the RDEN, \(\overline{\mathrm{OE}}\), and \(\overline{\mathrm{OE} 2}\) levels. The OR flag indicates that valid data is present on the output buffer.
The FIFO can be reset asynchronously to WRTCLK and RDCLK. \(\overline{\text { RESET must be asserted while at least four }}\) WRTCLK and four RDCLK rising edges occur to clear the synchronizing registers. Resetting the FIFO initializes the IR, OR, and HF flags low and the AF/AE flag high. The FIFO must be reset upon power up.

The SN74ALVC7803, SN74ALVC7805, and SN74ALVC7813 are characterized for operation from \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\).

\section*{logic symbol \(\dagger\)}

\(\dagger\) This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
functional block diagram


Terminal Functions
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{2}{|r|}{TERMINAL} & \multirow[b]{2}{*}{1/0} & \multirow[b]{2}{*}{DESCRIPTION} \\
\hline NAME & NO. & & \\
\hline AF/AE & 24 & 0 & Almost-full/almost-empty flag. Depth-offset values can be programmed for this flag, or the default value of 64 can be used for both the almost-empty offset \((X)\) and the almost-full offset (Y). AF/AE is high when memory contains X or less words or ( 512 minus Y ) or more words. AF/AE is high after reset. \\
\hline D0-D17 & \[
\begin{gathered}
2-9,11-12, \\
14-21
\end{gathered}
\] & 1 & 18-bit data input port \\
\hline HF & 22 & 0 & Half-full flag. HF is high when the FIFO memory contains 256 or more words. HF is low atter reset. \\
\hline IR & 28 & 0 & Input-ready flag. IR is synchronized to the low-to-high transition of WRTCLK. When IR is low, the FIFO is full and writes are disabled. IR is low during reset and goes high on the second low-to-high transition of WRTCLK after reset. \\
\hline \(\overline{\mathrm{OE} 1}, \overline{\mathrm{OE} 2}\) & 56, 30 & 1 & Output enables. When \(\overline{\mathrm{OE}}, \overline{\mathrm{OE}}\), , and \(\overline{\mathrm{RDEN}}\) are low and OR is high, data is read from the FIFO on a low-to-high transition of RDCLK. When either \(\overline{\mathrm{OE}}\) or \(\overline{\mathrm{OE} 2}\) is high, reads are disabled and the data outputs are in the high-impedance state. \\
\hline OR & 29 & 0 & Output-ready flag. OR is synchronized to the low-to-high transition of RDCLK. When OR is low, the FIFO is empty and reads are disabled. Ready data is present on Q0-Q17 when OR is high. OR is low during reset and goes high on the third low-to-high transition of RDCLK after the first word is loaded to empty memory. \\
\hline \(\overline{\text { PEN }}\) & 23 & 1 & Program enable. After reset and before the first word is written to the FIFO, the binary value on DO-D7 is latched as an AF/AE offset value when PEN is low and WRTCLK is high. \\
\hline Q0-Q17 & \[
\begin{gathered}
33-34,36-38, \\
40-43,45-49, \\
51,53-55 \\
\hline
\end{gathered}
\] & 0 & 18 -bit data output port. After the first valid write to empty memory, the first word is output on Q0-Q17 on the third rising edge of RDCLK. OR is also asserted high at this time to indicate ready data. When OR is low, the last word read from the FIFO is present on Q0-Q17. \\
\hline RDCLK & 32 & 1 & Read clock. RDCLK is a continuous clock and can be asynchronous or coincident to WRTCLK. A low-to-high transition of RDCLK reads data from memory when OE1, OE2, and RDEN are low and OR is high. OR is synchronous to the low-to-high transition or RDCLK. \\
\hline \(\overline{\text { RDEN }}\) & 31 & 1 & Read enable. When \(\overline{R D E N}, \overline{\mathrm{OE1}}\), and \(\overline{\mathrm{OE} 2}\) are low and OR is high, data is read from the FIFO on the low-to-high transition of RDCLK. \\
\hline RESET & 1 & 1 & Reset. To reset the FIFO, four low-to-high transitions of RDCLK and four low-to-high transitions of WRTCLK must occur while RESET is low. This sets HF, IR, and OR low and AF/AE high. \\
\hline WRTCLK & 25 & 1 & Write clock. WRTCLK is a continuous clock and can be asynchronous or coincident to RDCLK. A low-to-high transition of WRTCLK writes data to memory when WRTEN2 is low, WRTEN1 is high, and IR is high. IR is synchronous to the low-to-high transition of WRTCLK. \\
\hline \[
\begin{aligned}
& \text { WRTEN1, } \\
& \text { WRTEN2 }
\end{aligned}
\] & 27, 26 & 1 & Write enables. When WRTEN1 is high, WRTEN2 is low, and IR is high, data is written to the FIFO on a low-to-high transition of WRTCLK. \\
\hline
\end{tabular}


Define the AF/AE Flag Using the Default Value of \(X=Y=64\)
Figure 1. Reset Cycle


Figure 2. FIFO Write


\section*{offset values for AF/AE}

The almost-full/almost-empty (AF/AE) flag has two programmable limits: the almost-empty offset value (X) and the almost-full offset value ( Y ). They can be programmed after the FIFO is reset and before the first word is written to memory. If the offsets are not programmed, the default values of \(X=Y=64\) are used. The AF/AE flag is high when the FIFO contains X or less words or ( 512 minus Y ) or more words.
Program enable ( \(\overline{\text { PEN }}\) ) should be held high throughout the reset cycle. \(\overline{\text { PEN }}\) can be brought low only when IR is high. On the following low-to-high transition of WRTCLK, the binary value on D0-D7 is stored as the almost empty offset value \((\mathrm{X})\) and the almost full offset value ( Y ). Holding PEN low for another low-to-high transition of WRTCLK reprograms \(Y\) to the binary value on DO-D7 at the time of the second WRTCLK low-to-high transition. When the offsets are being programmed, writes to the FIFO memory are disabled regardless of the state of the write enables (WRTEN1, WRTEN2). A maximum value of 255 can be programmed for either X or \(Y\) (see Figure 4). To use the default values of \(X=Y=64, \overline{P E N}\) must be held high.


IR

WRTEN1

\(\overline{\text { WRTEN2 }}\)


Figure 4. Programming \(X\) and \(Y\) Separately

\section*{absolute maximum ratings over operating free-air temperature range (unless otherwise noted) \(\dagger\)}
Supply voltage range, \(\mathrm{V}_{\mathrm{CC}}\) -0.5 V to 4.6 V
Input voltage range, \(V_{1}\) (see Note 1) ..... -0.5 V to 4.6 V
Output voltage range, \(\mathrm{V}_{\mathrm{O}}\) (see Notes 1 and 2) ..... -0.5 V to \(\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}\)
Input clamp current, \(l_{I K}\left(V_{1}<0\right)\) ..... \(-50 \mathrm{~mA}\)
Output clamp current, \(\mathrm{I}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right.\) or \(\left.\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}\right)\) ..... \(\pm 50 \mathrm{~mA}\)
Continuous output current, \(\mathrm{I}_{\mathrm{O}}\left(\mathrm{V}_{\mathrm{O}}=0\right.\) to \(\mathrm{V}_{\mathrm{CC}}\) ) ..... \(\pm 50 \mathrm{~mA}\)
Continuous current through \(V_{C C}\) or GND ..... \(\pm 100 \mathrm{~mA}\)
Voltage applied to a disabled 3-state output ..... 3.6 V
Operating free-air temperature range, \(\mathrm{T}_{\mathrm{A}}\) ..... \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\)
Storage temperature range, \(\mathrm{T}_{\text {stg }}\) ..... \(-65^{\circ} \mathrm{C}\) to \(150^{\circ} \mathrm{C}\)

\footnotetext{
\(\dagger\) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output voltage ratings can be exceeded if the input and output clamp current ratings are observed.
2. This value is limited to 4.6 V maximum.
}
recommended operating conditions

\(\dagger\) To permit the clock pulse to be utilized for reset purposes
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|r|}{PARAMETER} & \multicolumn{2}{|r|}{TEST CONDITIONS \(\dagger\)} & MIN & TYP \(\ddagger\) MAX & UNIT \\
\hline \multicolumn{2}{|l|}{\(\mathrm{V}_{\text {IK }}\)} & \(\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}\), & \(\mathrm{I}_{\mathrm{K}} \mathrm{K}=-18 \mathrm{~mA}\) & & -1.2 & V \\
\hline \multirow[b]{2}{*}{VOH} & \multirow[t]{2}{*}{Flags, Q outputs} & \(\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}\) to MAX, & \(\mathrm{l}^{\mathrm{OH}}=-100 \mu \mathrm{~A}\) & \(\mathrm{V}_{\mathrm{CC}}-0.2\) & & \multirow[t]{2}{*}{V} \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}\), & \(\mathrm{IOH}=-8 \mathrm{~mA}\) & 2.4 & & \\
\hline \multirow{3}{*}{\(\mathrm{V}_{\text {OL }}\)} & Flags, Q outputs & \(\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}\) to MAX, & \(\mathrm{OL}=100 \mu \mathrm{~A}\) & & 0.2 & \multirow{3}{*}{V} \\
\hline & Flags & \(\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}\), & \(\mathrm{IOL}=8 \mathrm{~mA}\) & & 0.4 & \\
\hline & Q outputs & \(V_{C C}=3 \mathrm{~V}\), & \(\mathrm{IOL}=16 \mathrm{~mA}\) & & 0.55 & \\
\hline \multicolumn{2}{|l|}{1} & \(\mathrm{V}_{C C}=3.6 \mathrm{~V}\), & \(V_{1}=V_{C C}\) or GND & & \(\pm 5\) & \(\mu \mathrm{A}\) \\
\hline \multicolumn{2}{|l|}{ioz} & \(\mathrm{V}_{C C}=3.6 \mathrm{~V}\), & \(\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}\) or GND & & \(\pm 10\) & \(\mu \mathrm{A}\) \\
\hline \multicolumn{2}{|l|}{ICC} & \(\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}\) or 0 & & & 40 & \(\mu \mathrm{A}\) \\
\hline \multicolumn{2}{|l|}{\(\Delta_{C C S}\)} & \begin{tabular}{l}
\[
\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V},
\] \\
One input at \(\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V}\)
\end{tabular} & Other inputs at \(\mathrm{V}_{\mathrm{CC}}\) or GND, & & 500 & \(\mu \mathrm{A}\) \\
\hline \multicolumn{2}{|l|}{\(\mathrm{C}_{\mathrm{i}}\)} & \(\mathrm{V}_{C C}=3.3 \mathrm{~V}\), & \(\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}\) or GND & & 2.5 & pF \\
\hline \multicolumn{2}{|l|}{\(\mathrm{C}_{0}\)} & \(\mathrm{V}_{C C}=3.3 \mathrm{~V}\), & \(\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}\) or GND & & 5.5 & pF \\
\hline
\end{tabular}
\(\dagger\) For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
\(\ddagger\) All typical values are at \(\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
§ This is the supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or \(\mathrm{V}_{\mathrm{CC}}\).
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, \(\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}\) (unless otherwise noted) (see Figure 7)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{PARAMETER} & \multirow[t]{3}{*}{FROM (OUTPUT)} & \multirow[t]{3}{*}{TO (INPUT)} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\begin{tabular}{|l|}
\hline SN74ALVC7803-20 \\
SN74ALVC7805-20 \\
SN74ALVC7813-20
\end{tabular}\(|\)}} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\begin{tabular}{l}
SN74ALVC7803-25 \\
SN74ALVC7805-25 \\
SN74ALVC7813-25
\[
V_{C C}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}
\]
\end{tabular}}} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{SN74ALVC7803-40 SN74ALVC7805-40 SN74ALVC7813-40
\[
v_{C C}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}
\]}} & \multirow[t]{3}{*}{UNIT} \\
\hline & & & & & & & & & \\
\hline & & & MIN & MAX & MIN & MAX & MIN & MAX & \\
\hline \({ }^{\prime}\) max & \[
\begin{aligned}
& \text { WRTCLK or } \\
& \text { RDCLK }
\end{aligned}
\] & & 50 & & 40 & & 25 & & MHz \\
\hline \({ }^{\text {tpd }}\) & RDCLK \(\uparrow\) & Any Q & 4 & 13 & 4 & 15 & 4 & 20 & ns \\
\hline tpd & WRTCLK \(\uparrow\) & IR & 3 & 11 & 3 & 13 & 3 & 15 & ns \\
\hline \(t_{\text {pd }}\) & RDCLK \(\uparrow\) & OR & 3 & 11 & 3 & 13 & 3 & 15 & ns \\
\hline \(\mathrm{tpd}^{\text {d }}\) & WRTCLK \(\uparrow\) & AF/AE & 7 & 19 & 7 & 21 & 7 & 23 & ns \\
\hline \(t_{\text {pd }}\) & RDCLK \(\uparrow\) & AF/AE & 7 & 19 & 7 & 21 & 7 & 23 & ns \\
\hline tpLH & WRTCLK \(\uparrow\) & \multirow[t]{2}{*}{HF} & 7 & 17 & 7 & 19 & 7 & 21 & \multirow[t]{2}{*}{ns} \\
\hline tPHL & RDCLK \(\uparrow\) & & 7 & 18 & 7 & 20 & 7 & 22 & \\
\hline tPLH & \multirow[t]{2}{*}{RESET low} & AF/AE & 2 & 11 & 2 & 13 & 2 & 15 & \multirow[t]{2}{*}{ns} \\
\hline tPHL & & HF & 2 & 12 & 2 & 14 & 2 & 16 & \\
\hline ten & \multirow[t]{2}{*}{\(\overline{\mathrm{OE}}, \overline{\mathrm{OE} 2}\)} & \multirow[t]{2}{*}{Any Q} & 2 & 11 & 2 & 11 & 2 & 14 & \multirow[t]{2}{*}{ns} \\
\hline \(t_{\text {dis }}\) & & & 2 & 11 & 2 & 14 & 2 & 14 & \\
\hline
\end{tabular}
operating characteristics, \(\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
\begin{tabular}{|c|l|c|c|c|}
\hline \multicolumn{2}{|c|}{ PARAMETER } & TEST CONDITIONS & TYP & UNIT \\
\hline \(\mathrm{C}_{\mathrm{pd}}\) & Power dissipation capacitance & Outputs enabled & \(\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \quad \mathrm{f}=5 \mathrm{MHz}\) & 53 \\
\hline
\end{tabular}

\section*{APPLICATION INFORMATION}


Figure 5. Bidirectional Configuration


Figure 6. Word-Width Expansion: \(512 \times 36 \mathrm{Bit}, 256 \times 36 \mathrm{Bit}\), and \(64 \times 36 \mathrm{Bit}\)

TYPICAL CHARACTERISTICS
SUPPLY CURRENT
vs
CLOCK FREQUENCY


Figure 7

\section*{calculating power dissipation}

With \(\mathrm{I}_{\mathrm{CC}(f)}\) taken from Figure 7 , the dynamic power \(\left(\mathrm{P}_{\mathrm{d}}\right)\), based on all data outputs changing states on each read, can be calculated by:
\[
P_{d}=V_{C C} \times\left[I_{C C}(f)+\left(N \times \Delta I_{C C} \times d c\right)\right]+\Sigma\left(C_{L} \times V_{C C^{2}} \times f_{0}\right)
\]

A more accurate total power \(\left(\mathrm{P}_{\mathrm{T}}\right)\) can be calculated if quiescent power \((\mathrm{Pq})\) is also taken into consideration. Quiescent power \(\left(P_{q}\right)\) can be calculated by:
\[
\mathrm{P}_{\mathrm{q}}=\mathrm{V}_{\mathrm{CC}} \times\left[\mathrm{I}_{\mathrm{cc}(\mathrm{l})}+\left(\mathrm{N} \times \Delta \mathrm{I}_{\mathrm{cc}} \times \mathrm{dc}\right)\right]
\]

Total power would be:
\[
\mathrm{P}_{\mathrm{T}}=\mathrm{P}_{\mathrm{d}}+\mathrm{P}_{\mathrm{q}}
\]

The above equations provide worst-case power calculations.
Where:
```

$\mathrm{N}=$ number of inputs driven by TTL levels
$\Delta \mathrm{I} C \mathrm{C}=$ increase in power supply current for each input at a TTL high level
dc = duty cycle of inputs at a TTL high level of 3.4 V
$\mathrm{C}_{\mathrm{L}}=$ output capacitance load
$\mathrm{f}_{0}=$ switching frequency of an output
$\mathrm{I}_{\mathrm{CC}(\mathrm{I})}=$ idle current, supply current when FIFO is idle $\approx \mathrm{pF} \times \mathrm{f}_{\text {clock }}=0.2 \times \mathrm{f}_{\text {clock }}$
(current is due to free-running clocks)
$\mathrm{pF}=$ power factor (the slope of idle current versus clock frequency)
$\mathrm{I}_{\mathrm{CC}(f)}=$ active current, supply current when FIFO is transferring data

```

\section*{PARAMETER MEASUREMENT INFORMATION}


LOAD CIRCUIT FOR OUTPUTS


NOTES: A. \(\mathrm{C}_{\mathrm{L}}\) includes probe and jig capacitance.
B. All input pulses are supplied by generators having the following characteristics: PRR \(\leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}\).
C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

3-STATE OUTPUTS (ANY Q)
\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{2}{|c|}{PARAMETER} & R1, R2 & \(C_{L}{ }^{\dagger}\) & S1 \\
\hline \multirow[b]{2}{*}{ten} & tpZH & \multirow{2}{*}{\(500 \Omega\)} & \multirow{2}{*}{50 pF} & GND \\
\hline & tPZL & & & 6 V \\
\hline \multirow[b]{2}{*}{\(t_{\text {dis }}\)} & tpHZ & \multirow{2}{*}{\(500 \Omega\)} & \multirow{2}{*}{50 pF} & GND \\
\hline & tplZ & & & 6 V \\
\hline tpd & tPLH/tPHL & \(500 \Omega\) & 50 pF & Open \\
\hline
\end{tabular}
\(\dagger\) Includes probe and test-fixture capacitance
Figure 8. Standard CMOS Outputs (FULL, EMPTY, HF, AF/AE)
- Operate at 3-V to \(3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}\)
- Load Clock and Unload Clock Can Be Asynchronous or Coincident
- Low-Power Advanced CMOS Technology
- Full, Empty, and Half-Full Flags
- Programmable Almost-Full/Almost-Empty Flag
- Fast Access Times of 18 ns With a \(50-\mathrm{pF}\) Load and All Data Outputs Switching Simultaneously
- Data Rates From 0 to 40 MHz
- 3-State Outputs
- Pin Compatible With SN74ACT7804, SN74ACT7806, and SN74ACT7814
- Avallable in Shrink Small-Outline 300 -mil Package (DL) Using 25-mil Center-to-Center Spacing

\section*{description}

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The SN74ALVC7804, SN74ALVC7806, and SN74ALVC7814 are 18-bit FIFOs with high speed and fast access times. Data is processed at rates up to 40 MHz with access times of 18 ns in a bit-parallel format. These memories are designed for \(3-\mathrm{V}\) to \(3.6-\mathrm{V}\) \(\mathrm{V}_{\mathrm{CC}}\) operation.
Data is written into memory on a low-to-high transition of the load clock (LDCK) and is read out on a low-to-high transition of the unload clock (UNCK). The memory is full when the number of words clocked in exceeds the number of words clocked out by 512 . When the memory is full, LDCK has no effect on the data residing in memory. When the memory is empty, UNCK has no effect.
Status of the FIFO memory is monitored by the full ( \(\overline{\mathrm{FULL}}\) ), empty ( \(\overline{\mathrm{EMPTY}}\) ), half-full (HF), and almost-full/almost-empty (AF/AE) flags. The FULL output is low when the memory is full and high when the memory is not full. The EMPTY output is low when the memory is empty and high when it is not empty. The HF output is high whenever the FIFO contains 256 or more words and low when it contains 255 or less words. The AF/AE status flag is a programmable flag. The first one or two low-to-high transitions of LDCK after reset are used to program the almost-empty offset value \((\mathrm{X})\) and the almost-full offset value \((\mathrm{Y})\) if program enable ( PEN ) is low. The AF/AE flag is high when the FIFO contains \(X\) or fewer words or \(512-\mathrm{Y}\) or more words. The AF/AE flag is low when the FIFO contains between \(X+1\) and \(511-Y\) words.

\section*{SN74ALVC7804, SN74ALVC7806, SN74ALVC7814}

\section*{\(512 \times 18,256 \times 18,64 \times 18\)}

\section*{LOW-POWERED FIRST-IN, FIRST-OUT MEMORIES}

SCAS437C - JUNE 1994 - REVISED FEBRUARY 1996

\section*{description (continued)}

A low level on the reset ( \(\overline{\operatorname{RESET}}\) ) resets the internal stack pointers and sets FULL high, AF/AE high, HF low, and EMPTY low. The Q outputs are not reset to any specific logic level. The FIFO must be reset on power up. The first word loaded into empty memory causes EMPTY to go high and the data to appear on the Q outputs. The data outputs are in the high-impedance state when the output-enable ( \(\overline{\mathrm{OE}}\) ) is high.

The SN74ALVC7804, SN74ALVC7806, and SN74ALVC7814 are characterized for operation from \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\).

\section*{logic symbol \(\dagger\)}

\(\dagger\) This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

\section*{functional block diagram}


Terminal Functions
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{2}{|r|}{TERMINAL} & \multirow{2}{*}{1/0} & \multirow{2}{*}{DESCRIPTION} \\
\hline NAME & NO. & & \\
\hline AF/AE & 24 & 0 & Almost full/almost empty flag. Depth-offset values can be programmed for this flag or the default value of 64 can be used for both the almost empty offset \((X)\) and the almost full offset (Y). AF/AE is high when memory contains X or fewer words or \(512-\mathrm{Y}\) or more words. AF/AE is high after reset. \\
\hline D0-D17 & \[
\begin{gathered}
2-9,11-12 \\
14-21
\end{gathered}
\] & 1 & 18-bit data input port \\
\hline EMPTY & 29 & 0 & Empty flag. EMPTY is low when the FIFO is empty. A FIFO reset also causes EMPTY to go low. \\
\hline \(\overline{\text { FULL }}\) & 28 & 0 & Full flag. \(\overline{\text { FULL }}\) is low when the FIFO is full. A FIFO reset causes FULL to go high. \\
\hline HF & 22 & 0 & Half-full flag. HF is high when the FIFO memory contains 256 or more words. HF is low after reset. \\
\hline LDCK & 25 & 1 & Load clock. Data is written to the FIFO on the rising edge of LDCK when FULL is high. \\
\hline \(\overline{\mathrm{OE}}\) & 56 & 1 & Output enable. When \(\overline{\mathrm{OE}}\) is high, the data outputs are in the high-impedance state. \\
\hline \(\overline{\text { PEN }}\) & 23 & 1 & Program enable. After reset and before the first word is written to the FIFO, the binary value on D0-D7 is latched as an AF/AE offset value when \(\overline{\text { PEN }}\) is low and WRTCLK is high. \\
\hline Q0-Q17 & \[
\begin{gathered}
33-34,36-38, \\
40-43,45-49, \\
51,53-55
\end{gathered}
\] & 0 & 18-bit data output port \\
\hline RESET & 1 & 1 & Reset. A low level on \(\overline{\text { RESET }}\) resets the FIFO and drives AF/AE and FULL high and HF and EMPTY low. \\
\hline UNCK & 32 & 1 & Unload clock. Data is read from the FIFO on the rising edge of UNCK when EMPTY is high. \\
\hline
\end{tabular}


DATA WORD NUMBERS FOR FLAG TRANSITIONS
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{DEVICE} & \multicolumn{9}{|c|}{TRANSITION WORD} \\
\hline & A & B & C & D & E & F & G & H & I \\
\hline SN74ALVC7814 & W32 & W(64-Y) & W64 & W33 & W34 & W(64-X) & W(65-X) & W64 & W64 \\
\hline SN74ALVC7806 & W128 & \(W(256-Y)\) & W256 & W129 & W130 & W(256-X) & W(257-X) & W255 & W256 \\
\hline SN74ALVC7804 & W256 & \(W(512-Y)\) & W512 & W257 & W258 & W(512-X) & W(513-X) & W511 & W512 \\
\hline
\end{tabular}

Figure 1. Write, Read, and Flag Timing Reference (Continued)

\section*{offset values for AF/AE}

The almost-full/almost-empty (AF/AE) flag has two programmable limits: the almost-empty offset value (X) and the almost-full offset value ( Y ). They can be programmed after the FIFO is reset and before the first word is written to memory. The AF/AE flag is high when the FIFO contains X or fewer words or \(512-\mathrm{Y}\) or more words.
To program the offset values, \(\overline{\text { PEN }}\) can be brought low after reset. On the following low-to-high transition of LDCK, the binary value on D0-D7 is stored as the almost-empty offset value \((\mathrm{X})\) and the almost-full offset value (Y). Holding PEN low for another low-to-high transition of LDCK reprograms Y to the binary value on D0-D7 at the time of the second LDCK low-to-high transition. Writes to the FIFO memory are disabled while the offsets are programmed. A maximum value of 255 can be programmed for either \(X\) or \(Y\) (see Figure 2). To use the default values of \(X=Y=64, \overline{\text { PEN }}\) must be held high.


Figure 2. Programming \(X\) and \(Y\) Separately

\section*{absolute maximum ratings over operating free-air temperature range (unless otherwise noted) \(\dagger\)}
\begin{tabular}{|c|c|}
\hline Supply voltage range, V & -0.5 V to 4.6 V \\
\hline Input voltage range, \(\mathrm{V}_{1}\) (see Note 1) & -0.5 V to 4.6 V \\
\hline Output voltage range, \(\mathrm{V}_{\mathrm{O}}\) (see Notes 1 and 2) & -0.5 V to \(\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}\) \\
\hline Input clamp current, \(\mathrm{I}_{\mathrm{IK}}\left(\mathrm{V}_{1}<0\right)\) & 50 mA \\
\hline Output clamp current, \(\mathrm{I}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right.\) or \(\left.\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}\right)\) & \(\pm 50 \mathrm{~mA}\) \\
\hline Continuous output current, \(\mathrm{IO}_{\mathrm{O}}\left(\mathrm{V}_{\mathrm{O}}=0\right.\) to V CC ) & \(\pm 50 \mathrm{~mA}\) \\
\hline Continuous current through \(\mathrm{V}_{\text {CC }}\) or GND & \(\pm 100 \mathrm{~mA}\) \\
\hline Voltage applied to a disabled 3-state output & 3.6 V \\
\hline Operating free-air temperature range, \(\mathrm{T}_{\mathrm{A}}\) & \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\) \\
\hline Storage temperature range, \(T_{\text {stg }}\) & \(-65^{\circ} \mathrm{C}\) to \(150^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}
\(\dagger\) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output voltage ratings can be exceeded if the input and output clamp-current ratings are observed.
2. This value is limited to 4.6 V maximum.

\section*{recommended operating conditions}

electrical characteristics over recommended operating free－air temperature range（unless otherwise noted）
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{2}{|r|}{PARAMETER} & \multicolumn{2}{|c|}{TEST CONDITIONSt} & MIN TYP \(\ddagger\) MAX & UNIT \\
\hline \multirow[b]{2}{*}{V OH} & \multirow[b]{2}{*}{Flags，Q outputs} & \(\mathrm{V}_{\mathrm{CC}}=\) MIN to MAX， & \(\mathrm{l}^{\mathrm{OH}}=-100 \mu \mathrm{~A}\) & \(\mathrm{V}_{\mathrm{CC}}-0.2\) & \multirow[b]{2}{*}{V} \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}\) ， & \(1 \mathrm{OH}=-8 \mathrm{~mA}\) & 2.4 & \\
\hline \multirow{3}{*}{\(\mathrm{VOL}_{\text {O }}\)} & Flags，Q outputs & \(\mathrm{V}_{\mathrm{CC}}=\) MIN to MAX， & \(\mathrm{OL}=100 \mu \mathrm{~A}\) & 0.2 & \multirow{3}{*}{V} \\
\hline & Flags & \(\mathrm{V}_{\text {CC }}=3 \mathrm{~V}\) ， & \(\mathrm{IOL}=8 \mathrm{~mA}\) & 0.4 & \\
\hline & Q outputs & \(V_{C C}=3 \mathrm{~V}\) ， & \(\mathrm{OL}=16 \mathrm{~mA}\) & 0.55 & \\
\hline \multicolumn{2}{|l|}{11} & \(\mathrm{V}_{\text {CC }}=3.6 \mathrm{~V}\) ， & \(\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}\) or GND & \(\pm 5\) & \(\mu \mathrm{A}\) \\
\hline \multicolumn{2}{|l|}{IOZ} & \(\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}\) ， & \(\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}\) or GND & \(\pm 10\) & \(\mu \mathrm{A}\) \\
\hline \multicolumn{2}{|l|}{ICC} & \(\mathrm{V}_{C C}=3.6 \mathrm{~V}\) ， & \(\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}\) or GND and \(\mathrm{IO}=0\) & 40 & \(\mu \mathrm{A}\) \\
\hline \multicolumn{2}{|l|}{\(\mathrm{AlCC}^{\text {§ }}\)} & \begin{tabular}{l}
\[
\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V} \text {, }
\] \\
Other inputs at \(\mathrm{V}_{\mathrm{CC}}\) or GND
\end{tabular} & One input at \(\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V}\) ， & 500 & \(\mu \mathrm{A}\) \\
\hline \multicolumn{2}{|l|}{\(\mathrm{Ca}_{i}\)} & \(\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}\) ， & \(\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}\) or GND & 3 & pF \\
\hline \multicolumn{2}{|l|}{\(\mathrm{C}_{0}\)} & \(\mathrm{V}_{C C}=3.3 \mathrm{~V}\) ， & \(\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}\) or GND & 6 & pF \\
\hline
\end{tabular}
\(\dagger\) For conditions shown as MIN or MAX，use the appropriate value specified under recommended operating conditions．
\(\ddagger\) All typical values are at \(\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) ．
§ This is the supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or \(\mathrm{V}_{\mathrm{CC}}\) ．
switching characteristics over recommended ranges of supply voltage and operating free－air temperature， \(\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}\)（unless otherwise noted）（see Figure 4）
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{PARAMETER} & \multirow[t]{3}{*}{FROM （INPUT）} & \multirow[t]{3}{*}{TO （OUTPUT）} & \multicolumn{2}{|l|}{SN74ALVC7804－25 SN74ALVC7806－25 SN74ALVC7814－25} & \multicolumn{2}{|l|}{SN74ALVC7804－40 SN74ALVC7806－40 SN74ALVC7814－40} & \multirow[t]{3}{*}{UNIT} \\
\hline & & & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}\)} & \multicolumn{2}{|l|}{\(\mathrm{V}_{C C}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}\)} & \\
\hline & & & MIN & MAX & MIN & MAX & \\
\hline \(f_{\text {max }}\) & LDCK or UNCK & & 40 & & 25 & & MHz \\
\hline tpd & LDCK \(\uparrow\) & \multirow[b]{2}{*}{Any Q} & 9 & 22 & 9 & 24 & \multirow[t]{2}{*}{ns} \\
\hline \(\mathrm{t}_{\mathrm{pd}}\) & UNCK个 & & 6 & 18 & 6 & 20 & \\
\hline tpLH & LDCK \(\uparrow\) & \multirow{3}{*}{EMPTY} & 6 & 17 & 6 & 19 & \multirow{3}{*}{ns} \\
\hline tPHL & UNCK个 & & 6 & 17 & 6 & 19 & \\
\hline tPHL & RESET low & & 4 & 18 & 4 & 20 & \\
\hline tPHL & LDCK个 & \multirow{3}{*}{\(\overline{\text { FULL }}\)} & 6 & 17 & 6 & 19 & \multirow{3}{*}{ns} \\
\hline tPLH & UNCK \(\uparrow\) & & 6 & 17 & 6 & 19 & \\
\hline tPLH & RESET Iow & & 4 & 20 & 4 & 22 & \\
\hline tpd & LDCK§ & \multirow{3}{*}{AF／AE} & 7 & 20 & 7 & 22 & \multirow{3}{*}{ns} \\
\hline \(t_{\text {pd }}\) & UNCK \(\uparrow\) & & 7 & 20 & 7 & 22 & \\
\hline tPLH & RESET low & & 2 & 12 & 2 & 14 & \\
\hline tPLH & LDCK \(\uparrow\) & \multirow{3}{*}{HF} & 5 & 20 & 5 & 22 & \multirow{3}{*}{ns} \\
\hline tPHL & UNCK \(\uparrow\) & & 7 & 20 & 7 & 22 & \\
\hline tPHL & RESET low & & 3 & 14 & 3 & 16 & \\
\hline ten & \multirow[t]{2}{*}{\(\overline{O E}\)} & \multirow[t]{2}{*}{Any Q} & 2 & 10 & 2 & 11 & \multirow[t]{2}{*}{ns} \\
\hline \({ }_{\text {dis }}\) & & & 2 & 11 & 2 & 12 & \\
\hline
\end{tabular}
operating characteristics， \(\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
\begin{tabular}{|c|l|c|c|c|}
\hline \multicolumn{2}{|c|}{ PARAMETER } & TEST CONDITIONS & TYP & UNIT \\
\hline \(\mathrm{C}_{\mathrm{pd}}\) & Power dissipation capacitance per FIFO channel & Outputs enabled & \(\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \quad \mathrm{f}=5 \mathrm{MHz}\) & 53 \\
\hline
\end{tabular}

APPLICATION INFORMATION


Figure 3. Word-Width Expansion: \(512 \times 36 \mathrm{Bit}, 256 \times 36 \mathrm{Bit}\), and \(64 \times 36 \mathrm{Bit}\)

TYPICAL CHARACTERISTICS


Figure 4

\section*{calculating power dissipation}

With \(\mathrm{I}_{\mathrm{CC}(f)}\) taken from Figure 4, the dynamic power ( \(\mathrm{P}_{\mathrm{d}}\) ) based on all data outputs changing states on each read can be calculated by:
\[
P_{d}=V_{C C} \times\left[l_{C C(f)}+\left(N \times \Delta I_{C C} \times d c\right)\right]+\sum\left(C_{L} \times V_{C C}{ }^{2} \times f_{0}\right)
\]

A more accurate total power \(\left(\mathrm{P}_{\mathrm{T}}\right)\) can be calculated if quiescent power \((\mathrm{Pq})\) is also taken into consideration. Quiescent power ( \(\mathrm{P}_{\mathrm{q}}\) ) can be calculated by:
\[
\mathrm{P}_{\mathrm{q}}=\mathrm{V}_{\mathrm{CC}} \times\left[\mathrm{l}_{\mathrm{cc}}(\mathrm{I})+\left(\mathrm{N} \times \Delta \mathrm{I}_{\mathrm{cc}} \times \mathrm{dc}\right)\right]
\]

Total power is:
\[
\mathrm{P}_{\mathrm{T}}=\mathrm{P}_{\mathrm{d}}+\mathrm{P}_{\mathrm{q}}
\]

The above equations provide worst-case power calculations.
Where:
\(\mathrm{N}=\) number of inputs driven by TTL levels
\(\Delta l_{C C}=\) increase in power supply current for each input at a \(T T L\) high level
dc \(=\) duty cycle of inputs at a TTL high level of 3.4 V
\(C_{L}=\) output capacitance load
\(f_{0}=\) switching frequency of an output
\(\mathrm{I}_{\mathrm{CC}(\mathrm{I})}=\) idle current, supply current when FIFO is idle \(\approx \mathrm{pF} \times \mathrm{f}_{\text {clock }}=0.2 \times \mathrm{f}_{\text {clock }}\) (current is due to free-running clocks)
\(\mathrm{pF}=\) power factor
\(\mathrm{I}_{\mathrm{CC}(\mathrm{f})}=\) active current, supply current when FIFO is transferring data

\section*{PARAMETER MEASUREMENT INFORMATION}


LOAD CIRCUIT FOR OUTPUTS


NOTES: A. \(C_{L}\) includes probe and jig capacitance.
B. All input pulses are supplied by generators having the following characteristics: \(P R R \leq 10 \mathrm{MHz}, \mathrm{ZO}_{\mathrm{O}}=50 \Omega, \mathrm{tr}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}\).
C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{2}{|c|}{PARAMETER} & R1, R2 & \(C_{L} \dagger\) & S1 \\
\hline \multirow[b]{2}{*}{ten} & tPZH & \multirow{2}{*}{\(500 \Omega\)} & \multirow[b]{2}{*}{50 pF} & GND \\
\hline & tPZL & & & 6 V \\
\hline \multirow[b]{2}{*}{\(t_{\text {dis }}\)} & tPHZ & \multirow[t]{2}{*}{\(500 \Omega\)} & \multirow[t]{2}{*}{50 pF} & GND \\
\hline & tplZ & & & 6 V \\
\hline tpd & tPLH/tPHL & \(500 \Omega\) & 50 pF & Open \\
\hline
\end{tabular}
\(\dagger\) Includes probe and test-fixture capacitance
Figure 5. Standard CMOS Outputs (FULL, EMPTY, HF, AF/AE)
Ceneral Information1
Telecom Single-Bit FIFOs ..... 2
Reduced-Width FIFOs ..... 3
9-Bit Clocked/Strobed FIFOs ..... 4
8- and 9-BIt Asynchronous FIFOs
8- and 9-BIt Asynchronous FIFOs ..... 5
9-Eit Synchronous FIFOs
9-Eit Synchronous FIFOs ..... 7
18-Bit Strobed FIFOs ..... 8
Multi-Q™ 18-Bit FIFO9
3.3-V Low-Powered 18-Bit FIFOs ..... 10
DSP 32- and 36-Bit Clocked FIFOs ..... 11
Internetworking 36-Bit Clocked FIFOs ..... 12
High-Bandwidth Computing 36-Bit Clocked FIFOs ..... 13
Military FIFOs ..... 14
Application Reports ..... 15
Mechanical Data ..... 16

\section*{Features}
- 36-bit FIFO interface
- Bidirectional 32-bit and 36-bit options
- Depths from 256 to 2 K words
- Mailbox-register bypass
- Microprocessor-control circuitry
- Synchronous retransmit option
- Multiple default values for separate AF and AE flags
- Parallel and serial flag programming options
- EIAJ standard 120-pin thin quad flat package (TQFP)
- TI has established alternate source options

\section*{Benefits}
- Single-chip implementation for high levels of intergration
- Two dual-port SRAMs allow true bidirectional capability.
- Multiple depths to optimize system storage applications
- Quick access to priority information
- Interface matches most processors and DSP bus-cycle timing and communications
- Permits user-defined retransmission point
- Easy alternatives for flag settings
- Choice of status-flag programming modes
- \(67 \%\) less board space than equivalent 132-pin PQFPs; over 66\% less board space than four 9 -bit 32-pin PLCC equivalents
- Standardization that comes from a common second source
- Free-Running CLKA and CLKB Can Be Asynchronous or Coincident
- Clocked FIFO Buffering Data From Port A to Port B
- Synchronous Read-Retransmit Capability
- Mailbox Register in Each Direction
- Programmable Almost-Full and Almost-Empty Flags
- Microprocessor Interface Control Logic
- Input-Ready and Almost-Full Flags Synchronized by CLKA
- Output-Ready and Almost-Empty Flags Synchronized by CLKB
- Low-Power 0.8-Micron Advanced CMOS Technology
- Supports Clock Frequencies up to 67 MHz
- Fast Access Times of 11 ns
- Pin-to-Pin Compatible With the SN74ACT3641 and SN74ACT3651
- Available in Space-Saving 120-Pin Thin Quad Flat (PCB) and 132-Pin Plastic Quad Flat (PQ) Packages

\section*{description}

The SN74ACT3631 is a high-speed, low-power, CMOS clocked FIFO memory. It supports clock frequencies up to 67 MHz and has read access times as fast as 11 ns . The \(512 \times 36\) dual-port SRAM FIFO buffers data from port A to port B. The FIFO memory has retransmit capability, which allows previously read data to be accessed again. The FIFO has flags to indicate empty and full conditions and two programmable flags (almost full and almost empty) to indicate when a selected number of words is stored in memory. Communication between each port can take place with two 36-bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. Two or more devices can be used in parallel to create wider data paths. Expansion is also possible in word depth.

The SN74ACT3631 is a clocked FIFO, which means each port employs a synchronous interface. All data transfers through a port are gated to the low-to-high transition of a continuous (free-running) port clock by enable signals. The continuous clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple interface between microprocessors and/or buses with synchronous control.

The input-ready (IR) flag and almost-full ( \(\overline{\mathrm{AF}})\) flag of the FIFO are two-stage synchronized to CLKA. The output-ready (OR) flag and almost-empty ( \(\overline{\mathrm{AE}}\) ) flag of the FIFO are two-stage synchronized to CLKB. Offset values for the AF and AE flags of the FIFO can be programmed from port A or through a serial input.
The SN74ACT3631 is characterized for operation from \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\).
For more information on this device family, see the application reports FIFO Patented Synchronous Retransmit: Programmable DSP-Interface Application for FIR Filtering and FIFO Mailbox-Bypass Registers: Using Bypass Registers to Initialize DMA Control in the 1996 High-Performance FIFO Memories Designer's Handbook, literature number SCAA012A.

\section*{CLOCKED FIRST-IN, FIRST-OUT MEMORY}

PCB PACKAGE
(TOP VIEW)


NC - No internal connection


NC - No internal connection
† Uses Yamaichi socket IC51-1324-828
functional block diagram


\section*{Terminal Functions}
\begin{tabular}{|c|c|c|}
\hline TERMINAL
NAME & I/O & DESCRIPTION \\
\hline A0-A35 & I/O & Port-A data. The 36-bit bidirectional data port for side A. \\
\hline \(\overline{\mathrm{AE}}\) & 0 & Almost-empty flag. Programmable flag synchronized to CLKB. \(\overline{A E}\) is low when the number of words in the FIFO is less than or equal to the value in the almost-empty offset register (X). \\
\hline \(\overline{\mathrm{AF}}\) & O & Almost-full flag. Programmable flag synchronized to CLKA. \(\overline{A F}\) is low when the number of empty locations in the FIFO is less than or equal to the value in the almost-full offset register \((\mathrm{Y})\). \\
\hline B0-B35 & I/O & Port-B data. The 36-bit bidirectional data port for side B. \\
\hline CLKA & 1 & Port-A clock. CLKA is a continuous clock that synchronizes all data transfers through port A and can be asynchronous or coincident to CLKB. IR and \(\overline{\mathrm{AF}}\) are synchronous to the low-to-high transition of CLKA. \\
\hline CLKB & 1 & Port- B clock. CLKB is a continuous clock that synchronizes all data transfers through port B and can be asynchronous or coincident to CLKA. OR and \(\overline{A E}\) are synchronous to the low-to-high transition of CLKB. \\
\hline \(\overline{C S A}\) & 1 & Port-A chip select. \(\overline{C S A}\) must be low to enable a low-to-high transition of CLKA to read or write data on port A. The A0-A35 outputs are in the high-impedance state when \(\overline{\mathrm{CSA}}\) is high. \\
\hline \(\overline{\text { CSB }}\) & 1 & Port-B chip select. \(\overline{C S B}\) must be low to enable a low-to-high transition of CLKB to read or write data on port B. The BO-B35 outputs are in the high-impedance state when CSB is high. \\
\hline ENA & 1 & Port-A master enable. ENA must be high to enable a low-to-high transition of CLKA to read or write data on port A. \\
\hline ENB & 1 & Port-B master enable. ENB must be high to enable a low-to-high transition of CLKB to read or write data on port B. \\
\hline \[
\begin{aligned}
& \text { FS1/ } \overline{S E N}, \\
& \text { FS0/SD }
\end{aligned}
\] & 1 & \begin{tabular}{l}
Flag offset select \(1 /\) serial enable, flag offset select 0/serial data. FS1/SEN and FS0/SD are dual-purpose inputs used for flag offset register programming. During a device reset, FS1/SEN and FSO/SD select the flag offset programming method. Three offset register programming methods are available: automatically load one of two preset values, parallel load from port A, and serial load. \\
When serial load is selected for flag offset register programming, FS1//्SEN is used as an enable synchronous to the low-to-high transition of CLKA. When FS1/SEN is low, a rising edge on CLKA loads the bit present on FS0/SD into the \(X\) and \(Y\) offset registers. The number of bit writes required to program the offset register is 18 . The first bit write stores the Y -register MSB and the last bit write stores the X -register LSB.
\end{tabular} \\
\hline IR & 0 & Input-ready flag. IR is synchronized to the low-to-high transition of CLKA. When IR is low, the FIFO is full and writes to its array are disabled. When the FIFO is in retransmit mode, IR indicates when the memory has been filled to the point of the retransmit data and prevents further writes. IR is set low during reset and is set high after reset. \\
\hline MBA & 1 & Port-A mailbox select. A high level on MBA chooses a mailbox register for a port-A read or write operation. \\
\hline MBB & 1 & Port-B mailbox select. A high level on MBB chooses a mailbox register for a port-B read or write operation. When the B0-B35 outputs are active, a high level on MBB selects data from the mail1 register for output and a low level selects FIFO data for output. \\
\hline \(\overline{\text { MBF1 }}\) & 0 & Mail1 register flag. \(\overline{\text { MBF1 }}\) is set low by the low-to-high transition of CLKA that writes data to the mail1 register. \(\overline{\text { MBF1 }}\) is set high by a low-to-high transition of CLKB when a port-B read is selected and MBB is high. MBF1 is set high by a reset. \\
\hline \(\overline{\text { MBF2 }}\) & 0 & Mail2 register flag. \(\overline{\text { MBF2 }}\) is set low by the low-to-high transition of CLKB that writes data to the mail2 register. \(\overline{\text { MBF2 }}\) is set high by a low-to-high transition of CLKA when a port-A read is selected and MBA is high. MBF2 is set high by a reset. \\
\hline OR & 0 & Output-ready flag. OR is synchronized to the low-to-high transition of CLKB. When OR is low, the FIFO is empty and reads are disabled. Ready data is present in the output register of the FIFO when OR is high. OR is forced low during the reset and goes high on the third low-to-high transition of CLKB after a word is loaded to empty memory. \\
\hline RFM & 1 & Read from mark. When the FIFO is in retransmit mode, a high on RFM enables a low-to-high transition of CLKB to reset the read pointer to the beginning retransmit location and output the first selected retransmit data. \\
\hline \(\overline{\mathrm{RST}}\) & 1 & Reset. To reset the device, four low-to-high transitions of CLKA and four low-to-high transitions of CLKB must occur while \(\overline{\mathrm{RST}}\) is low. The low-to-high transition of \(\overline{\mathrm{RST}}\) latches the status of FSO and FS 1 for \(\overline{\mathrm{AF}}\) and \(\overline{\mathrm{AE}}\) offset selection. \\
\hline RTM & 1 & Retransmit mode. When RTM is high and valid data is present in the FIFO output register (OR is high), a low-to-high transition of CLKB selects the data for the beginning of a retransmit and puts the FIFO in retransmit mode. The selected word remains the initial retransmit point until a low-to-high transition of CLKB occurs while RTM is low, taking the FIFO out of retransmit mode. \\
\hline
\end{tabular}

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

\title{
Terminal Functions (Continued)
}
\begin{tabular}{|c|c|l|}
\hline \begin{tabular}{c} 
TERMINAL \\
NAME
\end{tabular} & I/O & \multicolumn{1}{c|}{ DESCRIPTION } \\
\hline W/RA & I & \begin{tabular}{l} 
Port-A write/read select. A high on \(W / \bar{R} A\) selects a write operation and a low selects a read operation on port \(A\) for a \\
low-to-high transition of CLKA. The \(A 0-A 35\) outputs are in the high-impedance state when W/RA is high.
\end{tabular} \\
\hline \(\bar{W} / R B\) & I & \begin{tabular}{l} 
Port-B write/read select. A low on \(\bar{W} / R B\) selects a write operation and a high selects a read operation on port B for a \\
low-to-high transition of CLKB. The \(B 0-B 35\) outputs are in the high-impedance state when \(\bar{W} / R B\) is low.
\end{tabular} \\
\hline
\end{tabular}

\section*{detailed description}

\section*{reset}

The SN74ACT3631 is reset by taking the reset ( \(\overline{\text { RST }}\) ) input low for at least four port-A clock (CLKA) and four port-B clock (CLKB) low-to-high transitions. The reset input can switch asynchronously to the clocks. A reset initializes the memory read and write pointers and forces the input-ready (IR) flag low, the output-ready (OR) flag high, the almost-empty ( \(\overline{\mathrm{AE}})\) flag low, and the almost-full ( \(\overline{\mathrm{AF}}\) ) flag high. Resetting the device also forces the mailbox flags ( \(\overline{M B F 1}, \overline{M B F 2}\) ) high. After a FIFO is reset, its input-ready flag is set high after at least two clock cycles to begin normal operation. A FIFO must be reset after power up before data is written to its memory.
almost-empty flag and almost-full flag offset programming
Two registers in the SN74ACT3631 are used to hold the offset values for the almost-empty and almost-full flags. The almost-empty ( \(\overline{\mathrm{AE}}\) ) flag offset register is labeled X , and the almost-full ( \(\overline{\mathrm{AF}}\) ) flag offset register is labeled Y . The offset registers can be loaded with a value in three ways: one of two preset values are loaded into the offset registers, parallel load from port A, or serial load. The offset register programming mode is chosen by the flag select (FS1, FSO) inputs during a low-to-high transition on the RST input (see Table 1).

Table 1. Flag Programming
\begin{tabular}{|c|c|c|c|}
\hline FS1 & FS0 & \(\overline{\text { RST }}\) & X AND Y REGISTERS \(\boldsymbol{t}\) \\
\hline H & H & \(\uparrow\) & Serial load \\
H & L & \(\uparrow\) & 64 \\
L & \(H\) & \(\uparrow\) & 8 \\
L & L & \(\uparrow\) & Parallel load from port A \\
\hline
\end{tabular}
\(\dagger X\) register holds the offset for \(\overline{\mathrm{AE}} ; \mathrm{Y}\) register holds the offset for \(\overline{\mathrm{AF}}\).

\section*{preset values}

If a preset value of 8 or 64 is chosen by FS1 and FSO at the time of a \(\overline{\text { RST low-to-high transition according to }}\) Table 1, the preset value is automatically loaded into the \(X\) and \(Y\) registers. No other device initialization is necessary to begin normal operation, and the IR flag is set high after two low-to-high transitions on CLKA.

\section*{parallel load from port A}

To program the X and Y registers from port A, the device is reset with FS0 and FS1 low during the low-to-high transition of \(\overline{\operatorname{RST}}\). After this reset is complete, the IR flag is set high after two low-to-high transitions on CLKA. The first two writes to the FIFO do not store data in its memory but load the offset registers in the order \(\mathrm{Y}, \mathrm{X}\). Each offset register of the SN74ACT3631 uses port-A inputs (A8-AO). The highest number input is used as the most significant bit of the binary number in each case. Each register value can be programmed from 1 to 508. After both offset registers are programmed from port A, subsequent FIFO writes store data in the SRAM.

INSTRUMENTS

\section*{serial load}

To serially program the \(X\) and \(Y\) registers, the device is reset with FSO/SD and FS1/SEN high during the low-to-high transition of RST. After this reset is complete, the X and Y register values are loaded bitwise through FSO/SD on each low-to-high transition of CLKA that FS1/SEN is low. Writes of 18 bits are needed to complete the programming. The first-bit write stores the most significant bit of the Y register, and the last-bit write stores the least significant bit of the X register. Each register value can be programmed from 1 to 508 .

When the option to program the offset registers serially is chosen, the input-ready (IR) flag remains low until all register bits are written. The IR flag is set high by the low-to-high transition of CLKA after the last bit is loaded to allow normal FIFO operation.

\section*{FIFO write/read operation}

The state of the port-A data (AO-A35) outputs is controlled by the port-A chip select ( \(\overline{C S A}\) ) and the port-A write/read select ( \(W / \bar{R} A\) ). The A0-A35 outputs are in the high-impedance state when either \(\overline{C S A}\) or W/R\(A\) is high. The A0-A35 outputs are active when both \(\overline{\mathrm{CSA}}\) and \(\mathrm{W} / \overline{\mathrm{R}} \mathrm{A}\) are low.
Data is loaded into the FIFO from the AO-A35 inputs on a low-to-high transition of CLKA when \(\overline{\text { CSA }}\) and the port-A mailbox select (MBA) are low, W/त्RA, the port-A enable (ENA), and the input-ready (IR) flag are high (see Table 2). Writes to the FIFO are independent of any concurrent FIFO reads.

Table 2. Port-A Enable Function Table
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline\(\overline{\text { CSA }}\) & W/何A & ENA & MBA & CLKA & A0-A35 OUTPUTS & PORT FUNCTION \\
\hline H & X & X & X & X & In high-impedance state & None \\
L & H & L & X & X & In high-impedance state & None \\
L & H & H & L & \(\uparrow\) & In high-impedance state & FIFO write \\
L & H & H & H & \(\uparrow\) & In high-impedance state & Mail1 write \\
L & L & L & L & X & Active, mail2 register & None \\
L & L & H & L & \(\uparrow\) & Active, mail2 register & None \\
L & L & L & H & X & Active, mail2 register & None \\
L & L & H & H & \(\uparrow\) & Active, mail2 register & Mail2 read (set MBF2 high) \\
\hline
\end{tabular}

The port-B control signals are identical to those of port A with the exception that the port-B write/read select ( \(\bar{W} / R B\) ) is the inverse of the port-A write/read select ( \(W / \overline{\mathrm{R}} A\) ). The state of the port- B data ( \(B 0-\mathrm{B} 35\) ) outputs is controlled by the port-B chip select (CSB) and the port-B write/read select ( \(\bar{W} / R B\) ). The BO-B35 outputs are in the high-impedance state when either \(\overline{C S B}\) is high or \(\bar{W} / R B\) is low. The \(B 0-B 35\) outputs are active when \(\overline{C S B}\) is low and \(\bar{W} / R B\) is high.
Data is read from the FIFO to its output register on a low-to-high transition of CLKB when \(\overline{\text { CSB }}\) and the port-B mailbox select (MBB) are low, \(\overline{\text { W/RB }}\), the port-B enable (ENB), and the output-ready (OR) flag are high (see Table 3). Reads from the FIFO are independent of any concurrent FIFO writes.

\section*{FIFO write/read operation (continued)}

Table 3. Port-B Enable Function Table
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline\(\overline{\text { CSB }}\) & \(\overline{\text { W }}\) /RB & ENB & MBB & CLKB & B0-B35 OUTPUTS & PORT FUNCTION \\
\hline H & X & X & X & X & In high-impedance state & None \\
L & L & L & X & X & In high-impedance state & None \\
L & L & H & L & \(\uparrow\) & In high-impedance state & None \\
L & L & H & H & \(\uparrow\) & In high-impedance state & Mail2 write \\
L & H & L & L & X & Active, FIFO output register & None \\
L & H & H & L & \(\uparrow\) & Active, FIFO output register & FIFO read \\
L & H & L & H & X & Active, mail1 register & None \\
L & H & H & H & \(\uparrow\) & Active, mail1 register & Mail1 read (set MBF1 high) \\
\hline
\end{tabular}

The setup- and hold-time constraints to the port clocks for the port-chip selects and write/read selects are only for enabling write and read operations and are not related to high-impedance control of the data outputs. If a port enable is low during a clock cycle, the port-chip select and write/read select can change states during the setup- and hold-time window of the cycle.
When the output-ready (OR) flag is low, the next data word is sent to the FIFO output register automatically by the CLKB low-to-high transition that sets the output-ready flag high. When OR is high, an available data word is clocked to the FIFO output register only when a FIFO read is selected by the port-B chip select ( \(\overline{C S B}\) ), write/read select ( \(\bar{W} / R B\) ), enable (ENB), and mailbox select (MBB).

\section*{synchronized FIFO flags}

Each FIFO flag is synchronized to its port clock through at least two flip-flop stages. This is done to improve the flags' reliability by reducing the probability of metastable events on their outputs when CLKA and CLKB operate asynchronously to one another (see the application report Metastability Performance of Clocked FIFOs in the 1996 High-Performance FIFO Memories Data Book, literature number SCADOO3C). OR and \(\overline{\text { AE }}\) are synchronized to CLKB. IR and \(\overline{\mathrm{AF}}\) are synchronized to CLKA. Table 4 shows the relationship of each flag to the number of words stored in memory.

Table 4. FIFO Flag Operation
\begin{tabular}{|c|cc|cc|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
NUMBER OF WORDS IN \\
FIFOt
\end{tabular}} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
SYNCHRONIZED \\
TO CLKB
\end{tabular}} & \multicolumn{2}{c|}{\begin{tabular}{c} 
SYNCHRONIZED \\
TO CLKA
\end{tabular}} \\
\cline { 2 - 5 } & OR & \(\overline{\mathbf{A E}}\) & \(\overline{\mathbf{A F}}\) & IR \\
\hline 0 & L & L & H & H \\
1 to \(X\) & H & L & H & H \\
\((X+1)\) to \([512-(Y+1)]\) & \(H\) & \(H\) & \(H\) & \(H\) \\
\((512-Y)\) to 511 & H & H & L & H \\
512 & \(H\) & H & L & L \\
\hline
\end{tabular}

\footnotetext{
\(\dagger X\) is the almost-empty offiset for \(\overline{\mathrm{AE}} . \mathrm{Y}\) is the almost-full offset for \(\overline{\mathrm{AF}}\).
\(\ddagger\) When a word is present in the FIFO output register, its previous memory location is free.
}

\section*{output-ready flag (OR)}

The output-ready flag of a FIFO is synchronized to the port clock that reads data from its array (CLKB). When the output-ready flag is high, new data is present in the FIFO output register. When the output-ready flag is low, the previous data word is present in the FIFO output register and attempted FIFO reads are ignored.

A FIFO read pointer is incremented each time a new word is clocked to its output register. The state machine that controls an output-ready flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is empty, empty +1 , or empty +2 . From the time a word is written to a FIFO, it can be shifted to the FIFO output register in a minimum of three cycles of CLKB; therefore, an output-ready flag is low if a word in memory is the next data to be sent to the FIFO output register and three CLKB cycles have not elapsed since the time the word was written. The output-ready flag of the FIFO remains low until the third low-to-high transition of CLKB occurs, simultaneously forcing the output-ready flag high and shifting the word to the FIFO output register.
A low-to-high transition on CLKB begins the first synchronization cycle of a write if the clock transition occurs at time \(\mathrm{t}_{\mathrm{sk}(1)}\), or greater, after the write. Otherwise, the subsequent CLKB cycle can be the first synchronization cycle (see Figure 6).

\section*{input-ready flag (IR)}

The input-ready flag of a FIFO is synchronized to the port clock that writes data to its array (CLKA). When the input-ready flag is high, a memory location is free in the SRAM to write new data. No memory locations are free when the input-ready flag is low and attempted writes to the FIFO are ignored.

Each time a word is written to a FIFO, its write pointer is incremented. The state machine that controls an input-ready flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is full, full-1, or full-2. From the time a word is read from a FIFO, its previous memory location is ready to be written in a minimum of three cycles of CLKA; therefore, an input-ready flag is low if less than two cycles of CLKA have elapsed since the next memory write location has been read. The second low-to-high transition on CLKA after the read sets the input-ready flag high, and data can be written in the following cycle.

A low-to-high transition on CLKA begins the first synchronization cycle of a read if the clock transition occurs at time \(\mathrm{t}_{\mathrm{sk}(1)}\), or greater, after the read. Otherwise, the subsequent CLKA cycle can be the first synchronization cycle (see Figure 7).

\section*{almost-empty flag ( \(\overline{(A E)}\)}

The almost-empty flag of a FIFO is synchronized to the port clock that reads data from its array (CLKB). The state machine that controls an almost-empty flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is almost empty, almost empty +1 , or almost empty +2 . The almost-empty state is defined by the contents of register X. This register is loaded with a preset value during a FIFO reset, programmed from port A, or programmed serially (see almost-empty flag and almost-full flag offset programming). The almost-empty flag is low when the FIFO contains X or fewer words and is high when the FIFO contains \((\mathrm{X}+1)\) or more words. A data word present in the FIFO output register has been read from memory.
Two low-to-high transitions of CLKB are required after a FIFO write for the almost-empty flag to reflect the new level of fill; therefore, the almost-empty flag of a FIFO containing ( \(X+1\) ) or more words remains low if two cycles of CLKB have not elapsed since the write that filled the memory to the \((\mathrm{X}+1)\) level. An almost-empty flag is set high by the second low-to-high transition of CLKB after the FIFO write that fills memory to the ( \(\mathrm{X}+1\) ) level. A low-to-high transition of CLKB begins the first synchronization cycle if it occurs at time \(\mathrm{t}_{\mathrm{sk}(2) \text { ) , or greater, after }}\) the write that fills the FIFO to \((\mathrm{X}+1)\) words. Otherwise, the subsequent CLKB cycle can be the first synchronization cycle (see Figure 8).

\section*{almost-full flag ( \(\overline{(\overline{A F})}\)}

The almost-full flag of a FIFO is synchronized to the port clock that writes data to its array (CLKA). The state machine that controls an almost-full flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is almost full, almost full-1, or almost full-2. The almost-full state is defined by the contents of register Y. This register is loaded with a preset value during a FIFO reset, programmed from port A, or programmed serially (see almost-empty flag and almost-full flag offset programming). The almost-full flag is low when the number of words in the FIFO is greater than or equal to ( \(512-\mathrm{Y}\) ). The almost-full flag is high when the number of words in the FIFO is less than or equal to \([512-(\mathrm{Y}+1)]\). A data word present in the FIFO output register has been read from memory.
Two low-to-high transitions of CLKA are required after a FIFO read for its almost-full flag to reflect the new level of fill; therefore, the almost-full flag of a FIFO containing [512-(Y+1)] or fewer words remains low if two cycles of CLKA have not elapsed since the read that reduced the number of words in memory to [512-( \(\mathrm{Y}+1)\) ]. An almost-full flag is set high by the second low-to-high transition of CLKA after the FIFO read that reduces the number of words in memory to \([512-(Y+1)]\). A low-to-high transition of CLKA begins the first synchronization cycle if it occurs at time \(t_{s k(2)}\), or greater, after the read that reduces the number of words in memory to [512-( \(\mathrm{Y}+1\) )]. Otherwise, the subsequent CLKA cycle can be the first synchronization cycle (see Figure 9).

\section*{synchronous retransmit}

The synchronous-retransmit feature of the SN74ACT3631 allows FIFO data to be read repeatedly starting at a user-selected position. The FIFO is first put into retransmit mode to select a beginning word and prevent on-going FIFO write operations from destroying retransmit data. Data vectors with a minimum length of three words can retransmit repeatedly starting at the selected word. The FIFO can be taken out of retransmit mode at any time and allow normal device operation.

The FIFO is put in retransmit mode by a low-to-high transition on CLKB when the retransmit-mode (RTM) input is high and OR is high. This rising CLKB edge marks the data present in the FIFO output register as the first retransmit data. The FIFO remains in retransmit mode until a low-to-high transition occurs while RTM is low.
When two or more reads occur after the initial retransmit word, a retransmit is initiated by a low-to-high transition on CLKB when the read-from-mark (RFM) input is high. This rising CLKB edge shifts the first retransmit word to the FIFO output register and subsequent reads can begin immediately. Retransmit loops can be done endlessly while the FIFO is in retransmit mode. RFM must be low during the CLKB rising edge that takes the FIFO out of retransmit mode.
When the FIFO is put into retransmit mode, it operates with two read pointers. The current read pointer operates normally, incrementing each time a new word is shifted to the FIFO output register and used by the OR and \(\overline{\mathrm{AE}}\) flags. The shadow read pointer stores the SRAM location at the time the device is put into retransmit mode and does not change until the device is taken out of retransmit mode. The shadow read pointer is used by the IR and \(\overline{\mathrm{AF}}\) flags. Data writes can proceed while the FIFO is in retransmit mode, but \(\overline{\mathrm{AF}}\) is set low by the write that stores ( 512 - Y) words after the first retransmit word. The IR flag is set low by the 512th write after the first retransmit word.
When the FIFO is in retransmit mode and RFM is high, a rising CLKB edge loads the current read pointer with the shadow read-pointer value and the OR flag reflects the new level of fill immediately. If the retransmit changes the FIFO status out of the almost-empty range, up to two CLKB rising edges after the retransmit cycle are needed to switch \(\overline{A E}\) high (see Figure 11). The rising CLKB edge that takes the FIFO out of retransmit mode shifts the read pointer used by the IR and \(\overline{\mathrm{AF}}\) flags from the shadow to the current read pointer. If the change of read pointer used by IR and \(\overline{\mathrm{AF}}\) should cause one or both flags to transition high, at least two CLKA synchronizing cycles are needed before the flags reflect the change. A rising CLKA edge after the FIFO is taken out of retransmit mode is the first synchronizing cycle of IR if it occurs at time \(\mathrm{t}_{\text {sk }}\) (1) or greater after the rising CLKB edge (see Figure 12). A rising CLKA edge after the FIFO is taken out of retransmit mode is the first synchronizing cycle of \(\overline{\mathrm{AF}}\) if it occurs at time \(\mathrm{t}_{\mathrm{sk}(2)}\), or greater, after the rising CLKB edge (see Figure 14).

\section*{mailbox registers}

Two 36 -bit bypass registers pass command and control information between port A and port B . The mailbox-select (MBA, MBB) inputs choose between a mail register and a FIFO for a port data transfer operation. A low-to-high transition on CLKA writes A0-A35 data to the mail1 register when a port-A write is selected by \(\overline{C S A}, \mathrm{~W} / \overline{\mathrm{R}} \mathrm{A}\), and ENA with MBA high. A low-to-high transition on CLKB writes B0-B35 data to the mail2 register when a port-B write is selected by \(\overline{C S B}, \bar{W} / R B\), and ENB with MBB high. Writing data to a mail register sets its corresponding flag (MBF1 or MBF2) low. Attempted writes to a mail register are ignored while its mail flag is low.

When the port-B data (B0-B35) outputs are active, the data on the bus comes from the FIFO output register when the port-B mailbox select (MBB) input is low and from the mail1 register when MBB is high. Mail2 data is always present on the port-A data (A0-A35) outputs when they are active. The mail1 register flag (MBF1) is set high by a low-to-high transition on CLKB when a port-B read is selected by CSB, \(\bar{W} / R B\), and ENB with MBB high. The mail2 register flag (MBF2) is set high by a low-to-high transition on CLKA when a port-A read is selected by \(\overline{C S A}, W / \bar{R} A\), and ENA with MBA high. The data in a mail register remains intact after it is read and changes only when new data is written to the register.


Figure 1. FIFO Reset Loading \(X\) and \(Y\) With a Preset Value of Eight

\section*{SN74ACT3631}
\(512 \times 36\)

\section*{CLOCKED FIRST-IN, FIRST-OUT MEMORY}

SCAS246F-AUGUST 1993-REVISED SEPTEMBER 1995


NOTE A: \(\overline{C S A}=L, W / \bar{R} A=H, M B A=L\). It is not necessary to program offset register on consecutive clock cycles.
Figure 2. Programming the Almost-Full Flag and Almost-Empty Flag Offset Values From Port A


NOTE A: It is not necessary to program offset register bits on consecutive clock cycles. FIFO write attempts are ignored until IR is set high.
Figure 3. Serially Programming the Almost-Full Flag and Almost-Empty Flag Offset Values


Figure 4. FIFO Write-Cycle Timing


Figure 5. FIFO Read-Cycle Timing

\(\dagger_{\text {tsk }}\) (1) is the minimum time between a rising CLKA edge and a rising CLKB edge for OR to transition high and to clock the next word to the FIFO output register in three CLKB cycles. If the time between the rising CLKA edge and rising CLKB edge is less than \(\mathrm{t}_{\mathrm{sk}}(1)\), then the transition of OR high and the first word load to the output register can occur one CLKB cycle later than shown.

Figure 6. OR-Flag Timing and First-Data-Word Fallthrough When the FIFO Is Empty

\(\dagger_{\mathrm{sk}}(1)\) is the minimum time between a rising CLKB edge and a rising CLKA edge for IR to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than \(\mathrm{t}_{\mathrm{sk}}(1)\), then IR can transition high one CLKA cycle later than shown.

Figure 7. IR-Flag Timing and First Available Write When the FIFO Is Full

\(\dagger_{\text {sk }}(2)\) is the minimum time between a rising CLKA edge and a rising CLKB edge for \(\overline{A E}\) to transition high in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than \(\mathrm{t}_{\mathrm{sk}}(2)\), then \(\overline{\mathrm{AE}}\) can transition high one CLKB cycle later than shown.
NOTE A: FIFO write ( \(\overline{C S A}=L, W / \bar{R} A=H, M B A=L\) ), FIFO read ( \(\overline{C S B}=L, \bar{W} / R B=H, M B B=L\) )
Figure 8. Timing for \(\overline{\text { AE }}\) When FIFO Is Almost Empty

\(\dagger_{\mathrm{tsk}}(2)\) is the minimum time between a rising CLKA edge and a rising CLKB edge for \(\overline{\mathrm{AF}}\) to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than \(\mathrm{t}_{\mathrm{sk}(2)}\), then \(\overline{\mathrm{AF}}\) can transition high one CLKA cycle later than shown. NOTE A: FIFO write ( \(\overline{\mathrm{CSA}}=L, W / \overline{\mathrm{R}} A=H, M B A=L\) ), FIFO read ( \(\overline{\mathrm{CSB}}=L, \overline{\mathrm{~W}} / R B=H, M B B=L\) )

Figure 9. Timing for \(\overline{\mathrm{AF}}\) When the FIFO Is Almost Full


NOTE A: \(\overline{\mathrm{CSB}}=L, \bar{W} / R B=H, M B B=L\). No input enables other than RTM and RFM are needed to control retransmit mode or begin a retransmit. Other enables are shown only to relate retransmit operations to the FIFO output register.

Figure 10. Retransmit Timing Showing Minimum Retransmit Length


NOTE A: X is the value loaded in the almost-empty flag offset register.
Figure 11. \(\overline{A E}\) Maximum Latency When Retransmit Increases the Number of Stored Words Above \(X\)

\section*{CLOCKED FIRST-IN, FIRST-OUT MEMORY \\ SCAS246F - AUGUST 1993 - REVISED SEPTEMBER 1995}

\(\dagger_{t s k}\) (1) is the minimum time between a rising CLKB edge and a rising CLKA edge for IR to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than \(\mathrm{t}_{\mathrm{sk}}(1)\), then IR can transition high one CLKA cycle later than shown.

Figure 12. IR Timing From the End of Retransmit Mode When One or More Write Locations Are Available

\(\dagger_{t s k(2)}\) is the minimum time between a rising CLKB edge and a rising CLKA edge for \(\overline{\mathrm{AF}}\) to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than \(t_{\text {sk }}(2)\), then \(\overline{A F}\) can transition high one CLKA cycle later than shown. NOTE A: Y is the value loaded in the almost-full flag offset register.

Figure 13. \(\overline{\mathrm{AF}}\) Timing From the End of Retransmit Mode When \((\mathbf{Y}+\mathbf{1})\) or More Write Locations Are Available
لik TEXAS
INSTRUMENTS


Figure 14. Timing for Mail1 Register and MBF1 Flag

\section*{CLOCKED FIRST-IN, FIRST-OUT MEMORY}

SCAS246F - AUGUST 1993 - REVISED SEPTEMBER 1995


Figure 15. Timing for Mail2 Register and MBF2 Flag

\section*{absolute maximum ratings over operating free-air temperature range (unless otherwise noted) \(\dagger\)}
\begin{tabular}{|c|c|}
\hline Supply voltage range, \(\mathrm{V}_{\mathrm{CC}}\) & 0.5 V to 7 V \\
\hline Input voltage range, \(\mathrm{V}_{1}\) (see Note 1) & -0.5 V to \(\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}\) \\
\hline Output voltage range, \(\mathrm{V}_{\mathrm{O}}\) (see Note 1) & -0.5 V to \(\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}\) \\
\hline Input clamp current, \(\mathrm{I}_{\mathrm{K}}\left(\mathrm{V}_{1}<0\right.\) or \(\left.\mathrm{V}_{1}>\mathrm{V}_{\mathrm{CC}}\right)\) & \(\pm 20 \mathrm{~mA}\) \\
\hline Output clamp current, \(\mathrm{I}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right.\) or \(\left.\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}\right)\) & \(\pm 50 \mathrm{~mA}\) \\
\hline Continuous output current, \(\mathrm{l}_{\mathrm{O}}\left(\mathrm{V}_{\mathrm{O}}=0\right.\) to \(\mathrm{V}_{\mathrm{Cc}}\) ) & \(\pm 50 \mathrm{~mA}\) \\
\hline Continuous current through \(\mathrm{V}_{\mathrm{CC}}\) or GND & \(\pm 400 \mathrm{~mA}\) \\
\hline Operating free-air temperature range, \(\mathrm{T}_{\mathrm{A}}\) & \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\) \\
\hline Storage temperature range, \(\mathrm{T}_{\text {stg }}\) & \(-65^{\circ} \mathrm{C}\) to \(150^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}
\(\dagger\) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: The input and output voltage ratings can be exceeded provided the input and output current ratings are observed.
recommended operating conditions
\begin{tabular}{|ll|r|c|}
\hline & & MIN & MAX \\
\hline \(\mathrm{V}_{\mathrm{CC}}\) & Supply voltage & 4.5 & 5.5 \\
\hline \(\mathrm{~V}_{\mathrm{IH}}\) & High-level input voltage & 2 & V \\
\hline \(\mathrm{~V}_{\mathrm{IL}}\) & Low-level input voltage & V \\
\hline \(\mathrm{IOH}_{\mathrm{OH}}\) & High-level output current & 0.8 & V \\
\hline \(\mathrm{IOL}^{\prime}\) & Low-level output current & -4 & mA \\
\hline \(\mathrm{~T}_{\mathrm{A}}\) & Operating free-air temperature & 8 & mA \\
\hline
\end{tabular}

\section*{electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline PARAMETER & \multicolumn{3}{|l|}{TEST CONDITIONS} & MIN & TYP \(\ddagger\) & MAX & UNIT \\
\hline \(\mathrm{V}_{\mathrm{OH}}\) & \multicolumn{3}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \quad \mathrm{IOH}=-4 \mathrm{~mA}\)} & 2.4 & & & V \\
\hline \(\mathrm{V}_{\mathrm{OL}}\) & \multicolumn{3}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \quad \mathrm{OL}=8 \mathrm{~mA}\)} & & & 0.5 & V \\
\hline 1 & \multicolumn{3}{|l|}{\(\mathrm{V}_{C C}=5.5 \mathrm{~V}, \quad \mathrm{~V}_{1}=\mathrm{V}_{\text {CC }}\) or 0} & & & \(\pm 5\) & \(\mu \mathrm{A}\) \\
\hline loz & \multicolumn{3}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}\) or 0} & & & \(\pm 5\) & \(\mu \mathrm{A}\) \\
\hline ICC & \multicolumn{3}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{I}}=\mathrm{V}_{\text {CC }}-0.2 \mathrm{~V}\) or 0} & & & 400 & \(\mu \mathrm{A}\) \\
\hline \multirow{5}{*}{\(\Delta_{C C}{ }^{\text {§ }}\)} & \multirow{5}{*}{\(V_{C C}=5.5 \mathrm{~V}, \quad\) One input at 3.4 V , Other inputs at \(V_{C C}\) or GND} & \(\overline{C S A}=\mathrm{V}_{1 \mathrm{H}}\) & A0-A35 & & 0 & & \multirow{5}{*}{mA} \\
\hline & & \(\overline{C S B}=\mathrm{V}_{\text {IH }}\) & B0-B35 & & 0 & & \\
\hline & & \(\overline{\mathrm{CSA}}=\mathrm{V}_{\text {IL }}\) & A0-A35 & & & 1 & \\
\hline & & \(\overline{\mathrm{CSB}}=\mathrm{V}_{\mathrm{IL}}\) & B0-B35 & & & 1 & \\
\hline & & \multicolumn{2}{|l|}{All other inputs} & & & 1 & \\
\hline \(\mathrm{C}_{i}\) & \multicolumn{3}{|l|}{\(\mathrm{V}_{1}=0, \quad \mathrm{f}=1 \mathrm{MHz}\)} & & 4 & & pF \\
\hline \(\mathrm{C}_{0}\) & \multicolumn{3}{|l|}{\(\mathrm{V}_{\mathrm{O}}=0, \quad f=1 \mathrm{MHz}\)} & & 8 & & pF \\
\hline
\end{tabular}

\footnotetext{
\(\ddagger\) All typical values are at \(\mathrm{V}_{\mathrm{C}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
§ This is the supply current when each input is at one of the specified TTL voltage levels rather than 0 V or \(\mathrm{V}_{\mathrm{CC}}\).
}

\section*{timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Figures 1 through 15)}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{}} & \multicolumn{2}{|l|}{'ACT3631-15} & \multicolumn{2}{|l|}{'ACT3631-20} & \multicolumn{2}{|l|}{'ACT3631-30} & \multirow{2}{*}{UNIT} \\
\hline & & MIN & MAX & MIN & MAX & MIN & MAX & \\
\hline \({ }^{\text {clock }}\) & Clock frequency, CLKA or CLKB & & 66.7 & & 50 & & 33.4 & MHz \\
\hline \(\mathrm{t}_{\mathrm{c}}\) & Clock cycle time, CLKA or CLKB & 15 & & 20 & & 30 & & ns \\
\hline \({ }^{\text {w }}\) ( CH ) & Pulse duration, CLKA and CLKB high & 6 & & 8 & & 12 & & ns \\
\hline \({ }^{\text {w }}\) (CL) & Pulse duration, CLKA and CLKB low & 6 & & 8 & & 12 & & ns \\
\hline \(t_{\text {su }}(\mathrm{D})\) & Setup time, A0-A35 before CLKA \(\uparrow\) and B0-B35 before CLKB \(\uparrow\) & 7 & & 7.5 & & 8 & & ns \\
\hline \(\mathrm{t}_{\text {su }}{ }^{\text {(SEN) }}{ }^{\ddagger}\) & Setup time, FS1//SEN before CLKA \(\uparrow\) & 5 & & 6 & & 7 & & ns \\
\hline \(\mathrm{t}_{\text {su ( }}\) (EN2) & Setup time, \(\overline{C S A}, W / \bar{R} A\), and MBA to CLKAT; \(\overline{\mathrm{CSB}}, \overline{\mathrm{W}} / \mathrm{RB}\), and MBB before CLKB \(\uparrow\) & 7 & & 7.5 & & 8 & & ns \\
\hline \(t_{\text {su }}\) (RM) & Setup time, \(\overline{\text { RTM }}\) and RFM to CLKB \(\uparrow\) & 6 & & 6.5 & & 7 & & ns \\
\hline \(t_{\text {su }}\) (RS) & Setup time, \(\overline{\text { RST }}\) low before CLKA \(\uparrow\) or CLKB \(\uparrow \dagger\) & 5 & & 6 & & 7 & & ns \\
\hline \(\mathrm{t}_{\text {su }}(\mathrm{FS}\) ) & Setup time, FSO and FS1 before \(\overline{\text { RST }}\) high & 9 & & 10 & & 11 & & ns \\
\hline \({ }^{\text {t }}\) Su(SD) \({ }^{\ddagger}\) & Setup time, FSO/SD before CLKA \(\uparrow\) & 5 & & 6 & & 7 & & ns \\
\hline \(\mathrm{t}_{\text {su(EN1) }}\) & Setup time, ENA to CLKA \(\uparrow\); ENB to CLKB \(\uparrow\) & 5 & & 6 & & 7 & & ns \\
\hline th(D) & Hold time, A0-A35 after CLKA \(\uparrow\) and B0-B35 after CLKB \(\uparrow\) & 0 & & 0 & & 0 & & ns \\
\hline th(EN1) & Hold time, ENA after CLKA \(\uparrow\); ENB after CLKB \(\uparrow\) & 0 & & 0 & & 0 & & ns \\
\hline th(EN2) & Hold time, \(\overline{C S A}, \mathrm{~W} / \overline{\mathrm{R}} \mathrm{A}\), and MBA after CLKA \(\uparrow\); \(\overline{\mathrm{CSB}}, \overline{\mathrm{W}} / \mathrm{RB}\), and MBB after CLKB \(\uparrow\) & 0 & & 0 & & 0 & & ns \\
\hline th(RM) & Hold time, RTM and RFM after CLKB \(\uparrow\) & 0 & & 0 & & 0 & & ns \\
\hline th(RS) & Hold time, \(\overline{\text { RST }}\) low after CLKA \(\uparrow\) or CLKB \(\uparrow \dagger\) & 5 & & 6 & & 7 & & ns \\
\hline th(FS) & Hold time, FS0 and FS1 after \(\overline{\text { RST }}\) high & 0 & & 0 & & 0 & & ns \\
\hline th(SP) \({ }^{\ddagger}\) & Hold time, FS1/ \(\overline{\text { SEN }}\) high after \(\overline{\mathrm{RST}}\) high & 0 & & 0 & & 0 & & ns \\
\hline \(\mathrm{th}_{\text {(SD }}{ }^{\ddagger}\) & Hold time, FSO/SD after CLKA \(\uparrow\) & 0 & & 0 & & 0 & & ns \\
\hline th(SEN) \({ }^{\ddagger}\) & Hold time, FS1//̄EN after CLKA \(\uparrow\) & 0 & & 0 & & 0 & & ns \\
\hline \(\mathrm{t}_{\mathrm{sk}(1)^{\text {® }}}{ }^{\text {d }}\) & Skew time between CLKA \(\uparrow\) and CLKBT for OR and IR & 9 & & 11 & & 13 & & ns \\
\hline \(\mathrm{t}_{\text {sk( } 2 \text { ) }}{ }^{\text {§ }}\) & Skew time between CLKAT and CLKB \(\uparrow\) for \(\overline{\mathrm{AE}}\) and \(\overline{\mathrm{AF}}\) & 12 & & 16 & & 20 & & ns \\
\hline
\end{tabular}
\(\dagger\) Requirement to count the clock edge as one of at least four needed to reset a FIFO
\(\ddagger\) Only applies when serial load method used to program flag offset registers
§ Skew time is not a timing constraint for proper device operation and is included to illustrate the timing relationship between CLKA cycle and CLKB cycle.
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, \(\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}\) (see Figures 1 through 15)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|r|}{\multirow[b]{2}{*}{PARAMETER}} & \multicolumn{2}{|l|}{'ACT3631-15} & \multicolumn{2}{|l|}{'ACT3631-20} & \multicolumn{2}{|l|}{'ACT3631-30} & \multirow[b]{2}{*}{UNIT} \\
\hline & & MIN & MAX & MIN & MAX & MIN & MAX & \\
\hline \(\mathrm{ta}_{\text {a }}\) & Access time, CLKB \(\uparrow\) to B0-B35 & 3 & 11 & 3 & 13 & & 15 & ns \\
\hline \(\mathrm{t}_{\mathrm{pd}}(\mathrm{C}-\mathrm{IR})\) & Propagation delay time, CLKA \(\uparrow\) to IR & 0 & 8 & 0 & 10 & 0 & 12 & ns \\
\hline tpd(C-OR) & Propagation delay time, CLKB \(\uparrow\) to OR & 1 & 8 & 1 & 10 & 1 & 12 & ns \\
\hline tpd(C-AE) & Propagation delay time, CLKB \(\uparrow\) to \(\overline{\mathrm{AE}}\) & 1 & 8 & 1 & 10 & 1 & 12 & ns \\
\hline tpd(C-AF) & Propagation delay time, CLKA \(\uparrow\) to \(\overline{\mathrm{AF}}\) & 1 & 8 & 1 & 10 & 1 & 12 & ns \\
\hline \(t^{\text {pd }}\) (C-MF) & Propagation delay time, CLKA to \(\overline{\mathrm{MBF}} 1\) low or \(\overline{\mathrm{MBF}}\) high and CLKBT to \(\overline{M B F 2}\) low or \(\overline{M B F 1}\) high & 0 & 8 & 0 & 10 & 0 & 12 & ns \\
\hline \(t_{\text {pd ( }}\) C-MR) & Propagation delay time, CLKA \(\uparrow\) to \(\mathrm{BO}-\mathrm{B} 35^{\dagger}\) and CLKB \(\uparrow\) to A0-A35 \(\ddagger\) & 3 & 13.5 & 3 & 15 & 3 & 17 & ns \\
\hline \(t_{\text {pd }}(\mathrm{M}-\mathrm{DV})\) & Propagation delay time, MBB to B0-B35 valid & 3 & 13 & 3 & 15 & 3 & 17 & ns \\
\hline \(\mathrm{t}_{\mathrm{pd}}(\mathrm{R}-\mathrm{F})\) & Propagation delay time, \(\overline{\mathrm{RST}}\) low to \(\overline{\mathrm{AE}}\) low and \(\overline{\mathrm{AF}}\) high & 1 & 15 & 1 & 20 & 1 & 30 & ns \\
\hline ten & Enable time, \(\overline{C S A}\) and \(W / \bar{R} A\) low to A0-A35 active and CSB low and \(\bar{W} / R B\) high to \(B 0-B 35\) active & 2 & 12 & 2 & 13 & 2 & 14 & ns \\
\hline \(t_{\text {dis }}\) & Disable time, \(\overline{C S A}\) or W/ \(\overline{\mathrm{R}} A\) high to A0-A35 at high impedance and \(\overline{\text { CSB }}\) high or \(\overline{\mathrm{W}} / \mathrm{RB}\) low to \(\mathrm{BO}-\mathrm{B} 35\) at high impedance & 1 & 10 & 1 & 11 & 1 & 12 & ns \\
\hline
\end{tabular}
\(\dagger\) Writing data to the mail1 register when the B0-B35 outputs are active and MBB is high
\(\ddagger\) Writing data to the mail2 register when the AO-A35 outputs are active and MBA is high

\section*{CLOCKED FIRST-IN, FIRST-OUT MEMORY}

SCAS246F - AUGUST 1993 - REVISED SEPTEMBER 1995

\section*{TYPICAL CHARACTERISTICS}


Figure 16

\section*{calculating power dissipation}

With ICC(f) taken from Figure 16, the maximum power dissipation \(\left(\mathrm{P}_{\mathrm{T}}\right)\) of the SN 74 ACT 3631 can be calculated by:
\(P_{T}=V_{C C} \times\left[l_{C C(f)}+(N \times \Delta l C C \times d c)\right]+\sum\left(C_{L} \times V_{C C}{ }^{2} \times f_{0}\right)\)
Where:
\(\mathrm{N}=\) number of inputs driven by TTL levels
\(\Delta \mathrm{l}_{\mathrm{CC}}=\) increase in power supply current for each input at a TTL high level
dc = duty cycle of inputs at a TTL high level of 3.4 V
\(C_{L}=\) output capacitive load
\(f_{0} \quad=\) switching frequency of an output

\section*{PARAMETER MEASUREMENT INFORMATION}


LOAD CIRCUIT


NOTE A: Includes probe and jig capacitance
Figure 17. Load Circuit and Voltage Waveforms
- Free-Running CLKA and CLKB Can Be Asynchronous or Coincident
- Clocked FIFO Buffering Data From Port A to Port B
- Memory Size: \(1024 \times 36\)
- Synchronous Read-Retransmit Capability
- Mailbox Register in Each Direction
- Programmable Almost-Full and Almost-Empty Flags
- Microprocessor Interface Control Logic
- Input-Ready (IR) and Almost-Full ( \(\overline{\text { AF }}\) ) Flags Synchronized by CLKA
- Output-Ready (OR) and AImost-Empty ( \(\overline{\text { AE }}\) ) Flags Synchronized by CLKB
- Low-Power 0.8-Micron Advanced CMOS Technology
- Supports Clock Frequencies up to 67 MHz
- Fast Access Times of 11 ns
- Pin-to-Pin Compatible With the SN74ACT3631 and SN74ACT3651
- Available in Space-Saving 120-Pin Thin Quad Flat (PCB) and 132-Pin Plastic Quad Flat (PQ) Packages

\section*{description}

The SN74ACT3641 is a high-speed, low-power, CMOS clocked FIFO memory. It supports clock frequencies up to 67 MHz and has read access times as fast as 12 ns . The \(1024 \times 36\) dual-port SRAM FIFO buffers data from port A to port B. The FIFO memory has retransmit capability, which allows previously read data to be accessed again. The FIFO has flags to indicate empty and full conditions and two programmable flags (almost full and almost empty) to indicate when a selected number of words is stored in memory. Communication between each port can take place with two 36 -bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. Two or more devices can be used in parallel to create wider datapaths. Expansion is also possible in word depth.

The SN74ACT3641 is a clocked FIFO, which means each port employs a synchronous interface. All data transfers through a port are gated to the low-to-high transition of a continuous (free-running) port clock by enable signals. The continuous clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple interface between microprocessors and/or buses with synchronous control.

The input-ready (IR) flag and almost-full ( \(\overline{\mathrm{AF}}\) ) flag of the FIFO are two-stage synchronized to CLKA. The output-ready (OR) flag and almost-empty ( \(\overline{\mathrm{AE}}\) ) flag of the FIFO are two-stage synchronized to CLKB. Offset values for the almost-full and almost-empty flags of the FIFO can be programmed from port A or through a serial input.
The SN74ACT3641 is characterized for operation from \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\).
For more information on this device family, see the application reports FIFO Patented Synchronous Retransmit: Programmable DSP-Interface Application for FIR Filtering and FIFO Mailbox-Bypass Registers: Using Bypass Registers to Initialize DMA Control in the 1996 High-Performance FIFO Memories Designer's Handbook, literature number SCAA012A.


NC - No internal connection


NC - No internal connection
† Uses Yamaichi socket IC51-1324-828

\section*{functional block diagram}


\section*{Terminal Functions}
\begin{tabular}{|c|c|c|}
\hline TERMINAL NAME & I/O & DESCRIPTION \\
\hline A0-A35 & I/O & Port-A data. The 36-bit bidirectional data port for side A. \\
\hline \(\overline{\mathrm{AE}}\) & 0 & Almost-empty flag. Programmable flag synchronized to CLKB. \(\overline{A E}\) is low when the number of words in the FIFO is less than or equal to the value in the almost-empty offset register (X). \\
\hline \(\overline{\mathrm{AF}}\) & 0 & Almost-full flag. Programmable flag synchronized to CLKA. \(\overline{\text { AF }}\) is low when the number of empty locations in the FIFO is less than or equal to the value in the almost-full offset register (Y). \\
\hline B0-B35 & 1/0 & Port-B data. The 36-bit bidirectional data port for side B. \\
\hline CLKA & 1 & Port-A clock. CLKA is a continuous clock that synchronizes all data transfers through port \(A\) and can be asynchronous or coincident to CLKB. IR and \(\overline{\mathrm{AF}}\) are synchronous to the low-to-high transition of CLKA. \\
\hline CLKB & 1 & Port-B clock. CLKB is a continuous clock that synchronizes all data transfers through port \(B\) and can be asynchronous or coincident to CLKA. OR and \(\overline{A E}\) are synchronous to the low-to-high transition of CLKB. \\
\hline \(\overline{\text { CSA }}\) & 1 & Port-A chip select. \(\overline{C S A}\) must be low to enable a low-to-high transition of CLKA to read or write data on port \(A\). The A0-A35 outputs are in the high-impedance state when \(\overline{C S A}\) is high. \\
\hline \(\overline{\text { CSB }}\) & 1 & Port-B chip select. \(\overline{C S B}\) must be low to enable a low-to-high transition of CLKB to read or write data on port B . The B0-B35 outputs are in the high-impedance state when CSB is high. \\
\hline ENA & 1 & Port-A master enable. ENA must be high to enable a low-to-high transition of CLKA to read or write data on port A. \\
\hline ENB & 1 & Port-B master enable. ENB must be high to enable a low-to-high transition of CLKB to read or write data on port B. \\
\hline \[
\begin{aligned}
& \mathrm{FS} 1 / \overline{\mathrm{SEN}}, \\
& \mathrm{FS} 0 / \mathrm{SD}
\end{aligned}
\] & 1 & \begin{tabular}{l}
Flag-offset select \(1 /\) serial enable, flag-offset select \(0 /\) serial data. FS1/SEN and FSO/SD are dual-purpose inputs used for flag-offset register programming. During a device reset, FS1/SEN and FS0/SD select the flag-offset programming method. Three offset-register programming methods are available: automatically load one of two preset values, parallel load from port A, and serial load. \\
When serial load is selected for flag-offset-register programming, FS1//5EN is used as an enable synchronous to the low-to-high transition of CLKA. When FS1/SEN is low, a rising edge on CLKA loads the bit present on FSO/SD into the X and Y offset registers. The number of bit writes required to program the offset registers is 20 . The first bit write stores the Y -register MSB and the last bit write stores the X-register LSB.
\end{tabular} \\
\hline IR & O & Input-ready flag. IR is synchronized to the low-to-high transition of CLKA. When IR is low, the FIFO is full and writes to its array are disabled. When the FIFO is in retransmit mode, IR indicates when the memory has been filled to the point of the retransmit data and prevents further writes. \(\mathbb{R}\) is set low during reset and is set high after reset. \\
\hline MBA & 1 & Port-A mailbox select. A high level on MBA chooses a mailbox register for a port-A read or write operation. \\
\hline MBB & 1 & Port-B mailbox select. A high level on MBB chooses a mailbox register for a port-B read or write operation. When the B0-B35 outputs are active, a high level on MBB selects data from the mail1 register for output and a low level selects FIFO data for output. \\
\hline \(\overline{\text { MBF1 }}\) & 0 & Mail1 register flag. \(\overline{\text { MBF1 }}\) is set low by the low-to-high transition of CLKA that writes data to the mail1 register. \(\overline{\text { MBF1 }}\) is set high by a low-to-high transition of CLKB when a port-B read is selected and MBB is high. MBF1 is set high by a reset. \\
\hline \(\overline{\text { MBF2 }}\) & 0 & Mail2 register flag. \(\overline{\text { MBF2 }}\) is set low by the low-to-high transition of CLKB that writes data to the mail2 register. \(\overline{\text { MBF2 }}\) is set high by a low-to-high transition of CLKA when a port-A read is selected and MBA is high. MBF2 is set high by a reset. \\
\hline OR & 0 & Output-ready flag. OR is synchronized to the low-to-high transition of CLKB. When OR is low, the FIFO is empty and reads are disabled. Ready data is present in the output register of the FIFO when OR is high. OR is forced low during the reset and goes high on the third low-to-high transition of CLKB after a word is loaded to empty memory. \\
\hline RFM & 1 & Read from mark. When the FIFO is in retransmit mode, a high on RFM enables a low-to-high transition of CLKB to reset the read pointer to the beginning retransmit location and output the first selected retransmit data. \\
\hline \(\overline{\text { RST }}\) & 1 & Reset. To reset the device, four low-to-high transitions of CLKA and four low-to-high transitions of CLKB must occur while \(\overline{\mathrm{RST}}\) is low. The low-to-high transition of \(\overline{\mathrm{RST}}\) latches the status of FSO and FS 1 for \(\overline{\mathrm{AF}}\) and \(\overline{\mathrm{AE}}\) offset selection. \\
\hline RTM & 1 & Retransmit mode. When RTM is high and valid data is present in the FIFO output register (OR is high), a low-to-high transition of CLKB selects the data for the beginning of a retransmit and puts the FIFO in retransmit mode. The selected word remains the initial retransmit point until a low-to-high transition of CLKB occurs while RTM is low, taking the FIFO out of retransmit mode. \\
\hline
\end{tabular}

\section*{Terminal Functions (Continued)}
\begin{tabular}{|c|c|l|}
\hline \begin{tabular}{c} 
TERMINAL \\
NAME
\end{tabular} & I/O & \multicolumn{1}{c|}{ DESCRIPTION } \\
\hline W/ \(\bar{R} A\) & 1 & \begin{tabular}{l} 
Port-A write/read select. A high on W/ \(\bar{R} A\) selects a write operation and a low selects a read operation on port \(A\) for a \\
low-to-high transition of CLKA. The \(A 0-A 35\) outputs are in the high-impedance state when W/RA is high.
\end{tabular} \\
\hline \(\bar{W} / R B\) & 1 & \begin{tabular}{l} 
Port-B write/read select. A low on \(\bar{W} / R B\) selects a write operation and a high selects a read operation on port \(B\) for a \\
low-to-high transition of CLKB. The \(B 0-B 35\) outputs are in the high-impedance state when \(\bar{W} / R B\) is low.
\end{tabular} \\
\hline
\end{tabular}

\section*{detailed description}
reset
The SN74ACT3641 is reset by taking the reset ( \(\overline{\mathrm{RST}}\) ) input low for at least four port-A clock (CLKA) and four port-B clock (CLKB) low-to-high transitions. RST can switch asynchronously to the clocks. A reset initializes the memory read and write pointers and forces the input-ready (IR) flag low, the output-ready (OR) flag low, the almost-empty ( \(\overline{\mathrm{AE}}\) ) flag low, and the almost-full ( \(\overline{\mathrm{FF}}\) ) flag high. Resetting the device also forces the mailbox flags (MBF1, MBF2) high. After a FIFO is reset, its input-ready flag is set high after at least two clock cycles to begin normal operation. A FIFO must be reset after power up before data is written to its memory.
almost-empty flag and almost-full flag offset programming
Two registers in the SN74ACT3641 are used to hold the offset values for the almost-empty and almost-full flags. The almost-empty ( \(\overline{\mathrm{AE}}\) ) flag offset register is labeled X , and the almost-full ( \(\overline{\mathrm{AF}}\) ) flag offset register is labeled Y . The offset registers can be loaded with a value in three ways: one of two preset values are loaded into the offset registers, parallel load from port A, or serial load. The offset register programming mode is chosen by the flag select (FS1, FSO) inputs during a low-to-high transition on RST (see Table 1).

Table 1. Flag Programming
\begin{tabular}{|c|c|c|c|}
\hline FS1 & FS0 & RST & X AND Y REGISTERS \(\dagger\) \\
\hline\(H\) & \(H\) & \(\uparrow\) & Serial load \\
\(H\) & L & \(\uparrow\) & 64 \\
L & \(H\) & \(\uparrow\) & 8 \\
L & L & \(\uparrow\) & Parallel load from port A \\
\hline
\end{tabular}
\(\dagger \mathrm{X}\) register holds the offset for \(\overline{\mathrm{AE}} ; \mathrm{Y}\) register holds the offset for \(\overline{A F}\).

\section*{preset values}

If a preset value of 8 or 64 is chosen by FS1 and FSO at the time of a RST low-to-high transition according to Table 1, the preset value is automatically loaded into the X and Y registers. No other device initialization is necessary to begin normal operation, and the IR flag is set high after two low-to-high transitions on CLKA.

\section*{parallel load from port \(A\)}

To program the X and Y registers from port A, the device is reset with FSO and FS1 low during the low-to-high transition of RST. After this reset is complete, IR is set high after two low-to-high transitions on CLKA. The first two writes to the FIFO do not store data in its memory but load the offset registers in the order Y, X. Each offset register of the SN74ACT3641 uses port-A inputs (A9-A0). Data input A9 is used as the most significant bit of the binary number. Each register value can be programmed from 1 to 1020 . After both offset registers are programmed from port A, subsequent FIFO writes store data in the SRAM.

\section*{serial load}

To program the \(X\) and \(Y\) registers serially，the device is reset with FSO／SD and FS1／SEN high during the low－to－high transition of \(\overline{\mathrm{RST}}\) ．After this reset is complete，the X and Y register values are loaded bitwise through FSO／SD on each low－to－high transition of CLKA that FS1／SEN is low．Twenty－bit writes are needed to complete the programming．The first－bit write stores the most significant bit of the Y register and the last－bit write stores the least significant bit of the the \(X\) register．Each register value can be programmed from 1 to 1020.

When the option to program the offset registers serially is chosen，the IR remains low until all 20 bits are written． IR is set high by the low－to－high transition of CLKA after the last bit is loaded to allow normal FIFO operation．

\section*{FIFO write／read operation}

The state of the port－A data（A0－A35）outputs is controlled by the port－A chip select（ \(\overline{\mathrm{CSA}})\) and the port－A write／read select（W／展A）．The A0－A35 outputs are in the high－impedance state when either \(\overline{\mathrm{CSA}}\) or \(\mathrm{W} / \overline{\mathrm{R}} A\) is high．The AO－A35 outputs are active when both \(\overline{C S A}\) and \(W / \bar{R} A\) are low．
Data is loaded into the FIFO from the AO－A35 inputs on a low－to－high transition of CLKA when \(\overline{\mathrm{CSA}}\) and the port－A mailbox select（MBA）are low，W／V̄A，the port－A enable（ENA），and the input－ready（IR）flag are high（see Table 2）．Writes to the FIFO are independent of any concurrent FIFO reads．

Table 2．Port－A Enable Function Table
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline\(\overline{\text { CSA }}\) & W／有A & ENA & MBA & CLKA & A0－A35 OUTPUTS & PORT FUNCTION \\
\hline H & X & X & X & X & In high－impedance state & None \\
L & H & L & X & X & In high－impedance state & None \\
L & H & H & L & \(\uparrow\) & In high－impedance state & FIFO write \\
L & H & H & H & \(\uparrow\) & In high－impedance state & Mail1 write \\
L & L & L & L & X & Active，mail2 register & None \\
L & L & H & L & \(\uparrow\) & Active，mail2 register & None \\
L & L & L & H & X & Active，mail2 register & None \\
L & L & H & H & \(\uparrow\) & Active，mail2 register & Mail2 read（set MBF2 high） \\
\hline
\end{tabular}

The port－B control signals are identical to those of port A with the exception that the port－B write／read select （ \(\bar{W} / R B\) ）is the inverse of W／R\(A\) ．The state of the port－\(B\) data（ \(B 0-B 35\) ）outputs is controlled by the port－B chip select（ \(\overline{\mathrm{CSB}}\) ）and \(\bar{W} / R B\) ．The \(B 0-B 35\) outputs are in the high－impedance state when either \(\overline{\mathrm{CSB}}\) is high or \(\bar{W} / R B\) is low．The B0－B35 outputs are active when \(\overline{C S B}\) is low and \(\bar{W} / R B\) is high．
Data is read from the FIFO to its output register on a low－to－high transition of CLKB when \(\overline{\mathrm{CSB}}\) and the port－B mailbox select（MBB）are low， \(\bar{W} / R B\) ，the port－B enable（ENB），and the output－ready（OR）flag are high（see Table 3）．Reads from the FIFO are independent of any concurrent FIFO writes．

\section*{FIFO write/read operation (continued)}

Table 3. Port-B Enable Function Table
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline\(\overline{\text { CSB }}\) & \(\overline{\text { W }} /\) RB & ENB & MBB & CLKB & B0-B35 OUTPUTS & PORT FUNCTION \\
\hline H & X & X & X & X & In high-impedance state & None \\
L & L & L & X & X & In high-impedance state & None \\
L & L & H & L & \(\uparrow\) & In high-impedance state & None \\
L & L & H & H & \(\uparrow\) & In high-impedance state & Mail2 write \\
L & H & L & L & X & Active, FIFO output register & None \\
L & H & H & L & \(\uparrow\) & Active, FIFO output register & FIFO read \\
L & H & L & H & X & Active, mail1 register & None \\
L & H & H & H & \(\uparrow\) & Active, mail1 register & Mail1 read (set MBF1 high) \\
\hline
\end{tabular}

The setup- and hold-time constraints to the port clocks for the port-chip selects and write/read selects are only for enabling write and read operations and are not related to high-impedance control of the data outputs. If a port enable is low during a clock cycle, the port-chip select and write/read select can change states during the setup- and hold-time window of the cycle.
When the OR is low, the next data word is sent to the FIFO output register automatically by the CLKB low-to-high transition that sets OR high. When OR is high, an available data word is clocked to the FIFO output register only when a FIFO read is selected by CSB, \(\overline{\mathrm{W}} / \mathrm{RB}, \mathrm{ENB}\), and MBB.

\section*{synchronized FIFO flags}

Each FIFO flag is synchronized to its port clock through at least two flip-flop stages. This is done to improve the flags' reliability by reducing the probability of metastable events on their outputs when CLKA and CLKB operate asynchronously to one another (see the application report Metastability Performance of Clocked FIFOs in the 1996 High-Performance FIFO Memories Data Book, literature number SCADOO3C). OR and \(\overline{A E}\) are synchronized to CLKB. IR and \(\overline{\mathrm{AF}}\) are synchronized to CLKA. Table 4 shows the relationship of each flag to the number of words stored in memory.

Table 4. FIFO Flag Operation
\begin{tabular}{|c|cc|cc|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
NUMBER OF WORDS IN \\
FIFOT \(\ddagger\)
\end{tabular}} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
SYNCHRONIZED \\
TO CLKB
\end{tabular}} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
SYNCHRONIZED \\
TO CLKA
\end{tabular}} \\
\cline { 2 - 5 } & OR & \(\overline{\mathbf{A E}}\) & \(\overline{\mathbf{A F}}\) & IR \\
\hline 0 & L & L & H & H \\
1 to X & H & L & H & H \\
\((\mathrm{X}+1)\) to \([1024-(\mathrm{Y}+1)]\) & H & H & H & H \\
\((1024-\mathrm{Y})\) to 1023 & H & H & L & H \\
1024 & H & H & L & L \\
\hline
\end{tabular}
\(\dagger X\) is the almost-empty offset for \(\overline{A E}\). \(Y\) is the almost-full offset for \(\overline{A F}\).
\(\ddagger\) When a word is present in the FIFO output register, its previous memory location is free.

\section*{output-ready flag (OR)}

The output-ready flag of a FIFO is synchronized to the port clock that reads data from its array (CLKB). When the output-ready flag is high, new data is present in the FIFO output register. When the output-ready flag is low, the previous data word is present in the FIFO output register and attempted FIFO reads are ignored.
A FIFO read pointer is incremented each time a new word is clocked to its output register. The state machine that controls an output-ready flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is empty, empty +1 , or empty +2 . From the time a word is written to a FIFO, it can be shifted to the FIFO output register in a minimum of three cycles of CLKB; therefore, an output-ready flag is low if a word in memory is the next data to be sent to the FIFO output register and three CLKB cycles have not elapsed since the time the word was written. The output-ready flag of the FIFO remains low until the third low-to-high transition of CLKB occurs, simultaneously forcing the output-ready flag high and shifting the word to the FIFO output register.
A low-to-high transition on CLKB begins the first synchronization cycle of a write if the clock transition occurs at time \(\mathrm{t}_{\mathrm{sk}(1)}\), or greater, after the write. Otherwise, the subsequent CLKB cycle can be the first synchronization cycle (see Figure 6).

\section*{input-ready flag (IR)}

The input-ready flag of a FIFO is synchronized to the port clock that writes data to its array (CLKA). When the input-ready flag is high, a memory location is free in the SRAM to write new data. No memory locations are free when the input-ready flag is low and attempted writes to the FIFO are ignored.
Each time a word is written to a FIFO, its write pointer is incremented. The state machine that controls an input-ready flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is full, full-1, or full-2. From the time a word is read from a FIFO, its previous memory location is ready to be written in a minimum of three cycles of CLKA; therefore, an input-ready flag is low if less than two cycles of CLKA have elapsed since the next memory write location has been read. The second low-to-high transition on CLKA after the read sets the input-ready flag high, and data can be written in the following cycle.
A low-to-high transition on CLKA begins the first synchronization cycle of a read if the clock transition occurs at time \(\mathrm{t}_{\mathrm{sk}(1)}\), or greater, after the read. Otherwise, the subsequent CLKA cycle can be the first synchronization cycle (see Figure 7).

\section*{almost-empty flag ( \(\overline{\text { AE }}\) )}

The almost-empty flag of a FIFO is synchronized to the port clock that reads data from its array (CLKB). The state machine that controls an almost-empty flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is almost empty, almost empty +1 , or almost empty +2 . The almost-empty state is defined by the contents of register X. This register is loaded with a preset value during a FIFO reset, programmed from port A, or programmed serially (see almost-empty flag and almost-full flag offset programming). The almost-empty flag is low when the FIFO contains X or less words and is high when the FIFO contains ( \(\mathrm{X}+1\) ) or more words. A data word present in the FIFO output register has been read from memory.
Two low-to-high transitions of CLKB are required after a FIFO write for the almost-empty flag to reflect the new level of fill; therefore, the almost-empty flag of a FIFO containing \((X+1)\) or more words remains low if two cycles of CLKB have not elapsed since the write that filled the memory to the \((X+1)\) level. An almost-empty flag is set high by the second low-to-high transition of CLKB after the FIFO write that fills memory to the ( \(\mathrm{X}+1\) ) level. A low-to-high transition of CLKB begins the first synchronization cycle if it occurs at time \(\mathrm{t}_{\mathrm{sk}(2)}\), or greater, after the write that fills the FIFO to \((X+1)\) words. Otherwise, the subsequent CLKB cycle can be the first synchronization cycle (see Figure 8).

\section*{almost-full flag ( \(\overline{\text { AF }}\) )}

The almost-full flag of a FIFO is synchronized to the port clock that writes data to its array (CLKA). The state machine that controls an almost-full flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is almost full, almost full-1, or almost full-2. The almost-full state is defined by the contents of register Y. This register is loaded with a preset value during a FIFO reset, programmed from port A, or programmed serially (see almost-empty flag and almost-full flag offset programming). The almost-fuli flag is low when the number of words in the FIFO is greater than or equal to ( \(1024-\mathrm{Y}\) ). The almost-full flag is high when the number of words in the FIFO is less than or equal to \([1024-(Y+1)]\). A data word present in the FIFO output register has been read from memory.
Two low-to-high transitions of CLKA are required after a FIFO read for its almost-full flag to reflect the new level of fill. Therefore, the almost-full flag of a FIFO containing [1024-(Y+1)] or less words remains low if two cycles of CLKA have not elapsed since the read that reduced the number of words in memory to [1024-(Y+1)]. An almost-full flag is set high by the second low-to-high transition of CLKA after the FIFO read that reduces the number of words in memory to [1024-( \(\mathrm{Y}+1)\) ]. A low-to-high transition of CLKA begins the first synchronization cycle if it occurs at time \(\mathrm{t}_{\mathrm{sk}(2)}\), or greater, after the read that reduces the number of words in memory to [1024-(Y+1)]. Otherwise, the subsequent CLKA cycle can be the first synchronization cycle (see Figure 9).

\section*{synchronous retransmit}

The synchronous retransmit feature of the SN74ACT3641 allows FIFO data to be read repeatedly starting at a user-selected position. The FIFO is first put into retransmit mode to select a beginning word and prevent on-going FIFO write operations from destroying retransmit data. Data vectors with a minimum length of three words can retransmit repeatedly starting at the selected word. The FIFO can be taken out of retransmit mode at any time and allow normal device operation.

The FIFO is put in retransmit mode by a low-to-high transition on CLKB when the retransmit mode (RTM) input is high and OR is high. This rising CLKB edge marks the data present in the FIFO output register as the first retransmit data. The FIFO remains in retransmit mode until a low-to-high transition occurs while RTM is low.
When two or more reads have been done past the initial retransmit word, a retransmit is initiated by a low-to-high transition on CLKB when the read-from-mark (RFM) input is high. This rising CLKB edge shifts the first retransmit word to the FIFO output register and subsequent reads can begin immediately. Retransmit loops can be done endlessly while the FIFO is in retransmit mode. RFM must be low during the CLKB rising edge that takes the FIFO out of retransmit mode.
When the FIFO is put into retransmit mode, it operates with two read pointers. The current read pointer operates normally, incrementing each time a new word is shifted to the FIFO output register and used by the OR and \(\overline{\mathrm{AE}}\) flags. The shadow read pointer stores the SRAM location at the time the device is put into retransmit mode and does not change until the device is taken out of retransmit mode. The shadow read pointer is used by the IR and \(\overline{\mathrm{AF}}\) flags. Data writes can proceed while the FIFO is in retransmit mode, but \(\overline{\mathrm{AF}}\) is set low by the write that stores ( \(1024-\mathrm{Y}\) ) words after the first retransmit word. The IR flag is set low by the 1024th write after the first retransmit word.
When the FIFO is in retransmit mode and RFM is high, a rising CLKB edge loads the current read pointer with the shadow read-pointer value and the OR flag reflects the new level of fill immediately. If the retransmit changes the FIFO status out of the almost-empty range, up to two CLKB rising edges after the retransmit cycle are needed to switch \(\overline{\mathrm{AE}}\) high (see Figure 11). The rising CLKB edge that takes the FIFO out of retransmit mode shifts the read pointer used by the IR and \(\overline{\mathrm{AF}}\) flags from the shadow to the current read pointer. If the change of read pointer used by IR and \(\overline{\mathrm{AF}}\) should cause one or both flags to transition high, at least two CLKA synchronizing cycles are needed before the flags reflect the change. A rising CLKA edge after the FIFO is taken out of retransmit mode is the first synchronizing cycle of IR if it occurs at time \(\mathrm{t}_{\mathrm{sk}}(1)\), or greater, after the rising CLKB edge (see Figure 12). A rising CLKA edge after the FIFO is taken out of retransmit mode is the first synchronizing cycle of \(\overline{\mathrm{AF}}\) if it occurs at time \(\mathrm{t}_{\mathrm{sk}(2)}\), or greater, after the rising CLKB edge (see Figure 14).

\section*{mailbox registers}

Two 36-bit bypass registers are on the SN74ACT3641 to pass command and control information between port A and port B. The mailbox-select (MBA, MBB) inputs choose between a mail register and a FIFO for a port data transfer operation. A low-to-high transition on CLKA writes AO-A35 data to the mail1 register when a port A write is selected by \(\overline{C S A}, W / \bar{R} A\), and ENA with MBA high. A low-to-high transition on CLKB writes BO-B35 data to the mail2 register when a port-B write is selected by \(\overline{C S B}, \bar{W} / R B\), and \(E N B\) with MBB high. Writing data to a mail register sets its corresponding flag (MBF1 or MBF2) low. Attempted writes to a mail register are ignored while its mail flag is low.
When the port-B data (BO-B35) outputs are active, the data on the bus comes from the FIFO output register when the port-B mailbox select (MBB) input is low and from the mail1 register when MBB is high. Mail2 data is always present on the port-A data (A0-A35) outputs when they are active. The mail1 register flag (MBF1) is set high by a low-to-high transition on CLKB when a port-B read is selected by CSB, W/RB, and ENB with MBB high. The mail2 register flag (MBF2) is set high by a low-to-high transition on CLKA when a port-A read is selected by \(\overline{C S A}, W / \bar{R} A\), and ENA with MBA high. The data in a mail register remains intact after it is read and changes only when new data is written to the register.


Figure 1. FIFO Reset Loading \(X\) and \(Y\) With a Preset Value of Eight


NOTE \(A: \overline{C S A}=L, W / \bar{R} A=H, M B A=L\). It is not necessary to program offset register on consecutive clock cycles.
Figure 2. Programming the Almost-Full Flag and Almost-Empty Flag Offset Values From Port A


NOTE A: It is not necessary to program offset register bits on consecutive clock cycles. FIFO write attempts are ignored until IR is set high.
Figure 3. Programming the Almost-Full Flag and Almost-Empty Flag Offset Values Serially


Figure 4. FIFO Write-Cycle Timing


Figure 5. FIFO Read-Cycle Timing

\section*{CLOCKED FIRST-IN, FIRST-OUT MEMORY}

SCAS338B - JANUARY 1994 - REVISED SEPTEMBER 1995

\(\dagger_{\mathrm{t} k}(1)\) is the minimum time between a rising CLKA edge and a rising CLKB edge for OR to transition high and to clock the next word to the FIFO output register in three CLKB cycles. If the time between the rising CLKA edge and rising CLKB edge is less than \(t_{\text {sk (1) }}\) ), the transition of OR high and the first word load to the output register can occur one CLKB cycle later than shown.

Figure 6. OR-Flag Timing and First-Data-Word Fallthrough When the FIFO Is Empty

\(\dagger_{t s k(1)}\) is the minimum time between a rising CLKB edge and a rising CLKA edge for IR to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than \(\mathrm{t}_{\mathrm{sk}}(1)\), IR can transition high one CLKA cycle later than shown.

Figure 7. IR-Flag Timing and First Available Write When the FIFO Is Full

\(\dagger_{\mathrm{tk}}(2)\) is the minimum time between a rising CLKA edge and a rising CLKB edge for \(\overline{\mathrm{AE}}\) to transition high in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than \(\mathrm{t}_{\mathrm{sk}}(2), \overline{\mathrm{AE}}\) can transition high one CLKB cycle later than shown.
NOTE A: FIFO write ( \(\overline{C S A}=L, W / \bar{R} A=H, M B A=L\) ), FIFO read ( \(\overline{C S B}=L, \bar{W} / R B=H, M B B=L\) )
Figure 8. Timing for \(\overline{\text { AE }}\) When FIFO Is Almost Empty

\(\dagger_{\text {sk(2) }}\) is the minimum time between a rising CLKA edge and a rising CLKB edge for \(\overline{A F}\) to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than \(t_{s k(2)}, \overline{A F}\) can transition high one CLKA cycle later than shown. NOTE A: FIFO write ( \(\overline{\mathrm{CSA}}=\mathrm{L}, \mathrm{W} / \overline{\mathrm{R} A}=\mathrm{H}, \mathrm{MBA}=\mathrm{L})\), FIFO read ( \(\overline{\mathrm{CSB}}=\mathrm{L}, \overline{\mathrm{W}} / \mathrm{RB}=\mathrm{H}, \mathrm{MBB}=\mathrm{L}\) )

Figure 9. Timing for \(\overline{\mathrm{AF}}\) When FIFO Is Almost Full


NOTE A: \(\overline{C S B}=L, \bar{W} / R B=H, M B B=L\). No input enables other than RTM and RFM are needed to control retransmit mode or begin a retransmit. Other enables are shown only to relate retransmit operations to the FIFO output register.

Figure 10. Retransmit Timing Showing Minimum Retransmit Length


NOTE A: X is the value loaded in the almost-empty flag offset register.
Figure 11. \(\overline{A E}\) Maximum Latency When Retransmit Increases the Number of Stored Words Above \(X\)

\(\dagger_{t_{s k}(1)}\) is the minimum time between a rising CLKB edge and a rising CLKA edge for IR to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than \(\mathrm{t}_{\mathrm{sk}}(1)\), IR can transition high one CLKA cycle later than shown.

Figure 12. IR Timing From the End of Retransmit Mode When One or More Write Locations Are Available

\(\dagger_{t_{s k}(2)}\) is the minimum time between a rising CLKB edge and a rising CLKA edge for \(\overline{A F}\) to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than \(\mathrm{t}_{\mathbf{s k}(2)}, \overline{\mathrm{AF}}\) can transition high one CLKA cycle later than shown.
NOTE A: \(Y\) is the value loaded in the almost-full flag offset register.
Figure 13. \(\overline{A F}\) Timing From the End of Retransmit Mode When \((Y+1)\) or More Write Locations Are Available



Figure 14. Timing for Mail1 Register and MBF1 Flag


Figure 15. Timing for Mall2 Register and MBF2 Flag

\section*{absolute maximum ratings over operating free-air temperature range (unless otherwise noted) \(\dagger\)}









\(\dagger\) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: The input and output voltage ratings may be exceeded provided the input and output current ratings are observed.
recommended operating conditions
\begin{tabular}{|ll|r|r|}
\hline & & MIN & MAX \\
\hline \(\mathrm{V}_{\mathrm{CC}}\) & Supply voltage & 4.5 & 5.5 \\
\hline \(\mathrm{~V}_{\mathrm{IH}}\) & High-level input voltage & V \\
\hline \(\mathrm{V}_{\mathrm{IL}}\) & Low-level input voltage & & V \\
\hline \(\mathrm{IOH}^{\mathrm{OH}}\) & High-level output current & 0.8 & V \\
\hline \(\mathrm{IOL}^{\mathrm{OL}}\) & Low-level output current & -4 & mA \\
\hline \(\mathrm{~T}_{\mathrm{A}}\) & Operating free-air temperature & 8 & mA \\
\hline
\end{tabular}

\section*{electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline PARAMETER & \multicolumn{3}{|l|}{TEST CONDITIONS} & MIN & TYP \(\ddagger\) & MAX & UNIT \\
\hline \(\mathrm{V}_{\mathrm{OH}}\) & \multicolumn{3}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \quad \mathrm{IOH}=-4 \mathrm{~mA}\)} & 2.4 & & & V \\
\hline VOL & \multicolumn{3}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \quad \mathrm{IOL}=8 \mathrm{~mA}\)} & & & 0.5 & V \\
\hline 1 & \multicolumn{3}{|l|}{\(\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}, \quad \mathrm{~V}_{1}=\mathrm{V}_{\text {CC }}\) or 0} & & & \(\pm 5\) & \(\mu \mathrm{A}\) \\
\hline Ioz & \multicolumn{3}{|l|}{\(V_{C C}=5.5 \mathrm{~V}, \quad V_{\mathrm{O}}=V_{\text {CC }}\) or 0} & & & \(\pm 5\) & \(\mu \mathrm{A}\) \\
\hline ICC & \multicolumn{3}{|l|}{\(\mathrm{V}_{C C}=5.5 \mathrm{~V}, \quad \mathrm{~V}_{1}=\mathrm{V}_{C C}-0.2 \mathrm{~V}\) or 0} & & & 400 & \(\mu \mathrm{A}\) \\
\hline \multirow{5}{*}{\(\Delta^{\prime} \mathrm{CC§}\)} & \multirow{5}{*}{\(V_{C C}=5.5 \mathrm{~V}, \quad\) One input at 3.4 V , Other inputs at \(V_{C C}\) or GND} & \(\overline{C S A}=V_{1 H}\) & A0-A35 & & 0 & & \multirow{5}{*}{mA} \\
\hline & & \(\overline{C S B}=V_{1 H}\) & B0-B35 & & 0 & & \\
\hline & & \(\overline{\mathrm{CSA}}=\mathrm{V}_{\text {IL }}\) & A0-A35 & & & 1 & \\
\hline & & \(\overline{\mathrm{CSB}}=\mathrm{V}_{\text {IL }}\) & B0-B35 & & & 1 & \\
\hline & & \multicolumn{2}{|l|}{All other inputs} & & & 1 & \\
\hline \(\mathrm{C}_{i}\) & \multicolumn{3}{|l|}{\(\mathrm{V}_{1}=0, \quad \mathrm{f}=1 \mathrm{MHz}\)} & & 4 & & pF \\
\hline \(\mathrm{C}_{0}\) & \(\mathrm{V}_{\mathrm{O}}=0, \quad \mathrm{f}=1 \mathrm{MHz}\) & \multicolumn{2}{|c|}{\(\mathrm{f}=1 \mathrm{MHz}\)} & & 8 & & pF \\
\hline
\end{tabular}
\(\ddagger\) All typical values are at \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
§ This is the supply current when each input is at one of the specified TTL voltage levels rather than 0 V or \(\mathrm{V}_{\mathrm{CC}}\).
timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Figures 1 through 15)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{}} & \multicolumn{2}{|l|}{'ACT3641-15} & \multicolumn{2}{|l|}{'ACT3641-20} & \multicolumn{2}{|l|}{'ACT3641-30} & \multirow[b]{2}{*}{UNIT} \\
\hline & & MIN & MAX & MIN & MAX & MIN & MAX & \\
\hline \(\mathrm{f}_{\text {clock }}\) & Clock frequency, CLKA or CLKB & & 66.7 & & 50 & & 33.4 & MHz \\
\hline \(\mathrm{t}_{\mathrm{C}}\) & Clock cycle time, CLKA or CLKB & 15 & & 20 & & 30 & & ns \\
\hline \(\mathrm{t}_{\mathrm{w}(\mathrm{CH})}\) & Pulse duration, CLKA and CLKB high & 6 & & 8 & & 12 & & ns \\
\hline \(\mathrm{t}_{\mathrm{w}}(\mathrm{CL})\) & Pulse duration, CLKA and CLKB low & 6 & & 8 & & 12 & & ns \\
\hline \(\mathrm{t}_{\text {su( }}(\mathrm{D})\) & Setup time, A0-A 35 before CLKA \(\uparrow\) and B0-B35 before CLKB \(\uparrow\) & 5 & & 6 & & 7 & & ns \\
\hline \(\mathrm{t}_{\text {su(EN1) }}\) & Setup time, ENA to CLKA \(\uparrow\); ENB to CLKB \(\uparrow\) & 5 & & 6 & & 7 & & ns \\
\hline \({ }^{\text {tsu}}\) (EN2) & Setup time, \(\overline{C S A}, W / \bar{R} A\), and MBA to CLKA \(\uparrow\); \(\overline{\mathrm{CSB}}, \overline{\mathrm{W}} / \mathrm{RB}\), and MBB to CLKB \(\uparrow\) & 7 & & 7.5 & & 8 & & ns \\
\hline \(\mathrm{t}_{\text {su }}\) (RM) & Setup time, RTM and RFM to CLKB \(\uparrow\) & 6 & & 6.5 & & 7 & & ns \\
\hline \(\mathrm{t}_{\text {su(RS }}\) & Setup time, \(\overline{\text { RST }}\) low before CLKA \(\uparrow\) or CLKB \(\dagger \dagger\) & 5 & & 6 & & 7 & & ns \\
\hline \(\mathrm{t}_{\text {su( }}\) (FS) & Setup time, FS0 and FS1 before \(\overline{\text { RST }}\) high & 9 & & 10 & & 11 & & ns \\
\hline \(\mathrm{t}_{\text {su }}(\mathrm{SD})^{\ddagger}\) & Setup time, FSO/SD before CLKA \(\uparrow\) & 5 & & 6 & & 7 & & ns \\
\hline \(\mathrm{t}_{\text {su }}\) (SEN) \({ }^{\ddagger}\) & Setup time, FS1/SEN before CLKA \(\uparrow\) & 5 & & 6 & & 7 & & ns \\
\hline th(D) & Hold time, A0-A35 after CLKA \(\uparrow\) and B0-B35 after CLKB \(\uparrow\) & 0 & & 0 & & 0 & & ns \\
\hline tn(EN1) & Hold time, ENA after CLKA \(\uparrow\); ENB after CLKB \(\uparrow\) & 0 & & 0 & & 0 & & ns \\
\hline \(\mathrm{tn}^{(E N 2)}\) & Hold time, \(\overline{C S A}, \mathrm{~W} / \overline{\mathrm{R}} \mathrm{A}\), and MBA after CLKA \(\uparrow\); \(\overline{\mathrm{CSB}}, \overline{\mathrm{W}} / \mathrm{RB}\), and MBB after CLKB \(\uparrow\) & 0 & & 0 & & 0 & & ns \\
\hline \(\operatorname{tn}\) (RM) & Hold time, RTM and RFM after CLKB \(\uparrow\) & 0 & & 0 & & 0 & & ns \\
\hline th(RS) & Hold time, \(\overline{\text { RST }}\) low after CLKA \(\uparrow\) or CLKB \(\uparrow \dagger\) & 5 & & 6 & & 7 & & ns \\
\hline th(FS) & Hold time, FS0 and FS1 after RST high & 0 & & 0 & & 0 & & ns \\
\hline th(SP) \({ }^{\ddagger}\) & Hold time, FS 1/ \(\overline{\text { SEN }}\) high after \(\overline{\text { RST }}\) high & 0 & & 0 & & 0 & & ns \\
\hline \(\left.\mathrm{th}^{\text {(SD }}\right)^{\ddagger}\) & Hold time, FSO/SD after CLKA \(\uparrow\) & 0 & & 0 & & 0 & & ns \\
\hline th(SEN) \({ }^{\ddagger}\) & Hold time, FS 1/SEN after CLKA \(\uparrow\) & 0 & & 0 & & 0 & & ns \\
\hline \(\mathrm{t}_{\text {sk(1) }}{ }^{\text {§ }}\) & Skew time between CLKA \(\uparrow\) and CLKB \(\uparrow\) for OR and IR & 9 & & 11 & & 13 & & ns \\
\hline \(t_{\text {sk }}(2){ }^{\text {¢ }}\) & Skew time between CLKA \(\uparrow\) and CLKB \(\uparrow\) for \(\overline{A E}\) and \(\overline{\mathrm{AF}}\) & 12 & & 16 & & 20 & & ns \\
\hline
\end{tabular}
\(\dagger\) Requirement to count the clock edge as one of at least four needed to reset a FIFO
\(\ddagger\) Only applies when serial load method is used to program flag-offset registers
§ Skew time is not a timing constraint for proper device operation and is only included to illustrate the timing relationship between CLKA cycle and CLKB cycle.
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, \(\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}\) (see Figures 1 through 15)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|r|}{\multirow{2}{*}{PARAMETER}} & \multicolumn{2}{|l|}{'ACT3641-15} & \multicolumn{2}{|l|}{'ACT3641-20} & \multicolumn{2}{|l|}{'ACT3641-30} & \multirow{2}{*}{UNIT} \\
\hline & & MIN & MAX & MIN & MAX & MIN & MAX & \\
\hline \(\mathrm{f}_{\text {clock }}\) & Clock frequency, CLKA or CLKB & & 66.7 & & 50 & & 33.4 & MHz \\
\hline \(\mathrm{ta}_{\mathrm{a}}\) & Access time, CLKB \(\uparrow\) to B0-B35 & 3 & 11 & 3 & 13 & 3 & 15 & ns \\
\hline \(t_{p d}(\mathrm{C}-1 \mathrm{R})\) & Propagation delay time, CLKA \(\uparrow\) to IR & 1 & 8 & 1 & 10 & 1 & 12 & ns \\
\hline tpd(C-OR) & Propagation delay time, CLKB \(\uparrow\) to OR & 1 & 8 & 1 & 10 & 1 & 12 & ns \\
\hline \(t_{\text {pd }}(C-A E)\) & Propagation delay time, CLKB \(\uparrow\) to \(\overline{\mathrm{AE}}\) & 1 & 8 & 1 & 10 & 1 & 12 & ns \\
\hline tpd(C-AF) & Propagation delay time, CLKA \(\uparrow\) to \(\overline{\mathrm{AF}}\) & 1 & 8 & 1 & 10 & 1 & 12 & ns \\
\hline \(t_{p d}(C-M F)\) & Propagation delay time, CLKA to \(\overline{\mathrm{MBF} 1}\) low or \(\overline{\mathrm{MBF} 2}\) high and CLKB \(\uparrow\) to \(\overline{M B F 2}\) low or MBF1 high & 0 & 8 & 0 & 10 & 0 & 12 & ns \\
\hline tpd(C-MR) & Propagation delay time, CLKA \(\uparrow\) to \(\mathrm{B} 0-\mathrm{B} 35 \dagger\) and CLKB \(\uparrow\) to AO-A35 \(\ddagger\) & 3 & 13.5 & 3 & 15 & 3 & 17 & ns \\
\hline tpd(M-DV) & Propagation delay time, MBB to \(\mathrm{BO}-\mathrm{B} 35\) valid & 3 & 13 & 3 & 15 & 3 & 17 & ns \\
\hline \(t_{p d}(R-F)\) & Propagation delay time, \(\overline{\mathrm{RST}}\) low to \(\overline{\mathrm{AE}}\) low and \(\overline{\mathrm{AF}}\) high & 1 & 15 & 1 & 20 & 1 & 30 & ns \\
\hline ten & Enable time, \(\overline{\mathrm{CSA}}\) and W/R्RA low to AO-A35 active and \(\overline{\mathrm{CSB}}\) low and \(\bar{W} / R B\) high to \(\mathrm{BO}-\mathrm{B} 35\) active & 2 & 12 & 2 & 13 & 2 & 14 & ns \\
\hline \(\mathrm{t}_{\text {dis }}\) & Disable time, \(\overline{\mathrm{CSA}}\) or W/ \(\overline{\mathrm{R}} \mathrm{A}\) high to A0-A35 at high impedance and \(\overline{C S B}\) high or \(\bar{W} / R B\) low to B0-B35 at high impedance & 1 & 8 & 1 & 10 & 1 & 11 & ns \\
\hline
\end{tabular}
\(\dagger\) Writing data to the mail1 register when the B0-B35 outputs are active and MBB is high
\(\ddagger\) Writing data to the mail2 register when the AO-A35 outputs are active and MBA is high

TYPICAL CHARACTERISTICS
SUPPLY CURRENT
vs
CLOCK FREQUENCY


Figure 16

\section*{calculating power dissipation}

The \(\mathrm{ICC}_{(f)}\) current in Figure 16 was taken while simultaneously reading and writing the FIFO on the SN74ACT3641 with CLKA and CLKB set to \(f_{\text {clock. }}\). All data inputs and data outputs change state during each clock cycle to consume the highest supply current. Data outputs are disconnected to normalize the graph to a zero-capacitance load. Once the capacitive load per data-output channel and the number of SN74ACT3641 inputs driven by TTL high levels are known, the power dissipation can be calculated with the equation below.
With \(\mathrm{ICC}_{(\mathrm{f})}\) taken from Figure 16, the maximum power dissipation ( \(\mathrm{P}_{\mathrm{T}}\) ) of the SN74ACT3641 can be calculated by:
\[
\mathrm{P}_{\mathrm{T}}=\mathrm{V}_{\mathrm{CC}} \times\left[\mathrm{l}_{\mathrm{CC}(\mathrm{f})}+\left(\mathrm{N} \times \Delta \mathrm{l}_{\mathrm{CC}} \times \mathrm{dc}\right)\right]+\sum\left(\mathrm{C}_{\mathrm{L}} \times \mathrm{V}_{\mathrm{CC}}{ }^{2} \times \mathrm{f}_{\mathrm{o}}\right)
\]
where:
\(\mathrm{N}=\) number of inputs driven by TTL levels
\(\Delta I_{C C}=\) increase in power supply current for each input at a TTL high level
dc = duty cycle of inputs at a TTL high level of 3.4 V
\(\mathrm{C}_{\mathrm{L}}=\) output capacitive load
\(\mathrm{f}_{0}=\) switching frequency of an output
When no reads or writes are occurring on the SN74ACT3641, the power dissipated by a single clock (CLKA or CLKB) input running at frequency \(f_{\text {clock }}\) is calculated by:
\[
\mathrm{P}_{\mathrm{T}}=\mathrm{V}_{\mathrm{CC}} \times \mathrm{f}_{\text {clock }} \times 0.29 \mathrm{~mA} / \mathrm{MHz}
\]

\section*{PARAMETER MEASUREMENT INFORMATION}


LOAD CIRCUIT


NOTE A: Includes probe and jig capacitance
Figure 17. Load Circuit and Voltage Waveforms
- Free-Running CLKA and CLKB Can Be Asynchronous or Coincident
- Clocked FIFO Buffering Data From Port A to Port B
- Synchronous Read-Retransmit Capability
- Mailbox Register in Each Direction
- Programmable Almost-Full and Almost-Empty Flags
- Microprocessor Interface Control Logic
- Input-Ready (IR) and Almost-Full ( \(\overline{\mathrm{AF}}\) ) Flags Synchronized by CLKA
- Output-Ready (OR) and Almost-Empty ( \(\overline{\mathrm{AE}}\) ) Flags Synchronized by CLKB
- Low-Power 0.8-Micron Advanced CMOS Technology
- Supports Clock Frequencies up to 67 MHz
- Fast Access Times of 11 ns
- Pin-to-Pin Compatible With the SN74ACT3631 and SN74ACT3641
- Available in Space-Saving 120-Pin Thin Quad Flat (PCB) and 132-Pin Plastic Quad Flat (PQ) Packages

\section*{description}

The SN74ACT3651 is a high-speed, low-power, CMOS clocked FIFO memory that supports clock frequencies up to 67 MHz and has read access times as fast as 12 ns . The \(2048 \times 36\) dual-port SRAM FIFO buffers data from port A to port B. The FIFO memory has retransmit capability, which allows previously read data to be accessed again. The FIFO has flags to indicate empty and full conditions and two programmable flags (almost full and almost empty) to indicate when a selected number of words is stored in memory. Communication between each port can take place with two 36-bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. Two or more devices can be used in parallel to create wider datapaths. Expansion is also possible in word depth.

The SN74ACT3651 is a clocked FIFO, which means each port employs a synchronous interface. All data transfers through a port are gated to the low-to-high transition of a continuous (free-running) port clock by enable signals. The continuous clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple interface between microprocessors and/or buses with synchronous control.
The input-ready (IR) flag and almost-full ( \(\overline{\mathrm{AF}}\) ) flag of the FIFO are two-stage synchronized to CLKA. The output-ready (OR) flag and almost-empty ( \(\overline{\mathrm{AE}}\) ) flag of the FIFO are two-stage synchronized to CLKB. Offset values for the almost-full and almost-empty flags of the FIFO can be programmed from port A or through a serial input.
The SN74ACT3651 is characterized for operation from \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\).
For more information on this device family, see the application reports FIFO Patented Synchronous Retransmit: Programmable DSP-Interface Application for FIR Filtering and FIFO Mailbox-Bypass Registers: Using Bypass Registers to Initialize DMA Control in the 1996 High-Performance FIFO Memories Designer's Handbook, literature number SCAA012A.


NC - No internal connection


NC - No internal connection
† Uses Yamaichi socket IC51-1324-828
functional block diagram


\section*{Terminal Functions}
\begin{tabular}{|c|c|c|}
\hline TERMINAL NAME & 1/0 & DESCRIPTION \\
\hline A0-A35 & 1/0 & Port-A data. The 36-bit bidirectional data port for side A. \\
\hline \(\overline{\mathrm{AE}}\) & 0 & Almost-empty flag. Programmable flag synchronized to CLKB. \(\overline{A E}\) is low when the number of words in the FIFO is less than or equal to the value in the almost-empty offset register (X). \\
\hline \(\overline{\mathrm{AF}}\) & 0 & Almost-full flag. Programmable flag synchronized to CLKA. \(\overline{\mathrm{AF}}\) is low when the number of empty locations in the FIFO is less than or equal to the value in the almost-full offset register (Y). \\
\hline B0-B35 & 1/0 & Port-B data. The 36-bit bidirectional data port for side B. \\
\hline CLKA & 1 & Port-A clock. CLKA is a continuous clock that synchronizes all data transfers through port \(A\) and can be asynchronous or coincident to CLKB. IR and \(\overline{\mathrm{AF}}\) are synchronous to the low-to-high transition of CLKA. \\
\hline CLKB & 1 & Port-B clock. CLKB is a continuous clock that synchronizes all data transfers through port B and can be asynchronous or coincident to CLKA. OR and \(\overline{A E}\) are synchronous to the low-to-high transition of CLKB. \\
\hline \(\overline{\text { CSA }}\) & 1 & Port-A chip select. \(\overline{C S A}\) must be low to enable a low-to-high transition of CLKA to read or write data on port A. The A0-A35 outputs are in the high-impedance state when CSA is high. \\
\hline \(\overline{C S B}\) & 1 & Port-B chip select. \(\overline{\mathrm{CSB}}\) must be low to enable a low-to-high transition of CLKB to read or write data on port B. The B0-B35 outputs are in the high-impedance state when CSB is high. \\
\hline ENA & 1 & Port-A master enable. ENA must be high to enable a low-to-high transition of CLKA to read or write data on port A. \\
\hline ENB & 1 & Port-B master enable. ENB must be high to enable a low-to-high transition of CLKB to read or write data on port B. \\
\hline \[
\begin{aligned}
& \text { FS1//SEN, } \\
& \text { FS0/SD }
\end{aligned}
\] & 1 & \begin{tabular}{l}
Flag-offset select \(1 /\) serial enable, flag-offset select \(0 /\) serial data. FS1/XEN and FSO/SD are dual-purpose inputs used for flag-offset-register programming. During a device reset, FS1/SEN and FSO/SD select the flag-offset programming method. Three offset-register programming methods are available: automatically load one of two preset values, parallel load from port A, and serial load. \\
When serial load is selected for flag-offset-register programming, FS \(1 / \overline{\operatorname{SEN}}\) is used as an enable synchronous to the low-to-high transition of CLKA. When FS1/SEN is low, a rising edge on CLKA loads the bit present on FSO/SD into the \(X\) and \(Y\) offset registers. The number of bit writes required to program the offset registers is 22 . The first bit write stores the Y -register MSB and the last bit write stores the X -register LSB.
\end{tabular} \\
\hline IR & 0 & Input-ready flag. IR is synchronized to the low-to-high transition of CLKA. When IR is low, the FIFO is full and writes to its array are disabled. When the FIFO is in retransmit mode, IR indicates when the memory has been filled to the point of the retransmit data and prevents further writes. IR is set low during reset and is set high after reset. \\
\hline MBA & 1 & Port-A mailbox select. A high level on MBA chooses a mailbox register for a port-A read or write operation. \\
\hline MBB & 1 & Port-B mailbox select. A high level on MBB chooses a mailbox register for a port-B read or write operation. When the B0-B35 outputs are active, a high level on MBB selects data from the mail1 register for output and a low level selects FIFO data for output. \\
\hline \(\overline{\text { MBF1 }}\) & 0 & Mail1 register flag. \(\overline{\text { MBF1 }}\) is set low by the low-to-high transition of CLKA that writes data to the mail1 register. \(\overline{\text { MBF1 }}\) is set high by a low-to-high transition of CLKB when a port-B read is selected and MBB is high. MBF1 is set high by a reset. \\
\hline \(\overline{\text { MBF2 }}\) & 0 & Mail2 register flag. \(\overline{\text { MBF2 }}\) is set low by the low-to-high transition of CLKB that writes data to the mail2 register. \(\overline{\text { MBF2 }}\) is set high by a low-to-high transition of CLKA when a port-A read is selected and MBA is high. MBF2 is set high by a reset. \\
\hline OR & 0 & Output-ready flag. OR is synchronized to the low-to-high transition of CLKB. When OR is low, the FIFO is empty and reads are disabled. Ready data is present in the output register of the FIFO when OR is high. OR is forced low during the reset and goes high on the third low-to-high transition of CLKB after a word is loaded to empty memory. \\
\hline RFM & 1 & Read from mark. When the FIFO is in retransmit mode, a high on RFM enables a low-to-high transition of CLKB to reset the read pointer to the beginning retransmit location and output the first selected retransmit data. \\
\hline \(\overline{\mathrm{RST}}\) & 1 & Reset. To reset the device, four low-to-high transitions of CLKA and four low-to-high transitions of CLKB must occur while \(\overline{\text { RST }}\) is low. The low-to-high transition of \(\overline{\text { RST }}\) latches the status of \(F S 0\) and FS 1 for \(\overline{\mathrm{AF}}\) and \(\overline{\mathrm{AE}}\) offset selection. \\
\hline RTM & 1 & Retransmit mode. When RTM is high and valid data is present in the FIFO output register (OR is high), a low-to-high transition of CLKB selects the data for the beginning of a retransmit and puts the FIFO in retransmit mode. The selected word remains the initial retransmit point until a low-to-high transition of CLKB occurs while RTM is low, taking the FIFO out of retransmit mode. \\
\hline
\end{tabular}

\title{
Terminal Functions（Continued）
}
\begin{tabular}{|c|c|l|}
\hline \begin{tabular}{c} 
TERMINAL \\
NAME
\end{tabular} & I／O & \multicolumn{1}{c|}{ DESCRIPTION } \\
\hline W／作A & 1 & \begin{tabular}{l} 
Port－A write／read select．A high on W／ \(\bar{R} A\) selects a write operation and a low selects a read operation on port \(A\) for a \\
low－to－high transition of CLKA．The AO－A35 outputs are in the high－impedance state when W／RA is high．
\end{tabular} \\
\hline \(\bar{W} / R B\) & 1 & \begin{tabular}{l} 
Port－B write／read select．A low on \(\bar{W} / R B\) selects a write operation and a high selects a read operation on port \(B\) for a \\
low－to－high transition of CLKB．The \(B 0-B 35\) outputs are in the high－impedance state when \(\bar{W} / R B\) is low．
\end{tabular} \\
\hline
\end{tabular}

\section*{detailed description}

\section*{reset}

The SN74ACT3651 is reset by taking the reset（ \(\overline{\text { RST }}\) ）input low for at least four port－A clock（CLKA）and four port－B clock（CLKB）low－to－high transitions．The reset input can switch asynchronously to the clocks．A reset initializes the memory read and write pointers and forces the input－ready（IR）flag low，the output－ready（OR） flag high，the almost－empty（ \(\overline{\mathrm{AE}}\) ）flag low，and the almost－full（ \(\overline{\mathrm{AF}}\) ）flag high．Resetting the device also forces the mailbox flags（MBF1，MBF2）high．After a FIFO is reset，IR is set high after at least two clock cycles to begin normal operation．A FIFO must be reset after power up before data is written to its memory．
almost－empty flag and almost－full flag offset programming
Two registers in the SN74ACT3651 are used to hold the offset values for the almost－empty and almost－full flags． The almost－empty（ \(\overline{\mathrm{AE}}\) ）flag offset register is labeled X ，and the almost－full（ \(\overline{\mathrm{AF}}\) ）flag offset register is labeled Y ． The offset registers can be loaded with a value in three ways：one of two preset values are loaded into the offset registers，parallel load from port A，or serial load．The offset－register－programming mode is chosen by the flag select（FS1，FS0）inputs during a low－to－high transition on \(\overline{\text { RST }}\)（see Table 1）．

Table 1．Flag Programming
\begin{tabular}{|c|c|c|c|}
\hline FS1 & FS0 & \(\overline{\text { RST }}\) & X AND Y REGISTERSt \\
\hline H & H & \(\uparrow\) & Serial load \\
H & L & \(\uparrow\) & 64 \\
L & H & \(\uparrow\) & 8 \\
L & L & \(\uparrow\) & Parallel load from port A \\
\hline
\end{tabular}
\(\dagger \mathrm{X}\) register holds the offset for \(\overline{\mathrm{AE}} ; \mathrm{Y}\) register holds the offset for \(\overline{A F}\) ．

\section*{preset values}

If a preset value of 8 or 64 is chosen by FS1 and FS0 at the time of a \(\overline{\text { RST }}\) low－to－high transition according to Table 1，the preset value is automatically loaded into the \(X\) and \(Y\) registers．No other device initialization is necessary to begin normal operation，and the IR flag is set high after two low－to－high transitions on CLKA．

\section*{parallel load from port \(A\)}

To program the X and Y registers from port A，the device is reset with FSO and FS1 low during the low－to－high transition of \(\overline{\text { RST }}\) ．After this reset is complete，the IR flag is set high after two low－to－high transitions on CLKA． The first two writes to the FIFO do not store data in its memory but load the offset registers in the order \(\mathrm{Y}, \mathrm{X}\) ． Each offset register of the SN74ACT3651 uses port－A inputs（A10－A0）．The highest number input is used as the most significant bit of the binary number in each case．Each register value can be programmed from 1 to 2044．After both offset registers are programmed from port A，subsequent FIFO writes store data in the SRAM．

\section*{serial load}

To program the \(X\) and \(Y\) registers serially, the device is reset with FSO/SD and FS1/EEN high during the low-to-high transition of \(\overline{\text { RST }}\). After this reset is complete, the X and Y register values are loaded bitwise through FSO/SD on each low-to-high transition of CLKA that FS1/SEN is low. Twenty-two-bit writes are needed to complete the programming. The first-bit write stores the most significant bit of the Y register and the last-bit write stores the least significant bit of the X register. Each register value can be programmed from 1 to 2044.
When the option to program the offset registers serially is chosen, the input-ready (IR) flag remains low until all register bits are written. The IR flag is set high by the low-to-high transition of CLKA after the last bit is loaded to allow normal FIFO operation.

\section*{FIFO write/read operation}

The state of the port-A data (AO-A35) outputs is controlled by the port-A chip select ( \(\overline{C S A}\) ) and the port-A write/read select ( \(W / \bar{R} A\) ). The A0-A35 outputs are in the high-impedance state when either \(\overline{C S A}\) or \(W / \bar{R} A\) is high. The AO-A35 outputs are active when both \(\overline{C S A}\) and \(W / \bar{R} A\) are low.
Data is loaded into the FIFO from the AO-A35 inputs on a low-to-high transition of CLKA when \(\overline{\text { CSA }}\) and the port-A mailbox select (MBA) are low, W/RA, the port-A enable (ENA), and the input-ready (IR) flag are high (see Table 2). Writes to the FIFO are independent of any concurrent FIFO reads.

Table 2. Port-A Enable Function Table
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline\(\overline{\text { CSA }}\) & W/R̄A & ENA & MBA & CLKA & A0-A35 OUTPUTS & PORT FUNCTION \\
\hline H & X & X & X & X & In high-impedance state & None \\
L & H & L & X & X & In high-impedance state & None \\
L & H & H & L & \(\uparrow\) & In high-impedance state & FIFO write \\
L & H & H & H & \(\uparrow\) & In high-impedance state & Mail1 write \\
L & L & L & L & X & Active, mail2 register & None \\
L & L & H & L & \(\uparrow\) & Active, mail2 register & None \\
L & L & L & H & X & Active, mail2 register & None \\
L & L & H & H & \(\uparrow\) & Active, mail2 register & Mail2 read (set MBF2 high) \\
\hline
\end{tabular}

The port-B control signals are identical to those of port A with the exception that the port-B write/read select ( \(\bar{W} / R B\) ) is the inverse of the port-A write/read select \((W / \bar{R} A)\). The state of the port-B data ( \(B 0-B 35\) ) outputs is controlled by the port-B chip select ( \(\overline{\mathrm{CSB}}\) ) and the port-B write/read select ( \(\overline{\mathrm{W}} / \mathrm{RB}\) ). The B0-B35 outputs are in the high-impedance state when either \(\overline{\mathrm{CSB}}\) is high or \(\overline{\mathrm{W}} / \mathrm{RB}\) is low. The \(\mathrm{BO}-\mathrm{B} 35\) outputs are active when \(\overline{\mathrm{CSB}}\) is low and \(\bar{W} / R B\) is high.
Data is read from the FIFO to its output register on a low-to-high transition of CLKB when \(\overline{\text { CSB }}\) and the port-B mailbox select (MBB) are low, W/RB, the port-B enable (ENB), and the output-ready (OR) flag are high (see Table 3). Reads from the FIFO are independent of any concurrent FIFO writes.

Table 3. Port-B Enable Function Table
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline\(\overline{\text { CSB }}\) & \(\overline{\text { W }} /\) RB & ENB & MBB & CLKB & B0-B35 OUTPUTS & PORT FUNCTION \\
\hline H & X & X & X & X & In high-impedance state & None \\
L & L & L & X & X & In high-impedance state & None \\
L & L & H & L & \(\uparrow\) & In high-impedance state & None \\
L & L & H & H & \(\uparrow\) & In high-impedance state & Mail2 write \\
L & H & L & L & X & Active, FIFO output register & None \\
L & H & H & L & \(\uparrow\) & Active, FIFO output register & FIFO read \\
L & H & L & H & X & Active, mail1 register & None \\
L & H & H & H & \(\uparrow\) & Active, mail1 register & Mail1 read (set MBF1 high) \\
\hline
\end{tabular}

The setup- and hold-time constraints to the port clocks for the port-chip selects and write/read selects are only for enabling write and read operations and are not related to high-impedance control of the data outputs. If a port enable is low during a clock cycle, the port-chip select and write/read select can change states during the setup- and hold-time window of the cycle.

When OR is low, the next data word is sent to the FIFO output register automatically by the CLKB low-to-high transition that sets OR high. When OR is high, an available data word is clocked to the FIFO output register only when a FIFO read is selected by the port-B chip select ( \(\overline{\mathrm{CSB}})\), write/read select ( \(\overline{\mathrm{W}} / \mathrm{RB}\) ), enable (ENB), and mailbox select (MBB).

\section*{synchronized FIFO flags}

Each FIFO flag is synchronized to its port clock through at least two flip-flop stages. This is done to improve the flags' reliability by reducing the probability of metastable events on their outputs when CLKA and CLKB operate asynchronously to one another (see the application report Metastability Performance of Clocked FIFOs in the 1996 High-Performance FIFO Memories Data Book, literature number SCAD003C). OR and \(\overline{\mathrm{AE}}\) are synchronized to CLKB. IR and \(\overline{A F}\) are synchronized to CLKA. Table 4 shows the relationship of each flag to the number of words stored in memory.

Table 4. FIFO Flag Operation
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{NUMBER OF WORDS IN FIFO† \(\ddagger\)} & \multicolumn{2}{|l|}{SYNCHRONIZED TO CLKB} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { SYNCHRONIZED } \\
& \text { TO CLKA }
\end{aligned}
\]} \\
\hline & OR & \(\overline{\text { AE }}\) & \(\overline{\text { AF }}\) & IR \\
\hline 0 & L & L & H & H \\
\hline 1 to \(X\) & H & L & H & H \\
\hline \((\mathrm{X}+1)\) to [2048-(Y+1)] & H & H & H & H \\
\hline (2048-Y) to 2047 & H & H & L & H \\
\hline 2048 & H & H & L & L \\
\hline
\end{tabular}
\(\dagger \mathrm{X}\) is the almost-empty offset for \(\overline{\mathrm{AE}}\). Y is the almost-full offset for \(\overline{\mathrm{AF}}\).
\(\ddagger\) When a word is present in the FIFO output register, its previous memory location is free.

\section*{output-ready flag (OR)}

The output-ready flag of a FIFO is synchronized to the port clock that reads data from its array (CLKB). When OR is high, new data is present in the FIFO output register. When OR is low, the previous data word is present in the FIFO output register and attempted FIFO reads are ignored.
A FIFO read pointer is incremented each time a new word is clocked to its output register. The state machine that controls an output-ready flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is empty, empty +1 , or empty +2 . From the time a word is written to a FIFO, it can be shifted to the FIFO output register in a minimum of three cycles of CLKB; therefore, an output-ready flag is low if a word in memory is the next data to be sent to the FIFO output register and three CLKB cycles have not elapsed since the time the word was written. The output-ready flag of the FIFO remains low until the third low-to-high transition of CLKB occurs, simultaneously forcing the output-ready flag high and shifting the word to the FIFO output register.
A low-to-high transition on CLKB begins the first synchronization cycle of a write if the clock transition occurs at time \(\mathrm{t}_{\mathrm{sk}(1)}\), or greater, after the write. Otherwise, the subsequent CLKB cycle can be the first synchronization cycle (see Figure 6).

\section*{input-ready flag (IR)}

The input-ready flag of a FIFO is synchronized to the port clock that writes data to its array (CLKA). When the input-ready flag is high, a memory location is free in the SRAM to write new data. No memory locations are free when the input-ready flag is low and attempted writes to the FIFO are ignored.

Each time a word is written to a FIFO, its write pointer is incremented. The state machine that controls an input-ready flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is full, full-1, or full-2. From the time a word is read from a FIFO, its previous memory location is ready to be written in a minimum of three cycles of CLKA; therefore, an input-ready flag is low if less than two cycles of CLKA have elapsed since the next memory write location has been read. The second low-to-high transition on CLKA after the read sets the input-ready flag high, and data can be written in the following cycle.

A low-to-high transition on CLKA begins the first synchronization cycle of a read if the clock transition occurs at time \(\mathrm{t}_{\mathrm{sk}(1)}\), or greater, after the read. Otherwise, the subsequent CLKA cycle can be the first synchronization cycle (see Figure 7).

\section*{almost-empty flag ( \(\overline{(\overline{A E})}\)}

The almost-empty flag of a FIFO is synchronized to the port clock that reads data from its array (CLKB). The state machine that controls an almost-empty flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is almost empty, almost empty +1 , or almost empty +2 . The almost-empty state is defined by the contents of register X. This register is loaded with a preset value during a FIFO reset, programmed from port A, or programmed serially (see almost-empty flag and almost-full flag offset programming). The almost-empty flag is low when the FIFO contains X or less words and is high when the FIFO contains ( \(\mathrm{X}+1\) ) or more words. A data word present in the FIFO output register has been read from memory.
Two low-to-high transitions of CLKB are required after a FIFO write for the almost-empty flag to reflect the new level of fill; therefore, the almost-empty flag of a FIFO containing ( \(X+1\) ) or more words remains low if two cycles of CLKB have not elapsed since the write that filled the memory to the \((X+1)\) level. An almost-empty flag is set high by the second low-to-high transition of CLKB after the FIFO write that fills memory to the ( \(X+1\) ) level. A low-to-high transition of CLKB begins the first synchronization cycle if it occurs at time \(\mathrm{t}_{\text {sk }(2)}\), or greater, after the write that fills the FIFO to \((X+1)\) words. Otherwise, the subsequent CLKB cycle can be the first synchronization cycle (see Figure 8).

\section*{almost－full flag（ \(\overline{A F}\) ）}

The almost－full flag of a FIFO is synchronized to the port clock that writes data to its array（CLKA）．The state machine that controls an almost－full flag monitors a write－pointer and read－pointer comparator that indicates when the FIFO SRAM status is almost full，almost full－1，or almost full－2．The almost－full state is defined by the contents of register Y．This register is loaded with a preset value during a FIFO reset，programmed from port A，or programmed serially（see almost－empty flag and almost－full flag offset programming）．The almost－full flag is low when the number of words in the FIFO is greater than or equal to 2048 － Y ）．The almost－full flag is high when the number of words in the FIFO is less than or equal to［2048－（Y＋1）］．A data word present in the FIFO output register has been read from memory．
Two low－to－high transitions of CLKA are required after a FIFO read for its almost－full flag to reflect the new level of fill．Therefore，the almost－full flag of a FIFO containing［ \(2048-(\mathrm{Y}+1)\) ］or less words remains low if two cycles of CLKA have not elapsed since the read that reduced the number of words in memory to［2048－（ \(Y+1)\) ］．An almost－full flag is set high by the second low－to－high transition of CLKA after the FIFO read that reduces the number of words in memory to［2048－（ \(\mathrm{Y}+1)\) ］．A low－to－high transition of CLKA begins the first synchronization cycle if it occurs at time \(t_{s k(2)}\) ，or greater，after the read that reduces the number of words in memory to ［2048－（Y＋1）］．Otherwise，the subsequent CLKA cycle can be the first synchronization cycle（see Figure 9）．

\section*{synchronous retransmit}

The synchronous－retransmit feature of the SN74ACT3651 allows FIFO data to be read repeatedly starting at a user－selected position．The FIFO is first put into retransmit mode to select a beginning word and prevent on－going FIFO write operations from destroying retransmit data．Data vectors with a minimum length of three words can retransmit repeatedly starting at the selected word．The FIFO can be taken out of retransmit mode at any time and allow normal device operation．
The FIFO is put in retransmit mode by a low－to－high transition on CLKB when the retransmit－mode（RTM）input is high and OR is high．This rising CLKB edge marks the data present in the FIFO output register as the first retransmit data．The FIFO remains in retransmit mode until a low－to－high transition occurs while RTM is low．
When two or more reads have been done past the initial retransmit word，a retransmit is initiated by a low－to－high transition on CLKB when the read－from－mark（RFM）input is high．This rising CLKB edge shifts the first retransmit word to the FIFO output register and subsequent reads can begin immediately．Retransmit loops can be done endlessly while the FIFO is in retransmit mode．RFM must be low during the CLKB rising edge that takes the FIFO out of retransmit mode．
When the FIFO is put into retransmit mode，it operates with two read pointers．The current read pointer operates normally，incrementing each time a new word is shifted to the FIFO output register and used by the OR and \(\overline{\mathrm{AE}}\) flags．The shadow read pointer stores the SRAM location at the time the device is put into retransmit mode and does not change until the device is taken out of retransmit mode．The shadow read pointer is used by the IR and \(\overline{\mathrm{AF}}\) flags．Data writes can proceed while the FIFO is in retransmit mode，but \(\overline{\mathrm{AF}}\) is set low by the write that stores（2048－Y）words after the first retransmit word．The IR flag is set low by the 2048th write after the first retransmit word．

When the FIFO is in retransmit mode and RFM is high，a rising CLKB edge loads the current read pointer with the shadow read－pointer value and the OR flag reflects the new level of fill immediately．If the retransmit changes the FIFO status out of the almost－empty range，up to two CLKB rising edges after the retransmit cycle are needed to switch \(\overline{A E}\) high（see Figure 11）．The rising CLKB edge that takes the FIFO out of retransmit mode shifts the read pointer used by the IR and \(\overline{\mathrm{AF}}\) flags from the shadow to the current read pointer．If the change of read pointer used by \(\mathbb{R}\) and \(\overline{\mathrm{AF}}\) should cause one or both flags to transition high，at least two CLKA synchronizing cycles are needed before the flags reflect the change．A rising CLKA edge after the FIFO is taken out of retransmit mode is the first synchronizing cycle of IR if it occurs at time \(\mathrm{t}_{\mathrm{sk}}(1)\) ，or greater，after the rising CLKB edge（see Figure 12）．A rising CLKA edge after the FIFO is taken out of retransmit mode is the first synchronizing cycle of \(\overline{\mathrm{AF}}\) if it occurs at time \(\mathrm{t}_{\mathrm{sk}}(2)\) ，or greater，after the rising CLKB edge（see Figure 14）．

\section*{mailbox registers}

Two 36-bit bypass registers pass command and control information between port A and port B. The mailbox-select (MBA, MBB) inputs choose between a mail register and a FIFO for a port data transfer operation. A low-to-high transition on CLKA writes AO-A35 data to the mail1 register when a port-A write is selected by \(\overline{C S A}, W / \bar{R} A\), and ENA with MBA high. A low-to-high transition on CLKB writes \(B 0-B 35\) data to the mail2 register when a port-B write is selected by \(\overline{\mathrm{CSB}}, \overline{\mathrm{W}} / \mathrm{RB}\), and ENB with MBB high. Writing data to a mail register sets its corresponding flag ( \(\overline{\mathrm{MBF} 1}\) or \(\overline{\mathrm{MBF}}\) ) low. Attempted writes to a mail register are ignored while its mail flag is low.
When the port-B data (BO-B35) outputs are active, the data on the bus comes from the FIFO output register when the port-B mailbox select (MBB) input is low and from the mail1 register when MBB is high. Mail2 data is always present on the port-A data (A0-A35) outputs when they are active. The mail1 register flag ( \(\overline{\mathrm{MBF}}\) ) is set high by a low-to-high transition on CLKB when a port-B read is selected by \(\overline{C S B}, \bar{W} / R B\), and ENB with MBB high. The mail2 register flag (MBF2) is set high by a low-to-high transition on CLKA when a port-A read is selected by \(\overline{C S A}, W / R A\), and ENA with MBA high. The data in a mail register remains intact after it is read and changes only when new data is written to the register.


Figure 1. FIFO Reset Loading \(X\) and \(Y\) With a Preset Value of Eight

SCAS439A－JUNE 1994 －REVISED SEPTEMBER 1995


NOTE A：\(\overline{C S A}=L, W / \bar{R} A=H, M B A=L\) ．It is not necessary to program offset register on consecutive clock cycles．
Figure 2．Programming the Almost－Full Flag and Almost－Empty Flag Offset Values From Port A


NOTE A：It is not necessary to program offset－register bits on consecutive clock cycles．FIFO write attempts are ignored until IR is set high．
Figure 3．Programming the Almost－Full Flag and Almost－Empty Flag Offset Values Serially


Figure 4. FIFO Write-Cycle Timing


Figure 5. FIFO Read-Cycle Timing


Figure 6．OR－Flag Timing and First－Data－Word Fallthrough When the FIFO Is Empty

\(\dagger_{\text {sk( }}\) (1) is the minimum time between a rising CLKB edge and a rising CLKA edge for \(I R\) to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than \(\mathrm{t}_{\mathrm{sk}}(1)\), then IR can transition high one CLKA cycle later than shown.

Figure 7. IR-Flag Timing and First Available Write When the FIFO Is Full

\(\dagger_{\mathrm{tk}}(2)\) is the minimum time between a rising CLKA edge and a rising CLKBedge for \(\overline{A E}\) to transition high in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than \(\mathrm{t}_{\mathrm{Sk}(2)}\), then \(\overline{\mathrm{AE}}\) can transition high one CLKB cycle later than shown. NOTE A: FIFO write ( \(\overline{C S A}=L, W / \bar{R} A=H, M B A=L\) ), FIFO read ( \(\overline{C S B}=L, \bar{W} / R B=H, M B B=L\) )

Figure 8. Timing for \(\overline{A E}\) When FIFO Is Almost Empty

\(\dagger_{\text {sk(2) }}\) is the minimum time between a rising CLKA edge and a rising CLKB edge for \(\overline{\mathrm{AF}}\) to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than \(\mathrm{t}_{\mathrm{sk}}(2)\), then \(\overline{\mathrm{AF}}\) can transition high one CLKA cycle later than shown.
NOTE A: FIFO write ( \(\overline{C S A}=L, W / \bar{R} A=H, M B A=L\) ), FIFO read ( \(\overline{C S B}=L, \bar{W} / R B=H, M B B=L\) )
Figure 9. Timing for \(\overline{A F}\) When FIFO Is Almost Full


NOTE A：\(\overline{C S B}=L, \bar{W} / R B=H, M B B=L\) ．No input enables other than RTM and RFM are needed to control retransmit mode or begin a retransmit． Other enables are shown only to relate retransmit operations to the FIFO output register．

Figure 10．Retransmit Timing Showing Minimum Retransmit Length


NOTE A： X is the value loaded in the almost－empty flag offset register．
Figure 11．\(\overline{\mathrm{AE}}\) Maximum Latency When Retransmit Increases the Number of Stored Words Above \(\mathbf{X}\)

\section*{CLOCKED FIRST-IN, FIRST-OUT MEMORY}

SCAS439A - JUNE 1994 - REVISED SEPTEMBER 1995

\(\dagger_{\mathrm{t} k}(1)\) is the minimum time between a rising CLKB edge and a rising CLKA edge for IR to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than \(t_{s k}(1)\), then IR can transition high one CLKA cycle later than shown.

Figure 12. IR Timing From the End of Retransmit Mode When One or More Write Locations Are Avallable


Figure 13. \(\overline{\mathrm{AF}}\) Timing From the End of Retransmit Mode When ( \(\mathrm{Y}+\mathbf{1}\) ) or More Write Locations Are Available


Figure 14. Timing for Mail1 Register and MBF1 Flag


\section*{absolute maximum ratings over operating free-air temperature range (unless otherwise noted) \(\dagger\)}

\(\dagger\) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: The input and output voltage ratings may be exceeded provided the input and output current ratings are observed.
recommended operating conditions
\begin{tabular}{|ll|r|r|}
\hline & & MIN & MAX \\
\hline \(\mathrm{V}_{\mathrm{CC}}\) & Supply voltage & 4.5 & 5.5 \\
\hline \(\mathrm{~V}_{\mathrm{IH}}\) & High-level input voltage & V \\
\hline \(\mathrm{V}_{\mathrm{IL}}\) & Low-level input voltage & 2 & V \\
\hline IOH & High-level output current & 0.8 & V \\
\hline \(\mathrm{IOL}_{\mathrm{OL}}\) & Low-level output current & -4 & mA \\
\hline \(\mathrm{~T}_{\mathrm{A}}\) & Operating free-air temperature & 8 & mA \\
\hline
\end{tabular}
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline PARAMETER & \multicolumn{3}{|l|}{TEST CONDITIONS} & MIN & TYP¥ & MAX & UNIT \\
\hline \(\mathrm{V}_{\mathrm{OH}}\) & \multicolumn{3}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \quad \mathrm{IOH}=-4 \mathrm{~mA}\)} & 2.4 & & & V \\
\hline VOL & \multicolumn{3}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \quad \mathrm{OL}=8 \mathrm{~mA}\)} & & & 0.5 & V \\
\hline 1 & \multicolumn{3}{|l|}{\(\mathrm{V}_{C C}=5.5 \mathrm{~V}, \quad \mathrm{~V}_{1}=\mathrm{V}_{\text {CC }}\) or 0} & & & \(\pm 5\) & \(\mu \mathrm{A}\) \\
\hline loz & \multicolumn{3}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}\) or 0} & & & \(\pm 5\) & \(\mu \mathrm{A}\) \\
\hline ICC & \multicolumn{3}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \quad \mathrm{~V}_{1}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}\) or 0} & & & 400 & \(\mu \mathrm{A}\) \\
\hline \multirow{5}{*}{\({ }^{\prime \prime} \mathrm{CC} \mathrm{S}^{\text {§ }}\)} & \multirow{5}{*}{\(V_{C C}=5.5 \mathrm{~V}, \quad\) One input at 3.4 V , Other inputs at \(V_{C C}\) or GND} & \(\overline{\mathrm{CSA}}=\mathrm{V}_{1 \mathrm{H}}\) & A0-A35 & & 0 & & \multirow{5}{*}{mA} \\
\hline & & \(\overline{C S B}=V_{I H}\) & B0-B35 & & 0 & & \\
\hline & & \(\overline{\mathrm{CSA}}=\mathrm{V}_{\text {IL }}\) & A0-A35 & & & 1 & \\
\hline & & \(\overline{C S B}=\mathrm{V}_{\text {IL }}\) & B0-B35 & & & 1 & \\
\hline & & \multicolumn{2}{|l|}{All other inputs} & & & 1 & \\
\hline \(\mathrm{C}_{i}\) & \multicolumn{3}{|l|}{\(\mathrm{V}_{1}=0, \quad \mathrm{f}=1 \mathrm{MHz}\)} & & 4 & & pF \\
\hline \(\mathrm{C}_{0}\) & \multicolumn{3}{|l|}{\(\mathrm{V}_{\mathrm{O}}=0, \quad \mathrm{f}=1 \mathrm{MHz}\)} & & 8 & & pF \\
\hline
\end{tabular}

\footnotetext{
\(\ddagger\) All typical values are at \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
§ This is the supply current when each input is at one of the specified TTL voltage levels rather than 0 V or \(\mathrm{V}_{\mathrm{CC}}\).
}

\section*{timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Figures 1 through 15)}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{}} & \multicolumn{2}{|l|}{'ACT3651-15} & \multicolumn{2}{|l|}{'ACT3651-20} & \multicolumn{2}{|l|}{'ACT3651-30} & \multirow[b]{2}{*}{UNIT} \\
\hline & & MIN & MAX & MIN & MAX & MIN & MAX & \\
\hline \(\mathrm{f}_{\text {clock }}\) & Clock frequency, CLKA or CLKB & & 66.7 & & 50 & & 33.4 & MHz \\
\hline \(\mathrm{t}_{\mathrm{c}}\) & Clock cycle time, CLKA or CLKB & 15 & & 20 & & 30 & & ns \\
\hline \({ }^{\text {w }}\) (CH) & Pulse duration, CLKA and CLKB high & 6 & & 8 & & 12 & & ns \\
\hline \({ }^{\text {tw }}\) (CL) & Pulse duration, CLKA and CLKB low & 6 & & 8 & & 12 & & ns \\
\hline \(\mathrm{t}_{\text {su }}(\mathrm{D})\) & Setup time, A0-A35 before CLKA \(\uparrow\) and B0-B35 before CLKB \(\uparrow\) & 4 & & 5 & & 6 & & ns \\
\hline \(\mathrm{t}_{\text {su }}(\mathrm{EN})\) & Setup time, \(\overline{C S A}, W / \bar{R} A, ~ E N A\), and MBA before CLKAT; \(\overline{\mathrm{CSB}}, \overline{\mathrm{W}} / \mathrm{RB}, \mathrm{ENB}, \mathrm{MBB}, \mathrm{RTM}\), and RFM before CLKB \(\uparrow\) & 4 & & 5 & & 6 & & ns \\
\hline \(\mathrm{t}_{\text {su( }}\) (RS) & Setup time, \(\overline{\mathrm{RST}}\) low before CLKA \(\uparrow\) or CLKB \(\uparrow \dagger\) & 5 & & 6 & & 7 & & ns \\
\hline \(\mathrm{t}_{\text {su( }}\) (FS) & Setup time, FS0 and FS1 before \(\overline{\text { RST }}\) high & 5 & & 6 & & 7 & & ns \\
\hline \(\mathrm{t}_{\text {su }}(\mathrm{SD})^{\ddagger}\) & Setup time, FSO/SD before CLKA \(\uparrow\) & 4 & & 5 & & 6 & & ns \\
\hline \(\mathrm{t}_{\text {su(SEN }}{ }^{\ddagger}\) & Setup time, FS1/SEN before CLKA \(\uparrow\) & 4 & & 5 & & 6 & & ns \\
\hline th(D) & Hold time, A0-A35 after CLKA \(\uparrow\) and B0-B35 after CLKB \(\uparrow\) & 0 & & 0 & & 0 & & ns \\
\hline th(EN) & Hold time, \(\overline{C S A}, \mathrm{~W} / \overline{\mathrm{R}} \mathrm{A}, ~ E N A\), and MBA after CLKAT; \(\overline{\mathrm{CSB}}, \overline{\mathrm{W}} / \mathrm{RB}, \mathrm{ENB}\), and MBB after CLKB \(\uparrow\) & 0 & & 0 & & 0 & & ns \\
\hline th(RS) & Hold time, \(\overline{\text { RST }}\) low after CLKA \(\uparrow\) or CLKB \(\uparrow \dagger\) & 5 & & 6 & & 7 & & ns \\
\hline th(FS) & Hold time, FS0 and FS1 after \(\overline{\text { RST }}\) high & 2 & & 3 & & 3 & & ns \\
\hline th(SP) \({ }^{\ddagger}\) & Hold time, FS1/SEN high after \(\overline{\text { RST }}\) high & 15 & & 20 & & 30 & & ns \\
\hline \(\mathrm{th}^{\text {(SD }}{ }^{\ddagger}\) & Hold time, FSO/SD after CLKA \(\uparrow\) & 0 & & 0 & & 0 & & ns \\
\hline th(SEN) \({ }^{\ddagger}\) & Hold time, FS1/SEN after CLKA \(\uparrow\) & 0 & & 0 & & 0 & & ns \\
\hline \(\mathrm{t}_{\text {sk(1) }}{ }^{\text {§ }}\) & Skew time between CLKA \(\uparrow\) and CLKB \(\uparrow\) for OR and IR & 6 & & 8 & & 10 & & ns \\
\hline \(\mathrm{t}_{\text {sk(2) }}{ }^{\text {§ }}\) & Skew time between CLKA \(\uparrow\) and CLKB \(\uparrow\) for \(\overline{\mathrm{AE}}\) and \(\overline{\mathrm{AF}}\) & 12 & & 16 & & 20 & & ns \\
\hline
\end{tabular}
\(\dagger\) Requirement to count the clock edge as one of at least four needed to reset a FIFO
\(\ddagger\) Only applies when serial load method used to program flag offset registers
§ Skew time is not a timing constraint for proper device operation and is only included to illustrate the timing relationship between CLKA cycle and CLKB cycle.
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, \(\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}\) (see Figures 1 through 15)
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{2}{|r|}{\multirow[b]{2}{*}{PARAMETER}} & 'ACT3651-15 & 'ACT3651-20 & 'ACT3651-30 & \multirow[b]{2}{*}{UNIT} \\
\hline & & MIN MAX & MIN MAX & MIN MAX & \\
\hline \(\mathrm{t}_{\mathrm{a}}\) & Access time, CLKBT to B0-B35 & 11 & 13 & 15 & ns \\
\hline \({ }^{\text {tpd }}\) (C-IR) & Propagation delay time, CLKA \(\uparrow\) to IR & 11 & 13 & 15 & ns \\
\hline \(t_{\text {pd }}(\mathrm{C}-\mathrm{OR})\) & Propagation delay time, CLKB \(\uparrow\) to OR & 11 & 13 & 15 & ns \\
\hline \(t_{\text {tpd }}(\mathrm{C}-\mathrm{AE})\) & Propagation delay time, CLKB \(\uparrow\) to \(\overline{\mathrm{AE}}\) & 11 & 13 & 15 & ns \\
\hline tpd(C-AF) & Propagation delay time, CLKA to \(\overline{\mathrm{AF}}\) & 11 & 13 & 15 & ns \\
\hline \({ }^{\text {tpd(C-MF) }}\) & Propagation delay time, CLKA to \(\overline{\text { MBF1 }}\) low or \(\overline{\text { MBF2 }}\) high and CLKBT to \(\overline{M B F 2}\) low or \(\overline{M B F 1}\) high & 11 & 13 & 15 & ns \\
\hline \(t^{\text {tod }}\) (C-MR) & Propagation delay time, CLKA \(\uparrow\) to \(\mathrm{B} 0-\mathrm{B} 35 \dagger\) and CLKB \(\uparrow\) to A0-A35 \(\ddagger\) & 11 & 13 & 15 & ns \\
\hline tod(M-DV) & Propagation delay time, MBB to \(\mathrm{BO}-\mathrm{B} 35\) valid & 9 & 11 & 13 & ns \\
\hline \(t_{\text {pd }}(\mathrm{R}-\mathrm{F})\) & Propagation delay time, \(\overline{\mathrm{RST}}\) low to \(\overline{\mathrm{AE}}\) low and \(\overline{\mathrm{AF}}\) high & 15 & 20 & 30 & ns \\
\hline \(t_{\text {en }}\) & Enable time, \(\overline{\mathrm{CSA}}\) and \(\mathrm{W} / \overline{\mathrm{R}} \mathrm{A}\) low to A0-A35 active and \(\overline{\mathrm{CSB}}\) low and \(\bar{W} / R B\) high to \(B 0-B 35\) active & 10 & 12 & 14 & ns \\
\hline \(\mathrm{t}_{\text {dis }}\) & Disable time, \(\overline{C S A}\) or \(W / \overline{\mathrm{R}} A\) high to A0-A35 at high impedance and \(\overline{\text { CSB }}\) high or \(\overline{\mathrm{W}} / \mathrm{RB}\) low to \(\mathrm{BO}-\mathrm{B} 35\) at high impedance & 10 & 12 & 14 & ns \\
\hline
\end{tabular}
\(\dagger\) Writing data to the mail1 register when the B0-B35 outputs are active and MBB is high
\(\ddagger\) Writing data to the mail2 register when the AO-A35 outputs are active and MBA is high

\section*{TYPICAL CHARACTERISTICS}

SUPPLY CURRENT
vs
CLOCK FREQUENCY


Figure 16

\section*{calculating power dissipation}

With \(\mathrm{I}_{\mathrm{CC}(\mathrm{f})}\) taken from Figure 16, the maximum power dissipation ( \(\mathrm{P}_{\mathrm{T}}\) ) of the SN74ACT3651 can be calculated by:
\[
P_{T}=V_{C C} \times\left[l_{C C(f)}+\left(N \times \Delta l_{C C} \times d c\right)\right]+\sum\left(C_{L} \times V_{C C}{ }^{2} \times f_{0}\right)
\]
where:
\(\mathrm{N}=\) number of inputs driven by TTL levels
\(\Delta \mathrm{I}_{\mathrm{CC}}=\) increase in power supply current for each input at a TTL high level
dc \(=\) duty cycle of inputs at a TTL high level of 3.4 V
\(C_{L}=\) output capacitive load
\(f_{0}=\) switching frequency of an output

PARAMETER MEASUREMENT INFORMATION


LOAD CIRCUIT


VOLTAGE WAVEFORMS SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS
enable and disable times


VOLTAGE WAVEFORMS PULSE DURATIONS


VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES

NOTE A: Includes probe and jig capacitance
Figure 17. Load Circuit and Voltage Waveforms
- Free-Running CLKA and CLKB Can Be Asynchronous or Coincident
- Two Independent Clocked FIFOs Buffering Data in Opposite Directions
- Mailbox-Bypass Register for Each FIFO
- Programmable Almost-Full and Almost-Empty Flags
- Microprocessor Interface Control Logic
- IRA, ORA, \(\overline{A E A}\), and \(\overline{\text { AFA }}\) Flags Synchronized by CLKA
- IRB, ORB, \(\overline{\mathrm{AEB}}\), and \(\overline{\mathrm{AFB}}\) Flags Synchronized by CLKB
- Low-Power 0.8-Micron Advanced CMOS Technology
- Supports Clock Frequencies up to 67 MHz
- Fast Access Times of 11 ns
- Pin-to-Pin Compatible With the SN74ACT3632 and SN74ACT3642
- Available in Space-Saving 120-Pin Thin Quad Flat (PCB) and 132-Pin Plastic Quad Flat (PQ) Packages

```

PQ PACKAGE $\dagger$
(TOP VIEW)

```


NC - No internal connection
\(\dagger\) Uses Yamaichi socket IC51-1324-828

\section*{description}

The SN74ACT3622 is a high-speed, low-power CMOS clocked bidirectional FIFO memory. It supports clock frequencies up to 67 MHz with read access times of 11 ns . Two independent \(256 \times 36\) dual-port SRAM FIFOs on board the chip buffer data in opposite directions. Each FIFO has flags to indicate empty and full conditions and two programmable flags (almost full and almost empty) to indicate when a selected number of words is stored in memory. Communication between each port can bypass the FIFOs via two 36 -bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. Two or more devices can be used in parallel to create wider data paths.

The SN74ACT3622 is a clocked FIFO, which means each port employs a synchronous interface. All data transfers through a port are gated to the low-to-high transition of a port clock by enable signals. The clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses with synchronous control.
The input-ready (IRA, IRB) flag and almost-full ( \(\overline{\mathrm{AFA}}, \overline{\mathrm{AFB}}\) ) flag of a FIFO are two-stage synchronized to the port clock that writes data to its array. The output-ready (ORA, ORB) flag and almost-empty ( \(\overline{\mathrm{AEA}}, \overline{\mathrm{AEB}}\) ) flag of a FIFO are two-stage synchronized to the port clock that reads data from its array. Offset values for the almost-full and almost-empty flags of the FIFO can be programmed from port A.
The SN74ACT3622 is characterized for operation from \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\).
For more information on this device family, see the application report FIFO Mailbox-Bypass Registers: Using Bypass Registers to Initialize DMA Control in the 1996 High-Performance FIFO Memories Designer's Handbook, literature number SCAA012A.

\section*{CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY}

SCAS247C - AUGUST 1993-REVISED SEPTEMBER 1995
functional block diagram


\section*{Terminal Functions}
\begin{tabular}{|c|c|c|}
\hline TERMINAL NAME & 1/0 & DESCRIPTION \\
\hline A0-A35 & I/O & Port-A data. The 36-bit bidirectional data port for side A. \\
\hline \(\overline{\text { AEA }}\) & 0 (port A) & Port-A almost-empty flag. Programmable almost-empty flag synchronized to CLKA. \(\overline{A E A}\) is low when the number of words in FIFO2 is less than or equal to the value in the almost-empty A offset register, X2. \\
\hline \(\overline{\text { AEB }}\) & 0 (port B) & Port-B almost-empty flag. Programmable almost-empty flag synchronized to CLKB. \(\overline{\mathrm{AEB}}\) is low when the number of words in FIFO1 is less than or equal to the value in the almost-empty B offset register, X1. \\
\hline \(\overline{\text { AFA }}\) & O (port A) & Port-A almost-full flag. Programmable almost-full flag synchronized to CLKA. \(\overline{\text { AFA }}\) is low when the number of empty locations in FIFO1 is less than or equal to the value in the almost-full A offset register, Y1. \\
\hline \(\overline{\text { AFB }}\) & 0 (port B) & Port-B almost-full flag. Programmable almost-full flag synchronized to CLKB. \(\bar{A} \bar{A} B\) is low when the number of empty locations in FIFO2 is less than or equal to the value in the almost-full B offset register, Y2. \\
\hline B0-B35 & I/O & Port-B data. The 36-bit bidirectional data port for side B. \\
\hline CLKA & 1 & Port-A clock. CLKA is a continuous clock that synchronizes all data transfers through port \(A\) and can be asynchronous or coincident to CLKB. IRA, ORA, \(\overline{\mathrm{AFA}}\), and \(\overline{\mathrm{AEA}}\) are all synchronized to the low-to-high transition of CLKA. \\
\hline CLKB & 1 & Port-B clock. CLKB is a continuous clock that synchronizes all data transfers through port \(B\) and can be asynchronous or coincident to CLKA. IRB, ORB, \(\overline{\mathrm{AFB}}\), and \(\overline{\mathrm{AEB}}\) are synchronized to the low-to-high transition of CLKB. \\
\hline \(\overline{\mathrm{CSA}}\) & 1 & Port-A chip select. \(\overline{\text { CSA }}\) must be low to enable a low-to-high transition of CLKA to read or write data on port A. The AO-A35 outputs are in the high-impedance state when \(\overline{\text { CSA }}\) is high. \\
\hline \(\overline{\text { CSB }}\) & 1 & Port-B chip select. \(\overline{\mathrm{CSB}}\) must be low to enable a low-to-high transition of CLKB to read or write data on port B. The B0-B35 outputs are in the high-impedance state when \(\overline{\mathrm{CSB}}\) is high. \\
\hline ENA & 1 & Port-A enable. ENA must be high to enable a low-to-high transition of CLKA to read or write data on port A. \\
\hline ENB & 1 & Port-B enable. ENB must be high to enable a low-to-high transition of CLKB to read or write data on port B. \\
\hline FS1, FS0 & 1 & Flag offset selects. The low-to-high transition of a FIFO's reset input latches the values of FS0 and FS1. If either FS0 or FS1 is high when a reset input goes high, one of three preset values is selected as the offset for the FIFO almost-full and almost-empty flags. If both FIFOs are reset simultaneously and both FSO and FS1 are low when \(\overline{\text { RST1 }}\) and \(\overline{\text { RST2 }}\) go high, the first four writes to FiFO1 program the almost-full and almost-empty offsets for both FIFOs. \\
\hline IRA & 0 (port A) & Input-ready flag. IRA is synchronized to the low-to-high transition of CLKA. When IRA is low, FIFO1 is full and writes to its array are disabled. IRA is set low when FIFO1 is reset and is set high on the second low-to-high transition of CLKA after reset. \\
\hline IRB & \[
\begin{gathered}
\mathrm{O} \\
(\text { port } B)
\end{gathered}
\] & Input-ready flag. IRB is synchronized to the low-to-high transition of CLKB. When IRB is low, FIFO2 is full and writes to its array are disabled. IRB is set low when FIFO2 is reset and is set high on the second low-to-high transition of CLKB after reset. \\
\hline MBA & 1 & Port-A mailbox select. A high level on MBA chooses a mailbox register for a port-A read or write operation. When the A0-A35 outputs are active, a high level on MBA selects data from the mail2 register for output and a low level selects FIFO2 output-register data for output. \\
\hline MBB & 1 & Port-B mailbox select. A high level on MBB chooses a mailbox register for a port-B read or write operation. When the B0-B35 outputs are active, a high level on MBB selects data from the mail1 register for output and a low level selects FIFO1 output-register data for output. \\
\hline \(\overline{\text { MBF1 }}\) & 0 & Mail1 register flag. \(\overline{M B F 1}\) is set low by a low-to-high transition of CLKA that writes data to the mail1 register. Writes to the mail1 register are inhibited while MBF1 is low. \(\overline{\text { MBF1 }}\) is set high by a low-to-high transition of CLKB when a port-B read is selected and MBB is high. MBF1 is set high when FIFO1 is reset. \\
\hline \(\overline{\text { MBF2 }}\) & 0 & Mail2 register flag. \(\overline{\text { MBF2 }}\) is set low by a low-to-high transition of CLKB that writes data to the mail2 register. Writes to the mail2 register are inhibited while MBF2 is low. \(\overline{\text { MBF2 }}\) is set high by a low-to-high transition of CLKA when a port-A read is selected and MBA is high. MBF2 is also set high when FIFO2 is reset. \\
\hline ORA & \[
\begin{gathered}
\mathrm{O} \\
(\text { port A) }
\end{gathered}
\] & Output-ready flag. ORA is synchronized to the low-to-high transition of CLKA. When ORA is low, FIFO2 is empty and reads from its memory are disabled. Ready data is present on the output register of FIFO2 when ORA is high. ORA is forced low when FIFO2 is reset and goes high on the third low-to-high transition of CLKA after a word is loaded to empty memory. \\
\hline
\end{tabular}

Terminal Functions (continued)
\begin{tabular}{|c|c|c|}
\hline TERMINAL NAME & 1/0 & DESCRIPTION \\
\hline ORB & \[
\begin{gathered}
\mathrm{O} \\
\text { (port B) }
\end{gathered}
\] & Output-ready flag. ORB is synchronized to the low-to-high transition of CLKB. When ORB is low, FIFO1 is empty and reads from its memory are disabled. Ready data is present on the output register of FIFO1 when ORB is high. ORB is forced low when FIFO1 is reset and goes high on the third low-to-high transition of CLKB after a word is loaded to empty memory. \\
\hline \(\overline{\text { RST1 }}\) & 1 & FIFO1 reset. To reset FIFO1, four low-to-high transitions of CLKA and four low-to-high transitions of CLKB must occur while \(\overline{\mathrm{RST} 1}\) is low. The low-to-high transition of \(\overline{\text { RST1 }}\) latches the status of FS0 and FS1 for \(\overline{\text { AFA }}\) and \(\overline{\mathrm{AEB}}\) offset selection. FIFO1 must be reset upon power up before data is written to its RAM. \\
\hline \(\overline{\text { RST2 }}\) & 1 & FIFO2 reset. To reset FIFO2, four low-to-high transitions of CLKA and four low-to-high transitions of CLKB must occur while \(\overline{\mathrm{RST}} 2\) is low. The low-to-high transition of \(\overline{\mathrm{RST}} 2\) latches the status of FS0 and FS1 for \(\overline{\mathrm{AFB}}\) and \(\overline{\mathrm{AEA}}\) offset selection. FIFO2 must be reset upon power up before data is written to its RAM. \\
\hline W/̄RA & 1 & Port-A write/read select. A high on W/冨A selects a write operation and a low selects a read operation on port A for a low-to-high transition of CLKA. The A0-A35 outputs are in the high-impedance state when W/RA is high. \\
\hline \(\bar{W} / R B\) & I & Port-B write/read select. A low on \(\bar{W} / R B\) selects a write operation and a high selects a read operation on port \(B\) for a low-to-high transition of CLKB. The B0-B35 outputs are in the high-impedance state when \(\overline{\mathrm{W}} / \mathrm{RB}\) is low. \\
\hline
\end{tabular}

\section*{detailed description}
reset
The FIFO memories of the SN74ACT3622 are reset separately by taking their reset ( \(\overline{\operatorname{RST} 1}, \overline{\mathrm{RST}}\) ) inputs low for at least four port-A clock (CLKA) and four port-B clock (CLKB) low-to-high transitions. The reset inputs can switch asynchronously to the clocks. A FIFO reset initializes the internal read and write pointers and forces the input-ready (IRA, IRB) flag low, the output-ready (ORA, ORB) flag low, the almost-empty ( \(\overline{\mathrm{AEA}}, \overline{\mathrm{AEB}}\) ) flag low, and the almost-full ( \(\overline{\mathrm{AF}}, \overline{\mathrm{AFB}}\) ) flag high. Resetting a FIFO also forces the mailbox ( \(\overline{\mathrm{MBF}}\) 1,\(\overline{\mathrm{MBF}}\) ) flag of the parallel mailbox register high. After a FIFO is reset, its input-ready flag is set high after two clock cycles to begin normal operation. A FIFO must be reset after power up before data is written to its memory.
A low-to-high transition on a FIFO reset ( \(\overline{\text { RST1 }}, \overline{\mathrm{RST}}\) ) input latches the value of the flag-select (FS0, FS1) inputs for choosing the almost-full and almost-empty offset programming method (see almost-empty flag and almost-full flag offset programming).

\section*{almost-empty flag and almost-full flag offset programming}

Four registers in the SN74ACT3622 are used to hold the offset values for the almost-empty and almost-full flags. The port-B almost-empty ( \(\overline{\mathrm{AEB}}\) ) flag offset register is labeled X1 and the port-A almost-empty ( \(\overline{\mathrm{AEA}}\) ) flag offset register is labeled X 2 . The port-A almost-full ( \(\overline{\mathrm{AFA}}\) ) flag offset register is labeled Y 1 and the port-B almost-full \((\overline{\mathrm{AFB}})\) flag offset register is labeled Y 2 . The index of each register name corresponds to its FIFO number. The offset registers can be loaded with preset values during the reset of a FIFO or they can be programmed from port A (see Table 1).

Table 1. Flag Programming
\begin{tabular}{|c|c|c|c|c|c|}
\hline FS1 & FS0 & \(\overline{\text { RST1 }}\) & \(\overline{\text { RST2 }}\) & X1 AND Y1 REGISTERS \(\dagger\) & X2 AND Y2 REGISTERS \(\ddagger\) \\
\hline H & H & \(\uparrow\) & X & 64 & X \\
H & H & X & \(\uparrow\) & X & 64 \\
H & L & \(\uparrow\) & X & 16 & X \\
H & L & X & \(\uparrow\) & X & 16 \\
L & H & \(\uparrow\) & X & 8 & X \\
L & H & X & \(\uparrow\) & X & 8 \\
L & L & \(\uparrow\) & \(\uparrow\) & Programmed from port A & Programmed from port A \\
\hline
\end{tabular}
\(\dagger \mathrm{X} 1\) register holds the offset for \(\overline{\mathrm{AEB}} ; \mathrm{Y} 1\) register holds the offset for \(\overline{\mathrm{AFA}}\).
\(\ddagger \mathrm{X} 2\) register holds the offset for \(\overline{\mathrm{AEA}}\); Y2 register holds the offset for \(\overline{\mathrm{AFB}}\).
almost-empty flag and almost-full flag offset programming (continued)
To load the FIFO almost-empty flag and almost-full flag offset registers with one of the three preset values listed in Table 1, at least one of the flag-select inputs must be high during the low-to-high transition of its reset input. For example, to load the preset value of 64 into X1 and Y1, FS0 and FS1 must be high when FIFO1 reset ( \(\overline{\text { RST1 }}\) ) returns high. Flag-offset registers associated with FIFO2 are loaded with one of the preset values in the same way with FIFO2 reset ( \(\overline{\mathrm{RST}}\) ). When using one of the preset values for the flag offsets, the FIFOs can be reset simultaneously or at different times.
To program the \(\mathrm{X} 1, \mathrm{X} 2, \mathrm{Y} 1\), and Y 2 registers from port A , both FIFOs should be reset simultaneously with FS0 and FS1 low during the low-to-high transition of the reset inputs. After this reset is complete, the first four writes to FIFO1 do not store data in RAM but load the offset registers in the order Y1, X1, Y2, X2. Each offset register uses port-A inputs (A7-A0). The highest numbered input is used as the most significant bit of the binary number in each case. Valid programming values for the registers range from 1 to 252. After all the offset registers are programmed from port A, the port-B input-ready (IRB) flag is set high and both FIFOs begin normal operation.

\section*{FIFO write/read operation}

The state of the port-A data (AO-A35) outputs is controlled by the port-A chip select \((\overline{C S A})\) and the port-A write/read select (W/有A). The AO-A35 outputs are in the high-impedance state when either \(\overline{\mathrm{CSA}}\) or \(W / \overline{\mathrm{R}} A\) is high. The A0-A35 outputs are active when both \(\overline{C S A}\) and \(W / \bar{R} A\) are low.
Data is loaded into FIFO1 from the A0-A35 inputs on a low-to-high transition of CLKA when \(\overline{\mathrm{CSA}}\) is low, W/ \(\bar{R} A\) is high, ENA is high, MBA is low, and IRA is high. Data is read from FIFO2 to the AO-A35 outputs by a low-to-high transition of CLKA when \(\overline{C S A}\) is low, W/RA is low, ENA is high, MBA is low, and ORA is high (see Table 2). FIFO reads and writes on port \(A\) are independent of any concurrent port-B operation.

Table 2. Port-A Enable Function Table
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline\(\overline{\text { CSA }}\) & W/砛 & ENA & MBA & CLKA & A0-A35 OUTPUTS & PORT FUNCTION \\
\hline H & X & X & X & X & In high-impedance state & None \\
L & H & L & X & X & In high-impedance state & None \\
L & H & H & L & \(\uparrow\) & In high-impedance state & FIFO1 write \\
L & H & H & H & \(\uparrow\) & In high-impedance state & Mail1 write \\
L & L & L & L & X & Active, FIFO2 output register & None \\
L & L & H & L & \(\uparrow\) & Active, FIFO2 output register & FIFO2 read \\
L & L & L & H & X & Active, mail2 register & None \\
L & L & H & H & \(\uparrow\) & Active, mail2 register & Mail2 read (set \(\overline{\text { MBF2 high) }}\) \\
\hline
\end{tabular}

The port-B control signals are identical to those of port \(A\) with the exception that the port- \(B\) write/read select ( \(\bar{W} / R B\) ) is the inverse of the port-A write/read select (W/ \(\bar{R} A\) ). The state of the port- \(B\) data ( \(B 0-B 35\) ) outputs is controlled by the port-B chip select ( \(\overline{\mathrm{CSB}}\) ) and the port-B write/read select ( \(\overline{\mathrm{W}} / \mathrm{RB}\) ). The B0-B35 outputs are in the high-impedance state when either \(\overline{C S B}\) is high or \(\bar{W} / R B\) is low. The \(B 0-B 35\) outputs are active when \(\overline{C S B}\) is low and \(\bar{W} / R B\) is high.
Data is loaded into FIFO2 from the B0-B35 inputs on a low-to-high transition of CLKB when \(\overline{\mathrm{CSB}}\) is low, \(\overline{\mathrm{W}} / \mathrm{RB}\) is low, ENB is high, MBB is low, and IRB is high. Data is read from FIFO1 to the B0-B35 outputs by a low-to-high transition of CLKB when \(\overline{C S B}\) is low, \(\bar{W} / R B\) is high, ENB is high, MBB is low, and ORB is high (see Table 3). FIFO reads and writes on port \(B\) are independent of any concurrent port-A operation.

\section*{CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY}

SCAS247C - AUGUST 1993 - REVISED SEPTEMBER 1995

\section*{FIFO write/read operation (continued)}

Table 3. Port-B Enable Function Table
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline\(\overline{\text { CSB }}\) & \(\overline{\text { W }} /\) RB & ENB & MBB & CLKB & B0-B35 OUTPUTS & PORT FUNCTION \\
\hline H & X & X & X & X & In high-impedance state & None \\
L & L & L & X & X & In high-impedance state & None \\
L & L & H & L & \(\uparrow\) & In high-impedance state & FIFO2 write \\
L & L & H & H & \(\uparrow\) & In high-impedance state & Mail2 write \\
L & H & L & L & X & Active, FIFO1 output register & None \\
L & H & H & L & \(\uparrow\) & Active, FIFO1 output register & FIFO1 read \\
L & H & L & H & X & Active, mail1 register & None \\
L & H & H & H & \(\uparrow\) & Active, mail1 register & Mail1 read (set \(\overline{\text { MBF1 high) }}\) \\
\hline
\end{tabular}

The setup- and hold-time constraints to the port clocks for the port-chip selects and write/read selects are only for enabling write and read operations and are not related to high-impedance control of the data outputs. If a port enable is low during a clock cycle, the port-chip select and write/read select may change states during the setup- and hold-time window of the cycle.

When a FIFO output-ready flag is low, the next data word is sent to the FIFO output register automatically by the low-to-high transition of the port clock that sets the output-ready flag high. When the output-ready flag is high, an available data word is clocked to the FIFO output register only when a FIFO read is selected by the port's chip select, write/read select, enable, and mailbox select.

\section*{synchronized FIFO flags}

Each FIFO is synchronized to its port clock through at least two flip-flop stages. This is done to improve flag-signal reliability by reducing the probability of metastable events when CLKA and CLKB operate asynchronously to one another (see the application report Metastability Performance of Clocked FIFOs in the 1996 High-Performance FIFO Memories Data Book, literature number SCAD003C). ORA, AEA, IRA, and AFA are synchronized to CLKA. ORB, \(\overline{\mathrm{AEB}}\), IRB, and \(\overline{\mathrm{AFB}}\) are synchronized to CLKB. Tables 4 and 5 show the relationship of each port flag to FIFO1 and FIFO2.

Table 4. FIFO1 Flag Operation
\begin{tabular}{|c|cc|cc|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
NUMBER OF WORDS IN \\
FIFO1t
\end{tabular}} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
SYNCHRONIZED \\
TO CLKB
\end{tabular}} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
SYNCHRONIZED \\
TO CLKA
\end{tabular}} \\
\cline { 2 - 5 } & ORB & \(\overline{\text { AEB }}\) & \(\overline{\text { AFA }}\) & IRA \\
\hline 0 & L & L & H & H \\
1 to X1 & H & L & H & H \\
\((X 1+1)\) to \([256-(Y 1+1)]\) & H & H & H & H \\
\((256-Y 1)\) to 255 & H & H & L & H \\
256 & H & H & L & L \\
\hline
\end{tabular}
\(\dagger \mathrm{X} 1\) is the almost-empty offiset for FIFO1 used by \(\overline{\mathrm{AEB}}\). Y 1 is the almost-full offset for FIFO1 used by \(\overline{\text { AFA. }}\). Both X 1 and Y 1 are selected during a reset of FIFO1 or programmed from port A.
\(\ddagger\) When a word loaded to an empty FIFO is shifted to the output register, its previous FIFO memory location is free.
synchronized FIFO flags (continued)
Table 5. FIFO2 Flag Operation
\begin{tabular}{|c|cc|cc|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
NUMBER OF WORDS IN \\
FIFO2 \(\ddagger\)
\end{tabular}} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
SYNCHRONIZED \\
TO CLKA
\end{tabular}} & \multicolumn{2}{c|}{\begin{tabular}{c} 
SYNCHRONIZED \\
TO CLKB
\end{tabular}} \\
\cline { 2 - 5 } & ORA & \(\overline{\text { AEA }}\) & \(\overline{\text { AFB }}\) & IRB \\
\hline 0 & L & L & \(H\) & \(H\) \\
1 to X2 & H & L & \(H\) & \(H\) \\
\((X 2+1)\) to \([256-(Y 2+1)]\) & \(H\) & \(H\) & \(H\) & \(H\) \\
\((256-Y 2)\) to 255 & \(H\) & \(H\) & L & \(H\) \\
256 & \(H\) & \(H\) & L & L \\
\hline
\end{tabular}
\(\dagger \mathrm{X} 2\) is the almost-empty offset for FIFO2 used by \(\overline{\mathrm{AEA}}\). Y 2 is the almost-full offset for FIFO2 used by \(\overline{\mathrm{AFB}}\). Both X 2 and Y 2 are selected during a reset of FIFO2 or programmed from port A.
\(\ddagger\) When a word loaded to an empty FIFO is shifted to the output register, its previous FIFO memory location is free.

\section*{output-ready flags (ORA, ORB)}

The output-ready flag of a FIFO is synchronized to the port clock that reads data from its array. When the output-ready flag is high, new data is present in the FIFO output register. When the output-ready flag is low, the previous data word is present in the FIFO output register and attempted FIFO reads are ignored.
A FIFO read pointer is incremented each time a new word is clocked to its output register. The state machine that controls an output-ready flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is empty, empty +1 , or empty +2 . From the time a word is written to a FIFO, it can be shifted to the FIFO output register in a minimum of three cycles of the output-ready flag synchronizing clock; therefore, an output-ready flag is low if a word in memory is the next data to be sent to the FIFO output register and three cycles of the port clock that reads data from the FIFO have not elapsed since the time the word was written. The output-ready flag of the FIFO remains low until the third low-to-high transition of the synchronizing clock occurs, simultaneously forcing the output-ready flag high and shifting the word to the FIFO output register.
A low-to-high transition on an output-ready flag synchronizing clock begins the first synchronization cycle of a write if the clock transition occurs at time \(\mathrm{t}_{\text {sk1 }}\), or greater, after the write. Otherwise, the subsequent clock cycle can be the first synchronization cycle (see Figures 7 and 8).

\section*{input-ready flags (IRA, IRB)}

The input-ready flag of a FIFO is synchronized to the port clock that writes data to its array. When the input-ready flag is high, a memory location is free in the SRAM to receive new data. No memory locations are free when the input-ready flag is low and attempted writes to the FIFO are ignored.

Each time a word is written to a FIFO, its write pointer is incremented. The state machine that controls an input-ready flag monitors a write pointer and read pointer comparator that indicates when the FIFOSRAM status is full, full -1 , or full-2. From the time a word is read from a FIFO, its previous memory location is ready to be written in a minimum of two cycles of the input-ready flag synchronizing clock; therefore, an input-ready flag is low if less than two cycles of the input-ready flag synchronizing clock have elapsed since the next memory write location has been read. The second low-to-high transition on the input-ready flag synchronizing clock after the read sets the input-ready flag high.
A low-to-high transition on an input-ready flag synchronizing clock begins the first synchronization cycle of a read if the clock transition occurs at time \(t_{\text {sk1 }}\), or greater, after the read. Otherwise, the subsequent clock cycle can be the first synchronization cycle (see Figures 9 and 10).

\section*{almost-empty flags \((\overline{A E A}, \overline{A E B})\)}

The almost-empty flag of a FIFO is synchronized to the port clock that reads data from its array. The state machine that controls an almost-empty flag monitors a write pointer and read pointer comparator that indicates when the FIFO SRAM status is almost empty, almost empty +1 , or almost empty +2 . The almost-empty state is defined by the contents of register X1 for \(\overline{\mathrm{AEB}}\) and register X2 for \(\overline{\mathrm{AEA}}\). These registers are loaded with preset values during a FIFO reset or programmed from port A (see almost-empty flag and almost-full flag offset programming). An almost-empty flag is low when its FIFO contains X or less words and is high when its FIFO contains ( \(\mathrm{X}+1\) ) or more words. A data word present in the FIFO output register has been read from memory.
Two low-to-high transitions of the almost-empty flag synchronizing clock are required after a FIFO write for its almost-empty flag to reflect the new level of fill; therefore, the almost-empty flag of a FIFO containing ( \(X+1\) ) or more words remains low if two cycles of its synchronizing clock have not elapsed since the write that filled the memory to the \((\mathrm{X}+1)\) level. An almost-empty flag is set high by the second low-to-high transition of its synchronizing clock after the FIFO write that fills memory to the \((X+1)\) level. A low-to-high transition of an almost-empty flag synchronizing clock begins the first synchronization cycle if it occurs at time \(t_{s k 2}\), or greater, after the write that fills the FIFO to ( \(\mathrm{X}+1\) ) words. Otherwise, the subsequent synchronizing clock cycle can be the first synchronization cycle (see Figures 11 and 12).

\section*{almost-full flags ( \(\overline{(\overline{A F A},} \overline{A F B})\)}

The almost-full flag of a FIFO is synchronized to the port clock that writes data to its array. The state machine that controls an almost-full flag monitors a write pointer and read pointer comparator that indicates when the FIFO SRAM status is almost full, almost full-1, or almost full-2. The almost-full state is defined by the contents of register Y 1 for \(\overline{\mathrm{AFA}}\) and register Y 2 for \(\overline{\mathrm{AFB}}\). These registers are loaded with preset values during a FIFO reset or programmed from port A (see almost-empty flag and almost-full flag offset programming). An almost-full flag is low when the number of words in its FIFO is greater than or equal to ( \(256-\mathrm{Y}\) ). An almost-full flag is high when the number of words in its FIFO is less than or equal to [256-( \(\mathrm{Y}+1\) )]. A data word present in the FIFO output register has been read from memory.
Two low-to-high transitions of the almost-full flag synchronizing clock are required after a FIFO read for its almost-full flag to reflect the new level of fill; therefore, the almost-full flag of a FIFO containing [256-(Y+1)] or less words remains low if two cycles of its synchronizing clock have not elapsed since the read that reduced the number of words in memory to [256-(Y+1)]. An almost-full flag is set high by the second low-to-high transition of its synchronizing clock after the FIFO read that reduces the number of words in memory to [256-(Y+1)]. A low-to-high transition of an almost-full flag synchronizing clock begins the first synchronization cycle if it occurs at time \(\mathrm{t}_{\mathrm{sk} 2}\), or greater, after the read that reduces the number of words in memory to [256-(Y+1)]. Otherwise, the subsequent synchronizing clock cycle can be the first synchronization cycle (see Figures 13 and 14).

\section*{mailbox registers}

Each FIFO has a 36-bit bypass register to pass command and control information between port A and port B without putting it in queue. The mailbox-select (MBA, MBB) inputs choose between a mail register and a FIFO for a port data transfer operation. A low-to-high transition on CLKA writes AO-A35 data to the mail1 register when a port-A write is selected by \(\overline{\mathrm{CSA}}, \mathrm{W} / \overline{\mathrm{R}} A\), and ENA and with MBA high. A low-to-high transition on CLKB writes \(B 0-\) B35 data to the mail 2 register when a port-B write is selected by \(\overline{C S B}, \bar{W} / R B\), and \(E N B\) and with MBB high. Writing data to a mail register sets its corresponding flag (MBF1 or MBF2) low. Attempted writes to a mail register are ignored while the mail flag is low.
When data outputs of a port are active, the data on the bus comes from the FIFO output register when the port-mailbox-select input is low and from the mail register when the port-mailbox-select input is high. The mail1 register flag (MBF1) is set high by a low-to-high transition on CLKB when a port-B read is selected by CSB, W/RB, and ENB and with MBB high. The mail2 register flag (MBF2) is set high by a low-to-high transition on CLKA when a port-A read is selected by \(\overline{C S A}, W / \bar{R} A\), and ENA and with MBA high. The data in a mail register remains intact after it is read and changes only when new data is written to the register.


Figure 1. FIFO1 Reset Loading X1 and Y1 With a Preset Value of Eight \(\dagger\)
\(\dagger\) FIFO2 is reset in the same manner to load \(X 2\) and \(Y 2\) with a preset value.

\(\dagger_{t_{s k} 1}\) is the minimum time between the rising CLKA edge and a rising CLKB edge for IRB to transition high in the next cycle. If the time between the rising edge of CLKA and rising edge of CLKB is less than tsk1, IRB may transition high one cycle later than shown. NOTE A: \(\overline{C S A}=L, W / \bar{R} A=H, M B A=L\). It is not necessary to program offset register on consecutive clock cycles.

Figure 2. Programming the Almost-Full Flag and Almost-Empty Flag Offset Values After Reset

\(\dagger\) Written to FIFO1
Figure 3. Port-A Write-Cycle Timing for FIFO1

\(\dagger\) Written to FIFO2
Figure 4. Port-B Write-Cycle Timing for FIFO2

\(\dagger\) Read from FIFO1
Figure 5. Port-B Read-Cycle Timing for FIFO1


\footnotetext{
\(\dagger\) Read from FIFO2
}

Figure 6. Port-A Read-Cycle Timing for FIFO2

\(\dagger_{t_{\text {SK } 1}}\) is the minimum time between a rising CLKA edge and a rising CLKB edge for ORB to transition high and to clock the next word to the FIFO1 output register in three CLKB cycles. If the time between the rising CLKA edge and rising CLKB edge is less than \(t_{\text {sk }}\), the transition of ORB high and load of the first word to the output register may occur one CLKB cycle later than shown.

Figure 7. ORB-Flag Timing and First-Data-Word Fallthrough When FIFO1 Is Empty

\(\dagger_{t_{\text {sk } 1}}\) is the minimum time between a rising CLKB edge and a rising CLKA edge for ORA to transition high and to clock the next word to the FIFO2 output register in three CLKA cycles. If the time between the rising CLKB edge and rising CLKA edge is less than \(\mathrm{t}_{\text {sk } 1}\), the transition of ORA high and load of the first word to the output register may occur one CLKA cycle later than shown.

Figure 8. ORA-Flag Timing and First-Data-Word Fallthrough When FIFO2 Is Empty

\(\dagger_{\text {sk1 }}\) is the minimum time between a rising CLKB edge and a rising CLKA edge for IRA to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than tsk1, IRA may transition high one CLKA cycle later than shown.

Figure 9. IRA-Flag Timing and First Available Write When FIFO1 Is Full

\(\dagger_{t_{\text {sk } 1}}\) is the minimum time between a rising CLKA edge and a rising CLKB edge for IRB to transition high in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than \(\mathrm{t}_{\text {sk } 1}\), IRB may transition high one CLKB cycle later than shown.

Figure 10. IRB-Flag Timing and First Available Write When FIFO2 Is Full

\section*{CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY}

SCAS247C - AUGUST 1993 - REVISED SEPTEMBER 1995

\(\dagger^{t_{s k}}\) is the minimum time between a rising CLKA edge and a rising CLKB edge for \(\overline{A E B}\) to transition high in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than \(t_{s k 2}, \overline{A E B}\) may transition high one CLKB cycle later than shown.
NOTE A: FIFO1 write ( \(\overline{\mathrm{CSA}}=\mathrm{L}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{A}=\mathrm{H}, \mathrm{MBA}=\mathrm{L}\) ), FIFO1 read \((\overline{\mathrm{CSB}}=\mathrm{L}, \overline{\mathrm{W}} / \mathrm{RB}=\mathrm{H}, \mathrm{MBB}=\mathrm{L})\). Data in the FIFO1 output register has been read from the FIFO.

Figure 11. Timing for \(\overline{\mathrm{AEB}}\) When FIFO1 Is Almost Empty

\(\dagger_{t_{s k 2}}\) is the minimum time between a rising CLKB edge and a rising CLKA edge for \(\overline{A E A}\) to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than \(t_{s k 2}, \overline{A E A}\) may transition high one CLKA cycle later than shown.
NOTE A: FIFO2 write ( \(\overline{\mathrm{CSB}}=\mathrm{L}, \overline{\mathrm{W}} / \mathrm{RB}=\mathrm{L}, \mathrm{MBB}=\mathrm{L}\) ), FIFO2 read \((\overline{\mathrm{CSA}}=\mathrm{L}, \mathrm{W} / \overline{\mathrm{R} A}=\mathrm{L}, \mathrm{MBA}=\mathrm{L})\). Data in the FIFO2 output register has been read from the FIFO.

Figure 12. Timing for \(\overline{\text { ABA }}\) When FIFO2 Is Almost Empty

\(\dagger_{\text {sk2 }}\) is the minimum time between a rising CLKA edge and a rising CLKB edge for \(\overline{A F A}\) to transition high in the next CLKA cycle. If the time between the rising CLKA edge and rising CLKB edge is less than \(t_{\mathrm{sk} 2}, \overline{\mathrm{AFA}}\) may transition high one CLKB cycle later than shown.
NOTE A: FIFO1 write ( \(\overline{C S A}=L, W / \bar{R} A=H, M B A=L\) ), FIFO1 read \((\overline{C S B}=L, \bar{W} / R B=H, M B B=L)\). Data in the FIFO1 output register has been read from the FIFO.

Figure 13. Timing for \(\overline{\text { AFA }}\) When FIFO1 Is Almost Full

\(\dagger_{t_{\text {sk2 }}}\) is the minimum time between a rising CLKB edge and a rising CLKA edge for \(\overline{\mathrm{AFB}}\) to transition high in the next CLKB cycle. If the time between the rising CLKB edge and rising CLKA edge is less than tsk2, \(\overline{\mathrm{AFB}}\) may transition high one CLKA cycle later than shown.
NOTE A: FIFO2 write ( \(\overline{\mathrm{CSB}}=\mathrm{L}, \overline{\mathrm{W}} / \mathrm{RB}=\mathrm{L}, \mathrm{MBB}=\mathrm{L}\) ), FIFO2 read ( \(\overline{\mathrm{CSA}}=\mathrm{L}, \mathrm{W} / \overline{\mathrm{R} A}=\mathrm{L}, \mathrm{MBA}=\mathrm{L}\) ). Data in the FIFO2 output register has been read from the FIFO.

Figure 14. Timing for \(\overline{\mathrm{AFB}}\) When FIFO2 Is Almost Full


Figure 15. Timing for Mail1 Register and MBF1 Flag


Figure 16. Timing for Mail2 Register and MBF2 Flag

\section*{absolute maximum ratings over operating free-air temperature range (unless otherwise noted) \(\dagger\)}
\begin{tabular}{|c|c|}
\hline Supply voltage range, \(\mathrm{V}_{\mathrm{CC}} \ldots \ldots\). Input voltage range, \(\mathrm{V}_{1}\) (see Note 1) & \[
\begin{aligned}
& \ldots \ldots . .-0.5 \mathrm{~V} \text { to } 7 \mathrm{~V} \\
& -0.5 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{cc}}+0.5 \mathrm{~V}
\end{aligned}
\] \\
\hline Output voltage range, \(\mathrm{V}_{\mathrm{O}}\) (see Note 1) & -0.5 V to \(\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}\) \\
\hline Input clamp current, \(\mathrm{I}_{\mathrm{IK}}\left(\mathrm{V}_{1}<0\right.\) or \(\left.\mathrm{V}_{1}>\mathrm{V}_{\text {CC }}\right)\) & \(\pm 20 \mathrm{~mA}\) \\
\hline Output clamp current, \(\mathrm{I}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right.\) or \(\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}\) ) & \(\pm 50 \mathrm{~mA}\) \\
\hline Continuous output current, \(\mathrm{IO}^{( }\left(\mathrm{V}_{\mathrm{O}}=0\right.\) to \(\left.\mathrm{V}_{\mathrm{CC}}\right)\) & \(\pm 50 \mathrm{~mA}\) \\
\hline Continuous current through \(\mathrm{V}_{C C}\) or GND & \(\pm 400 \mathrm{~mA}\) \\
\hline Operating free-air temperature range, \(\mathrm{T}_{\mathrm{A}}\) & \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\) \\
\hline Storage temperature range, \(\mathrm{T}_{\text {stg }}\) & \(-65^{\circ} \mathrm{C}\) to \(150^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}
\(\dagger\) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: The input and output voltage ratings may be exceeded provided the input and output current ratings are observed.
recommended operating conditions
\begin{tabular}{|c|c|c|c|c|}
\hline & & MIN & MAX & UNIT \\
\hline \(\mathrm{V}_{\mathrm{CC}}\) & Supply voltage & 4.5 & 5.5 & V \\
\hline \(\mathrm{V}_{\text {IH }}\) & High-level input voltage & 2 & & V \\
\hline VIL & Low-level input voltage & & 0.8 & V \\
\hline IOH & High-level output current & & -4 & mA \\
\hline IOL & Low-level output current & & 8 & mA \\
\hline \(\mathrm{T}_{\text {A }}\) & Operating free-air temperature & 0 & 70 & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline PARAMETER & \multicolumn{3}{|l|}{TEST CONDITIONS} & MIN & TYPt & MAX & UNIT \\
\hline \(\mathrm{V}_{\mathrm{OH}}\) & \multicolumn{3}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \quad \mathrm{I} \mathrm{OH}=-4 \mathrm{~mA}\)} & 2.4 & & & V \\
\hline \(\mathrm{V}_{\mathrm{OL}}\) & \multicolumn{3}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \quad \mathrm{IOL}=8 \mathrm{~mA}\)} & & & 0.5 & V \\
\hline I & \multicolumn{3}{|l|}{\(\mathrm{V}_{C C}=5.5 \mathrm{~V}, \quad \mathrm{~V}_{1}=\mathrm{V}_{\mathrm{CC}}\) or 0} & & & \(\pm 5\) & \(\mu \mathrm{A}\) \\
\hline IOz & \multicolumn{3}{|l|}{\(V_{C C}=5.5 \mathrm{~V}, \quad V_{O}=V_{\text {CC }}\) or 0} & & & \(\pm 5\) & \(\mu \mathrm{A}\) \\
\hline ICC & \multicolumn{3}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \quad \mathrm{~V}_{1}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}\) or 0} & & & 400 & \(\mu \mathrm{A}\) \\
\hline \multirow{5}{*}{\(\Delta_{C C C}{ }^{\ddagger}\)} & \multirow{5}{*}{\(V_{C C}=5.5 \mathrm{~V}, \quad\) One input at 3.4 V , Other inputs at \(\mathrm{V}_{\mathrm{CC}}\) or GND} & \(\overline{\mathrm{CSA}}=\mathrm{V}_{1 H}\) & A0-A35 & & 0 & & \multirow{5}{*}{mA} \\
\hline & & \(\overline{\mathrm{CSB}}=\mathrm{V}_{1 \mathrm{H}}\) & B0-B35 & & 0 & & \\
\hline & & \(\overline{\mathrm{CSA}}=\mathrm{V}_{\mathrm{IL}}\) & A0-A35 & & & 1 & \\
\hline & & \(\overline{\mathrm{CSB}}=\mathrm{V}_{\text {IL }}\) & B0-B35 & & & 1 & \\
\hline & & \multicolumn{2}{|l|}{All other inputs} & & & 1 & \\
\hline \(\mathrm{C}_{i}\) & \multicolumn{3}{|l|}{\(\mathrm{V}_{1}=0, \quad \mathrm{f}=1 \mathrm{MHz}\)} & & 4 & & pF \\
\hline \(\mathrm{C}_{0}\) & \multicolumn{3}{|l|}{\(\mathrm{V}_{\mathrm{O}}=0, \quad \mathrm{f}=1 \mathrm{MHz}\)} & & 8 & & pF \\
\hline
\end{tabular}
\(\dagger\) All typical values are at \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
\(\ddagger\) This is the supply current when each input is at one of the specified TTL voltage levels rather than 0 V or \(\mathrm{V}_{\mathrm{CC}}\).
timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Figures 1 through 16)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{}} & \multicolumn{2}{|l|}{'ACT3622-15} & \multicolumn{2}{|l|}{'ACT3622-20} & \multicolumn{2}{|l|}{'ACT3622-30} & \multirow[b]{2}{*}{UNIT} \\
\hline & & MIN & MAX & MIN & MAX & MIN & MAX & \\
\hline \({ }^{\text {f clock }}\) & Clock frequency, CLKA or CLKB & & 66.7 & & 50 & & 33.4 & MHz \\
\hline \(\mathrm{t}_{\mathrm{c}}\) & Clock cycle time, CLKA or CLKB & 15 & & 20 & & 30 & & ns \\
\hline \({ }^{\text {tw }}\) (CLKH) & Pulse duration, CLKA and CLKB high & 6 & & 8 & & 10 & & ns \\
\hline \({ }^{\text {tw }}\) (CLKL) & Pulse duration, CLKA and CLKB low & 6 & & 8 & & 10 & & ns \\
\hline \(\mathrm{t}_{\text {su }}(\mathrm{D})\) & Setup time, A0-A35 before CLKA \(\uparrow\) and B0-B35 before CLKB \(\uparrow\) & 4 & & 5 & & 6 & & ns \\
\hline \(\mathrm{t}_{\text {su (EN) }}\) & Setup time, \(\overline{C S A}, \mathrm{~W} / \overline{\mathrm{R}} A\), ENA, and MBA before CLKA \(\uparrow\); \(\overline{\mathrm{CSB}}\), W/RB, ENB, and MBB before CLKB \(\uparrow\) & 4.5 & & 5 & & 6 & & ns \\
\hline \(\mathrm{t}_{\text {su( }}\) (RS) & Setup time, \(\overline{\mathrm{RST1}}\) or \(\overline{\mathrm{RST}} 2\) low before CLKA \(\uparrow\) or CLKB \(\uparrow\) § & 5 & & 6 & & 7 & & ns \\
\hline \(\mathrm{t}_{\text {su( }}\) (FS) & Setup time, FS0 and FS1 before \(\overline{\text { RST1 }}\) and \(\overline{\mathrm{RST}} 2 \mathrm{high}\) & 7.5 & & 8.5 & & 9.5 & & ns \\
\hline th(D) & Hold time, A0-A35 after CLKA \(\uparrow\) and B0-B35 after CLKB \(\uparrow\) & 0 & & 0 & & 0 & & ns \\
\hline th(EN) & Hold time, \(\overline{\mathrm{CSA}}, \mathrm{W} / \overline{\mathrm{R} A}, \mathrm{ENA}\), and MBA after CLKA个; \(\overline{\mathrm{CSB}}, \overline{\mathrm{W}} / \mathrm{RB}\), ENB, and MBB after CLKB \(\uparrow\) & 0 & & 0 & & 0 & & ns \\
\hline th(RS) & Hold time, \(\overline{\mathrm{RST}} 1\) or \(\overline{\mathrm{RST}} 2 \mathrm{l}\) low atter CLKAT or CLKBT§ & 4 & & 4 & & 5 & & ns \\
\hline th(FS) & Hold time, FS0 and FS1 after \(\overline{\mathrm{RST}} 1\) & 1 & & 2 & & 2 & & ns \\
\hline \(t_{\text {sk1 }}{ }^{\text {f }}\) & Skew time between CLKA \(\uparrow\) and CLKB \(\uparrow\) for ORA, ORB, IRA, and IRB & 7.5 & & 9 & & 11 & & ns \\
\hline \(t_{\text {sk2 }}\) ! & Skew time between CLKA \(\uparrow\) and CLKB \(\uparrow\) for \(\overline{\mathrm{AEA}}, \overline{\mathrm{AEB}}, \overline{\mathrm{AFA}}\), and \(\overline{A F B}\) & 12 & & 16 & & 20 & & ns \\
\hline
\end{tabular}
§ Requirement to count the clock edge as one of at least four needed to reset a FIFO
T Skew time is not a timing constraint for proper device operation and is only included to illustrate the timing relationship between CLKA cycle and CLKB cycle.

\section*{CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY}

SCAS247C - AUGUST 1993 - REVISED SEPTEMBER 1995
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, \(\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}\) (see Figures 1 through 16)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|r|}{\multirow[b]{2}{*}{PARAMETER}} & \multicolumn{2}{|l|}{'ACT3622-15} & \multicolumn{2}{|l|}{'ACT3622-20} & \multicolumn{2}{|l|}{'ACT3622-30} & \multirow[b]{2}{*}{UNIT} \\
\hline & & MIN & MAX & MIN & MAX & MIN & MAX & \\
\hline ta & Access time, CLKA \(\uparrow\) to A0-A35 and CLKB \(\uparrow\) to B0-B35 & 3 & 11 & 3 & 13 & 3 & 15 & ns \\
\hline \(\mathrm{t}_{\mathrm{pd}}(\mathrm{C}-\mathrm{IR})\) & Propagation delay time, CLKA \(\uparrow\) to IRA and CLKB \(\uparrow\) to IRB & 2 & 8 & 2 & 10 & 2 & 12 & ns \\
\hline \(t_{\text {pd(C-OR }}\) & Propagation delay time, CLKA \(\uparrow\) to ORA and CLKB \(\uparrow\) to ORB & 1 & 8 & 1 & 10 & 1 & 12 & ns \\
\hline \(t_{\text {pd(C-AE) }}\) & Propagation delay time, CLKA \(\uparrow\) to \(\overline{\mathrm{AEA}}\) and CLKB \(\uparrow\) to \(\overline{\mathrm{AEB}}\) & 1 & 8 & 1 & 10 & 1 & 12 & ns \\
\hline \(t^{\text {pd }}\) (C-AF) & Propagation delay time, CLKA \(\uparrow\) to \(\overline{A F A}\) and CLKB \(\uparrow\) to \(\overline{\mathrm{AFB}}\) & 1 & 8 & 1 & 10 & 1 & 12 & ns \\
\hline tpd(C-MF) & Propagation delay time, CLKA个 to \(\overline{M B F 1}\) low or \(\overline{M B F 2}\) high and CLKB \(\uparrow\) to \(\overline{M B F 2}\) low or MBF1 high & 0 & 8 & 0 & 10 & 0 & 12 & ns \\
\hline tpd(C-MR) & Propagation delay time, CLKA \(\uparrow\) to \(\mathrm{BO}-\mathrm{B} 35 \dagger\) and CLKB \(\uparrow\) to A0-A35 \(\ddagger\) & 3 & 13.5 & 3 & 15 & 3 & 17 & ns \\
\hline \(t_{\text {pd }}(\mathrm{M}-\mathrm{DV})\) & Propagation delay time, MBA to A0-A35 valid and MBB to B0-B35 valid & 3 & 11 & 3 & 13 & 3 & 15 & ns \\
\hline \({ }^{\text {tpd }}\) (R-F) & Propagation delay time, \(\overline{\mathrm{RST}} \overline{1}\) low to \(\overline{\mathrm{AEB}}\) low, \(\overline{\mathrm{AFA}}\) high, and \(\overline{M B F 1}\) high, and \(\overline{\text { RST2 }}\) low to \(\overline{A E A}\) low, \(\overline{\mathrm{AFB}}\) high, and \(\overline{\text { MBF2 }}\) high & 1 & 15 & 1 & 20 & 1 & 30 & ns \\
\hline ten & Enable time, \(\overline{C S A}\) and \(W \bar{R} A\) low to A0-A35 active and \(\overline{C S B}\) low and \(\overline{\mathrm{W}} / \mathrm{RB}\) high to \(\mathrm{B} 0-\mathrm{B} 35\) active & 2 & 12 & 2 & 13 & 2 & 14 & ns \\
\hline \({ }^{\text {d dis }}\) & Disable time, \(\overline{C S A}\) or W/R̄A high to A0-A35 at high impedance and \(\overline{\mathrm{CSB}}\) high or \(\overline{\mathrm{W}} / \mathrm{RB}\) low to \(\mathrm{BO}-\mathrm{B} 35\) at high impedance & 1 & 11 & 1 & 12 & 1 & 14 & ns \\
\hline
\end{tabular}
\(\dagger\) Writing data to the mail1 register when the B0-B35 outputs are active and MBB is high
\(\ddagger\) Writing data to the mail 2 register when the AO-A35 outputs are active and MBA is high

\section*{TYPICAL CHARACTERISTICS}

SUPPLY CURRENT
vs
CLOCK FREQUENCY


Figure 17

\section*{calculating power dissipation}

With ICC(f) taken from Figure 17, the dynamic power \(\left(\mathrm{P}_{\mathrm{d}}\right)\) based on all data outputs changing states on each read can be calculated by:
\[
P_{d}=V_{C C} \times\left[l_{C C(f)}+\left(N \times \Delta l_{C C} \times d c\right)\right]+\sum\left(C_{L} \times V_{C C}^{2} \times f_{0}\right)
\]

A more accurate total power \(\left(\mathrm{P}_{\mathrm{T}}\right)\) can be calculated if quiescent power \((\mathrm{Pq})\) is also taken into consideration. Quiescent power ( \(\mathrm{P}_{\mathrm{q}}\) ) can be calculated by:
\[
\mathrm{P}_{\mathrm{q}}=\mathrm{V}_{\mathrm{CC}} \times\left[\operatorname{llcC}(l)+\left(\mathrm{N} \times \Delta \mathrm{I}_{\mathrm{Cc}} \times \mathrm{dc}\right)\right]
\]

Total power would be:
\[
\mathrm{P}_{\mathrm{T}}=\mathrm{P}_{\mathrm{d}}+\mathrm{P}_{\mathrm{q}}
\]

The above equations provide worst-case power calculations.
Where:
\(\mathrm{N}=\) number of inputs driven by TTL levels
\(\Delta \mathrm{l}_{\mathrm{CC}}=\) increase in power supply current for each input at a TTL high level
\(\mathrm{dc}=\) duty cycle of inputs at a TTL high level of 3.4 V
\(\mathrm{C}_{\mathrm{L}}=\) output capacitance load
\(\mathrm{f}_{\mathrm{o}}=\) switching frequency of an output
\(\mathrm{I}_{\mathrm{CC}(\mathrm{I})}=\) idle current, supply current when FIFO is idle \(\approx \mathrm{pF} \times \mathrm{f}_{\text {clock }}=0.2 \times \mathrm{f}_{\mathrm{clock}}\)
(current is due to free-running clocks)
pF
\(\mathrm{I}_{\mathrm{CC}(\mathrm{f})}=\) power factor

\section*{PARAMETER MEASUREMENT INFORMATION}


LOAD CIRCUIT


NOTE A: Includes probe and jig capacitance
Figure 18. Load Circuit and Voltage Waveforms
- Free-Running CLKA and CLKB Can Be Asynchronous or Coincident
- Two Independent \(512 \times 32\) Clocked FIFOs Buffering Data in Opposite Directions
- Read Retransmit Capability From FIFO on Port B
- Mailbox-Bypass Register for Each FIFO
- Programmable Almost-Full and Almost-Empty Flags
- Microprocessor Interface Control Logic
- IRA, ORA, \(\overline{\mathrm{AEA}}\), and \(\overline{\mathrm{AFA}}\) Flags Synchronized by CLKA
- IRB, ORB, \(\overline{\mathrm{AEB}}\), and \(\overline{\mathrm{AFB}}\) Flags Synchronized by CLKB
- Low-Power 0.8-Micron Advanced CMOS Technology
- Supports Clock Frequencies up to 67 MHz
- Fast Access Times of 11 ns
- Available in Space-Saving 120-Pin Thin Quad Flat (PCB) and 132-Pin Quad Flat (PQ) Packages


NC - No internal connection


NC - No internal connection
\(\dagger\) Uses Yamaichi socket IC51-1324-828

\section*{description}

The SN74ACT3638 is a high-speed, low-power CMOS clocked bidirectional FIFO memory. It supports clock frequencies up to 67 MHz and has read access times as fast as 11 ns . Two independent \(512 \times 32\) dual-port SRAM FIFOs on board the chip buffer data in opposite directions. The FIFO memory buffering data from port A to port B has retransmit capability, which allows previously read data to be accessed again. Each FIFO has flags to indicate empty and full conditions and two programmable flags (almost full and almost empty) to indicate when a selected number of words is stored in memory. Communication between each port can bypass the FIFOs via two 32 -bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. Two or more devices can be used in parallel to create wider data paths.

The SN74ACT3638 is a clocked FIFO, which means each port employs a synchronous interface. All data transfers through a port are gated to the low-to-high transition of a continuous (free-running) port clock by enable signals. The continuous clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses with synchronous control.

The input-ready (IRA, IRB) flags and almost-full ( \(\overline{\mathrm{AFA}}, \overline{\mathrm{AFB}}\) ) flags of the SN74ACT3638 are two-stage synchronized to the port clock that writes data to its array. The output-ready (ORA, ORB) flags and almost-empty ( \(\overline{\mathrm{AEA}}, \overline{\mathrm{AEB}}\) ) flags of the SN74ACT3638 are two-stage synchronized to the port clock that reads data from its array. Offsets for the almost-full and almost-empty flags of both FIFOs can be programmed from port A.
The SN74ACT3638 is characterized for operation from \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\).
For more information on this device family, see the application report FIFO Mailbox-Bypass Registers: Using Bypass Registers to Initialize DMA Control in the 1996 High-Performance FIFO Memories Designer's Handbook, literature number SCAA012A.
functional block diagram


\section*{Terminal Functions}
\begin{tabular}{|c|c|c|}
\hline TERMINAL NAME & I/O & DESCRIPTION \\
\hline A0-A31 & 1/0 & Port-A data. The 32-bit bidirectional data port for side A. \\
\hline \(\overline{\text { AEA }}\) & \[
\begin{gathered}
\mathrm{O} \\
\text { (port A) }
\end{gathered}
\] & Port-A almost-empty flag. Programmable almost-empty flag synchronized to CLKA. \(\overline{A E A}\) is low when the number of words in FIFO2 is less than or equal to the value in the aimost-empty A offset register, X2. \\
\hline \(\overline{\text { AEB }}\) & O (port B) & Port-B almost-empty flag. Programmable almost-empty flag synchronized to CLKB. \(\overline{A E B}\) is low when the number of words in FIFO1 is less than or equal to the value in the almost-empty B offset register, X1. \\
\hline \(\overline{\text { AFA }}\) & \[
\begin{gathered}
\mathrm{O} \\
\text { (port } \mathrm{A})
\end{gathered}
\] & Port-A almost-full flag. Programmable almost-full flag synchronized to CLKA. \(\overline{\text { AFA }}\) is low when the number of empty locations in FIFO1 is less than or equal to the value in the almost-full A offset register, Y 1. \\
\hline \(\overline{\text { AFB }}\) & 0 (port B) & Port-B almost-full flag. Programmable almost-full flag synchronized to CLKB. \(\overline{\mathrm{AFB}}\) is low when the number of empty locations in FIFO2 is less than or equal to the value in the almost full B offset register, Y2. \\
\hline B0-B31 & 1/O & Port-B data. The 32-bit bidirectional data port for side B. \\
\hline CLKA & 1 & Port-A clock. CLKA is a continuous clock that synchronizes all data transfers through port \(A\) and can be asynchronous or coincident to CLKB. IRA, ORA, \(\overline{\mathrm{AFA}}\), and \(\overline{\mathrm{AEA}}\) are synchronous to the low-to-high transition of CLKA. \\
\hline CLKB & 1. & Port-B clock. CLKB is a continuous clock that synchronizes all data transfers through port \(B\) and can be asynchronous or coincident to CLKA. IRB, ORB, \(\overline{\mathrm{AFB}}\), and \(\overline{\mathrm{AEB}}\) are synchronous to the low-to-high transition of CLKB. \\
\hline \(\overline{\mathrm{CSA}}\) & 1 & Port-A chip select. CSA must be low to enable a low-to-high transition of CLKA to read or write data on port A. The A0-A31 outputs are in the high-impedance state when CSA is high. \\
\hline \(\overline{\text { CSB }}\) & 1 & Port-B chip select. \(\overline{C S B}\) must be low to enable a low-to-high transition of CLKB to read or write data on port B . The B0-B31 outputs are in the high-impedance state when \(\overline{C S B}\) is high. \\
\hline ENA & 1 & Port-A enable. ENA must be high to enable a low-to-high transition of CLKA to read or write data on port A. \\
\hline ENB & 1 & Port-B enable. ENB must be high to enable a low-to-high transition of CLKB to read or write data on port B. \\
\hline FS1, FS0 & 1 & Flag-offset selects. The low-to-high transition of a FIFO reset input latches the values of FS0 and FS1. If either FS0 or FS1 is high when a reset input goes high, one of three preset values is selected as the offset for the FIFO almost-full and almost-empty flags. If both FIFOs are reset simultaneously and both FS0 and FS1 are low when RST1 and RST2 go high, the first four writes to FIFO1 program the almost-full and almost-empty offsets for both FIFOs. \\
\hline IRA & \[
\underset{(\text { port } A)}{O}
\] & Port-A input-ready flag. IRA is synchronized to the low-to-high transition of CLKA. When IRA is low, FIFO1 is full and writes to its array are disabled. When FIFO1 is in retransmit mode, IRA indicates when the memory has been filled to the point of the retransmit data and prevents further writes. IRA is set low when FIFO1 is reset and is set high on the second low-to-high transition of CLKA after reset. \\
\hline IRB & \[
\underset{(\text { port B) }}{\mathrm{O}}
\] & Port-B input-ready flag. IRB is synchronized to the low-to-high transition of CLKB. When IRB is low, FIFO2 is full and writes to its array are disabled. IRB is set low when FIFO2 is reset and is set high on the second low-to-high transition of CLKB after reset. \\
\hline MBA & 1 & Port-A mailbox select. A high level on MBA chooses a mailbox register for a port-A read or write operation. When the A0-A31 outputs are active, a high level on MBA selects data from the mail2 register for output and a low level selects FIFO2 output-register data for output. \\
\hline MBB & 1 & Port-B mailbox select. A high level on MBB chooses a mailbox register for a port-B read or write operation. When the B0-B31 outputs are active, a high level on MBB selects data from the mail1 register for output and a low level selects FIFO1 output-register data for output. \\
\hline \(\overline{\text { MBF1 }}\) & 0 & Mail1 register flag. \(\overline{\mathrm{MBF}}\) is set low by the low-to-high transition of CLKA that writes data to the mail1 register. Writes to the mail1 register are inhibited while \(\overline{M B F 1}\) is low. \(\overline{M B F 1}\) is set high by a low-to-high transition of CLKB when a port-B read is selected and MBB is high. \(\overline{\text { MBF1 }}\) is set high when FIFO1 is reset. \\
\hline \(\overline{\text { MBF2 }}\) & 0 & Mail2 register flag. \(\overline{M B F 2}\) is set low by the low-to-high transition of CLKB that writes data to the mail2 register. Writes to the mail2 register are inhibited while \(\overline{M B F 2}\) is low. \(\overline{M B F 2}\) is set high by a low-to-high transition of CLKA when a port-A read is selected and MBA is high. \(\overline{\text { MBF2 }}\) is set high when FIFO2 is reset. \\
\hline ORA & \[
\begin{gathered}
\mathrm{O} \\
(\text { port } A)
\end{gathered}
\] & Port-A output-ready flag. ORA is synchronized to the low-to-high transition of CLKA. When ORA is low, FIFO2 is empty and reads from its memory are disabled. Ready data is present on the output register of FIFO2 when ORA is high. ORA is forced low when FIFO2 is reset and goes high on the third low-to-high transition of CLKA after a word is loaded to empty memory. \\
\hline
\end{tabular}

\title{
Terminal Functions (Continued)
}
\begin{tabular}{|c|c|c|}
\hline TERMINAL NAME & 1/0 & DESCRIPTION \\
\hline ORB & \[
\underset{\text { (port B) }}{\mathrm{O}}
\] & Port-B output-ready flag. ORB is synchronized to the low-to-high transition of CLKB. When ORB is low, FIFO1 is empty and reads from its memory are disabled. Ready data is present on the output register of FIFO1 when ORB is high. ORB is forced low when FIFO1 is reset and goes high on the third low-to-high transition of CLKB after a word is loaded to empty memory. \\
\hline \(\overline{\text { RDYA }}\) & \[
\begin{gathered}
\mathrm{O} \\
\text { (port A) }
\end{gathered}
\] & Port-A ready. A high on W/信A selects the inverted state of IRA for output on \(\overline{R D Y A}\), and a low on W/ \(\bar{R} A\) selects the inverted state of ORA for output on RDYA. \\
\hline \(\overline{\mathrm{RDYB}}\) & \[
\begin{gathered}
\mathrm{O} \\
\text { (port B) }
\end{gathered}
\] & Port-B ready. A low on \(\bar{W} / R B\) selects the inverted state of IRB for output on \(\overline{R D Y B}\), and a high on \(\bar{W} / R B\) selects the inverted state of ORB for output on \(\overline{R D Y B}\). \\
\hline RFM & 1 & FIFO1 read from mark. When FIFO1 is in retransmit mode, a high on RFM enables a low-to-high transition of CLKB to reset the FIFO1 read pointer to the retransmit location and output the first retransmit data. \\
\hline \(\overline{\mathrm{RST}} 1\) & 1 & FIFO1 reset. To reset FIFO1, four low-to-high transitions of CLKA and four low-to-high transitions of CLKB must occur while \(\overline{\operatorname{RST} 1}\) is low. The low-to-high transition of \(\overline{\operatorname{RST} 1}\) latches the status of FSO and FS1 for \(\overline{\mathrm{AFA}}\) and \(\overline{\mathrm{AEB}}\) offset selection. FIFO1 must be reset upon power up before data is written to its RAM. \\
\hline \(\overline{\mathrm{RST}} 2\) & 1 & FIFO2 reset. To reset FIFO2, four low-to-high transitions of CLKA and four low-to-high transitions of CLKB must occur while \(\overline{R S T 2}\) is low. The low-to-high transition of \(\overline{\operatorname{RST} 2}\) latches the status of FSO and FS1 for \(\overline{\mathrm{AFB}}\) and \(\overline{\mathrm{AEA}}\) offset selection. FIFO2 must be reset upon power up before data is written to its RAM. \\
\hline RTM & 1 & FIFO1 retransmit mode. When RTM is high and valid data is present on the output of FIFO1, a low-to-high transition of CLKB selects the data for the beginning of a FIFO1 retransmit. The selected position remains the initial retransmit point until a low-to-high transition of CLKB occurs while RTM is low, which takes FIFO out of retransmit mode. \\
\hline W/RA & 1 & Port-A write/read select. A high on \(W / \bar{R} A\) selects a write operation and a low selects a read operation on port \(A\) for a low-to-high transition of CLKA. The AO-A31 outputs are in the high-impedance state when W/RA is high. \\
\hline \(\bar{W} / R B\) & 1 & Port-B write/read select. A low on \(\bar{W} / R B\) selects a write operation and a high selects a read operation on port B for a low-to-high transition of CLKB. The BO-B31 outputs are in the high-impedance state when W/RB is low. \\
\hline
\end{tabular}

\section*{detailed description}

\section*{reset}

The FIFO memories of the SN74ACT3638 are reset separately by taking their reset ( \(\overline{\operatorname{RST} 1}, \overline{\text { RST2 }}\) ) inputs low for at least four port-A clock (CLKA) and four port-B clock (CLKB) low-to-high transitions. The reset inputs can switch asynchronously to the clocks. A FIFO reset initializes the internal read and write pointers and forces the input-ready flag (IRA, IRB) low, the output-ready flag (ORA, ORB) low, the almost-empty flag ( \(\overline{\text { AEA }}, \overline{\mathrm{AEB}}\) ) low, and the almost-full flag ( \(\overline{\mathrm{AFA}}, \overline{\mathrm{AFB}}\) ) high. Resetting a FIFO also forces the mailbox flag ( \(\overline{\mathrm{MBF}}, \overline{\mathrm{MBF}}\) ) of the parallel mailbox register high. After a FIFO is reset, its input-ready flag is set high after two clock cycles to begin normal operation. A FIFO must be reset after power up before data is written to its memory.
A low-to-high transition on a FIFO reset ( \(\overline{\mathrm{RST}}, \overline{\mathrm{RST}}\) ) input latches the value of the flag-select (FS0, FS1) inputs for choosing the almost-full and almost-empty offset programming method (see almost-empty and almost-full flag offset programming).

\section*{almost-empty flag and almost-full flag offset programming}

Four registers in the SN74ACT3638 are used to hold the offset values for the almost-empty and almost-full flags. The port-B almost-empty flag ( \(\overline{\mathrm{AEB}}\) ) offset register is labeled X1, and the port-A almost-empty flag ( \(\overline{\mathrm{AEA}}\) ) offset register is labeled X 2 . The port-A almost-full flag ( \(\overline{\mathrm{AFA}})\) offset register is labeled Y 1 , and the port-B almost-full flag ( \(\overline{\mathrm{AFB}}\) ) offset register is labeled Y2. The index of each register name corresponds to its FIFO number. The offset registers can be loaded with preset values during the reset of a FIFO or they can be programmed from port A (see Table 1).
almost-empty flag and almost-full flag offset programming (continued)
Table 1. Flag Programming
\begin{tabular}{|c|c|c|c|c|c|}
\hline FS1 & FS0 & RST1 & RST2 & X1 AND Y1 REGISTERS \(\dagger\) & X2 AND Y2 REGISTERS \(\ddagger\) \\
\hline H & H & \(\uparrow\) & X & 64 & X \\
H & H & \(X\) & \(\uparrow\) & \(X\) & 64 \\
H & L & \(\uparrow\) & \(X\) & 16 & \(X\) \\
H & L & \(X\) & \(\uparrow\) & \(X\) & 16 \\
L & \(H\) & \(\uparrow\) & \(X\) & 8 & \(X\) \\
L & \(H\) & \(X\) & \(\uparrow\) & \(X\) & 8 \\
L & L & \(\uparrow\) & \(\uparrow\) & Programmed from port A & Programmed from port A \\
\hline
\end{tabular}
\(\dagger \mathrm{X1}\) register holds the offset for \(\overline{\mathrm{AEB}} ; \mathrm{Y} 1\) register holds the offiset for \(\overline{\mathrm{AFA}}\).
\(\ddagger \mathrm{X} 2\) register holds the offiset for \(\overline{\mathrm{AEA}} ; \mathrm{Y} 2\) register holds the offset for \(\overline{\mathrm{AFB}}\).

To load the almost-empty flag and almost-full flag offset registers of a FIFO with one of the three preset values listed in Table 1, at least one of the flag-select inputs must be high during the low-to-high transition of its reset input. For example, to load the preset value of 64 into X 1 and Y1, FSO and FS1 must be high when FIFO1 reset ( \(\overline{\mathrm{RST1}})\) returns high. Flag-offset registers associated with FIFO2 are loaded with one of the preset values in the same way with FIFO2 reset (ㅈST2). When using one of the preset values for the flag offsets, the FIFOs can be reset simultaneously or at different times.

To program the X1, X2, Y1, and Y2 registers from port A, both FIFOs should be reset simultaneously with FS0 and FS1 low during the low-to-high transition of the reset inputs. After this reset is complete, the first four writes to FIFO1 do not store data in RAM but load the offset registers in the order Y1, X1, Y2, X2. Each offset register uses port-A (A8-A0) inputs, with A8 as the most-significant bit. Each register value can be programmed from 1 to 508. After all the offset registers are programmed from port \(A\), the port-B input-ready flag (IRB) is set high and both FIFOs begin normal operation.

\section*{FIFO write/read operation}

The state of the port-A data (AO-A31) outputs is controlled by the port-A chip select \((\overline{\mathrm{CSA}})\) and the port-A write/read select (W/ \(\bar{R} A\) ). The A0-A31 outputs are in the high-impedance state when either \(\overline{\operatorname{CSA}}\) or \(W / \bar{R} A\) is high. The A0-A31 outputs are active when both \(\overline{C S A}\) and \(W / \bar{R} A\) are low.

Data is loaded into FIFO1 from the A0-A31 inputs on a low-to-high transition of CLKA when \(\overline{\mathrm{CSA}}\) is low, W/RA is high, ENA is high, MBA is low, and IRA is high. Data is read from FIFO2 to the AO-A31 outputs by a low-to-high transition of CLKA when CSA is low, W/RA is low, ENA is high, MBA is low, and ORA is high (see Table 2). FIFO reads and writes on port A are independent of any concurrent port-B operation.

Table 2. Port-A Enable Function Table
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline\(\overline{\text { CSA }}\) & W/R̄A & ENA & MBA & CLKA & A0-A31 OUTPUTS & PORT FUNCTION \\
\hline H & X & X & X & X & In high-impedance state & None \\
L & H & L & X & X & In high-impedance state & None \\
L & H & H & L & \(\uparrow\) & In high-impedance state & FIFO1 write \\
L & H & H & H & \(\uparrow\) & In high-impedance state & Mail1 write \\
L & L & L & L & X & Active, FIFO2 output register & None \\
L & L & H & L & \(\uparrow\) & Active, FIFO2 output register & FIFO2 read \\
L & L & L & H & X & Active, mail2 register & None \\
L & L & H & H & \(\uparrow\) & Active, mail2 register & Mail2 read (set MBF2 high) \\
\hline
\end{tabular}

\section*{CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY}

\section*{FIFO write/read operation (continued)}

The port-B control signals are identical to those of port \(A\) with the exception that the port- B write/read select ( \(\overline{\mathrm{W}} / \mathrm{RB}\) ) is the inverse of the port-A write/read select ( \(W / \overline{\mathrm{R}} A\) ). The state of the port-B data ( \(\mathrm{B} 0-\mathrm{B} 31\) ) outputs is controlled by the port-B chip select ( \(\overline{\mathrm{CSB}}\) ) and the port-B write/read select ( \(\overline{\mathrm{W}} / \mathrm{RB}\) ). The B0-B31 outputs are in the high-impedance state when either \(\overline{C S B}\) is high or \(\bar{W} / R B\) is low. The \(B 0-B 31\) outputs are active when \(\overline{\mathrm{CSB}}\) is low and \(\bar{W} / R B\) is high.
Data is loaded into FIFO2 from the B0-B31 inputs on a low-to-high transition of CLKB when \(\overline{\text { CSB }}\) is low, \(\bar{W} / R B\) is low, ENB is high, MBB is low, and IRB is high. Data is read from FIFO1 to the BO-B31 outputs by a low-to-high transition of CLKB when CSB is low, \(\bar{W} / R B\) is high, ENB is high, MBB is low, and ORB is high (see Table 3). FIFO reads and writes on port B are independent of any concurrent port-A operation.

Table 3. Port-B Enable Function Table
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline\(\overline{\text { CSB }}\) & \(\overline{\text { W }}\) /RB & ENB & MBB & CLKB & B0-B31 OUTPUTS & PORT FUNCTION \\
\hline H & X & X & X & X & In high-impedance state & None \\
L & L & L & X & X & In high-impedance state & None \\
L & L & H & L & \(\uparrow\) & In high-impedance state & FIFO2 write \\
L & L & H & H & \(\uparrow\) & In high-impedance state & Mail2 write \\
L & H & L & L & X & Active, FIFO1 output register & None \\
L & H & H & L & \(\uparrow\) & Active, FIFO1 output register & FIFO1 read \\
L & H & L & H & X & Active, mail1 register & None \\
L & H & H & H & \(\uparrow\) & Active, mail1 register & Mail1 read (set MBF1 high) \\
\hline
\end{tabular}

The setup- and hold-time constraints to the port clocks for the port-chip selects and write/read selects are only for enabling write and read operations and are not related to high-impedance control of the data outputs. If a port enable is low during a clock cycle, the port-chip select and write/read select can change states during the setup- and hold-time window of the cycle.
When a FIFO output-ready flag is low, the next data word is sent to the FIFO output register automatically by the low-to-high transition of the port clock that sets the output-ready flag high. When the output-ready flag is high, an available data word is clocked to the FIFO output register only when a FIFO read is selected by the port-chip select, write/read select, enable, and mailbox select.

\section*{synchronized FIFO flags}

Each FIFO is synchronized to its port clock through at least two flip-flop stages. This is done to improve flag-signal reliability by reducing the probability of metastable events when CLKA and CLKB operate asynchronously to one another (see the application report Metastability Performance of Clocked FIFOs in the 1996 High-Performance FIFO Memories Data Book, literature number SCAD003C). ORA, AEA, IRA, and AFA are synchronized to CLKA. ORB, \(\overline{\mathrm{AEB}}\), IRB, and \(\overline{\mathrm{AFB}}\) are synchronized to CLKB. Tables 4 and 5 show the relationship of each port flag to FIFO1 and FIFO2.

\section*{synchronized FIFO flags (continued)}

Table 4. FIFO1 Flag Operation
\begin{tabular}{|c|cc|cc|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
NUMBER OF WORDS \\
IN FIFO1t \(\ddagger\)
\end{tabular}} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
SYNCHRONIZED \\
TO CLKB
\end{tabular}} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
SYNCHRONIZED \\
TO CLKA
\end{tabular}} \\
\cline { 2 - 5 } & ORB & \(\overline{\text { AEB }}\) & \(\overline{\text { AFA }}\) & IRA \\
\hline O & L & L & H & H \\
1 to X1 & H & L & H & H \\
\((X 1+1)\) to \([512-(\mathrm{Y} 1+1)]\) & H & H & H & H \\
\((512-Y 1)\) to 511 & H & H & L & H \\
512 & H & H & L & L \\
\hline
\end{tabular}
\(\dagger \mathrm{X} 1\) is the almost-empty offiset for FIFO1 used by \(\overline{\mathrm{AEB}}\). Y1 is the almost-full offset for FIFO1 used by AFA. Both X1 and Y1 are selected during a reset of FIFO1 or programmed from port A.
\(\ddagger\) When a word loaded to an empty FIFO is shifted to the output register, its previous FIFO memory location is free.

Table 5. FIFO2 Flag Operation
\begin{tabular}{|c|cc|cc|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
NUMBER OF WORDS \\
IN FIFO2 \(\ddagger \S\)
\end{tabular}} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
SYNCHRONIZED \\
TO CLKA
\end{tabular}} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
SYNCHRONIZED \\
TO CLKB
\end{tabular}} \\
\cline { 2 - 6 } & ORA & \(\overline{\text { AEA }}\) & \(\overline{\text { AFB }}\) & IRB \\
\hline 0 & L & L & H & H \\
1 to X2 & H & L & H & H \\
\((\mathrm{X} 2+1)\) to \([512-(\mathrm{Y} 2+1)]\) & H & H & H & H \\
\((512-\mathrm{Y} 2)\) to 511 & H & H & L & H \\
512 & H & H & L & L \\
\hline
\end{tabular}
\(\ddagger\) When a word loaded to an empty FIFO is shifted to the output register, its previous FIFO memory location is free.
\(\S \mathrm{X} 2\) is the almost-empty offset for FIFO2 used by \(\overline{\text { AEA }}\). Y2 is the almost-full ofiset for FIFO2 used by \(\overline{\text { AFB. Both X2 and } Y 2 \text { are selected during a reset }}\) of FIFO2 or programmed from port A.

\section*{output-ready flags (ORA, ORB)}

The output-ready flag of a FIFO is synchronized to the port clock that reads data from its array. When the output-ready flag is high, new data is present in the FIFO output register. When the output-ready flag is low, the previous data word is present in the FIFO output register and attempted FIFO reads are ignored.
A FIFO read pointer is incremented each time a new word is clocked to its output register. The state machine that controls an output-ready flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is empty, empty +1 , or empty +2 . From the time a word is written to a FIFO, it can be shifted to the FIFO output register in a minimum of three cycles of the output-ready flag synchronizing clock; therefore, an output-ready flag is low if a word in memory is the next data to be sent to the FIFO output register and three cycles of the port clock that reads data from the FIFO have not elapsed since the time the word was written. The output-ready flag of the FIFO remains low until the third low-to-high transition of the synchronizing clock occurs, simultaneously forcing the output-ready flag high and shifting the word to the FIFO output register.
A low-to-high transition on an output-ready flag synchronizing clock begins the first synchronization cycle of a write if the clock transition occurs at time \(\mathrm{t}_{\text {sk } 1}\), or greater, after the write. Otherwise, the subsequent clock cycle can be the first synchronization cycle (see Figures 7 and 8 ).

\section*{input-ready flags (IRA, IRB)}

The input-ready flag of a FIFO is synchronized to the port clock that writes data to its array. When the input-ready flag is high, a memory location is free in the SRAM to receive new data. No memory locations are free when the input-ready flag is low and attempted writes to the FIFO are ignored.
Each time a word is written to a FIFO, its write pointer is incremented. The state machine that controls an input-ready flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is full, full -1 , or full- -2 . From the time a word is read from a FIFO, its previous memory location is ready to be written in a minimum of two cycles of the input-ready flag synchronizing clock; therefore, an input-ready flag is low if less than two cycles of the input-ready flag synchronizing clock have elapsed since the next memory write location has been read. The second low-to-high transition on the input-ready flag synchronizing clock after the read sets the input-ready flag high.
A low-to-high transition on an input-ready flag synchronizing clock begins the first synchronization cycle of a read if the clock transition occurs at time \(t_{\text {sk1 }}\), or greater, after the read. Otherwise, the subsequent clock cycle can be the first synchronization cycle (see Figures 9 and 10).

\section*{ready flags ( \(\overline{R D Y A}, \overline{R D Y B}\) )}

A ready flag is provided on each port to show if the transmitting or receiving FIFO chosen by the port write/read select is available for data transfer. The port-A ready flag ( \(\overline{\mathrm{RDYA}}\) ) outputs the complement of the IRA flag when \(W / \bar{R} A\) is high and the complement of the ORA flag when \(W / \bar{R} A\) is low. The port-B ready flag ( \(\overline{\mathrm{RDYB}}\) ) outputs the complement of the IRB flag when \(\bar{W} / R B\) is low the the complement of the ORB flag when \(\bar{W} / R B\) is high (see Figures 11 and 12).

\section*{almost-empty flags ( \(\overline{A E A}, \overline{A E B}\) )}

The almost-empty flag of a FIFO is synchronized to the port clock that reads data from its array. The state machine that controls an almost-empty flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is almost empty, almost empty +1 , or almost empty +2 . The almost-empty state is defined by the contents of register X1 for \(\overline{A E B}\) and register X2 for \(\overline{\mathrm{AEA}}\). These registers are loaded with preset values during a FIFO reset or programmed from port A (see almost-empty flag and almost-full flag offset programming). A FIFO is almost empty when it contains X or less words in memory and is no longer almost empty when it contains \((X+1)\) or more words. Note that a data word present in the FIFO output register has been read from memory.
Two low-to-high transitions of the almost-empty flag synchronizing clock are required after a FIFO write for its almost-empty flag to reflect the new level of fill; therefore, the almost-empty flag of a FIFO containing ( \(\mathrm{X}+1\) ) or more words remains low if two cycles of its synchronizing clock have not elapsed since the write that filled the memory to the \((X+1)\) level. An almost-empty flag is set high by the second low-to-high transition of its synchronizing clock after the FIFO write that fills memory to the \((X+1)\) level. A low-to-high transition of an almost-empty flag synchronizing clock begins the first synchronization cycle if it occurs at time \(\mathrm{t}_{\mathrm{sk} 2}\), or greater, after the write that fills the FIFO to ( \(\mathrm{X}+1\) ) words. Otherwise, the subsequent synchronizing clock cycle can be the first synchronization cycle (see Figures 13 and 14).

\section*{almost-full flags ( \(\overline{A F A}, \overline{A F B}\) )}

The almost-full flag of a FIFO is synchronized to the port clock that writes data to its array. The state machine that controls an almost-full flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is almost full, almost full-1, or almost full-2. The almost-full state is defined by the contents of register Y 1 for \(\overline{\mathrm{AFA}}\) and register Y 2 for \(\overline{\mathrm{AFB}}\). These registers are loaded with preset values during a FIFO reset or programmed from port A (see almost-empty flag and almost-full flag offset programming). A FIFO is almost full when it contains ( \(512-\mathrm{Y}\) ) or more words in memory and is not almost full when it contains [512-( \(\mathrm{Y}+1\) )] or less words. A data word present in the FIFO output register has been read from memory.
almost-full flags \((\overline{A F A}, \overline{A F B})\) (continued)
Two low-to-high transitions of the almost-full flag synchronizing clock are required after a FIFO read for its almost-full flag to reflect the new level of fill; therefore, the almost-full flag of a FIFO containing [512-( \(\mathrm{Y}+1\) )] or less words remains low if two cycles of its synchronizing clock have not elapsed since the read that reduced the number of words in memory to [512-(Y+1)]. An almost-full flag is set high by the second low-to-high transition of its synchronizing clock after the FIFO read that reduces the number of words in memory to [512-( \(\mathrm{Y}+1)\) ]. A low-to-high transition of an almost-full flag synchronizing clock begins the first synchronization cycle if it occurs at time \(\mathrm{t}_{\text {sk2 }}\), or greater, after the read that reduces the number of words in memory to [512-(Y+1)]. Otherwise, the subsequent synchronizing clock cycle may be the first synchronization cycle (see Figures 15 and 16).

\section*{synchronous retransmit}

The synchronous retransmit feature of the SN74ACT3638 allows FIFO1 data to be read repeatedly starting at a user-selected position. FIFO1 is first put into retransmit mode to select a beginning word and prevent on-going FIFO write operations from destroying retransmit data. Data vectors with a minimum length of three words can retransmit repeatedly starting at the selected word. FIFO1 can be taken out of retransmit mode at any time and allow normal operation.
FIFO1 is put in retransmit mode by a low-to-high transition on CLKB when the retransmit-mode (RTM) input is high and ORB is high. This rising CLKB edge marks the data present in the FIFO1 output register as the first retransmit data. FIFO1 remains in retransmit mode until a low-to-high transition occurs while RTM is low.
When two or more reads have been completed past the initial retransmit word, a retransmit is initiated by a low-to-high transition on CLKB when the read-from-mark (RFM) input is high. This rising CLKB edge shifts the first retransmit word to the FIFO1 output register and subsequent reads can begin immediately. Retransmit loops can be done endlessly while FIFO1 is in retransmit mode. RFM should not be high during the CLKB rising edge that takes the FIFO1 out of retransmit mode.
When FIFO1 is put into retransmit mode, it operates with two read pointers. The current read pointer operates normally, incrementing each time a new word is shifted to the FIFO1 output register and used by the ORB and \(\overline{\mathrm{AEB}}\) flags. The shadow read pointer stores the SRAM location at the time FIFO1 is put into retransmit mode and does not change until FIFO1 is taken out of retransmit mode. The shadow read pointer is used by the IRA and \(\overline{\text { AFA }}\) flags. Data writes can proceed while FIFO1 is in retransmit mode, \(\overline{\text { AFA }}\) is set low by the write that stores ( 512 - Y1) words after the first retransmit word, and IR is set low by the 512 th write after the first retransmit word.
When FIFO1 is in retransmit mode and RFM is high, a rising CLKB edge loads the current read pointer with the shadow read-pointer value and the ORB flag reflects the new level of fill immediately. If the retransmit changes the FIFO1 status out of the almost-empty range, up to two CLKB rising edges after the retransmit cycle are needed to switch \(\overline{A E B}\) high (see Figure 18). The rising CLKB edge that takes FIFO1 out of retransmit mode shifts the read pointer used by the IRA and \(\overline{\text { AFA }}\) flags from the shadow to the current read pointer. If the change of read pointer used by IRA and \(\overline{\text { AFA }}\) should cause one or both flags to transition high, at least two CLKA synchronizing cycles are needed before the flags reflect the change. A rising CLKA edge after FIFO1 is taken out of retransmit mode is the first synchronizing cycle of IRA if it occurs at time \(\mathrm{t}_{\mathrm{sk} 1}\) or greater after the rising CLKB edge (see Figure 19). A rising CLKA edge after FIFO1 is taken out of retransmit mode is the first synchronizing cycle of \(\overline{A F A}\) if it occurs at time \(\mathrm{t}_{\text {sk2 }}\), or greater, after the rising CLKB edge (see Figure 20).

\section*{mailbox registers}

Each FIFO has a 32-bit bypass register to pass command and control information between port A and port B without putting it in queue. The mailbox-select (MBA, MBB) inputs choose between a mail register and a FIFO for a port-data-transfer operation. A low-to-high transition on CLKA writes AO-A31 data to the mail1 register when a port-A write is selected by \(\overline{C S A}, W / \bar{R} A\), and ENA and with MBA high. A low-to-high transition on CLKB writes BO-B31 data to the mail2 register when a port-B write is selected by \(\overline{C S B}, \bar{W} / R B\), and \(E N B\) and with MBB high. Writing data to a mail register sets its corresponding flag ( \(\overline{\mathrm{MBF} 1}\) or \(\overline{\mathrm{MBF}}\) ) low. Attempted writes to a mail register are ignored while the mail flag is low.

\section*{CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY \\ SCAS228C-JUNE 1992-REVISED SEPTEMBER 1995}

\section*{mailbox registers (continued)}

When data outputs of a port are active, the data on the bus comes from the FIFO output register when the port-mailbox-select input is low and from the mail register when the port-mailbox-select input is high. The mail1 register flag ( \(\overline{\mathrm{MBF}}\) ) is set high by a low-to-high transition on CLKB when a port-B read is selected by \(\overline{\mathrm{CSB}}\), \(\bar{W} / R B\), and ENB and with MBB high. The mail2 register flag (MBF2) is set high by a low-to-high transition on CLKA when a port-A read is selected by \(\overline{C S A}, W / \bar{R} A\), and ENA and with MBA high. The data in a mail register remains intact after it is read and changes only when new data is written to the register.


Figure 1. FIFO1 Reset Loading X1 and Y1 With a Preset Value of Eight \(\dagger\)
\(\dagger\) FIFO2 is reset in the same manner to load \(X 2\) and \(Y 2\) with a preset value.

\(\dagger_{\text {sk } 1}\) is the minimum time between the rising CLKA edge and a rising CLKB edge for IRB to transition high in the next cycle. If the time between the rising edge of CLKA and rising edge of CLKB is less than tsk1, then IRB may transition high one cycle later than shown. NOTE A: \(\overline{C S A}=L, W / \bar{R} A=H, M B A=L\). It is not necessary to program offset register on consecutive clock cycles.

Figure 2. Programming the Almost-Full Flag and Almost-Empty Flag Offset Values After Reset


\footnotetext{
\(\dagger\) Written to FIFO1
}

Figure 3. Port-A Write-Cycle Timing for FIFO1

† Written to FIFO2
Figure 4. Port-B Write-Cycle Timing for FIFO2


Figure 5. Port-B Read-Cycle Timing for FIFO1


\footnotetext{
\(\dagger\) Read from FIFO2
}

Figure 6. Port-A Read-Cycle Timing for FIFO2

\section*{CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY}

SCAS228C-JUNE 1992 -REVISED SEPTEMBER 1995

\(\dagger_{t_{\text {sk } 1}}\) is the minimum time between a rising CLKA edge and a rising CLKB edge for ORB to transition high and to clock the next word to the FIFO1 output register in three CLKB cycles. If the time between the rising CLKA edge and rising CLKB edge is less than \(t_{\text {sk1 }}\), then the transition of ORB high and load of the first word to the output register may occur one CLKB cycle later than shown.

Figure 7. ORB-Flag Timing and First-Data-Word Fallthrough When FIFO1 Is Empty

\(\dagger_{\text {sk1 }}\) is the minimum time between a rising CLKB edge and a rising CLKA edge for ORA to transition high and to clock the next word to the FIFO2 output register in three CLKA cycles. If the time between the rising CLKB edge and rising CLKA edge is less than \(\mathrm{t}_{\text {sk } 1} 1\), then the transition of ORA high and load of the first word to the output register may occur one CLKA cycle later than shown.

Figure 8. ORA-Flag Timing and First-Data-Word Fallthrough When FIFO2 Is Empty

\(\dagger_{t_{\text {Sk } 1}}\) is the minimum time between a rising CLKB edge and a rising CLKA edge for IRA to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than \(\mathrm{t}_{\mathrm{sk} 1}\), then IRA may transition high one CLKA cycle later than shown.

Figure 9. IRA-Flag Timing and First Available Write When FIFO1 Is Full

\(t_{t_{s k} 1}\) is the minimum time between a rising CLKA edge and a rising CLKB edge for IRB to transition high in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than \(\mathrm{t}_{\mathbf{S k} 1}\), then IRB may transition high one CLKB cycle later than shown.

Figure 10. IRB-Flag Timing and First Available Write When FIFO2 Is Full

SN74ACT3638
\(512 \times 32 \times 2\)
CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY


Figure 11. W/ \(\overline{\mathrm{R}} A\) to \(\overline{\mathrm{RDYA}}\) Timing


Figure 12. \(\bar{W} / R B\) to \(\overline{\text { RDYB }}\) Timing

\(\dagger_{t_{\text {sk2 }}}\) is the minimum time between a rising CLKA edge and a rising CLKB edge for \(\overline{A E B}\) to transition high in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than \(t_{s k 2}\), then \(\overline{\mathrm{AEB}}\) may transition high one CLKB cycle later than shown.
NOTE B: FIFO1 write \((\overline{C S A}=L, W / \bar{R} A=H, M B A=L)\), FIFO1 read \((\overline{C S B}=L, \bar{W} / R B=H, M B B=L)\). Data in the FIFO1 output register has been read from the FIFO.

Figure 13. Timing for \(\overline{A E B}\) When FIFO1 Is Almost Empty

\(\dagger_{\mathrm{tk}}\) 2 is the minimum time between a rising CLKB edge and a rising CLKA edge for \(\overline{A E A}\) to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than \(t_{s k 2}\), then \(\overline{A E A}\) may transition high one CLKA cycle later than shown.
NOTE A: FIFO2 write ( \(\overline{\mathrm{CSB}}=\mathrm{L}, \overline{\mathrm{W}} / \mathrm{RB}=\mathrm{L}, \mathrm{MBB}=\mathrm{L})\), FIFO2 read \((\overline{\mathrm{CSA}}=\mathrm{L}, \mathrm{W} / \overline{\mathrm{R}} A=\mathrm{L}, \mathrm{MBA}=\mathrm{L})\). Data in the FIFO2 output register has been read from the FIFO.

Figure 14. Timing for \(\overline{A E A}\) When FIFO2 Is Almost Empty

\(\dagger_{t_{\text {sk2 }}}\) is the minimum time between a rising CLKA edge and a rising CLKB edge for \(\overline{\text { AFA }}\) to transition high in the next CLKA cycle. If the time between the rising CLKA edge and rising CLKB edge is less than \(t_{\text {sk2 }}\), then \(\overline{\text { AFA }}\) may transition high one CLKB cycle later than shown.
NOTE A: FIFO1 write ( \(\overline{C S A}=L, W / \bar{R} A=H, M B A=L\) ), FIFO1 read ( \(\overline{C S B}=L, \bar{W} / R B=H, M B B=L\) ). Data in the FIFO1 output register has been read from the FIFO.

Figure 15. Timing for \(\overline{\text { AFA }}\) When FIFO1 Is Almost Full

\(t^{t} t_{\text {sk2 }}\) is the minimum time between a rising CLKB edge and a rising CLKA edge for \(\overline{A F B}\) to transition high in the next CLKB cycle. If the time between the rising CLKB edge and rising CLKA edge is less than \(t_{s k 2}\), then \(\overline{A F B}\) may transition high one CLKA cycle later than shown.
NOTE A: FIFO2 write ( \(\overline{\mathrm{CSB}}=\mathrm{L}, \overline{\mathrm{W}} / \mathrm{RB}=\mathrm{L}, \mathrm{MBB}=\mathrm{L}), \mathrm{FIFO} 2\) read \((\overline{\mathrm{CSA}}=\mathrm{L}, \mathrm{W} / \overline{\mathrm{R}} A=\mathrm{L}, \mathrm{MBA}=\mathrm{L})\). Data in the FIFO2 output register has been read from the FIFO.

Figure 16. Timing for \(\overline{\mathrm{AFB}}\) When FIFO2 Is Almost Full

CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SCAS228C - JUNE 1992 - REVISED SEPTEMBER 1995


NOTE A: \(\overline{C S B}=L, \bar{W} / R B=H, M B B=L\). No input enables other than RTM and RFM are needed to control retransmit mode or begin a retransmit. Other enables are shown only to relate retransmit operations to the FIFO1 output register.

Figure 17. FIFO1 Retransmit Timing Showing Minimum Retransmit Length


NOTE \(A: X 1\) is the value loaded in the almost-full flag offset register.
Figure 18. \(\overline{\text { AEB }}\) Maximum Latency When Retransmit Increases the Number of Stored Words Above X1

\(\dagger_{t_{\text {sk }} 1}\) is the minimum time between a rising CLKB edge and a rising CLKA edge for IRA to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than tsk1, then IRA may transition high one CLKA cycle later than shown.

Figure 19. IRA Timing From the End of Retransmit Mode When One or More FIFO1 Write Locations Are Available

\(\dagger_{\mathrm{t}}{ }_{\text {sk2 }}\) is the minimum time between a rising CLKB edge and a rising CLKA edge for \(\overline{\text { AFA }}\) to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than \({ }^{\text {sk2 }}\), then \(\overline{\text { FFA }}\) may transition high one CLKA cycle later than shown. NOTE A: \(Y\) is the value loaded in the almost-full flag offset register.

Figure 20. \(\overline{\text { AFA }}\) Timing From the End of Retransmit Mode When (Y1 + 1) or More FIFO1 Write Locations Are Available


Figure 21. Timing for Mail1 Register and MBF1 Flag


Figure 22. Timing for Mail2 Register and MBF2 Flag

\section*{CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY}

\section*{SCAS228C-JUNE 1992 - REVISED SEPTEMBER 1995}

\section*{absolute maximum ratings over operating free-air temperature range (unless otherwise noted) \(\dagger\)}
\begin{tabular}{|c|c|}
\hline Supply voltage range, \(\mathrm{V}_{\mathrm{CC}}\) & -0.5 V to 7 V \\
\hline Input voltage range, \(\mathrm{V}_{1}\) (see Note 1) & 0.5 V to \(\mathrm{V}_{\mathrm{Cc}}+0.5 \mathrm{~V}\) \\
\hline Output voltage range, \(\mathrm{V}_{\mathrm{O}}\) (see Note 1) & -0.5 V to \(\mathrm{V}_{\mathrm{cc}}+0.5 \mathrm{~V}\) \\
\hline Input clamp current, \(\mathrm{I}_{\mathrm{IK}}\left(\mathrm{V}_{1}<0\right.\) or \(\left.\mathrm{V}_{1}>\mathrm{V}_{\mathrm{CC}}\right)\) & \(\pm 20 \mathrm{~mA}\) \\
\hline Output clamp current, \(\mathrm{l}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right.\) or \(\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}\) ) & \(\pm 50 \mathrm{~mA}\) \\
\hline Continuous output current, \(\mathrm{IO}_{0}\left(\mathrm{~V}_{\mathrm{O}}=0\right.\) to \(\mathrm{V}_{\mathrm{CC}}\) ) & \(\pm 50 \mathrm{~mA}\) \\
\hline Continuous current through \(\mathrm{V}_{\mathrm{CC}}\) or GND & \(\pm 400 \mathrm{~mA}\) \\
\hline Operating free-air temperature range, \(\mathrm{T}_{\mathrm{A}}\) & \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\) \\
\hline Storage temperature range, \(\mathrm{T}_{\text {stg }}\) & \(65^{\circ} \mathrm{C}\) to \(150^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}
\(\dagger\) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: The input and output voltage ratings may be exceeded provided the input and output current ratings are observed.
recommended operating conditions
\begin{tabular}{|ll|c|c|}
\hline & & MIN & MAX \\
\hline \(\mathrm{V}_{\mathrm{CC}}\) & UNIT \\
\hline \(\mathrm{V}_{\mathrm{IH}}\) & High-level input voltage & 4.5 & 5.5 \\
\hline \(\mathrm{~V}_{\mathrm{IL}}\) & Low-level input voltage & V \\
\hline \(\mathrm{I}_{\mathrm{OH}}\) & High-level output current & 2 & V \\
\hline \(\mathrm{IOL}_{\mathrm{OL}}\) & Low-level output current & 0.8 & V \\
\hline \(\mathrm{~T}_{\mathrm{A}}\) & Operating free-air temperature & -4 & mA \\
\hline
\end{tabular}
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline PARAMETER & \multicolumn{3}{|l|}{TEST CONDITIONS} & MIN & TYP \(\ddagger\) & MAX & UNIT \\
\hline \(\mathrm{V}_{\mathrm{OH}}\) & \multicolumn{3}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \quad \mathrm{I} \mathrm{OH}=-4 \mathrm{~mA}\)} & 2.4 & & & V \\
\hline VOL & \multicolumn{3}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \quad \mathrm{IOL}=8 \mathrm{~mA}\)} & & & 0.5 & V \\
\hline 1 & \multicolumn{3}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \quad \mathrm{~V}_{1}=\mathrm{V}_{\text {CC }}\) or 0} & & & \(\pm 5\) & \(\mu \mathrm{A}\) \\
\hline Ioz & \multicolumn{3}{|l|}{\(\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}\) or 0} & & & \(\pm 5\) & \(\mu \mathrm{A}\) \\
\hline ICC & \multicolumn{3}{|l|}{\(\mathrm{V}_{C C}=5.5 \mathrm{~V}, \quad \mathrm{~V}_{1}=\mathrm{V}_{C C}-0.2 \mathrm{~V}\) or 0} & & & 400 & \(\mu \mathrm{A}\) \\
\hline \multirow{5}{*}{\(\Delta \mathrm{ccc}{ }^{\text {§ }}\)} & \multirow{5}{*}{\[
V_{C C}=5.5 \mathrm{~V}, \quad \text { One input at } 3.4 \mathrm{~V} \text {, }
\]
\[
\text { Other inputs at } \mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND}
\]} & \(\overline{\mathrm{CSA}}=\mathrm{V}_{1} \mathrm{H}\) & A0-A31 & & 0 & & \multirow{5}{*}{mA} \\
\hline & & \(\overline{\mathrm{CSB}}=\mathrm{V}_{1 \mathrm{H}}\) & B0-B31 & & 0 & & \\
\hline & & \(\overline{\mathrm{CSA}}=\mathrm{V}_{\text {IL }}\) & A0-A31 & & & 1 & \\
\hline & & \(\overline{\mathrm{CSB}}=\mathrm{V}_{\text {IL }}\) & B0-B31 & & & 1 & \\
\hline & & \multicolumn{2}{|l|}{All other inputs} & & & 1 & \\
\hline \(\mathrm{C}_{i}\) & \multicolumn{3}{|l|}{\(\mathrm{V}_{1}=0, \quad \mathrm{f}=1 \mathrm{MHz}\)} & & 4 & & pF \\
\hline \(\mathrm{C}_{0}\) & \multicolumn{3}{|l|}{\(\mathrm{V}_{\mathrm{O}}=0, \quad f=1 \mathrm{MHz}\)} & & 8 & & pF \\
\hline
\end{tabular}

\footnotetext{
\(\ddagger\) All typical values are at \(\mathrm{V}_{\mathrm{C}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
\(\S\) This is the supply current when each input is at one of the specified TTL voltage levels rather than 0 V or \(\mathrm{V}_{\mathrm{CC}}\).
}
timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Figures 1 through 22)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{}} & \multicolumn{2}{|l|}{'ACT3638-15} & \multicolumn{2}{|l|}{'ACT3638-20} & \multicolumn{2}{|l|}{'ACT3638-30} & \multirow[b]{2}{*}{UNIT} \\
\hline & & MIN & MAX & MIN & MAX & MIN & MAX & \\
\hline \({ }^{\text {f }}\) lock & Clock frequency, CLKA or CLKB & & 66.7 & & 50 & & 33.4 & MHz \\
\hline \(\mathrm{t}_{\mathrm{c}}\) & Clock cycle time, CLKA or CLKB & 15 & & 20 & & 30 & & ns \\
\hline \({ }^{\text {w }}\) (CLKH) & Pulse duration, CLKA and CLKB high & 6 & & 8 & & 10 & & ns \\
\hline \(\mathrm{t}_{\text {w }}\) (CLKL) & Pulse duration, CLKA and CLKB low & 6 & & 8 & & 10 & & ns \\
\hline \(\mathrm{t}_{\text {su }}(\mathrm{D})\) & Setup time, A0-A31 before CLKA \(\uparrow\) and B0-B31 before CLKB \(\uparrow\) & 4.5 & & 5 & & 6 & & ns \\
\hline \(\mathrm{t}_{\text {su }}\) (EN) & Setup time, \(\overline{C S A}, ~ W / \bar{R} A, ~ E N A, ~ a n d ~ M B A ~ b e f o r e ~ C L K A ~ T ; ~ \overline{C S B}\), \(\bar{W} / R B\), ENB, and MBB before CLKB \(\uparrow\) & 5 & & 6 & & 7 & & ns \\
\hline \(\mathrm{t}_{\text {su }}(\mathrm{RM})\) & Setup time, RTM and RFM before CLKB \(\uparrow\) & 6 & & 6.5 & & 7 & & ns \\
\hline \(\mathrm{t}_{\text {su(RS }}\) & Setup time, \(\overline{\mathrm{RST} 11}\) or \(\overline{\mathrm{RST}} 2 \mathrm{l}\) low before CLKA \(\uparrow\) or CLKB \(\uparrow \dagger\) & 5 & & 6 & & 7 & & ns \\
\hline \(\mathrm{t}_{\text {su }}\) (FS) & Setup time, FS0 and FS1 before \(\overline{\mathrm{RST}} 1\) and \(\overline{\mathrm{RST}} 2 \mathrm{high}\) & 7 & & 8 & & 9 & & ns \\
\hline th(D) & Hold time, A0-A31 after CLKA \(\uparrow\) and B0-B31 after CLKB \(\uparrow\) & 0 & & 0 & & 0 & & ns \\
\hline  & Hold time, \(\overline{C S A}, W / \bar{R} A, ~ E N A, ~ a n d ~ M B A ~ a f t e r ~ C L K A T ; ~ \overline{C S B}, ~ \bar{W} / R B\), ENB, and MBB after CLKB \(\uparrow\) & 0 & & 0 & & 0 & & ns \\
\hline th(RM) & Hold time, RTM and RFM after CLKB \(\uparrow\) & 0 & & 0 & & 0 & & ns \\
\hline th(RS) & Hold time, \(\overline{\mathrm{RST}} 1 \mathrm{~T}^{\text {or }} \overline{\mathrm{RST}} 2 \mathrm{l}\) low after CLKA \(\uparrow\) or CLKB个† & 4 & & 4 & & 5 & & ns \\
\hline th(FS) & Hold time, FS0 and FS1 after \(\overline{\mathrm{RST1}}\) and \(\overline{\mathrm{RST}} 2 \mathrm{high}\) & 2 & & 3 & & 3 & & ns \\
\hline \(\mathrm{t}_{\text {sk1 }}{ }^{\ddagger}\) & Skew time between CLKA \(\uparrow\) and CLKB \(\uparrow\) for ORA, ORB, IRA, and IRB & 8 & & 9 & & 11 & & ns \\
\hline \(\mathrm{t}_{\text {sk2 }}{ }^{\ddagger}\) & Skew time between CLKA \(\uparrow\) and CLKB \(\uparrow\) for \(\overline{A E A}, \overline{A E B}, \overline{\mathrm{AFA}}\), and \(\overline{\mathrm{AFB}}\) & 12 & & 16 & & 20 & & ns \\
\hline
\end{tabular}
\(\dagger\) Requirement to count the clock edge as one of at least four needed to reset a FIFO
\(\ddagger\) Skew time is not a timing constraint for proper device operation and is only included to illustrate the timing relationship between CLKA cycle and CLKB cycle.

\section*{CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY}

SCAS228C - JUNE 1992 - REVISED SEPTEMBER 1995
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, \(\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}\) (see Figures 1 through 22)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|r|}{\multirow[b]{2}{*}{PARAMETER}} & \multicolumn{2}{|l|}{'ACT3638-15} & \multicolumn{2}{|l|}{'ACT3638-20} & \multicolumn{2}{|l|}{'ACT3638-30} & \multirow[b]{2}{*}{UNIT} \\
\hline & & MIN & MAX & MIN & MAX & MIN & MAX & \\
\hline \(\mathrm{ta}_{\mathrm{a}}\) & Access time, CLKA \(\uparrow\) to A0-A31 and CLKB \(\uparrow\) to B0-B31 & 3 & 11 & 3 & 13 & 3 & 15 & ns \\
\hline \(\mathrm{t}_{\mathrm{pd}}(\mathrm{C}-\mathrm{IR})\) & Propagation delay time, CLKA \(\uparrow\) to IRA and CLKB \(\uparrow\) to IRB & 1 & 8 & 1 & 10 & 1 & 12 & ns \\
\hline \(\mathrm{t}_{\mathrm{pd}}(\mathrm{C}-\mathrm{OR})\) & Propagation delay time, CLKA \(\uparrow\) to ORA and CLKB \(\uparrow\) to ORB & 1 & 8 & 1 & 10 & 1 & 12 & ns \\
\hline tpd(C-R) & Propagation delay time, CLKA \(\uparrow\) to \(\overline{\mathrm{RDYA}}\) and CLKB \(\uparrow\) to \(\overline{\mathrm{RDYB}}\) & 1 & 8 & 1 & 10 & 1 & 12 & ns \\
\hline tpd(W-R) & Propagation delay time, W//̄A to \(\overline{\mathrm{RDYA}}\) and \(\overline{\mathrm{W}} / \mathrm{RB}\) to \(\overline{\mathrm{RDYB}}\) & 1 & 8 & 1 & 10 & 1 & 12 & ns \\
\hline \(t_{\text {pd }}(\mathrm{C}-\mathrm{AE})\) & Propagation delay time, CLKA \(\uparrow\) to \(\overline{\mathrm{AEA}}\) and CLKB to \(\overline{\mathrm{AEB}}\) & 1 & 8 & 1 & 10 & 1 & 12 & ns \\
\hline \(t_{\text {pd }}(\mathrm{C}-\mathrm{AF})\) & Propagation delay time, CLKA \(\uparrow\) to \(\overline{A F A}\) and CLKB \(\uparrow\) to \(\overline{\mathrm{AFB}}\) & 1 & 8 & 1 & 10 & 1 & 12 & ns \\
\hline \(t_{\text {tod(C-MF) }}\) & Propagation delay time, CLKA个 to \(\overline{\text { MBF1 }}\) low or \(\overline{M B F 2}\) high and CLKBT to \(\overline{\text { MBF2 }}\) low or \(\overline{M B F 1}\) high & 0 & 8 & 0 & 10 & 0 & 12 & ns \\
\hline tpd(C-MR) & Propagation delay time, CLKA \(\uparrow\) to \(\mathrm{BO}-\mathrm{B} 31 \dagger\) and CLKB \(\uparrow\) to A0-A31 \(\ddagger\) & 3 & 13.5 & 3 & 15 & 3 & 17 & ns \\
\hline tpd(M-DV) & Propagation delay time, MBA to A0-A31 valid and MBB to B0-B31 valid & 3 & 13 & 3 & 15 & 3 & 17 & ns \\
\hline \({ }^{\text {tpd }}\) (R-F) & Propagation delay time, \(\overline{\operatorname{RST} 1}\) low to \(\overline{\mathrm{AEB}}\) low, \(\overline{\mathrm{AFA}}\) high, and \(\overline{M B F 1}\) high, and \(\overline{\mathrm{RST}}\) low to \(\overline{\mathrm{AEA}}\) low, \(\overline{\mathrm{AFB}}\) high, and \(\overline{\mathrm{MBF} 2}\) high & 1 & 15 & 1 & 20 & 1 & 30 & ns \\
\hline ten & Enable time, \(\overline{C S A}\) and \(W / \bar{R} A\) low to \(A 0-A 31\) active and \(\overline{C S B}\) low and \(\bar{W} / R B\) high to \(B 0-B 31\) active & 2 & 12 & 2 & 13 & 2 & 14 & ns \\
\hline \(t_{\text {dis }}\) & Disable time, \(\overline{\mathrm{CSA}}\) or \(\mathrm{W} / \overline{\mathrm{R}} A\) high to \(\mathrm{A} 0-\mathrm{A} 31\) at high impedance and \(\overline{\mathrm{CSB}}\) high or \(\overline{\mathrm{W}} / \mathrm{RB}\) low to \(\mathrm{BO}-\mathrm{B} 31\) at high impedance & 1 & 13 & 1 & 14 & 1 & 15 & ns \\
\hline
\end{tabular}
\(\dagger\) Writing data to the mail1 register when the \(\mathrm{BO}-\mathrm{B} 31\) outputs are active and MBB is high
\(\ddagger\) Writing data to the mail2 register when the AO-A31 outputs are active and MBA is high

\section*{TYPICAL CHARACTERISTICS}

SUPPLY CURRENT
vs
CLOCK FREQUENCY


Figure 23

\section*{calculating power dissipation}

The \(\mathrm{I}_{\mathrm{CC}(\mathrm{f})}\) current for the graph in Figure 23 was taken while simultaneously reading and writing a FIFO on the SN74ACT3638 with CLKA and CLKB set to \(f_{\text {clock. }}\). All data inputs and data outputs change state during each clock cycle to consume the highest supply current. Data outputs were disconnected to normalize the graph to a zero-capacitance load. Once the capacitive load per data-output channel and the number of SN74ACT3638 inputs driven by TTL high levels are known, the power dissipation can be calculated with the equation below.
With \(I_{C C(f)}\) taken from Figure 23 , the maximum power dissipation \(\left(\mathrm{P}_{\mathrm{T}}\right)\) of the SN74ACT3638 can be calculated by:
\[
P_{T}=V_{C C} \times\left[l_{C C}(f)+\left(N \times \Delta l_{C C} \times d c\right)\right]+\sum\left(C_{L} \times V_{C C}{ }^{2} \times f_{0}\right)
\]
where:
\(\mathrm{N}=\) number of inputs driven by TTL levels
\(\Delta_{\mathrm{CC}}=\) increase in power supply current for each input at a TTL high level
\(\mathrm{dc} \quad=\) duty cycle of inputs at a TTL high level of 3.4 V
\(C_{L}=\) output capacitive load
\(\mathrm{f}_{\mathrm{O}} \quad=\) switching frequency of an output
When no reads or writes are occurring on the SN74ACT3638, the power dissipated by a single clock (CLKA or CLKB) input running at frequency \(f_{\text {clock }}\) is calculated by:
\[
P_{\mathrm{T}}=\mathrm{V}_{\mathrm{CC}} \times \mathrm{f}_{\text {clock }} \times 0.184 \mathrm{~mA} / \mathrm{MHz}
\]

\section*{CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY}

\section*{PARAMETER MEASUREMENT INFORMATION}



NOTE A: Includes probe and jig capacitance
Figure 24. Load CIrcuit and Voltage Waveforms
- Free-Running CLKA and CLKB Can Be Asynchronous or Coincident
- Two Independent \(512 \times 36\) Clocked FIFOs Buffering Data in Opposite Directions
- Mailbox-Bypass Register for Each FIFO
- Programmable Almost-Full and Almost-Empty Flags
- Microprocessor Interface Control Logic
- IRA, ORA, \(\overline{A E A}\), and \(\overline{A F A}\) Flags Synchronized by CLKA
- IRB, ORB, \(\overline{A E B}\), and \(\overline{\mathrm{AFB}}\) Flags Synchronized by CLKB
- Low-Power 0.8-Micron Advanced CMOS Technology
- Supports Clock Frequencies up to 67 MHz
- Fast Access Times of 11 ns
- Pin-to-Pin Compatible With the SN74ACT3622 and SN74ACT3642
- Available in Space-Saving 120-Pin Thin Quad Flat (PCB) and 132-Pin Plastic Quad Flat (PQ) Packages


PQ PACKAGE \(\dagger\)
(TOP VIEW)


NC - No internal connection
\(\dagger\) Uses Yamaichi socket IC51-1324-828

\section*{description}

The SN74ACT3632 is a high-speed, low-power CMOS clocked bidirectional FIFO memory. It supports clock frequencies up to 67 MHz and has read access times as fast as 11 ns . Two independent \(512 \times 36\) dual-port SRAM FIFOs on board the chip buffer data in opposite directions. Each FIFO has flags to indicate empty and full conditions and two programmable flags (almost full and almost empty) to indicate when a selected number of words are stored in memory. Communication between each port can bypass the FIFOs via two 36-bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. Two or more devices can be used in parallel to create wider data paths.

The SN74ACT3632 is a clocked FIFO, which means each port employs a synchronous interface. All data transfers through a port are gated to the low-to-high transition of a port clock by enable signals. The clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses with synchronous control.

The input-ready (IRA, IRB) flag and almost-full ( \(\overline{\mathrm{AFA}}, \overline{\mathrm{AFB}}\) ) flag of a FIFO are two-stage synchronized to the port clock that writes data to its array. The output-ready (ORA, ORB) flag and almost-empty ( \(\overline{\mathrm{AEA}}, \overline{\mathrm{AEB}}\) ) flag of a FIFO are two-stage synchronized to the port clock that reads data from its array. Offset values for the almost-full and almost-empty flags of both FIFOs can be programmed from port A.
The SN74ACT3632 is characterized for operation from \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\).
For more information on this device family, see the application reports FIFO Mailbox-Bypass Registers: Using Bypass Registers to Initialize DMA Control and Interfacing TI Clocked FIFOs With TI Floating-Point Digital Signal Processors in the 1996 High-Performance FIFO Memories Designer's Handbook, literature number SCAA012A.
functional block diagram


Terminal Functions
\begin{tabular}{|c|c|c|}
\hline TERMINAL NAME & 1/0 & DESCRIPTION \\
\hline A0-A35 & I/O & Port-A data. The 36-bit bidirectional data port for side A. \\
\hline \(\overline{\text { AEA }}\) & \[
\begin{gathered}
\mathrm{O} \\
\text { (port A) }
\end{gathered}
\] & Port-A almost-empty flag. Programmable almost-empty flag synchronized to CLKA. \(\overline{A E A}\) is low when the number of words in FIFO2 is less than or equal to the value in the almost-empty A offset register, X2. \\
\hline \(\overline{\text { AEB }}\) & \[
\begin{gathered}
\mathrm{O} \\
\text { (port B) }
\end{gathered}
\] & Port-B almost-empty flag. Programmable almost-empty flag synchronized to CLKB. \(\overline{\mathrm{AEB}}\) is low when the number of words in FIFO1 is less than or equal to the value in the almost-empty B offset register, X1. \\
\hline \(\overline{\text { AFA }}\) & \[
\begin{gathered}
\mathrm{O} \\
\text { (port A) }
\end{gathered}
\] & Port-A aimost-full flag. Programmable almost-full flag synchronized to CLKA. \(\overline{\text { AFA }}\) is low when the number of empty locations in FIFO1 is less than or equal to the value in the almost-full A offset register, Y1. \\
\hline \(\overline{\text { AFB }}\) & \[
\begin{gathered}
\mathrm{O} \\
\text { (port B) }
\end{gathered}
\] & Port-B almost-full flag. Programmable almost-full flag synchronized to CLKB. \(\overline{A F B}\) is low when the number of empty locations in FIFO2 is less than or equal to the value in the almost-full B offset register, Y2. \\
\hline B0-B35 & 1/0 & Port-B data. The 36-bit bidirectional data port for side B. \\
\hline CLKA & 1 & Port-A clock. CLKA is a continuous clock that synchronizes all data transfers through port \(A\) and can be asynchronous or coincident to CLKB. IRA, ORA, \(\overline{\text { AFA }}\), and \(\overline{\text { AEA }}\) are all synchronized to the low-to-high transition of CLKA. \\
\hline CLKB & 1 & Port-B clock. CLKB is a continuous clock that synchronizes all data transfers through port \(B\) and can be asynchronous or coincident to CLKA. IRB, ORB, \(\overline{\mathrm{AFB}}\), and \(\overline{\mathrm{AEB}}\) are synchronized to the low-to-high transition of CLKB. \\
\hline CSA & 1 & Port-A chip select. \(\overline{\text { CSA }}\) must be low to enable a low-to-high transition of CLKA to read or write data on port A. The AO-A35 outputs are in the high-impedance state when CSA is high. \\
\hline \(\overline{\text { CSB }}\) & 1 & Port-B chip select. \(\overline{C S B}\) must be low to enable a low-to-high transition of CLKB to read or write data on port B. The B0-B35 outputs are in the high-impedance state when \(\overline{C S B}\) is high. \\
\hline ENA & 1 & Port-A enable. ENA must be high to enable a low-to-high transition of CLKA to read or write data on port A. \\
\hline ENB & 1 & Port-B enable. ENB must be high to enable a low-to-high transition of CLKB to read or write data on port B. \\
\hline FS1, FS0 & 1 & Flag-offset selects. The low-to-high transition of a FIFO reset input latches the values of FSO and FS1. If either FSO or FS1 is high when a reset input goes high, one of three preset values is selected as the offset for the FIFO almost-full and almost-empty flags. If both FIFOs are reset simultaneously and both FSO and FS1 are low when \(\overline{\text { RST1 }}\) and \(\overline{\text { RST2 }}\) go high, the first four writes to FIFO1 program the almost-full and almost-empty offsets for both FIFOs. \\
\hline IRA & \[
\underset{\text { (port A) }}{\mathrm{O}}
\] & Input-ready flag. IRA is synchronized to the low-to-high transition of CLKA. When IRA is low, FIFO1 is full and writes to its array are disabled. IRA is set low when FIFO1 is reset and is set high on the second low-to-high transition of CLKA after reset. \\
\hline IRB & \[
\underset{\text { (port B) }}{\mathrm{O}}
\] & Input-ready flag. IRB is synchronized to the low-to-high transition of CLKB. When IRB is low, FIFO2 is full and writes to its array are disabled. IRB is set low when FIFO2 is reset and is set high on the second low-to-high transition of CLKB after reset. \\
\hline MBA & 1 & Port-A mailbox select. A high level on MBA chooses a mailbox register for a port-A read or write operation. When the A0-A35 outputs are active, a high level on MBA selects data from the mail2 register for output and a low level selects FIFO2 output-register data for output. \\
\hline MBB & 1 & Port-B mailbox select. A high level on MBB chooses a mailbox register for a port-B read or write operation. When the B0-B35 outputs are active, a high level on MBB selects data from the mail1 register for output and a low level selects FIFO1 output-register data for output. \\
\hline \(\overline{\text { MBF1 }}\) & 0 & Mail1 register flag. \(\overline{\text { MBF1 }}\) is set low by the low-to-high transition of CLKA that writes data to the mail1 register. Writes to the mail1 register are inhibited while \(\overline{\text { MBF1 }}\) is low. MBF1 is set high by a low-to-high transition of CLKB when a port-B read is selected and MBB is high. \(\overline{\text { MBF1 }}\) is set high when FIFO1 is reset. \\
\hline \(\overline{\mathrm{MBF}}\) & 0 & Mail2 register flag. \(\overline{\text { MBF2 }}\) is set low by the low-to-high transition of CLKB that writes data to the mail2 register. Writes to the mail2 register are inhibited while \(\overline{\text { MBF2 }}\) is low. MBF2 is set high by a low-to-high transition of CLKA when a port-A read is selected and MBA is high. \(\overline{\text { MBF2 }}\) is also set high when FIFO2 is reset. \\
\hline ORA & \[
\underset{(\text { port A) }}{0}
\] & Output-ready flag. ORA is synchronized to the low-to-high transition of CLKA. When ORA is low, FIFO2 is empty and reads from its memory are disabled. Ready data is present on the output register of FIFO2 when ORA is high. ORA is forced low when FIFO2 is reset and goes high on the third low-to-high transition of CLKA after a word is loaded to empty memory. \\
\hline
\end{tabular}

\title{
Terminal Functions (Continued)
}
\begin{tabular}{|c|c|c|}
\hline TERMINAL NAME & 1/0 & DESCRIPTION \\
\hline ORB & \[
\underset{\text { (port B) }}{\mathrm{O}}
\] & Output-ready flag. ORB is synchronized to the low-to-high transition of CLKB. When ORB is low, FIFO1 is empty and reads from its memory are disabled. Ready data is present on the output register of FIFO1 when ORB is high. ORB is forced low when FIFO1 is reset and goes high on the third low-to-high transition of CLKB after a word is loaded to empty memory. \\
\hline \(\overline{\text { RST1 }}\) & 1 & FIFO1 reset. To reset FIFO1, four low-to-high transitions of CLKA and four low-to-high transitions of CLKB must occur while \(\overline{\text { RST1 }}\) is low. The low-to-high transition of \(\overline{\text { RST1 }}\) latches the status of FSO and FS1 ior \(\overline{\mathrm{AFA}}\) and \(\overline{\mathrm{AEB}}\) offset selection. FIFO1 must be reset upon power up before data is written to its RAM. \\
\hline \(\overline{\mathrm{RST}} 2\) & 1 & FIFO2 reset. To reset FIFO2, four low-to-high transitions of CLKA and four low-to-high transitions of CLKB must occur while \(\overline{\text { RST2 }}\) is low. The low-to-high transition of \(\overline{\text { RST2 }}\) latches the status of FSO and FS1 for \(\overline{A F B}\) and \(\overline{\text { AEA }}\) offset selection. FIFO2 must be reset upon power up before data is written to its RAM. \\
\hline W/ \(/\) R \(A\) & 1 & Port-A write/read select. A high on W/信A selects a write operation and a low selects a read operation on port A for a low-to-high transition of CLKA. The AO-A35 outputs are in the high-impedance state when W/त्RA is high. \\
\hline \(\overline{\text { W/RB }}\) & 1 & Port-B write/read select. A low on \(\overline{\mathrm{W}} / \mathrm{RB}\) selects a write operation and a high selects a read operation on port B for a low-to-high transition of CLKB. The B0-B35 outputs are in the high-impedance state when \(\bar{W} / R B\) is low. \\
\hline
\end{tabular}

\section*{detailed description}
reset
The FIFO memories of the SN74ACT3632 are reset separately by taking their reset ( \(\overline{\mathrm{RST}} 1, \overline{\mathrm{RST}}\) ) inputs low for at least four port-A clock (CLKA) and four port-B clock (CLKB) low-to-high transitions. The reset inputs can switch asynchronously to the clocks. A FIFO reset initializes the internal read and write pointers and forces the input-ready flag (IRA, IRB) low, the output-ready flag (ORA, ORB) low, the almost-empty flag ( \(\overline{\mathrm{A} E \bar{A}}, \overline{\mathrm{AEB}}\) ) low, and the almost-full flag ( \(\overline{\mathrm{AFA}}, \overline{\mathrm{AFB}}\) ) high. Resetting a FIFO also forces the mailbox flag ( \(\overline{\mathrm{MBF} 1}, \overline{\mathrm{MBF}}\) ) of the parallel mailbox register high. After a FIFO is reset, its input-ready flag is set high after two clock cycles to begin normal operation. A FIFO must be reset after power up before data is written to its memory.
A low-to-high transition on a FIFO reset ( \(\overline{\mathrm{RST}} 1, \overline{\mathrm{RST}}\) ) input latches the value of the flag-select (FS0, FS1) inputs for choosing the almost-full and almost-empty offset programming method.

\section*{almost-empty flag and almost-full flag offset programming}

Four registers in the SN74ACT3632 are used to hold the offset values for the almost-empty and almost-full flags. The port-B almost-empty flag ( \(\overline{\mathrm{AEB}}\) ) offset register is labeled X1 and the port-A almost-empty flag ( \(\overline{\mathrm{AEA}})\) ) offset register is labeled X 2 . The port-A almost-full flag ( \(\overline{\mathrm{AFA}}\) ) offset register is labeled Y 1 and the port-B almost-full flag ( \(\overline{\mathrm{AFB}}\) ) offset register is labeled Y2. The index of each register name corresponds to its FIFO number. The offset registers can be loaded with preset values during the reset of a FIFO or they can be programmed from port A (see Table 1).

Table 1. Flag Programming
\begin{tabular}{|c|c|c|c|c|c|}
\hline FS1 & FS0 & \(\overline{\text { RST1 }}\) & \(\overline{\text { RST2 }}\) & X1 AND Y1 REGISTERS \(\dagger\) & X2 AND Y2 REGISTERS \(\ddagger\) \\
\hline H & H & \(\uparrow\) & X & 64 & X \\
H & H & X & \(\uparrow\) & X & 64 \\
H & L & \(\uparrow\) & X & 16 & X \\
H & L & X & \(\uparrow\) & X & 16 \\
L & H & \(\uparrow\) & X & 8 & X \\
L & H & X & \(\uparrow\) & X & 8 \\
L & L & \(\uparrow\) & \(\uparrow\) & Programmed from port A & Programmed from port A \\
\hline
\end{tabular}
\(\dagger \mathrm{X1}\) register holds the offset for \(\overline{\mathrm{AEB}}\); Y1 register holds the offset for \(\overline{\mathrm{AFA}}\).
\(\ddagger \mathrm{X} 2\) register holds the offset for \(\overline{\mathrm{AEA}}\); Y2 register holds the offset for \(\overline{\mathrm{AFB}}\).

\section*{almost-empty flag and almost-full flag offset programming (continued)}

To load the almost-empty flag and almost-full flag offset registers of a FIFO with one of the three preset values listed in Table 1, at least one of the flag-select inputs must be high during the low-to-high transition of its reset input. For example, to load the preset value of 64 into X 1 and Y1, FS0 and FS1 must be high when FIFO1 reset ( \(\overline{\mathrm{RST}} 1)\) returns high. Flag-offset registers associated with FIFO2 are loaded with one of the preset values in the same way with FIFO2 reset (ㅈTST2). When using one of the preset values for the flag offsets, the FIFOs can be reset simultaneously or at different times.

To program the \(\mathrm{X} 1, \mathrm{X} 2, \mathrm{Y} 1\), and Y 2 registers from port A , both FIFOs should be reset simultaneously with FS0 and FS1 low during the low-to-high transition of the reset inputs. After this reset is complete, the first four writes to FIFO1 do not store data in RAM but load the offset registers in the order Y1, X1, Y2, X2. Each offset register uses port-A (A8-A0) inputs, with A8 as the most significant bit. Each register value can be programmed from 1 to 508. After all the offset registers are programmed from port A, the port-B input-ready flag (IRB) is set high and both FIFOs begin normal operation.

\section*{FIFO write/read operation}

The state of the port-A data (A0-A35) outputs is controlled by the port-A chip select ( \(\overline{\mathrm{CSA}})\) and the port-A write/read select (W/有A). The AO-A35 outputs are in the high-impedance state when either \(\overline{C S A}\) or W/RA is high. The A0-A35 outputs are active when both \(\overline{C S A}\) and \(W / \bar{R} A\) are low.
Data is loaded into FIFO1 from the A0-A35 inputs on a low-to-high transition of CLKA when CSA is low, W/ \(\bar{R} A\) is high, ENA is high, MBA is low, and IRA is high. Data is read from FIFO2 to the A0-A35 outputs by a low-to-high transition of CLKA when \(\overline{C S A}\) is low, W/R̄A is low, ENA is high, MBA is low, and ORA is high (see Table 2). FIFO reads and writes on port \(A\) are independent of any concurrent port-B operation.

Table 2. Port-A Enable Function Table
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline\(\overline{\text { CSA }}\) & W/ \(\bar{R} A\) & ENA & MBA & CLKA & AO-A35 OUTPUTS & PORT FUNCTION \\
\hline H & X & X & X & X & In high-impedance state & None \\
L & H & L & X & X & In high-impedance state & None \\
L & H & H & L & \(\uparrow\) & In high-impedance state & FIFO1 write \\
L & H & H & H & \(\uparrow\) & In high-impedance state & Mail1 write \\
L & L & L & L & X & Active, FIFO2 output register & None \\
L & L & H & L & \(\uparrow\) & Active, FIFO2 output register & FIFO2 read \\
L & L & L & H & X & Active, mail2 register & None \\
L & L & H & H & \(\uparrow\) & Active, mail2 register & Mail2 read (set MBF2 high) \\
\hline
\end{tabular}

The port-B control signals are identical to those of port A with the exception that the port-B write/read select ( \(\overline{\mathrm{W}} / \mathrm{RB}\) ) is the inverse of the port-A write/read select ( \(\mathrm{W} / \overline{\mathrm{R}} A\) ). The state of the port- B data ( \(\mathrm{BO} 0-\mathrm{B} 35\) ) outputs is controlled by the port-B chip select ( \(\overline{\mathrm{CSB}}\) ) and the port-B write/read select ( \(\overline{\mathrm{W}} / \mathrm{RB}\) ). The BO-B35 outputs are in the high-impedance state when either \(\overline{\mathrm{CSB}}\) is high or \(\overline{\mathrm{W}} / \mathrm{RB}\) is low. The \(\mathrm{BO}-\mathrm{B} 35\) outputs are active when \(\overline{\mathrm{CSB}}\) is low and \(\bar{W} / R B\) is high.
Data is loaded into FIFO2 from the BO-B35 inputs on a low-to-high transition of CLKB when \(\overline{\text { CSB }}\) is low, \(\overline{\mathrm{W}} / \mathrm{RB}\) is low, ENB is high, MBB is low, and IRB is high. Data is read from FIFO1 to the BO-B35 outputs by a low-to-high transition of CLKB when \(\overline{C S B}\) is low, \(\bar{W} / R B\) is high, ENB is high, MBB is low, and ORB is high (see Table 3). FIFO reads and writes on port B are independent of any concurrent port-A operation.

FIFO write/read operation (continued)
Table 3. Port-B Enable Function Table
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline\(\overline{\text { CSB }}\) & \(\overline{\text { W }} /\) RB & ENB & MBB & CLKB & B0-B35 OUTPUTS & PORT FUNCTION \\
\hline H & X & X & X & X & In high-impedance state & None \\
L & L & L & X & X & In high-impedance state & None \\
L & L & H & L & \(\uparrow\) & In high-impedance state & FIFO2 write \\
L & L & H & H & \(\uparrow\) & In high-impedance state & Mail2 write \\
L & H & L & L & X & Active, FIFO1 output register & None \\
L & H & H & L & \(\uparrow\) & Active, FIFO1 output register & FIFO1 read \\
L & H & L & H & X & Active, mail1 register & None \\
L & H & H & H & \(\uparrow\) & Active, mail1 register & Mail1 read (set \(\overline{\text { MBF1 high) }}\) \\
\hline
\end{tabular}

The setup- and hold-time constraints to the port clocks for the port-chip selects and write/read selects are only for enabling write and read operations and are not related to high-impedance control of the data outputs. If a port enable is low during a clock cycle, the port-chip select and write/read select may change states during the setup- and hold-time window of the cycle.
When a FIFO output-ready flag is low, the next data word is sent to the FIFO output register automatically by the low-to-high transition of the port clock that sets the output-ready flag high. When the output-ready flag is high, an available data word is clocked to the FIFO output register only when a FIFO read is selected by the port's chip select, write/read select, enable, and mailbox select.

\section*{synchronized FIFO flags}

Each FIFO is synchronized to its port clock through at least two flip-flop stages. This is done to improve flag-signal reliability by reducing the probability of metastable events when CLKA and CLKB operate asynchronously to one another (see the application report Metastability Performance of Clocked FIFOs in the 1996 High-Performance FIFO Memories Data Book, literature number SCAD003C). ORA, AEA, IRA, and AFA are synchronized to CLKA. ORB, \(\overline{A E B}\), IRB, and \(\overline{A F B}\) are synchronized to CLKB. Tables 4 and 5 show the relationship of each port flag to FIFO1 and FIFO2.

Table 4. FIFO1 Flag Operation
\begin{tabular}{|c|cc|cc|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
NUMBER OF-WORDS \\
IN FIFO1t
\end{tabular}} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
SYNCHRONIZED \\
TO CLKB
\end{tabular}} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
SYNCHRONIZED \\
TO CLKA
\end{tabular}} \\
\cline { 2 - 5 } & ORB & \(\overline{\text { AEB }}\) & \(\overline{\text { AFA }}\) & IRA \\
\hline 0 & L & L & H & H \\
1 to X 1 & H & L & H & H \\
\((\mathrm{X} 1+1)\) to \([512-(\mathrm{Y} 1+1)]\) & H & H & H & H \\
\((512-\mathrm{Y} 1)\) to 511 & H & H & L & H \\
512 & H & H & L & L \\
\hline
\end{tabular}
\(\dagger \mathrm{X} 1\) is the almost-empty offiset for FIFO1 used by \(\overline{\mathrm{AEB}}\). Y 1 is the almost-full offset for FIFO1 used by \(\overline{\mathrm{AFA}}\). Both X 1 and Y 1 are selected during a reset of FIFO1 or programmed from port A.
\(\ddagger\) When a word loaded to an empty FIFO is shifted to the output register, its previous FIFO memory location is free.

\section*{synchronized FIFO flags (continued)}

Table 5. FIFO2 Flag Operation
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{NUMBER OF WORDS IN FIFO2†} & \multicolumn{2}{|l|}{SYNCHRONIZED TO CLKA} & \multicolumn{2}{|l|}{SYNCHRONIZED TO CLKB} \\
\hline & ORA & \(\overline{\text { AEA }}\) & \(\overline{\text { AFB }}\) & IRB \\
\hline 0 & L & L & H & H \\
\hline 1 to X2 & H & L & H & H \\
\hline \((\mathrm{X} 2+1)\) to [512-(Y2 + 1)] & H & H & H & H \\
\hline (512-Y2) to 511 & H & H & L & H \\
\hline 512 & H & H & L & L \\
\hline
\end{tabular}
\(\dagger\) X2 is the almost-empty offiset for FIFO2 used by \(\overline{\mathrm{AEA}}\). Y 2 is the almost-full offset for FIFO2 used by AFB. Both X2 and Y2 are selected during a reset of FIFO2 or programmed from port A .
\(\ddagger\) When a word loaded to an empty FIFO is shifted to the output register, its previous FIFO memory location is free.

\section*{output-ready flags (ORA, ORB)}

The output-ready flag of a FIFO is synchronized to the port clock that reads data from its array. When the output-ready flag is high, new data is present in the FIFO output register. When the output-ready flag is low, the previous data word is present in the FIFO output register and attempted FIFO reads are ignored.

A FIFO read pointer is incremented each time a new word is clocked to its output register. The state machine that controls an output-ready flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is empty, empty+1, or empty+2. From the time a word is written to a FIFO, it can be shifted to the FIFO output register in a minimum of three cycles of the output-ready flag synchronizing clock; therefore, an output-ready flag is low if a word in memory is the next data to be sent to the FIFO output register and three cycles of the port clock that reads data from the FIFO have not elapsed since the time the word was written. The output-ready flag of the FIFO remains low until the third low-to-high transition of the synchronizing clock occurs, simultaneously forcing the output-ready flag high and shifting the word to the FIFO output register.
A low-to-high transition on an output-ready flag synchronizing clock begins the first synchronization cycle of a write if the clock transition occurs at time \(\mathrm{t}_{\mathrm{sk} 1}\), or greater, after the write. Otherwise, the subsequent clock cycle can be the first synchronization cycle (see Figures 7 and 8).

\section*{input-ready flags (IRA, IRB)}

The input-ready flag of a FIFO is synchronized to the port clock that writes data to its array. When the input-ready flag is high, a memory location is free in the SRAM to receive new data. No memory locations are free when the input-ready flag is low and attempted writes to the FIFO are ignored.
Each time a word is written to a FIFO, its write pointer is incremented. The state machine that controls an input-ready flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is full, full-1, or full-2. From the time a word is read from a FIFO, its previous memory location is ready to be written in a minimum of two cycles of the input-ready flag synchronizing clock; therefore, an input-ready flag is low if less than two cycles of the input-ready flag synchronizing clock have elapsed since the next memory write location has been read. The second low-to-high transition on the input-ready flag synchronizing clock after the read sets the input-ready flag high.

A low-to-high transition on an input-ready flag synchronizing clock begins the first synchronization cycle of a read if the clock transition occurs at time \(t_{\mathrm{sk} 1}\), or greater, after the read. Otherwise, the subsequent clock cycle can be the first synchronization cycle (see Figures 9 and 10).

\section*{almost-empty flags ( \(\overline{A E A}, \overline{A E B})\)}

The almost-empty flag of a FIFO is synchronized to the port clock that reads data from its array. The state machine that controls an almost-empty flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is almost empty, almost empty+1, or almost empty+2. The almost-empty state is defined by the contents of register X 1 for \(\overline{\mathrm{AEB}}\) and register X 2 for \(\overline{\mathrm{AEA}}\). These registers are loaded with preset values during a FIFO reset or programmed from port A (see almost-empty flag and almost-full flag offset programming). An almost-empty flag is low when its FIFO contains \(X\) or less words and is high when its FIFO contains \((X+1)\) or more words. A data word present in the FIFO output register has been read from memory.
Two low-to-high transitions of the almost-empty flag synchronizing clock are required after a FIFO write for its almost-empty flag to reflect the new level of fill. Therefore, the almost-empty flag of a FIFO containing (X + 1) or more words remains low if two cycles of its synchronizing clock have not elapsed since the write that filled the memory to the \((X+1)\) level. An almost-empty flag is set high by the second low-to-high transition of its synchronizing clock after the FIFO write that fills memory to the \((X+1)\) level. A low-to-high transition of an almost-empty flag synchronizing clock begins the first synchronization cycle if it occurs at time \(t_{\text {sk2 }}\), or greater, after the write that fills the FIFO to \((X+1)\) words. Otherwise, the subsequent synchronizing clock cycle can be the first synchronization cycle (see Figures 11 and 12).

\section*{almost-full flags ( \(\overline{A F A}, \overline{A F B}\) )}

The almost-full flag of a FIFO is synchronized to the port clock that writes data to its array. The state machine that controls an almost-full flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is almost full, almost full-1, or almost full-2. The almost-full state is defined by the contents of register Y 1 for \(\overline{\mathrm{AFA}}\) and register Y 2 for \(\overline{\mathrm{AFB}}\). These registers are loaded with preset values during a FIFO reset or programmed from port A (see almost-empty flag and almost-full flag offset programming). An almost-full flag is low when its FIFO contains \((512-Y)\) or more words and is high when its FIFO contains [512-(Y+1)] or less words. A data word is present in the FIFO output register has been read from memory.
Two low-to-high transitions of the almost-full flag synchronizing clock are required after a FIFO read for its almost-full flag to reflect the new level of fill. Therefore, the almost-full flag of a FIFO containing [512-(Y+1)] or less words remains low if two cycles of its synchronizing clock have not elapsed since the read that reduced the number of words in memory to [512-(Y+1)]. An almost-full flag is set high by the second low-to-high transition of its synchronizing clock after the FIFO read that reduces the number of words in memory to [512-(Y+1)]. A low-to-high transition of an almost-full flag synchronizing clock begins the first synchronization cycle if it occurs at time \(t_{\text {sk2 }}\), or greater, after the read that reduces the number of words in memory to [512-(Y+1)]. Otherwise, the subsequent synchronizing clock cycle can be the first synchronization cycle (see Figures 13 and 14).

\section*{mailbox registers}

Each FIFO has a 36-bit bypass register to pass command and control information between port A and port B without putting it in queue. The mailbox-select (MBA, MBB) inputs choose between a mail register and a FIFO for a port-data-transfer operation. A low-to-high transition on CLKA writes AO-A35 data to the mail1 register when a port-A write is selected by \(\overline{C S A}, W / \bar{R} A\), and ENA and with MBA high. A low-to-high transition on CLKB writes \(B 0-B 35\) data to the mail2 register when a port- \(B\) write is selected by \(\overline{C S B}, \bar{W} / R B\), and ENB and with MBB high. Writing data to a mail register sets its corresponding flag (MBF1 or MBF2) low. Attempted writes to a mail register are ignored while the mail flag is low.
When data outputs of a port are active, the data on the bus comes from the FIFO output register when the port mailbox select input is low and from the mail register when the port-mailbox select input is high. The mail1 register flag ( \(\overline{\mathrm{MBF}}\) ) is set high by a low-to-high transition on CLKB when a port-B read is selected by \(\overline{\mathrm{CSB}}\), \(\bar{W} / R B\), and ENB and with MBB high. The mail2 register flag (MBF2) is set high by a low-to-high transition on CLKA when a port-A read is selected by \(\overline{C S A}, W / \bar{R} A\), and ENA and with MBA high. The data in a mail register remains intact after it is read and changes only when new data is written to the register.


Figure 1. FIFO1 Reset Loading X1 and Y1 With a Preset Value of Eight \(\dagger\)
\(\dagger\) FIFO2 is reset in the same manner to load \(X 2\) and \(Y 2\) with a preset value.

\(\dagger^{t_{\text {sk1 }}}\) is the minimum time between the rising CLKA edge and a rising CLKB edge for IRB to transition high in the next cycle. If the time between the rising edge of CLKA and rising edge of CLKB is less than \(\mathrm{t}_{\text {sk1 }}\), IRB may transition high one cycle later than shown. NOTE \(A: \overline{C S A}=L, W / \bar{R} A=H, M B A=L\). It is not necessary to program offset register on consecutive clock cycles.

Figure 2. Programming the Almost-Full Flag and Almost-Empty Flag Offset Values After Reset

\section*{CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY}

SCAS224C - JUNE 1992 - REVISED SEPTEMBER 1995

\(\dagger\) Written to FIFO1
Figure 3. Port-A Write-Cycle Timing for FIFO1

\(\dagger\) Written to FIFO2
Figure 4. Port-B Write-Cycle Timing for FIFO2

\(\dagger\) Read from FIFO2
Figure 5. Port-A Read-Cycle Timing for FIFO2

\(\dagger\) Read from FIFO1
Figure 6. Port-B Read-Cycle Timing for FIFO1

\section*{CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY}

SCAS224C - JUNE 1992 - REVISED SEPTEMBER 1995

\(\dagger_{\text {sk1 }}\) is the minimum time between a rising CLKA edge and a rising CLKB edge for ORB to transition high and to clock the next word to the FIFO1 output register in three CLKB cycles. If the time between the rising CLKA edge and rising CLKB edge is less than \(\mathrm{t}_{\text {sk }}\), the transition of ORB high and load of the first word to the output register may occur one CLKB cycle later than shown.

Figure 7. ORB-Flag Timing and First-Data-Word Fallthrough When FIFO1 Is Empty

\(\dagger_{\text {sk1 }}\) is the minimum time between a rising CLKB edge and a rising CLKA edge for ORA to transition high and to clock the next word to the FIFO2 output register in three CLKA cycles. If the time between the rising CLKB edge and rising CLKA edge is less than tsk1, the transition of ORA high and load of the first word to the output register may occur one CLKA cycle later than shown.

Figure 8. ORA-Flag Timing and First-Data-Word Fallthrough When FIFO2 Is Empty

\section*{SN74ACT3632}

\(\dagger_{t_{s k 1}}\) is the minimum time between a rising CLKB edge and a rising CLKA edge for IRA to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than tsk1, IRA may transition high one CLKA cycle later than shown.

Figure 9. IRA-Flag Timing and First Available Write When FIFO1 Is Full

\(t^{t_{s k} 1}\) is the minimum time between a rising CLKA edge and a rising CLKB edge for IRB to transition high in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than \(t_{s k 1}\), IRB may transition high one CLKB cycle later than shown.

Figure 10. IRB-Flag Timing and First Available Write When FIFO2 Is Full

\section*{CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY}

\(\dagger_{t_{s k 2}}\) is the minimum time between a rising CLKA edge and a rising CLKB edge for \(\overline{A E B}\) to transition high in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than \(t_{\text {sk2 }}, \overline{\mathrm{AEB}}\) may transition high one CLKB cycle later than shown.
NOTE A: FIFO1 write ( \(\overline{C S A}=L, W / \bar{R} A=H, M B A=L\) ), FIFO1 read ( \(\overline{C S B}=L, \bar{W} / R B=H, M B B=L\) ). Data in the FIFO1 output register has been read from the FIFO.

Figure 11. Timing for \(\overline{\mathrm{AEB}}\) When FIFO1 Is Almost Empty

\(\dagger_{t_{s k 2}}\) is the minimum time between a rising CLKB edge and a rising CLKA edge for \(\overline{A E A}\) to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than \(\mathrm{t}_{\mathrm{sk} 2}, \overline{\text { AEA }}\) may transition high one CLKA cycle later than shown.
NOTE A: FIFO2 write ( \(\overline{C S B}=L, \bar{W} / R B=L, M B B=L), F I F O 2\) read \((\overline{C S A}=L, W / \bar{R} A=L, M B A=L)\). Data in the FIFO2 output register has been read from the FIFO.

Figure 12. Timing for \(\overline{A E A}\) When FIFO2 Is Almost Empty

\(\dagger_{t_{\text {sk2 }}}\) is the minimum time between a rising CLKA edge and a rising CLKB edge for \(\overline{\text { AFA }}\) to transition high in the next CLKA cycle. If the time between the rising CLKA edge and rising CLKB edge is less than tsk2, AFA may transition high one CLKB cycle later than shown.
NOTE A: FIFO1 write ( \(\overline{\mathrm{CSA}}=\mathrm{L}, \mathrm{W} / \overline{\mathrm{R}} A=\mathrm{H}, \mathrm{MBA}=\mathrm{L}\) ), \(\mathrm{FIFO1}\) read \((\overline{\mathrm{CSB}}=\mathrm{L}, \overline{\mathrm{W}} / \mathrm{RB}=\mathrm{H}, \mathrm{MBB}=\mathrm{L})\). Data in the FIFO1 output register has been read from the FIFO.

Figure 13. Timing for \(\overline{\text { AFA }}\) When FIFO1 Is Almost Full

\(\dagger_{\text {sk2 }}\) is the minimum time between a rising CLKB edge and a rising CLKA edge for \(\overline{A F B}\) to transition high in the next CLKB cycle. If the time between the rising CLKB edge and rising CLKA edge is less than \(t_{\text {sk2 }}\), \(\overline{A F B}\) may transition high one CLKA cycle later than shown.
NOTE A: FIFO2 write ( \(\overline{\mathrm{CSB}}=\mathrm{L}, \overline{\mathrm{W}} / \mathrm{RB}=\mathrm{L}, \mathrm{MBB}=\mathrm{L}\) ), FIFO 2 read ( \(\overline{\mathrm{CSA}}=\mathrm{L}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{A}=\mathrm{L}, \mathrm{MBA}=\mathrm{L}\) ). Data in the FIFO2 output register has been read from the FIFO.

Figure 14. Timing for \(\overline{\mathrm{AFB}}\) When FIFO2 Is Almost Full

\section*{CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY}

SCAS224C-JUNE 1992 -REVISED SEPTEMBER 1995


Figure 15. Timing for Mail1 Register and MBF1 Flag


Figure 16. Timing for Mail2 Register and MBF2 Flag

\section*{absolute maximum ratings over operating free-air temperature range (unless otherwise noted) \(\dagger\)}
\(\dagger\) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: The input and output voltage ratings may be exceeded provided the input and output current ratings are observed.
recommended operating conditions
\begin{tabular}{|ll|r|r|}
\hline & & MIN & MAX \\
\hline \(\mathrm{V}_{\mathrm{CC}}\) & Supply voltage & 4.5 & 5.5 \\
\hline \(\mathrm{~V}_{\mathrm{IH}}\) & High-level input voltage & V \\
\hline \(\mathrm{V}_{\mathrm{IL}}\) & Low-level input voltage & 2 & V \\
\hline IOH & High-level output current & 0.8 & V \\
\hline IOL & Low-level output current & -4 & mA \\
\hline \(\mathrm{~T}_{\mathrm{A}}\) & Operating free-air temperature & 8 & mA \\
\hline
\end{tabular}
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline PARAMETER & \multicolumn{3}{|c|}{TEST CONDITIONS} & MIN & TYP \(\dagger\) & MAX & UNIT \\
\hline \(\mathrm{V}_{\mathrm{OH}}\) & \multicolumn{3}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \quad 1 \mathrm{OH}=-4 \mathrm{~mA}\)} & 2.4 & & & V \\
\hline \(\mathrm{V}_{\mathrm{OL}}\) & \multicolumn{3}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \quad \mathrm{IOL}=8 \mathrm{~mA}\)} & & & 0.5 & V \\
\hline 1 & \multicolumn{3}{|l|}{\(\mathrm{V}_{C C}=5.5 \mathrm{~V}, \quad \mathrm{~V}_{1}=\mathrm{V}_{\text {CC }}\) or 0} & & & \(\pm 5\) & \(\mu \mathrm{A}\) \\
\hline loz & \multicolumn{3}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}\) or 0} & & & \(\pm 5\) & \(\mu \mathrm{A}\) \\
\hline ICC & \multicolumn{3}{|l|}{\(V_{C C}=5.5 \mathrm{~V}, \quad V_{1}=V_{C C}-0.2 \mathrm{~V}\) or 0} & & & 400 & \(\mu \mathrm{A}\) \\
\hline \multirow{5}{*}{\(\Delta l_{C C}{ }^{\ddagger}\)} & \multirow{5}{*}{\(V_{C C}=5.5 \mathrm{~V}, \quad\) One input at 3.4 V , Other inputs at \(\mathrm{V}_{\mathrm{CC}}\) or GND} & \(\overline{\mathrm{CSA}}=\mathrm{V}_{1} \mathrm{H}\) & A0-A35 & & 0 & & \multirow{5}{*}{mA} \\
\hline & & \(\overline{C S B}=\mathrm{V}_{1} \mathrm{H}\) & B0-B35 & & 0 & & \\
\hline & & \(\overline{\mathrm{CSA}}=\mathrm{V}_{\mathrm{IL}}\) & A0-A35 & & & 1 & \\
\hline & & \(\overline{\mathrm{CSB}}=\mathrm{V}_{\mathrm{IL}}\) & B0-B35 & & & 1 & \\
\hline & & \multicolumn{2}{|l|}{All other inputs} & & & 1 & \\
\hline \(\mathrm{C}_{i}\) & \multicolumn{3}{|l|}{\(\mathrm{V}_{1}=0, \quad f=1 \mathrm{MHz}\)} & & 4 & & pF \\
\hline \(\mathrm{C}_{0}\) & \multicolumn{3}{|l|}{\(\mathrm{V}_{\mathrm{O}}=0, \quad \mathrm{f}=1 \mathrm{MHz}\)} & & 8 & & pF \\
\hline
\end{tabular}
\(\dagger\) All typical values are at \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
\(\ddagger\) This is the supply current when each input is at one of the specified TTL voltage levels rather than 0 V or \(\mathrm{V}_{\mathrm{CC}}\).
timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Figures 1 through 16)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{}} & \multicolumn{2}{|l|}{'ACT3632-15} & \multicolumn{2}{|l|}{'ACT3632-20} & \multicolumn{2}{|l|}{'ACT3632-30} & \multirow[b]{2}{*}{UNIT} \\
\hline & & MIN & MAX & MIN & MAX & MIN & MAX & \\
\hline \(f_{\text {clock }}\) & Clock frequency, CLKA or CLKB & & 66.7 & & 50 & & 33.4 & MHz \\
\hline \(t_{c}\) & Clock cycle time, CLKA or CLKB & 15 & & 20 & & 30 & & ns \\
\hline \(\mathrm{t}_{\text {W }}\) (CLKH) & Pulse duration, CLKA and CLKB high & 6 & & 8 & & 10 & & ns \\
\hline \({ }^{\text {w }}\) (CLKL) & Pulse duration, CLKA and CLKB low & 6 & & 8 & & 10 & & ns \\
\hline \(t_{\text {su }}(\mathrm{D})\) & Setup time, A0-A35 before CLKA \(\uparrow\) and \(\mathrm{B} 0-\mathrm{B} 35\) before CLKB \(\uparrow\) & 4 & & 5 & & 6 & & ns \\
\hline \({ }^{\text {s }}\) su(EN) & Setup time, \(\overline{\mathrm{CSA}}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{A}, \mathrm{ENA}\), and MBA before CLKA \(\uparrow\); \(\overline{\mathrm{CSB}}\), \(\bar{W} /\) RB, ENB, and MBB before CLKB \(\uparrow\) & 4.5 & & 5 & & 6 & & ns \\
\hline \(\mathrm{t}_{\text {su }}\) (RS) & Setup time, \(\overline{\mathrm{RST1}}\) or \(\overline{\mathrm{RST}} 2\) low before CLKA \(\uparrow\) or CLKBT§ & 5 & & 6 & & 7 & & ns \\
\hline \(\mathrm{t}_{\text {su }}\) (FS) & Setup time, FS0 and FS1 before \(\overline{\text { RST1 }}\) and \(\overline{\text { RST2 }}\) high & 7.5 & & 8.5 & & 9.5 & & ns \\
\hline th(D) & Hold time, A0-A35 after CLKA \(\uparrow\) and B0-B35 after CLKB \(\uparrow\) & 1 & & 1 & & 1 & & ns \\
\hline th(EN) & Hold time, \(\overline{\mathrm{CSA}}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{A}, \mathrm{ENA}\), and MBA after CLKA \(\uparrow\); \(\overline{\mathrm{CSB}}, \overline{\mathrm{W}} / \mathrm{RB}\), ENB, and MBB after CLKB \(\uparrow\) & 1 & & 1 & & 1 & & ns \\
\hline th(RS) & Hold time, \(\overline{\text { RST1 }}\) or \(\overline{\text { RST2 } 2 ~ l o w ~ a f t e r ~ C L K A ~} \uparrow\) or CLKB \(\uparrow \uparrow\) & 4 & & 4 & & 5 & & ns \\
\hline th(FS) & Hold time, FS0 and FS1 atter \(\overline{\text { RST1 }}\) and \(\overline{\text { RST2 }}\) high & 2 & & 3 & & 3 & & ns \\
\hline \({ }^{\text {tsk1 }}{ }^{\text {a }}\) & Skew time between CLKA \(\uparrow\) and CLKBT for ORA, ORB, IRA, and IRB & 7.5 & & 9 & & 11 & & ns \\
\hline \(\mathrm{t}_{\text {sk2 }}{ }^{\text {IT}}\) & Skew time between CLKA \(\uparrow\) and CLKB \(\uparrow\) for \(\overline{A E A}, \overline{A E B}\), \(\overline{\mathrm{AFA}}\), and \(\overline{\mathrm{AFB}}\) & 12 & & 16 & & 20 & & ns \\
\hline
\end{tabular}

\footnotetext{
§ Requirement to count the clock edge as one of at least four needed to reset a FIFO
I Skew time is not a timing constraint for proper device operation and is only included to illustrate the timing relationship between CLKA cycle and CLKB cycle.
}

\section*{CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY \\ SCAS224C - JUNE 1992 - REVISED SEPTEMBER 1995}
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, \(\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}\) (see Figures 1 through 16)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|r|}{\multirow[b]{2}{*}{PARAMETER}} & \multicolumn{2}{|l|}{'ACT3632-15} & \multicolumn{2}{|l|}{'ACT3632-20} & \multicolumn{2}{|l|}{'ACT3632-30} & \multirow[b]{2}{*}{UNIT} \\
\hline & & MIN & MAX & MIN & MAX & MIN & MAX & \\
\hline \(\mathrm{ta}_{\mathrm{a}}\) & Access time, CLKA \(\uparrow\) to A0-A35 and CLKB \(\uparrow\) to B0-B35 & 3 & 11 & 3 & 13 & 3 & 15 & ns \\
\hline \(t_{\text {pd }}(\mathrm{C}-\mathrm{IR})\) & Propagation delay time, CLKA \(\uparrow\) to IRA and CLKB \(\uparrow\) to IRB & 2 & 8 & 2 & 10 & 2 & 12 & ns \\
\hline \(t_{\text {pd }}(\mathrm{C}-\mathrm{OR})\) & Propagation delay time, CLKA \(\uparrow\) to ORA and CLKB \(\uparrow\) to ORB & 1 & 8 & 1 & 10 & 1 & 12 & ns \\
\hline \(t^{\text {p }}\) ( \((C-A E)\) & Propagation delay time, CLKA \(\uparrow\) to \(\overline{\mathrm{AEA}}\) and CLKB \(\uparrow\) to \(\overline{\mathrm{AEB}}\) & 1 & 8 & 1 & 10 & 1 & 12 & ns \\
\hline tpd(C-AF) & Propagation delay time, CLKA \(\uparrow\) to \(\overline{A F A}\) and CLKB \(\uparrow\) to \(\overline{A F B}\) & 1 & 8 & 1 & 10 & 1 & 12 & ns \\
\hline \(t^{\text {tpd(C-MF) }}\) & Propagation delay time, CLKA to \(\overline{\text { MBF1 }}\) low or \(\overline{\text { MBF2 }}\) high and CLKBT to \(\overline{\mathrm{MBF} 2}\) low or \(\overline{\mathrm{MBF1}}\) high & 0 & 8 & 0 & 10 & 0 & 12 & ns \\
\hline \({ }^{\text {tpd(C-MR) }}\) & Propagation delay time, CLKA \(\uparrow\) to \(\mathrm{B} 0-\mathrm{B} 35 \dagger\) and CLKB \(\uparrow\) to A0-A35 \(\ddagger\) & 3 & 13.5 & 3 & 15 & 3 & 17 & ns \\
\hline \({ }^{\text {tpd }}\) (M-DV) & Propagation delay time, MBA to AO-A35 valid and MBB to B0-B35 valid & 3 & 11 & 3 & 13 & 3 & 15 & ns \\
\hline \(t_{\text {pd }}\) (R-F) & Propagation delay time, \(\overline{\mathrm{RST}} 1\) low to \(\overline{\mathrm{AEB}}\) low, \(\overline{\mathrm{AFA}}\) high, and \(\overline{\mathrm{MBF} 1}\) high, and \(\overline{\mathrm{RST}} 2\) low to \(\overline{\mathrm{AEA}}\) low, \(\overline{\mathrm{AFB}}\) high, and \(\overline{\mathrm{MBF} 2}\) high & 1 & 15 & 1 & 20 & 1 & 30 & ns \\
\hline ten & Enable time, \(\overline{C S A}\) and \(W / \bar{R} A\) low to \(A 0-A 35\) active and \(\overline{C S B}\) low and \(\bar{W} / R B\) high to \(B 0-B 35\) active & 2 & 12 & 2 & 13 & 2 & 14 & ns \\
\hline \({ }^{\text {d }}\) dis & Disable time, \(\overline{\mathrm{CSA}}\) or \(\mathrm{W} / \overline{\mathrm{R}} A\) high to \(\mathrm{A} 0-\mathrm{A} 35\) at high impedance and \(\overline{\mathrm{CSB}}\) high or \(\overline{\mathrm{W}} / \mathrm{RB}\) low to \(\mathrm{BO}-\mathrm{B} 35\) at high impedance & 1 & 8 & 1 & 12 & 1 & 11 & ns \\
\hline
\end{tabular}
\(\dagger\) Writing data to the mail1 register when the B0-B35 outputs are active and MBB is high
\(\ddagger\) Writing data to the mail2 register when the AO-A35 outputs are active and MBA is high

\section*{TYPICAL CHARACTERISTICS}

SUPPLY CURRENT
vs
CLOCK FREQUENCY


Figure 17

\section*{calculating power dissipation}

The \(\mathrm{I}_{\mathrm{CO}(f)}\) current for the graph in Figure 17 was taken while simultaneously reading and writing a FIFO on the SN74ACT3632 with CLKA and CLKB set to \(\mathrm{f}_{\text {clock. }}\). All data inputs and data outputs change state during each clock cycle to consume the highest supply current. Data outputs were disconnected to normalize the graph to a zero-capacitance load. Once the capacitive load per data-output channel and the number of SN74ACT3632 inputs driven by TTL high levels are known, the power dissipation can be calculated with the equation below.
With ICC(f) taken from Figure 17, the maximum power dissipation ( \(\mathrm{P}_{\mathrm{T}}\) ) of the SN74ACT3632 can be calculated by:
\[
P_{T}=V_{C C} \times\left[l_{C C(f)}+\left(N \times \Delta l_{C C} \times d c\right)\right]+\sum\left(C_{L} \times V_{C C}{ }^{2} \times f_{0}\right)
\]
where:
\(\mathrm{N}=\) number of inputs driven by TTL levels
\(\Delta I_{\mathrm{CC}}=\) increase in power supply current for each input at a TTL high level
dc \(=\) duty cycle of inputs at a TTL high level of 3.4 V
\(C_{L}=\) output capacitive load
\(f_{0}=\) switching frequency of an output
When no reads or writes are occurring on the SN74ACT3632, the power dissipated by a single clock (CLKA or CLKB) input running at frequency \(\mathrm{f}_{\text {clock }}\) is calculated by:
\[
\mathrm{P}_{\mathrm{T}}=\mathrm{V}_{\mathrm{CC}} \times \mathrm{f}_{\text {clock }} \times 0.184 \mathrm{~mA} / \mathrm{MHz}
\]

\section*{CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY}

SCAS224C - JUNE 1992 - REVISED SEPTEMBER 1995

\section*{PARAMETER MEASUREMENT INFORMATION}


LOAD CIRCUIT


VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS PULSE DURATIONS


VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES


VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES

NOTE A: Includes probe and jig capacitance
Figure 18. Load Circuit and Voltage Waveforms
- Free-Running CLKA and CLKB Can Be Asynchronous or Coincident
- Two Independent Clocked FIFOs Buffering Data in Opposite Directions
- Mallbox-Bypass Register for Each FIFO
- Programmable Almost-Full and Almost-Empty Flags
- Microprocessor Interface Control Logic
- IRA, ORA, \(\overline{A E A}\), and \(\overline{\text { AFA }}\) Flags Synchronized by CLKA
- IRB, ORB, \(\overline{A E B}\), and \(\overline{A F B}\) Flags Synchronized by CLKB
- Low-Power 0.8-Micron Advanced CMOS Technology
- Supports Clock Frequencies up to 67 MHz
- Fast Access Times of 11 ns
- Pin-to-Pin Compatible With the SN74ACT3622 and SN74ACT3632
- Available in Space-Saving 120-Pin Thin Quad Flat (PCB) and 132-Pin Plastic Quad Flat (PQ) Packages
\begin{tabular}{|c|c|c|}
\hline \multicolumn{3}{|c|}{PCB PACKAGE (TOP VIEW)} \\
\hline \multicolumn{3}{|c|}{} \\
\hline &  & \\
\hline A35 & & 90 - 335 \\
\hline A34 & 2 & 89 - B34 \\
\hline A33 & 3 & 88 В 33 \\
\hline A32 & 4 &  \\
\hline \(\mathrm{Vcc}{ }^{-1}\) & 5 & \(86 \square\) GND \\
\hline A31 & 6 & 85 B31 \\
\hline A30 & 7 & 84 В 30 \\
\hline GND & 8 - 83 & \(83-\mathrm{B29}\) \\
\hline A29 & 9 & 82 B28 \\
\hline A28 & 10 & \(81 . \mathrm{B27}\) \\
\hline A27 & 11 & \(80 \bigcirc\) B26 \\
\hline A26 & 12 & 79 V \({ }^{\text {cc }}\) \\
\hline A25 & 13 & 78 B25 \\
\hline A24 & 14 & 77 B24 \\
\hline A23 & 15 & \(76.10{ }^{\text {GND }}\) \\
\hline GND & 16 & 75 - 23 \\
\hline A22 & 17 & 74 - 222 \\
\hline \(\mathrm{V}_{\mathrm{cc}}\) & 18 & 73.1821 \\
\hline A21 & 19 & 72 - \({ }^{\text {20 }}\) \\
\hline A20 & 20 & 710 B19 \\
\hline A19 & 21 & \(70 \square \mathrm{~B} 18\) \\
\hline A18 & 22 & \(69 \square\) GND \\
\hline GND & 23 & 68 - 177 \\
\hline A17 & 24 & \({ }_{67}{ }^{\text {B B16 }}\) \\
\hline A16 & 25 & \({ }_{66} \mathrm{~V}^{\text {cc }}\) \\
\hline A15 & 26 & 65 B15 \\
\hline A14 & 27 & 64 B14 \\
\hline A13 & 28 & \(63-\mathrm{B} 13\) \\
\hline VCCO & 29 & 62 B12 \\
\hline A12 &  & \(61 \sim\) GND \\
\hline \multicolumn{3}{|c|}{} \\
\hline
\end{tabular}
```

PQ PACKAGET
(TOP VIEW)

```


NC - No internal connection
\(\dagger\) Uses Yamaichi socket IC51-1324-828

\section*{description}

The SN74ACT3642 is a high-speed, low-power CMOS clocked bidirectional FIFO memory. It supports clock frequencies up to 67 MHz with read access times as fast as 11 ns . The two independent \(1024 \times 36\) dual-port SRAM FIFOs on board the chip buffer data in opposite directions. Each FIFO has flags to indicate empty and full conditions and two programmable flags (almost full and almost empty) to indicate when a selected number of words is stored in memory. Communication between each port can bypass the FIFO via two 36 -bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. Two or more devices can be used in parallel to create wider datapaths.
The SN74ACT3642 is a clocked FIFO, which means each port employs a synchronous interface. All data transfers through a port are gated to the low-to-high transition of a port clock by enable signals. The clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses with synchronous control.
The input-ready (IRA, IRB) flag and almost-full ( \(\overline{\mathrm{AFA}}, \overline{\mathrm{AFB}}\) ) flag of a FIFO are two-stage synchronized to the port clock that writes data to its array. The output-ready (ORA, ORB) flag and almost-empty ( \(\overline{\mathrm{AEA}}, \overline{\mathrm{AEB}}\) ) flag of a FIFO are two-stage synchronized to the port clock that reads data from its array. Offset values for the almost-full and almost-empty flags of the FIFO can be programmed from port A.

The SN74ACT3642 is characterized for operation from \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\).
For more information on this device family, see the application report FIFO Mailbox-Bypass Registers: Using Bypass Registers to Initialize DMA Control in the 1996 High-Performance FIFO Memories Designer's Handbook, literature number SCAA012A.

\section*{functional block diagram}


\title{
SN74ACT3642 \\ \(1024 \times 36 \times 2\) CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
}

Terminal Functions
\begin{tabular}{|c|c|c|}
\hline TERMINAL
NAME & 1/0 & DESCRIPTION \\
\hline A0-A35 & 1/0 & Port-A data. The 36-bit bidirectional data port for side A. \\
\hline \(\overline{\text { AEA }}\) & \[
\begin{gathered}
\mathrm{O} \\
\text { (port A) }
\end{gathered}
\] & Port-A almost-empty flag. Programmable flag synchronized to CLKA. \(\overline{\text { AEA }}\) is low when the number of words in FIFO2 is less than or equal to the value in the almost-empty A offset register, X 2 . \\
\hline \(\overline{\text { AEB }}\) & \[
\begin{gathered}
\mathrm{O} \\
\text { (port B) }
\end{gathered}
\] & Port-B almost-empty flag. Programmable flag synchronized to CLKB. \(\overline{\text { AEB }}\) is low when the number of words in FIFO1 is less than or equal to the value in the almost-empty B offset register, X 1 . \\
\hline \(\overline{\text { AFA }}\) & \[
\begin{gathered}
\mathrm{O} \\
\text { (port A) }
\end{gathered}
\] & Port-A almost-full flag. Programmable flag synchronized to CLKA. \(\overline{\text { AFA }}\) is low when the number of empty locations in FIFO1 is less than or equal to the value in the almost-full A offset register, Y 1 . \\
\hline \(\overline{\text { AFB }}\) & \[
\begin{gathered}
\mathrm{O} \\
\text { (port B) }
\end{gathered}
\] & Port-B almost-full flag. Programmable flag synchronized to CLKB. \(\overline{\mathrm{AFB}}\) is low when the number of empty locations in FIFO2 is less than or equal to the value in the almost-full B offset register, Y2. \\
\hline B0-B35 & 1/0 & Port-B data. The 36-bit bidirectional data port for side B. \\
\hline CLKA & 1 & Port-A clock. CLKA is a continuous clock that synchronizes all data transfers through port A and can be asynchronous or coincident to CLKB. IRA, ORA, \(\overline{\mathrm{AFA}}\), and \(\overline{\mathrm{AEA}}\) are all synchronized to the low-to-high transition of CLKA. \\
\hline CLKB & 1 & Port-B clock. CLKB is a continuous clock that synchronizes all data transfers through port B and can be asynchronous or coincident to CLKA. IRB, ORB, \(\overline{\mathrm{AFB}}\), and \(\overline{\mathrm{AEB}}\) are synchronized to the low-to-high transition of CLKB. \\
\hline \(\overline{C S A}\) & 1 & Port-A chip select. \(\overline{\text { CSA }}\) must be low to enable a low-to-high transition of CLKA to read or write data on port A. The A0-A35 outputs are in the high-impedance state when CSA is high. \\
\hline \(\overline{C S B}\) & 1 & Port-B chip select. \(\overline{C S B}\) must be low to enable a low-to-high transition of CLKB to read or write data on port B. The B0-B35 outputs are in the high-impedance state when \(\overline{\mathrm{CSB}}\) is high. \\
\hline ENA & 1 & Port-A enable. ENA must be high to enable a low-to-high transition of CLKA to read or write data on port A. \\
\hline ENB & 1 & Port-B enable. ENB must be high to enable a low-to-high transition of CLKB to read or write data on port B. \\
\hline FS1, FS0 & 1 & Flag-offset selects. The low-to-high transition of a FIFO's reset input latches the values of FSO and FS1. If either FSO or FS1 is high when a reset input goes high, one of three preset values is selected as the offset for the FIFO almost-full and almost-empty flags. If both FIFOs are reset simultaneously and both FSO and FS1 are low when \(\overline{\text { RST1 }}\) and \(\overline{\text { RST2 }}\) go high, the first four writes to FIFO1 program the almost-full and almost-empty offsets for both FIFOs. \\
\hline IRA & \[
\underset{\text { (port A) }}{\mathrm{O}}
\] & Input-ready flag. IRA is synchronized to the low-to-high transition of CLKA. When IRA is low, FIFO1 is full and writes to its array are disabled. IRA is set low when FIFO1 is reset and is set high on the second low-to-high transition of CLKA after reset. \\
\hline IRB & \[
\underset{\text { (port B) }}{\mathrm{O}}
\] & Input-ready flag. IRB is synchronized to the low-to-high transition of CLKB. When IRB is low, FIFO2 is full and writes to its array are disabled. IRB is set low when FIFO2 is reset and is set high on the second low-to-high transition of CLKB after reset. \\
\hline MBA & 1 & Port-A mailbox select. A high level on MBA chooses a mailbox register for a port-A read or write operation. When the A0-A35 outputs are active, a high level on MBA selects data from the mail2 register for output and a low level selects FIFO2 output-register data for output. \\
\hline MBB & 1 & Port-B mailbox select. A high level on MBB chooses a mailbox register for a port-B read or write operation. When the B0-B35 outputs are active, a high level on MBB selects data from the mail1 register for output and a low level selects FIFO1 output-register data for output. \\
\hline \(\overline{\mathrm{MBF}} 1\) & 0 & Mail1 register flag. \(\overline{\mathrm{MBF} 1}\) is set low by the low-to-high transition of CLKA that writes data to the mail1 register. Writes to the mail1 register are inhibited while MBF1 is low. MBF1 is set high by a low-to-high transition of CLKB when a port-B read is selected and MBB is high. MBF1 is set high when FIFO1 is reset. \\
\hline \(\overline{\mathrm{MBF} 2}\) & 0 & Mail2 register flag. \(\overline{\mathrm{MBF2}}\) is set low by the low-to-high transition of CLKB that writes data to the mail2 register. Writes to the mail2 register are inhibited while \(\overline{M B F 2}\) is low. MBF2 is set high by a low-to-high transition of CLKA when a port-A read is selected and MBA is high. \(\overline{\text { MBF2 }}\) is also set high when FIFO2 is reset. \\
\hline ORA & \[
\underset{\text { (port A) }}{\mathrm{O}}
\] & Output-ready flag. ORA is synchronized to the low-to-high transition of CLKA. When ORA is low, FIFO2 is empty and reads from its memory are disabled. Ready data is present on the output register of FIFO2 when ORA is high. ORA is forced low when FIFO2 is reset and goes high on the third low-to-high transition of CLKA after a word is loaded to empty memory. \\
\hline
\end{tabular}

Terminal Functions (Continued)
\begin{tabular}{|c|c|c|}
\hline TERMINAL NAME & 1/0 & DESCRIPTION \\
\hline ORB & \[
\begin{gathered}
\mathrm{O} \\
\text { (port B) }
\end{gathered}
\] & Output-ready flag. ORB is synchronized to the low-to-high transition of CLKB. When ORB is low, FIFO1 is empty and reads from its memory are disabled. Ready data is present on the output register of FIFO1 when ORB is high. ORB is forced low when FIFO1 is reset and goes high on the third low-to-high transition of CLKB after a word is loaded to empty memory. \\
\hline \(\overline{\text { RST1 }}\) & 1 & FIFO1 reset. To reset FIFO1, four low-to-high transitions of CLKA and four low-to-high transitions of CLKB must occur while \(\overline{\mathrm{RST} 1}\) is low. The low-to-high transition of \(\overline{\mathrm{RST}}\) latches the status of FSO and FS1 for \(\overline{\mathrm{AFA}}\) and \(\overline{\mathrm{AEB}}\) offset selection. FIFO1 must be reset upon power up before data is written to its RAM. \\
\hline \(\overline{\text { RST2 }}\) & 1 & FIFO2 reset. To reset FIFO2, four low-to-high transitions of CLKA and four low-to-high transitions of CLKB must occur while \(\overline{\mathrm{RST}}\) is low. The low-to-high transition of \(\overline{\mathrm{RST2} 2}\) latches the status of FSO and FS1 for \(\overline{\mathrm{AFB}}\) and \(\overline{\mathrm{AEA}}\) offset selection. FIFO2 must be reset upon power up before data is written to its RAM. \\
\hline W/RA & 1 & Port-A write/read select. A high on W/R̄RA selects a write operation and a low selects a read operation on port A for a low-to-high transition of CLKA. The AO-A35 outputs are in the high-impedance state when W/RA is high. \\
\hline W/RB & 1 & Port-B write/read select. A low on \(\bar{W} / R B\) selects a write operation and a high selects a read operation on port \(B\) for a low-to-high transition of CLKB. The B0-B35 outputs are in the high-impedance state when \(\bar{W} / R B\) is low. \\
\hline
\end{tabular}

\section*{detailed description}
reset
The FIFO memories of the SN74ACT3642 are reset separately by taking their reset ( \(\overline{\operatorname{RST} 1}, \overline{\mathrm{RST}}\) ) inputs low for at least four port-A clock (CLKA) and four port-B clock (CLKB) low-to-high transitions. The reset inputs can switch asynchronously to the clocks. A FIFO reset initializes the internal read and write pointers and forces the input-ready flag (IRA, IRB) low, the output-ready flag (ORA, ORB) low, the almost-empty flag ( \(\overline{\text { AEA }}, \overline{\text { AEB }}\) ) low, and the almost-full flag ( \(\overline{\mathrm{AFA}}, \overline{\mathrm{AFB}}\) ) high. Resetting a FIFO also forces the mailbox flag ( \(\overline{\mathrm{MBF}}, \overline{\mathrm{MBF}}\) ) of the parallel mailbox register high. After a FIFO is reset, its input-ready flag is set high after two clock cycles to begin normal operation. A FIFO must be reset after power up before data is written to its memory.
A low-to-high transition on a FIFO reset ( \(\overline{\text { RST1 }}, \overline{\mathrm{RST}}\) ) input latches the value of the flag-select (FS0, FS1) inputs for choosing the almost-full and almost-empty offiset programming method (see almost-empty and almost-full flag offset programming).

\section*{almost-empty flag and almost-full flag offset programming}

Four registers in the SN74ACT3642 are used to hold the offset values for the almost-empty and almost-full flags. The port-B almost-empty flag ( \(\overline{\mathrm{AEB}}\) ) offset register is labeled X1 and the port-A almost-empty flag ( \(\overline{\mathrm{AEA}}\) ) offset register is labeled X2. The port-A almost-full flag ( \(\overline{\mathrm{AFA}}\) ) offset register is labeled Y 1 and the port-B almost-full flag ( \(\overline{\mathrm{AFB}}\) ) offset register is labeled Y 2 . The index of each register name corresponds to its FIFO number. The offset registers can be loaded with preset values during the reset of a FIFO or they can be programmed from port A (see Table 1).

Table 1. Flag Programming
\begin{tabular}{|c|c|c|c|c|c|}
\hline FS1 & FS0 & \(\overline{\text { RST1 }}\) & \(\overline{\text { RST2 }}\) & X1 AND Y1 REGISTERSt & X2 AND Y2 REGISTERS \(\ddagger\) \\
\hline H & H & \(\uparrow\) & X & 64 & X \\
H & H & X & \(\uparrow\) & X & 64 \\
H & L & \(\uparrow\) & X & 16 & X \\
H & L & X & \(\uparrow\) & X & 16 \\
L & H & \(\uparrow\) & X & 8 & X \\
L & H & X & \(\uparrow\) & X & 8 \\
L & L & \(\uparrow\) & \(\uparrow\) & Programmed from port A & Programmed from port A \\
\hline
\end{tabular}
\(\dagger \mathrm{X} 1\) register holds the offiset for \(\overline{\mathrm{AEB}} ; \mathrm{Y} 1\) register holds the offiset for \(\overline{\mathrm{AFA}}\).
\(\ddagger \times 2\) register holds the offset for \(\overline{A E A} ; Y 2\) register holds the offset for \(\overline{A F B}\).
almost-empty flag and almost-full flag offset programming (continued)
To load FIFO almost-empty flag and almost-full flag offset registers with one of the three preset values listed in Table 1, at least one of the flag-select inputs must be high during the low-to-high transition of its reset input. For example, to load the preset value of 64 into X 1 and Y1, FSO and FS 1 must be high when FIFO1 reset (RST1) returns high. Flag-offset registers associated with FIFO2 are loaded with one of the preset values in the same way with FIFO2 reset ( \(\overline{\mathrm{RST}}\) ). When using one of the preset values for the flag offsets, the FIFOs can be reset simultaneously or at different times.

To program the X1, X2, Y1, and Y2 registers from port A, both FIFOs should be reset simultaneously with FSO and FS1 low during the low-to-high transition of the reset inputs. After this reset is complete, the first four writes to FIFO1 do not store data in RAM but load the offset registers in the order Y1, X1, Y2, X2. Each offset register uses port-A inputs (A9-A0). The highest-numbered input is used as the most significant bit of the binary number in each case. Valid programming values for the registers range from 1 to 1020. After all the offset registers are programmed from port A, the port-B input-ready flag (IRB) is set high and both FIFOs begin normal operation.

\section*{FIFO write/read operation}

The state of the port-A data (AO-A35) outputs is controlled by the port-A chip select ( \(\overline{\mathrm{CSA}}\) ) and the port-A write/read select ( \(W / \bar{R} A\) ). The AO-A35 outputs are in the high-impedance state when either CSA or W/ \(\overline{\mathrm{R}} A\) is high. The AO-A 35 outputs are active when both \(\overline{C S A}\) and \(W / \bar{R} A\) are low.
Data is loaded into FIFO1 from the AO-A35 inputs on a low-to-high transition of CLKA when CSA is low, W/RA is high, ENA is high, MBA is low, and IRA is high. Data is read from FIFO2 to the AO-A35 outputs by a low-to-high transition of CLKA when CSA is low, W/R̄A is low, ENA is high, MBA is low, and ORA is high (see Table 2). FIFO reads and writes on port A are independent of any concurrent port-B operation.

Table 2. Port-A Enable Function Table
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline\(\overline{\text { CSA }}\) & W/R̄A & ENA & MBA & CLKA & A0-A35 OUTPUTS & PORT FUNCTION \\
\hline H & X & X & X & X & In high-impedance state & None \\
L & H & L & X & X & In high-impedance state & None \\
L & H & H & L & \(\uparrow\) & In high-impedance state & FIFO1 write \\
L & H & H & H & \(\uparrow\) & In high-impedance state & Mail1 write \\
L & L & L & L & X & Active, FIFO2 output register & None \\
L & L & H & L & \(\uparrow\) & Active, FIFO2 output register & FIFO2 read \\
L & L & L & H & X & Active, mail2 register & None \\
L & L & H & H & \(\uparrow\) & Active, mail2 register & Mail2 read (set \(\overline{\text { MBF2 }}\) high) \\
\hline
\end{tabular}

The port-B control signals are identical to those of port A with the exception that the port-B write/read select ( \(\bar{W} / R B\) ) is the inverse of the port-A write/read select ( \(W / \bar{R} A\) ). The state of the port-B data (BO-B35) outputs is controlled by the port-B chip select ( \(\overline{\mathrm{CSB}}\) ) and the port-B write/read select ( \(\overline{\mathrm{W}} / \mathrm{RB}\) ). The B0-B35 outputs are in the high-impedance state when either \(\overline{C S B}\) is high or \(\bar{W} / R B\) is low. The B0-B35 outputs are active when \(\overline{C S B}\) is low and \(\bar{W} / R B\) is high.
Data is loaded into FIFO2 from the B0-B35 inputs on a low-to-high transition of CLKB when \(\overline{\text { CSB }}\) is low, \(\overline{\mathrm{W}} / \mathrm{RB}\) is low, ENB is high, MBB is low, and IRB is high. Data is read from FIFO1 to the B0-B35 outputs by a low-to-high transition of CLKB when \(\overline{C S B}\) is low, \(\bar{W} / R B\) is high, ENB is high, MBB is low, and ORB is high (see Table 3). FIFO reads and writes on port \(B\) are independent of any concurrent port-A operation.

\section*{FIFO write／read operation（continued）}

Table 3．Port－B Enable Function Table
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline\(\overline{\text { CSB }}\) & \(\overline{\text { W } / R B ~}\) & ENB & MBB & CLKB & B0－B35 OUTPUTS & PORT FUNCTION \\
\hline H & X & X & X & X & In high－impedance state & None \\
L & L & L & X & X & In high－impedance state & None \\
L & L & H & L & \(\uparrow\) & In high－impedance state & FIFO2 write \\
L & L & H & H & \(\uparrow\) & In high－impedance state & Mail2 write \\
L & H & L & L & X & Active，FIFO1 output register & None \\
L & H & H & L & \(\uparrow\) & Active，FIFO1 output register & FIFO1 read \\
L & H & L & H & X & Active，mail1 register & None \\
L & H & H & H & \(\uparrow\) & Active，mail1 register & Mail1 read（set MBF1 high）\(\overline{4}\) \\
\hline
\end{tabular}

The setup－and hold－time constraints to the port clocks for the port－chip selects and write／read selects are only for enabling write and read operations and are not related to high－impedance control of the data outputs．If a port enable is low during a clock cycle，the port－chip select and write／read select may change states during the setup－and hold－time window of the cycle．
When a FIFO output－ready flag is low，the next data word is sent to the FIFO output register automatically by the low－to－high transition of the port clock that sets the output－ready flag high．When the output－ready flag is high，an available data word is clocked to the FIFO output register only when a FIFO read is selected by the port－chip select，write／read select，enable，and mailbox select．

\section*{synchronized FIFO flags}

Each FIFO is synchronized to its port clock through at least two flip－flop stages．This is done to improve flag－signal reliability by reducing the probability of metastable events when CLKA and CLKB operate asynchronously to one another（see the application report Metastability Performance of Clocked FIFOs in the 1996 High－Performance FIFO Memories Data Book，literature number SCADOO3C）．ORA，AEA，IRA，and AFA are synchronized to CLKA．ORB，\(\overline{\text { AEB }}\) ，IRB，and \(\overline{\text { AFB }}\) are synchronized to CLKB．Tables 4 and 5 show the relationship of each port flag to FIFO1 and FIFO2．

Table 4．FIFO1 Flag Operation
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{NUMBER OF WORDS IN FIFO1† \(\ddagger\)} & \multicolumn{2}{|l|}{SYNCHRONIZED TO CLKB} & \multicolumn{2}{|l|}{SYNCHRONIZED TO CLKA} \\
\hline & ORB & \(\overline{\text { AEB }}\) & \(\overline{\text { AFA }}\) & IRA \\
\hline 0 & L & L & H & H \\
\hline 1 to X1 & H & L & H & H \\
\hline \((\mathrm{X} 1+1)\) to［1024－（Y1＋1）］ & H & H & H & H \\
\hline （1024－Y1）to 1023 & H & H & L & H \\
\hline 1024 & H & H & L & L \\
\hline
\end{tabular}
\(\dagger \mathrm{X} 1\) is the almost－empty offset for FIFO1 used by \(\overline{\mathrm{AEB}}\) ． Y 1 is the almost－full offset for FIFO1 used by AFA．Both X 1 and Y 1 are selected during a reset of FIFO1 or programmed from port \(A\) ．
\(\ddagger\) When a word loaded to an empty FIFO is shifted to the output register，its previous FIFO memory location is free．
synchronized FIFO flags (continued)
Table 5. FIFO2 Flag Operation
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{NUMBER OF WORDS IN FIFO2† \(\ddagger\)} & \multicolumn{2}{|l|}{SYNCHRONIZED TO CLKA} & \multicolumn{2}{|l|}{SYNCHRONIZED TO CLKB} \\
\hline & ORA & \(\overline{\text { AEA }}\) & \(\overline{\text { AFB }}\) & IRB \\
\hline 0 & L & L & H & H \\
\hline 1 to X2 & H & L & H & H \\
\hline \((\mathrm{X} 2+1)\) to [1024-(Y2 + 1)] & H & H & H & H \\
\hline (1024-Y2) to 1023 & H & H & L & H \\
\hline 1024 & H & H & L & L \\
\hline
\end{tabular}
\(\dagger \mathrm{X} 2\) is the almost-empty offset for FIFO2 used by \(\overline{\mathrm{AEA}}\). Y 2 is the almost-full offset for FIFO2 used by \(\overline{\mathrm{AFB}}\). Both X 2 and Y 2 are selected during a reset of FIFO2 or programmed from port A.
\(\ddagger\) When a word loaded to an empty FIFO is shifted to the output register, its previous FIFO memory location is free.

\section*{output-ready flags (ORA, ORB)}

The output-ready flag of a FIFO is synchronized to the port clock that reads data from its array. When the output-ready flag is high, new data is present in the FIFO output register. When the output-ready flag is low, the previous data word is present in the FIFO output register and attempted FIFO reads are ignored.
A FIFO read pointer is incremented each time a new word is clocked to its output register. The state machine that controls an output-ready flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is empty, empty+1, or empty+2. From the time a word is written to a FIFO, it can be shifted to the FIFO output register in a minimum of three cycles of the output-ready flag synchronizing clock; therefore, an output-ready flag is low if a word in memory is the next data to be sent to the FIFO output register and three cycles of the port clock that reads data from the FIFO have not elapsed since the time the word was written. The output-ready flag of the FIFO remains low until the third low-to-high transition of the synchronizing clock occurs, simultaneously forcing the output-ready flag high and shifting the word to the FIFO output register.
A low-to-high transition on an output-ready flag synchronizing clock begins the first synchronization cycle of a write if the clock transition occurs at time \(\mathrm{t}_{\mathrm{sk} 1}\), or greater, after the write. Otherwise, the subsequent clock cycle can be the first synchronization cycle (see Figures 7 and 8).

\section*{input-ready flags (IRA, IRB)}

The input-ready flag of a FIFO is synchronized to the port clock that writes data to its array. When the input-ready flag is high, a memory location is free in the SRAM to receive new data. No memory locations are free when the input-ready flag is low and attempted writes to the FIFO are ignored.

Each time a word is written to a FIFO, its write pointer is incremented. The state machine that controls an input-ready flag monitors a write pointer and read pointer comparator that indicates when the FIFO SRAM status is full, full-1, or full-2. From the time a word is read from a FIFO, its previous memory location is ready to be written in a minimum of two cycles of the input-ready flag synchronizing clock; therefore, an input-ready flag is low if less than two cycles of the input-ready flag synchronizing clock have elapsed since the next memory write location has been read. The second low-to-high transition on the input-ready flag synchronizing clock after the read sets the input-ready flag high.
A low-to-high transition on an input-ready flag synchronizing clock begins the first synchronization cycle of a read if the clock transition occurs at time \(\mathrm{t}_{\text {sk1 }}\), or greater, after the read. Otherwise, the subsequent clock cycle can be the first synchronization cycle (see Figures 9 and 10).

\section*{almost-empty flags ( \(\overline{A E A}, \overline{A E B}\) )}

The almost-empty flag of a FIFO is synchronized to the port clock that reads data from its array. The state machine that controls an almost-empty flag monitors a write pointer and read pointer comparator that indicates when the FIFO SRAM status is almost empty, almost empty+1, or almost empty+2. The almost-empty state is defined by the contents of register X 1 for \(\overline{\mathrm{AEB}}\) and register X 2 for \(\overline{\mathrm{AEA}}\). These registers are loaded with preset values during a FIFO reset or programmed from port A (see almost-empty flag and almost-full flag offset programming). An almost-empty flag is low when its FIFO contains \(X\) or less words and is high when its FIFO contains \((X+1)\) or more words. A data word present in the FIFO output register has been read from memory.

Two low-to-high transitions of the almost-empty flag synchronizing clock are required after a FIFO write for its almost-empty flag to reflect the new level of fill; therefore, the almost-empty flag of a FIFO containing ( \(\mathrm{X}+1\) ) or more words remains low if two cycles of its synchronizing clock have not elapsed since the write that filled the memory to the \((X+1)\) level. An almost-empty flag is set high by the second low-to-high transition of its synchronizing clock after the FIFO write that fills memory to the \((X+1)\) level. A low-to-high transition of an almost-empty flag synchronizing clock begins the first synchronization cycle if it occurs at time \(t_{\text {sk2 }}\), or greater, after the write that fills the FIFO to ( \(\mathrm{X}+1\) ) words. Otherwise, the subsequent synchronizing clock cycle can be the first synchronization cycle (see Figures 11 and 12).

\section*{almost-full flags ( \(\overline{A F A}, \overline{A F B}\) )}

The almost-full flag of a FIFO is synchronized to the port clock that writes data to its array. The state machine that controls an almost-full flag monitors a write pointer and read pointer comparator that indicates when the FIFO SRAM status is almost full, almost full-1, or almost full-2. The almost-full state is defined by the contents of register Y 1 for \(\overline{\mathrm{AFA}}\) and register Y 2 for \(\overline{\mathrm{AFB}}\). These registers are loaded with preset values during a FIFO reset or programmed from port A (see almost-empty flag and almost-full flag offset programming). An almost-full flag is low when the number of words in its FIFO is greater than or equal to \((1024-Y)\) for the SN74ACT3622 or (1024-Y) for the SN74ACT3642. An almost-full flag is high when the number of words in its FIFO is less than or equal to [1024-(Y+1)] for the SN74ACT3622 or [1024-(Y+1)] for the SN74ACT3642. A data word present in the FIFO output register has been read from memory.
Two low-to-high transitions of the almost-full flag synchronizing clock are required after a FIFO read for its almost-full flag to reflect the new level of fill; therefore, the almost-full flag of a FIFO containing [1024-(Y+1)] or less words remains low if two cycles of its synchronizing clock have not elapsed since the read that reduced the number of words in memory to [1024-(Y+1)]. An almost-full flag is set high by the second low-to-high transition of its synchronizing clock after the FIFO read that reduces the number of words in memory to [1024-( \(Y+1)\) ]. A low-to-high transition of an almost-full flag synchronizing clock begins the first synchronization cycle if it occurs at time \(t_{\text {sk2 }}\), or greater, after the read that reduces the number of words in memory to [1024-(Y+1)]. Otherwise, the subsequent synchronizing clock cycle can be the first synchronization cycle (see Figures 13 and 14).

\section*{mailbox registers}

Each FIFO has a 36-bit bypass register to pass command and control information between port A and port B without putting it in queue. The mailbox-select (MBA, MBB) inputs choose between a mail register and a FIFO for a port-data-transfer operation. A low-to-high transition on CLKA writes A0-A35 data to the mail1 register when a port-A write is selected by \(\overline{C S A}, W / \bar{R} A\), and ENA and with MBA high. A low-to-high transition on CLKB writes \(B 0-B 35\) data to the mail2 register when a port-B write is selected by \(\overline{C S B}, \bar{W} / R B\), and \(E N B\) and with MBB high. Writing data to a mail register sets its corresponding flag (MBF1 or MBF2) low. Attempted writes to a mail register are ignored while the mail flag is low.
When data outputs of a port are active, the data on the bus comes from the FIFO output register when the port mailbox select input is low and from the mail register when the port-mailbox select input is high. The mail1 register flag ( \(\overline{\mathrm{MBF}}\) ) is set high by a low-to-high transition on CLKB when a port-B read is selected by \(\overline{\mathrm{CSB}}\), \(\bar{W} / R B\), and ENB and with MBB high. The mail2 register flag (MBF2) is set high by a low-to-high transition on CLKA when a port-A read is selected by \(\overline{C S A}, W / \bar{R} A\), and ENA and with MBA high. The data in a mail register remains intact after it is read and changes only when new data is written to the register.


Figure 1. FIFO1 Reset Loading X1 and Y1 With a Preset Value of Eight \(\dagger\)
\(\dagger\) FIFO2 is reset in the same manner to load X 2 and Y 2 with a preset value.

\(\dagger_{t_{\text {sk } 1}}\) is the minimum time between the rising CLKA edge and a rising CLKB edge for IRB to transition high in the next cycle. If the time between the rising edge of CLKA and rising edge of CLKB is less than \(t_{\text {sk1 }}\), then IRB may transition high one cycle later than shown. NOTE \(A: \overline{C S A}=L, W / \bar{R} A=H, M B A=L\). It is not necessary to program offset register on consecutive clock cycles.

Figure 2. Programming the Almost-Full Flag and Almost-Empty Flag Offset Values After Reset

\section*{CLOCKED BIDIRECTIONAL FIRST－IN，FIRST－OUT MEMORY \\ \section*{SCAS440A－JUNE 1994 －REVISED SEPTEMBER 1995}}


Figure 3．Port－A Write－Cycle Timing for FIFO1

\(\dagger\) Written to FIFO2
Figure 4．Port－B Write－Cycle Timing for FIFO2

\(\dagger\) Read from FIFO1
Figure 5. Port-B Read-Cycle Timing for FIFO1


\footnotetext{
\(\dagger\) Read from FIFO2
}

Figure 6. Port-A Read-Cycle Timing for FIFO2

\section*{CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY}

SCAS440A - JUNE 1994-REVISED SEPTEMBER 1995

\(\dagger_{t_{\text {sk } 1}}\) is the minimum time between a rising CLKA edge and a rising CLKB edge for ORB to transition high and to clock the next word to the FIFO1 output register in three CLKB cycles. If the time between the rising CLKA edge and rising CLKB edge is less than \(\mathrm{t}_{\text {sk } 1}\), then the transition of ORB high and load of the first word to the output register may occur one CLKB cycle later than shown.

Figure 7. ORB-Flag Timing and First-Data-Word Fallthrough When FIFO1 Is Empty

\(\dagger_{t_{s k} 1}\) is the minimum time between a rising CLKB edge and a rising CLKA edge for ORA to transition high and to clock the next word to the FIFO2 output register in three CLKA cycles. If the time between the rising CLKB edge and rising CLKA edge is less than tsk1, then the transition of ORA high and load of the first word to the output register may occur one CLKA cycle later than shown.

Figure 8. ORA-Flag Timing and First-Data-Word Fallthrough When FIFO2 Is Empty

\(\dagger_{\text {sk1 }}\) is the minimum time between a rising CLKB edge and a rising CLKA edge for IRA to transition high in the next CLKA cycle．If the time between the rising CLKB edge and rising CLKA edge is less than \(t_{\text {sk } 1}\) ，then IRA may transition high one CLKA cycle later than shown．

Figure 9．IRA－Flag Timing and First Available Write When FIFO1 Is Full


\section*{PRODUCT PREVIEW}
\(\dagger_{t_{s k 1}}\) is the minimum time between a rising CLKA edge and a rising CLKB edge for IRB to transition high in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than \(\mathrm{t}_{\text {sk1 }}\), then IRB may transition high one CLKB cycle later than shown.

Figure 10. IRB-Flag Timing and First Available Write When FIFO2 Is Full

SN74ACT3642
\(1024 \times 36 \times 2\)
CLOCKED BIDIRECTIONAL FIRST－IN，FIRST－OUT MEMORY

\(\dagger_{t_{s k 2}}\) is the minimum time between a rising CLKA edge and a rising CLKB edge for \(\overline{A E B}\) to transition high in the next CLKB cycle．If the time between the rising CLKA edge and rising CLKB edge is less than \(t_{\text {sk2 }}\) ，then \(\overline{\mathrm{AEB}}\) may transition high one CLKB cycle later than shown．
NOTE A：FIFO1 write（ \(\overline{C S A}=L, W / \bar{R} A=H, M B A=L)\) ，FIFO1 read（ \(\overline{C S B}=L, \bar{W} / R B=H, M B B=L\) ）．Data in the FIFO1 output register has been read from the FIFO．

Figure 11．Timing for \(\overline{A E B}\) When FIFO1 Is Almost Empty


Figure 12．Timing for \(\overline{\text { AEA }}\) When FIFO2 Is Almost Empty

\(\dagger_{t_{s k 2}}\) is the minimum time between a rising CLKA edge and a rising CLKB edge for \(\overline{\text { AFA }}\) to transition high in the next CLKA cycle. If the time between the rising CLKA edge and rising CLKB edge is less than \(t_{s k 2}\), then \(\overline{A F A}\) may transition high one CLKB cycle later than shown.
NOTE A: FIFO1 write ( \(\overline{\mathrm{CSA}}=L, W / \bar{R} A=H, M B A=L\) ), FIFO1 read \((\overline{C S B}=L, \bar{W} / R B=H, M B B=L)\). Data in the FIFO1 output register has been read from the FIFO.

Figure 13. Timing for \(\overline{\text { AFA }}\) When FIFO1 Is Almost Full

\(\dagger_{t_{\text {sk2 }}}\) is the minimum time between a rising CLKB edge and a rising CLKA edge for \(\overline{\mathrm{AFB}}\) to transition high in the next CLKB cycle. If the time between the rising CLKB edge and rising CLKA edge is less than tsk2, then \(\overline{A F B}\) may transition high one CLKA cycle later than shown.
NOTE A: FIFO2 write ( \(\overline{C S B}=L, \bar{W} / R B=L, M B B=L\) ), FIFO2 read ( \(\overline{C S A}=L, W / \bar{R} A=L, M B A=L\) ). Data in the FIFO2 output register has been read from the FIFO.

Figure 14. Timing for \(\overline{\mathrm{AFB}}\) When FIFO2 Is Almost Full



Figure 16. Timing for Mail2 Register and MBF2 Flag

\section*{absolute maximum ratings over operating free-air temperature range (unless otherwise noted) \(\dagger\)}
\[
\begin{aligned}
& \text { Supply voltage range, } \mathrm{V}_{\text {CC }} \text {. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . }-0.5 \mathrm{~V} \text { to } 7 \mathrm{~V}
\end{aligned}
\]
\[
\begin{aligned}
& \text { Output voltage range, } \mathrm{V}_{\mathrm{O}} \text { (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . }-0.5 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V} \\
& \text { Input clamp current, } \mathrm{I}_{\mathrm{IK}}\left(\mathrm{~V}_{1}<0 \text { or } \mathrm{V}_{1}>\mathrm{V}_{\mathrm{CC}}\right) \text {........................................................... } \pm 20 \mathrm{~mA} \\
& \text { Output clamp current, } \mathrm{I}_{\mathrm{OK}}\left(\mathrm{~V}_{\mathrm{O}}<0 \text { or } \mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}} \text { ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . } \pm 50 \mathrm{~mA}\right. \\
& \text { Continuous output current, } \mathrm{l}_{\mathrm{O}}\left(\mathrm{~V}_{\mathrm{O}}=0 \text { to } \mathrm{V}_{\mathrm{CC}} \text { ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . } \pm 50 \mathrm{~mA}\right. \\
& \text { Continuous current through } V_{C C} \text { or GND ................................................................. . . . } \pm 400 \mathrm{~mA}
\end{aligned}
\]
\(\dagger\) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: The input and output voltage ratings may be exceeded provided the input and output current ratings are observed.

\section*{recommended operating conditions}
\begin{tabular}{|ll|r|r|}
\hline & & MIN & MAX \\
\hline \(\mathrm{V}_{\mathrm{CC}}\) & Supply voltage & 4.5 & 5.5 \\
\hline \(\mathrm{~V}_{\mathrm{IH}}\) & High-level input voltage & 2 & V \\
\hline \(\mathrm{~V}_{\mathrm{IL}}\) & Low-level input voltage & V \\
\hline lOH & High-level output current & 0.8 & V \\
\hline IOL & Low-level output current & -4 & mA \\
\hline \(\mathrm{~T}_{\mathrm{A}}\) & Operating free-air temperature & 8 & mA \\
\hline
\end{tabular}
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline PARAMETER & \multicolumn{3}{|l|}{TEST CONDITIONS} & MIN & TYPt & MAX & UNIT \\
\hline \(\mathrm{V}_{\mathrm{OH}}\) & \multicolumn{3}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \quad \mathrm{l} \mathrm{OH}=-4 \mathrm{~mA}\)} & 2.4 & & & V \\
\hline \(\mathrm{V}_{\mathrm{OL}}\) & \multicolumn{3}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \quad \mathrm{OL}=8 \mathrm{~mA}\)} & & & 0.5 & V \\
\hline I & \multicolumn{3}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \quad \mathrm{~V}_{1}=\mathrm{V}_{\text {CC }}\) or 0} & & & \(\pm 5\) & \(\mu \mathrm{A}\) \\
\hline loz & \multicolumn{3}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}\) or 0} & & & \(\pm 5\) & \(\mu \mathrm{A}\) \\
\hline ICC & \(V_{C C}=5.5 \mathrm{~V}, \quad V_{1}=V_{C C}-0.2 \mathrm{~V}\) or 0 & & & & & 400 & \(\mu \mathrm{A}\) \\
\hline \multirow{5}{*}{\(\Delta^{\prime} \mathrm{CC}^{\ddagger}\)} & \multirow{5}{*}{\(\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \quad\) One input at 3.4 V , Other inputs at \(\mathrm{V}_{\mathrm{CC}}\) or GND} & \(\overline{\mathrm{CSA}}=\mathrm{V}_{\text {IH }}\) & A0-A35 & & 0 & & \multirow{5}{*}{mA} \\
\hline & & \(\overline{\mathrm{CSB}}=\mathrm{V}_{1} \mathrm{H}\) & B0-B35 & & 0 & & \\
\hline & & \(\overline{\mathrm{CSA}}=\mathrm{V}_{\mathrm{IL}}\) & A0-A35 & & & 1 & \\
\hline & & \(\overline{\mathrm{CSB}}=\mathrm{V}_{\text {IL }}\) & B0-B35 & & & 1 & \\
\hline & & \multicolumn{2}{|l|}{All other inputs} & & & 1 & \\
\hline \(\mathrm{C}_{i}\) & \multicolumn{3}{|l|}{\(\mathrm{V}_{1}=0, \quad \mathrm{f}=1 \mathrm{MHz}\)} & & 4 & & pF \\
\hline \(\mathrm{C}_{0}\) & \multicolumn{3}{|l|}{\(\mathrm{V}_{\mathrm{O}}=0, \quad f=1 \mathrm{MHz}\)} & & 8 & & pF \\
\hline
\end{tabular}
\(\dagger\) All typical values are at \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
\(\ddagger\) This is the supply current when each input is at one of the specified TTL voltage levels rather than 0 V or \(\vee_{C C}\).
timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Figures 1 through 16)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{}} & \multicolumn{2}{|l|}{'ACT3642-15} & \multicolumn{2}{|l|}{'ACT3642-20} & \multicolumn{2}{|l|}{'ACT3642-30} & \multirow[b]{2}{*}{UNIT} \\
\hline & & MIN & MAX & MIN & MAX & MIN & MAX & \\
\hline \(\mathrm{f}_{\text {clock }}\) & Clock frequency, CLKA or CLKB & & 66.7 & & 50 & & 33.4 & MHz \\
\hline \(t_{c}\) & Clock cycle time, CLKA or CLKB & 15 & & 20 & & 30 & & ns \\
\hline \({ }^{\text {w }}\) (CLKH) & Pulse duration, CLKA and CLKB high & 6 & & 8 & & 10 & & ns \\
\hline \(\mathrm{t}_{\mathrm{w}}\) (CLKL) & Pulse duration, CLKA and CLKB low & 6 & & 8 & & 10 & & ns \\
\hline \(\mathrm{t}_{\text {su }}(\mathrm{D})\) & Setup time, A0-A35 before CLKA \(\uparrow\) and B0-B35 before CLKB \(\uparrow\) & 4 & & 5 & & 6 & & ns \\
\hline \(\mathrm{t}_{\text {su }}\) (EN) & Setup time, \(\overline{\mathrm{CSA}}, \mathrm{W} / \overline{\mathrm{R}} A, \mathrm{ENA}\), and MBA before CLKAT; \(\overline{\mathrm{CSB}}\), \(\bar{W} / R B, E N B\), and MBB before CLKB \(\uparrow\) & 4 & & 5 & & 6 & & ns \\
\hline \({ }_{\text {tsu(RS }}\) & Setup time, \(\overline{\mathrm{RST} 1}\) or \(\overline{\mathrm{RST}} 2 \mathrm{l}\) low before CLKA \(\uparrow\) or CLKB \(\uparrow \S\) & 5 & & 6 & & 7 & & ns \\
\hline \(t_{\text {su }}(\mathrm{FS})\) & Setup time, FS0 and FS1 before \(\overline{\text { RST1 }}\) and \(\overline{\text { RST2 }}\) high & 5 & & 6 & & 7 & & ns \\
\hline th(D) & Hold time, A0-A35 after CLKA \(\uparrow\) and B0-B35 after CLKB \(\uparrow\) & 0 & & 0 & & 0 & & ns \\
\hline \(\mathrm{th}_{\text {( }} \mathrm{EN}\) ) & Hold time, \(\overline{C S A}, W / \bar{R} A, ~ E N A\), and MBA after CLKA \(\uparrow\); \(\overline{C S B}, \bar{W} / R B\), ENB, and MBB after CLKB \(\uparrow\) & 0 & & 0 & & 0 & & ns \\
\hline \(t h n(R S)\) & Hold time, \(\overline{\text { RST1 }}\) or \(\overline{\text { RST2 }}\) low after CLKA \(\uparrow\) or CLKB \(\uparrow \S\) & 4 & & 4 & & 5 & & ns \\
\hline \(t_{h}(\mathrm{FS})\) & Hold time, FS0 and FS1 after \(\overline{\text { RST1 }}\) and \(\overline{\text { RST2 }}\) high & 2 & & 3 & & 3 & & ns \\
\hline \({ }_{\text {tsk }}{ }^{\text {d }}\) & Skew time between CLKA \(\uparrow\) and CLKB \(\uparrow\) for ORA, ORB, IRA, and IRB & 6 & & 8 & & 10 & & ns \\
\hline \({ }_{\text {tsk2 }}{ }^{\text {If }}\) & Skew time between CLKA \(\uparrow\) and CLKB \(\uparrow\) for \(\overline{\mathrm{AEA}}, \overline{\mathrm{AEB}}, \overline{\mathrm{AFA}}\), and \(\overline{A F B}\) & 12 & & 16 & & 20 & & ns \\
\hline
\end{tabular}
§ Requirement to count the clock edge as one of at least four needed to reset a FIFO
I Skew time is not a timing constraint for proper device operation and is only included to illustrate the timing relationship between CLKA cycle and CLKB cycle.

\section*{CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY \\ SCAS440A - JUNE 1994 - REVISED SEPTEMBER 1995}

\section*{switching characteristics over recommended ranges of supply voltage and operating free-air temperature, \(\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}\) (see Figures 1 through 16)}
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{2}{|r|}{\multirow[b]{2}{*}{PARAMETER}} & 'ACT3642-15 & 'ACT3642-20 & 'ACT3642-30 & \multirow[b]{2}{*}{UNIT} \\
\hline & & MIN MAX & MIN MAX & MIN MAX & \\
\hline \(\mathrm{ta}_{\mathrm{a}}\) & Access time, CLKA \(\uparrow\) to A0-A35 and CLKB \(\uparrow\) to B0-B35 & 11 & 13 & 15 & ns \\
\hline \(\mathrm{t}_{\mathrm{pd}}(\mathrm{C}-\mathrm{IR})\) & Propagation delay time, CLKA \(\uparrow\) to IRA and CLKB \(\uparrow\) to IRB & 11 & 13 & 15 & ns \\
\hline \(t_{\text {pd( }}(\mathrm{C}-\mathrm{OR})\) & Propagation delay time, CLKA \(\uparrow\) to ORA and CLKB \(\uparrow\) to ORB & 11 & 13 & 15 & ns \\
\hline \(t_{\text {pd }}(\mathrm{C}-\mathrm{AE})\) & Propagation delay time, CLKA \(\uparrow\) to \(\overline{A E A}\) and CLKB \(\uparrow\) to \(\overline{A E B}\) & 11 & 13 & 15 & ns \\
\hline tpd(C-AF) & Propagation delay time, CLKA \(\uparrow\) to \(\overline{A F A}\) and CLKB \(\uparrow\) to \(\overline{\mathrm{AFB}}\) & 11 & 13 & 15 & ns \\
\hline \(t_{\text {pd }}(\mathrm{C}-\mathrm{MF})\) & Propagation delay time, CLKA to \(\overline{\text { MBF1 }}\) low or \(\overline{M B F 2}\) high and CLKB \(\uparrow\) to \(\overline{\text { MBF2 }}\) low or MBF1 high & 11 & 13 & 15 & ns \\
\hline \(t_{\text {tod }}\) (C-MR) & Propagation delay time, CLKA \(\uparrow\) to \(\mathrm{BO}-\mathrm{B} 35 \dagger\) and CLKB \(\uparrow\) to A0-A35 \(\ddagger\) & 11 & 13 & 15 & ns \\
\hline tpd(M-DV) & Propagation delay time, MBA to A0-A35 valid and MBB to B0-B35 valid & 9 & 11 & 13 & ns \\
\hline \(t_{\text {p }}(\) (R-F) & Propagation delay time, \(\overline{\mathrm{RST}} 1\) low to \(\overline{\mathrm{AEB}}\) low, \(\overline{\mathrm{AFA}}\) high, and \(\overline{\text { MBF1 }}\) high, and \(\overline{\text { RST2 }}\) low to \(\overline{\text { AEA }}\) low, \(\overline{\mathrm{AFB}}\) high, and MBF2 high & 15 & 20 & 30 & ns \\
\hline ten & Enable time, \(\overline{C S A}\) and \(W / \bar{R} A\) low to A0-A35 active and \(\overline{C S B}\) low and \(\overline{\mathrm{W}} / \mathrm{RB}\) high to \(\mathrm{B} 0-\mathrm{B} 35\) active & 10 & 12 & 14 & ns \\
\hline \(\mathrm{t}_{\text {dis }}\) & Disable time, \(\overline{C S A}\) or \(W / \overline{\mathrm{R}} \mathrm{A}\) high to AO-A35 at high impedance and \(\overline{\mathrm{CSB}}\) high or \(\overline{\mathrm{W}} / \mathrm{RB}\) low to \(\mathrm{BO}-\mathrm{B} 35\) at high impedance & 10 & 12 & 14 & ns \\
\hline
\end{tabular}
\(\dagger\) Writing data to the mail1 register when the BO-B35 outputs are active and MBB is high \(\ddagger\) Writing data to the mail2 register when the A0-A35 outputs are active and MBA is high

\section*{TYPICAL CHARACTERISTICS}


Figure 17

\section*{calculating power dissipation}

With \(\mathrm{ICC}_{(f)}\) taken from Figure 17, the maximum power dissipation ( \(\mathrm{P}_{\mathrm{T}}\) ) of the SN74ACT3642 can be calculated by:
\[
\mathrm{P}_{\mathrm{T}}=\mathrm{V}_{\mathrm{CC}} \times\left[\mathrm{l}_{\mathrm{CC}(\mathrm{f})}+\left(\mathrm{N} \times \Delta \mathrm{l}_{\mathrm{CC}} \times \mathrm{dc}\right)\right]+\sum\left(\mathrm{C}_{\mathrm{L}} \times \mathrm{V}_{\mathrm{CC}}{ }^{2} \times \mathrm{f}_{0}\right)
\]
where:
\(\mathrm{N}=\) number of inputs driven by TTL levels
\(\Delta I_{C C}=\) increase in power supply current for each input at a TTL high level
dc = duty cycle of inputs at a TTL high level of 3.4 V
\(C_{L}=\) output capacitive load
\(f_{0}=\) switching frequency of an output

\section*{PARAMETER MEASUREMENT INFORMATION}


LOAD CIRCUIT


NOTE A: Includes probe and jig capacitance
Figure 18. Load Circuit and Voltage Waveforms
General Information ..... 1
Telecom Single-Bit FIFOs ..... 2
Reduced-Width FIFOs ..... 3
9-Bit Clocked/Strobed FIFOs ..... 4
8- and 9-Bit Asynchronous FIFOs ..... 5
9-Bit Synchronous FIFOs ..... 6
18-Bit Clocked FIFOs ..... 7
18-Bit Strobed FIFOs ..... 8
Multi-Q \({ }^{\text {m }}\) 18-Bit FIFO ..... 9
3.3-V Low-Powered 18-Bit FIFOs ..... 10
DSP 32- and 36-Bit Clocked FIFOs ..... 11
Internetworking 36-Bit Clocked FIFOs ..... 12
High-Bandwidth Computing 36-Bit Clocked FIFOs ..... 13
Military FIFOs ..... 14
Application Reports ..... 15
Mechanical Data ..... 16

\section*{INTERNETWORKING 36-BIT CLOCKED FIFOS}

\section*{Features}
- 36-bit FIFO interface
- Bidirectional option
- Mailbox-register bypass
- Microprocessor-control circuitry
- Separate programmable AF and AE flags as well as multiple default values for separate \(A F\) and AE flags
- Byte swapping/bus matching
- Parity generation and check
- Tl has established alternate source options
- Single-chip implementation for high levels of integration
- Two dual-port SRAMs allow true bidirectional capability
- Quick access to priority information
- Interface matches most processors and DSP bus-cycle timing and communications
- Easy alternatives for flag settings
- Allows for smooth interface between multiple processors or buses
- Ensures valid data
- \(67 \%\) less board space than equivalent 132-pin PQFPs; over 66\% less board space than four 9-bit, 32-pin PLCC equivalents
- Free-Running CLKA and CLKB Can Be Asynchronous or Coincident
- \(64 \times 36\) FIFO Buffering Data From Port A to Port B
- Mailbox Bypass Registers In Each Direction
- Dynamic Port-B Bus Sizing of 36 Blts (Long Word), 18 Blts (Word), and 9 Blts (Byte)
- Selection of Big- or Little-Endian Format for Word and Byte Bus Sizes
- Three Modes of Byte-Order Swapping on Port B
- Programmable Almost-Full and Almost-Empty Flags
- Microprocessor Interface Control Logic
- FF and \(\overline{\text { AF Flags Synchronized by CLKA }}\)
- \(\overline{E F}\) and \(\overline{A E}\) Flags Synchronized by CLKB
- Passive Parity Checking on Each Port
- Parity Generation Can Be Selected for Each Port
- Low-Power Advanced BiCMOS Technology
- Supports Clock Frequencies up to 67 MHz
- Fast Access Times of 10 ns
- Package Options Include Space-Saving 120-Pin Thin Quad Flat (PCB) and 132-Pin Quad Flat (PQ) Packages

\section*{description}

The SN74ABT3613 is a high-speed, low-power BiCMOS clocked FIFO memory. It supports clock frequencies up to 67 MHz and has read-access times as fast as 10 ns . A \(64 \times 36\) dual-port SRAM FIFO in this device buffers data from port \(A\) to port \(B\). The FIFO has flags to indicate empty and full conditions and two programmable flags (almost full and almost empty) to indicate when a selected number of words is stored in memory. FIFO data on port B can be output in 36-bit, 18 -bit, and 9 -bit formats with a choice of big- or little-endian configurations. Three modes of byte-order swapping are possible with any bus-size selection. Communication between each port can bypass the FIFO via two 36-bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. Parity is checked passively on each port and can be ignored if not desired. Parity generation can be selected for data read from each port.
The SN74ABT3613 is a clocked FIFO, which means each port employs a synchronous interface. All data transfers through a port are gated to the low-to-high transition of a continuous (free-running) port clock by enable signals. The continuous clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple interface between microprocessors and/or buses controlled by a synchronous interface.

The full flag and almost-full flag of a FIFO are two-stage synchronized to the port clock that writes data to its array. The empty flag and almost-empty flag of a FIFO are two-stage synchronized to the port clock that reads data from its array.
The SN74ABT3613 is characterized for operation from \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\).
For more information on this device family, see the application reports FIFO Mailbox-Bypass Registers: Using Bypass Registers to Initialize DMA Control, Advanced Bus-Matching/Byte-Swapping Features for Internetworking FIFO Applications, Parity-Generate and Parity-Check Features for High-Bandwidth-Computing FIFO Applications, and Internetworking the SN74ABT3614 in the 1996 High-Performance FIFO Memories Designer's Handbook, literature number SCAA012A.

иo!!மeuuos ןeuxełu! ON - ON



NC - No internal connection
\(\dagger\) Uses Yamaichi socket IC51-1324-828
functional block diagram


\section*{Terminal Functions}
\begin{tabular}{|c|c|c|}
\hline TERMINAL
NAME & 1/0 & DESCRIPTION \\
\hline A0-A35 & 1/0 & Port-A data. The 36-bit bidirectional data port for side A. \\
\hline \(\overline{\mathrm{AE}}\) & \[
\begin{gathered}
\mathrm{O} \\
\text { (port B) }
\end{gathered}
\] & Almost-empty flag. Programmable almost-empty flag synchronized to CLKB. \(\overline{A E}\) is low when the number of 36 -bit words in the FIFO is less than or equal to the value in offset register \(X\). \\
\hline \(\overline{\mathrm{AF}}\) & \[
\begin{gathered}
\mathrm{O} \\
\text { (port A) }
\end{gathered}
\] & Almost-full flag. Programmable almost-full flag synchronized to CLKA. \(\overline{\mathrm{AF}}\) is low when the number of 36 -bit empty locations in the FIFO is less than or equal to the value in offset register X . \\
\hline B0-B35 & 1/O & Port-B data. The 36-bit bidirectional data port for side B. \\
\hline \(\overline{B E}\) & 1 & Big-endian select. Selects the bytes on port B used during byte or word FIFO reads. A low on \(\overline{\mathrm{BE}}\) selects the most significant bytes on B0-B35 for use, and a high selects the least significant bytes. \\
\hline CLKA & 1 & Port-A clock. CLKA is a continuous clock that synchronizes all data transfers through port \(A\) and can be asynchronous or coincident to CLKB. \(\overline{\mathrm{FF}}\) and \(\overline{\mathrm{AF}}\) are synchronized to the low-to-high transition of CLKA. \\
\hline CLKB & 1 & Port-B clock. CLKB is a continuous clock that synchronizes all data transfers through port B and can be asynchronous or coincident to CLKA. Port-B byte swapping and data-port-sizing operations are also synchronous to the low-to-high transition of CLKB. \(\overline{\mathrm{EF}}\) and \(\overline{\mathrm{AE}}\) are synchronized to the low-to-high transition of CLKB. \\
\hline \(\overline{C S A}\) & 1 & Port-A chip select. \(\overline{\text { CSA }}\) must be low to enable a low-to-high transition of CLKA to read or write data on port A. The AO-A35 outputs are in the high-impedance state when \(\overline{\mathrm{CSA}}\) is high. \\
\hline \(\overline{\text { CSB }}\) & 1 & Port-B chip select. \(\overline{C S B}\) must be low to enable a low-to-high transition of CLKB to read or write data on port B . The B0-B35 outputs are in the high-impedance state when CSB is high. \\
\hline EF & \[
\underset{\text { (port B) }}{\mathrm{O}}
\] & Empty flag. \(\overline{\mathrm{EF}}\) is synchronized to the low-to-high transition of CLKB. When \(\overline{\mathrm{EF}}\) is low, the FIFO is empty and reads from its memory are disabled. Data can be read from the FIFO to the output register when \(\overline{\mathrm{EF}}\) is high. \(\overline{\mathrm{EF}}\) is forced low when the device is reset and is set high by the second low-to-high transition of CLKB after data is loaded into empty FIFO memory. \\
\hline ENA & 1 & Port-A enable. ENA must be high to enable a low-to-high transition of CLKA to read or write data on port A. \\
\hline ENB & 1 & Port-B enable. ENB must be high to enable a low-to-high transition of CLKB to read or write data on port B. \\
\hline FF & \[
\underset{\text { (port A) }}{\mathrm{O}}
\] & Full flag. \(\overline{\mathrm{FF}}\) is synchronized to the low-to-high transition of CLKA. When \(\overline{\mathrm{FF}}\) is low, the FIFO is full and writes to its memory are disabled. FF is forced low when the device is reset and is set high by the second low-to-high transition of CLKA after reset. \\
\hline FS1, FS0 & 1 & Flag offset selects. The low-to-high transition of \(\overline{\text { RST }}\) latches the values of FSO and FS1, which selects one of four preset values for the almost-empty flag and almost-full flag offset. \\
\hline MBA & 1 & Port-A mailbox select. A high level on MBA chooses a mailbox register for a port-A read or write operation. When the A0-A35 outputs are active, mail2 register data is output. \\
\hline \(\overline{\text { MBF1 }}\) & 0 & Mail1 register flag. \(\overline{\text { MBF1 }}\) is set low by the low-to-high transition of CLKA that writes data to the mail1 register. Writes to the mail1 register are inhibited while MBF1 is low. MBF1 is set high by a low-to-high transition of CLKB when a port-B read is selected and both SIZ1 and SIZO are high. MBF1 is set high when the device is reset. \\
\hline \(\overline{\text { MBF2 }}\) & 0 & Mail2 register flag. \(\overline{\text { MBF2 }}\) is set low by the low-to-high transition of CLKB that writes data to the mail2 register. Writes to the mail2 register are inhibited while \(\overline{M B F 2}\) is low. \(\overline{M B F 2}\) is set high by a low-to-high transition of CLKA when a port-A read is selected and MBA is high. \(\overline{M B F 2}\) is set high when the device is reset. \\
\hline \[
\frac{\text { ODD }}{\text { EVEN }}
\] & 1 & Odd/even parity select. Odd parity is checked on each port when ODD/EVEN is high and even parity is checked when ODD/EVEN is low. ODD/EVEN also selects the type of parity generated for each port if parity generation is enabled for a read operation. \\
\hline \(\overline{\text { PEFA }}\) & \[
\underset{(\text { port A) }}{\mathrm{O}}
\] & \begin{tabular}{l}
Port-A parity error flag. When any byte applied to terminals AO-A35 fails parity, \(\overline{\text { PEFAF }}\) is low. Bytes are organized as A0-A8, A9-A17, A18-A26, and A27-A35 with the most significant bit of each byte serving as the parity bit. The type of parity checked is determined by the state of ODD/EVEN. \\
The parity trees used to check the AO-A35 inputs are shared by the mail2 register to generate parity if parity generation is selected by PGA; therefore, if a mail2 read with parity generation is set up by having \(\overline{C S A}\) low, ENA high, W/ \(\bar{R} A\) low, MBA high, and PGA high, the \(\overline{P E F A}\) flag is forced high regardless of the state of the AO-A35 inputs.
\end{tabular} \\
\hline
\end{tabular}

Terminal Functions (Continued)
\begin{tabular}{|c|c|c|}
\hline TERMINAL NAME & 1/0 & DESCRIPTION \\
\hline \(\overline{\text { PEFB }}\) & \[
\underset{\text { (port B) }}{\mathrm{O}}
\] & \begin{tabular}{l}
Port-B parity error flag. When any valid byte applied to terminals BO-B35 fails parity, PEFB is low. Bytes are organized as B0-B8, B9-B17, B18-B26, and B27-B35 with the most significant bit of each byte serving as the parity bit. A byte is valid when it is used by the bus size selected for port B. The type of parity checked is determined by the state of ODD/EVEN. \\
The parity trees used to check the B0-B35 inputs are shared by the mail1 register to generate parity if parity generation is selected by PGB; therefore, if a mail1 read with parity generation is set up by having \(\overline{C S B}\) low, ENB high, W/ \(\bar{R} B\) low, SIZ1 and SIZO high, and PGB high, the \(\overline{\text { PEFB }}\) flag is forced high regardless of the state of the B0-B35 inputs.
\end{tabular} \\
\hline PGA & 1 & Port-A parity generation. Parity is generated for data reads from the mail2 register when PGA is high. The type of parity generated is selected by the state of ODD/EVEN. Bytes are organized as A0-A8, A9-A17, A18-A26, and A27-A35. The generated parity bits are output in the most significant bit of each byte. \\
\hline PGB & 1 & Port-B parity generation. Parity is generated for data reads from port B when PGB is high. The type of parity generated is selected by the state of ODD/EVEN. Bytes are organized as B0-B8, B9-B17, B18-B26, and B27-B35. The generated parity bits are output in the most significant bit of each byte. \\
\hline \(\overline{\text { RST }}\) & 1 & Reset. To reset the device, four low-to-high transitions of CLKA and four low-to-high transitions of CLKB must occur while \(\overline{\mathrm{RST}}\) is low. This sets the \(\overline{\mathrm{AF}}, \overline{\mathrm{MBF}}\), and \(\overline{\mathrm{MBF}}\) 2 flags high and the \(\overline{\mathrm{EF}}, \overline{\mathrm{AE}}\), and \(\overline{\mathrm{FF}}\) flags low. The low-to-high transition of \(\overline{\text { RST }}\) latches the status of the FS1 and FSO inputs to select almost-full flag and almost-empty flag offset. \\
\hline SIZ0, SIZ1 & \[
\underset{\text { (port B) }}{1}
\] & Port-B bus size selects. The low-to-high transition of CLKB latches the states of SIZO, SIZ1, and \(\overline{\mathrm{BE}}\), and the following low-to-high transition of CLKB implements the latched states as a port-B bus size. Port-B bus sizes can be long word, word, or byte. A high on both SIZO and SIZ1 accesses the mailbox registers for a port-B 36-bit write or read. \\
\hline SW0, SW1 & \[
\underset{\text { (port B) }}{1}
\] & Port-B byte swap selects. At the beginning of each long word FIFO read, one of four modes of byte-order swapping is selected by SW0 and SW1. The four modes are no swap, byte swap, word swap, and byte-word swap. Byte-order swapping is possible with any bus-size selection. \\
\hline W/RA & 1 & Port-A write/read select. W/RA high selects a write operation and a low selects a read operation on port A for a low-to-high transition of CLKA. The AO-A35 outputs are in the high-impedance state when W/R \(A\) is high. \\
\hline W/RB & 1 & Port-B write/read select. W/R̄B high selects a write operation and a low selects a read operation on port B for a low-to-high transition of CLKB. The BO-B35 outputs are in the high-impedance state when W/RBB is high. \\
\hline
\end{tabular}

\section*{detailed description}

\section*{reset}

The SN74ABT3613 is reset by taking the reset ( \(\overline{\mathrm{RST}}\) ) input low for at least four port-A clock (CLKA) and four port-B clock (CLKB) low-to-high transitions. The reset input can switch asynchronously to the clocks. A device reset initializes the internal read and write pointers of each FIFO and forces the full flag ( \(\overline{\mathrm{FF}}\) ) low, the empty flag ( \(\overline{\mathrm{EF}}\) ) low, the almost-empty flag ( \(\overline{\mathrm{AE}}\) ) low, and the almost-full flag ( \(\overline{\mathrm{AF}}\) ) high. A reset also forces the mailbox flags (MBF1, \(\overline{\text { MBF2 }}\) ) high. After a reset, \(\overline{\mathrm{FF}}\) is set high after two low-to-high transitions of CLKA. The device must be reset after power up before data is written to its memory.
A low-to-high transition on the \(\overline{\operatorname{RST}}\) input loads the almost-full and almost-empty offset register \((\mathrm{X})\) with the value selected by the flag-select (FSO, FS1) inputs. The values that can be loaded into the register are shown in Table 1.

Table 1. Flag Programming
\begin{tabular}{|c|c|c|c|}
\hline FS1 & FS0 & RST & \begin{tabular}{c} 
ALMOST-FULL AND \\
ALMOST-EMPTY FLAG \\
OFFSET REGISTER (X)
\end{tabular} \\
\hline\(H\) & \(H\) & \(\uparrow\) & 16 \\
\(H\) & L & \(\uparrow\) & 12 \\
L & H & \(\uparrow\) & 8 \\
L & L & \(\uparrow\) & 4 \\
\hline
\end{tabular}

\section*{FIFO write／read operation}

The state of the port－A data（A0－A35）outputs is controlled by the port－A chip select（ \(\overline{C S A}\) ）and the port－A write／read select（ \(W / \bar{R} A\) ）．The AO－A35 outputs are in the high－impedance state when either CSA or W／ \(\bar{R} A\) is high．The AO－A35 outputs are active when both \(\overline{C S A}\) and W／RA are low．Data is loaded into the FIFO from the AO－A35 inputs on a low－to－high transition of CLKA when \(\overline{C S A}\) is low，W／ \(\bar{R} A\) is high，ENA is high，MBA is low， and FFA is high（see Table 2）．

Table 2．Port－A Enable Function Table
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline\(\overline{\text { CSA }}\) & W／何A & ENA & MBA & CLKA & A0－A35 OUTPUTS & PORT FUNCTION \\
\hline H & X & X & X & X & In high－impedance state & None \\
L & H & L & X & X & In high－impedance state & None \\
L & H & H & L & \(\uparrow\) & In high－impedance state & FIFO write \\
L & H & H & H & \(\uparrow\) & In high－impedance state & Mail1 write \\
L & L & L & L & X & Active，mail2 register & None \\
L & L & H & L & \(\uparrow\) & Active，mail2 register & None \\
L & L & L & H & X & Active，mail2 register & None \\
L & L & H & H & \(\uparrow\) & Active，mail2 register & Mail2 read（set MBF2 high） \\
\hline
\end{tabular}

The state of the port－B data（ \(\mathrm{BO}-\mathrm{B} 35\) ）outputs is controlled by the port－B chip select（ \(\overline{\mathrm{CSB}}\) ）and the port－ B write／read select（ \(W / \bar{R} B\) ）．The B0－B35 outputs are in the high－impedance state when either \(\overline{C S B}\) or W／ \(\bar{R} B\) is high．The B0－B35 outputs are active when both \(\overline{C S B}\) and \(W / \bar{R} B\) are low．Data is read from the FIFO to the B0－B35 outputs by a low－to－high transition of CLKB when \(\overline{C S B}\) is low，W／RB is low，ENB is high，\(\overline{E F B}\) is high， and either SIZO or SIZ1 is low（see Table 3）．

Table 3．Port－B Enable Function Table
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline\(\overline{\text { CSB }}\) & W／砛 & ENB & SIZ1，SIZO & CLKB & B0－B35 OUTPUTS & PORT FUNCTION \\
\hline H & X & X & X & X & In high－impedance state & None \\
L & H & L & X & X & In high－impedance state & None \\
L & H & H & One，both low & \(\uparrow\) & In high－impedance state & None \\
L & H & H & Both high & \(\uparrow\) & In high－impedance state & Mail2 write \\
L & L & L & One，both low & X & Active，FIFO output register & None \\
L & L & H & One，both low & \(\uparrow\) & Active，FIFO output register & FIFO read \\
L & L & L & Both high & X & Active，mail1 register & None \\
L & L & H & Both high & \(\uparrow\) & Active，mail1 register & Mail1 read（set MBF1 high） \\
\hline
\end{tabular}

The setup－and hold－time constraints to the port clocks for the port－chip selects（ \(\overline{\mathrm{CSA}}, \overline{\mathrm{CSB}}\) ）and write／read selects（W／\(\overline{\mathrm{R}} A, \mathrm{~W} / \overline{\mathrm{R}} \mathrm{B}\) ）are only for enabling write and read operations and are not related to high－impedance control of the data outputs．If a port enable is low during a clock cycle，the port－chip select and write／read select can change states during the setup－and hold－time window of the cycle．

\section*{synchronized FIFO flags}

Each FIFO flag is synchronized to its port clock through two flip-flop stages. This is done to improve flag reliability by reducing the probability of metastable events on the output when CLKA and CLKB operate asynchronously to one another (see the application report Metastability Performance of Clocked FIFOs in the 1996 High-Performance FIFO Memories Data Book, literature number SCAD003C). \(\overline{\mathrm{FF}}\) and \(\overline{\mathrm{AF}}\) are synchronized to CLKA. \(\overline{E F}\) and \(\overline{A E}\) are synchronized to CLKB. Table 4 shows the relationship of each port flag to the level of FIFO fill.

Table 4. FIFO Flag Operation
\begin{tabular}{|c|cc|cc|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
NUMBER OF 36-BIT \\
WORDS IN THE FIFOt
\end{tabular}} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
SYNCHRONIZED \\
TO CLKB
\end{tabular}} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
SYNCHRONIZED \\
TO CLKA
\end{tabular}} \\
\cline { 2 - 5 } & \(\overline{\mathrm{EF}}\) & \(\overline{\mathbf{A E}}\) & \(\overline{\mathrm{AF}}\) & \(\overline{\mathrm{FF}}\) \\
\hline 0 & L & L & H & H \\
1 to X & H & L & H & H \\
\((\mathrm{X}+1)\) to \([64-(\mathrm{X}+1)]\) & H & H & H & H \\
\((64-\mathrm{X})\) to 63 & H & H & L & H \\
64 & H & H & L & L \\
\hline
\end{tabular}
\(\dagger \mathrm{X}\) is the value in the almost-empty flag and almost-full flag offset register.

\section*{empty flag (EF)}

The FIFO empty flag is synchronized to the port clock that reads data from its array (CLKB). When the empty flag is high, new data can be read to the FIFO output register. When the empty flag is low, the FIFO is empty and attempted FIFO reads are ignored. When reading the FIFO with a byte or word size on port B, \(\overline{\mathrm{EF}}\) is set low when the fourth byte or second word of the last long word is read.

The FIFO read pointer is incremented each time a new word is clocked to the output register. The state machine that controls the empty flag monitors a write-pointer and a read-pointer comparator that indicates when the FIFO SRAM status is empty, empty +1 , or empty +2 . A word written to the FIFO can be read to the FIFO output register in a minimum of three port-B clock (CLKB) cycles. An empty flag is low if a word in memory is the next data to be sent to the FIFO output register and two cycles of the port clock that reads data from the FIFO have not elapsed since the time the word was written. The FIFO empty flag is set high by the second low-to-high transition of CLKB and the new data word can be read to the FIFO output register in the following cycle.
A low-to-high transition on CLKB begins the first synchronization cycle of a write if the clock transition occurs at time \(t_{\text {sk1 }}\), or greater, after the write. Otherwise, the subsequent clock cycle can be the first synchronization cycle (see Figure 9).

\section*{full flag (FF)}

The FIFO full flag is synchronized to the port clock that writes data to its array (CLKA). When the full flag is high, a memory location is free in the SRAM to receive new data. No memory locations are free when the full flag is low and attempted writes to the FIFO are ignored.
Each time a word is written to the FIFO, the write pointer is incremented. The state machine that controls a full flag monitors a write-pointer and a read-pointer comparator that indicates when the FIFO SRAM status is full, full-1, or full-2. From the time a word is read from the FIFO, the previous memory location is ready to be written in a minimum of three CLKA cycles. A full flag is low if less than two CLKA cycles have elapsed since the next memory-write location has been read. The second low-to-high transition on the full-flag synchronizing clock after the read sets the full flag high and data can be written in the following clock cycle.
A low-to-high transition on CLKA begins the first synchronization cycle of a read if the clock transition occurs at time \(\mathrm{t}_{\mathrm{sk} 1}\), or greater, after the read. Otherwise, the subsequent clock cycle can be the first synchronization cycle (see Figure 10).

\section*{almost-empty flag ( \(\overline{\text { AE }})\)}

The FIFO almost-empty flag is synchronized to the port clock that reads data from its array (CLKB). The state machine that controls an almost-empty flag monitors a write-pointer and a read-pointer comparator that indicates when the FIFO SRAM status is almost empty, almost empty +1 , or almost empty +2 . The almost-empty state is defined by the value of the almost-full and almost-empty offset register ( X ). This register is loaded with one of four preset values during a device reset (see resef). An almost-empty flag is low when the FIFO contains \(X\) or less long words in memory and is high when the FIFO contains ( \(\mathrm{X}+1\) ) or more long words.

Two low-to-high transitions of CLKB are required after a FIFO write for the almost-empty flag to reflect the new level of fill; therefore, the almost-empty flag of a FIFO containing ( \(\mathrm{X}+1\) ) or more long words remains low if two CLKB cycles have not elapsed since the write that filled the memory to the ( \(X+1\) ) level. An almost-empty flag is set high by the second low-to-high transition of CLKB after the FIFO write that fills memory to the ( \(\mathrm{X}+1\) ) level. A low-to-high transition of CLKB begins the first synchronization cycle if it occurs at time \(\mathrm{t}_{\mathrm{sk} 2}\), or greater, after the write that fills the FIFO to \((X+1)\) long words. Otherwise, the subsequent CLKB cycle can be the first synchronization cycle (see Figure 11).

\section*{almost-full flag \((\overline{A F})\)}

The FIFO almost-full flag is synchronized to the port clock that writes data to its array (CLKA). The state machine that controls an almost-full flag monitors a write-pointer and a read-pointer comparator that indicates when the FIFO SRAM status is almost full, almost full-1, or almost full-2. The almost-full state is defined by the value of the almost-full and almost-empty offset register ( X ). This register is loaded with one of four preset values during a device reset (see reset). An almost-full flag is low when the FIFO contains ( \(64-X\) ) or more long words in memory and is high when the FIFO contains [ \(64-(X+1)]\) or less long words.
Two low-to-high transitions of CLKA are required after a FIFO read for the almost-full flag to reflect the new level of fill; therefore, the almost-full flag of a FIFO containing [ \(64-(\mathrm{X}+1)]\) or less words remains low if two CLKA cycles have not elapsed since the read that reduced the number of long words in memory to [ \(64-(X+1)]\). An almost-full flag is set high by the second low-to-high transition of CLKA after the FIFO read that reduces the number of long words in memory to \([64-(X+1)]\). A low-to-high transition of CLKA begins the first synchronization cycle if it occurs at time \(\mathrm{t}_{\text {sk2 }}\), or greater, after the read that reduces the number of long words in memory to \([64-(X+1)]\). Otherwise, the subsequent CLKA cycle can be the first synchronization cycle (see Figure 12).

\section*{mailbox registers}

Two 36-bit bypass registers (mail1, mail2) are on board the SN74ABT3613 to pass command and control information between port A and port B without putting it in queue. A low-to-high transition on CLKA writes AO-A35 data to the mail1 register when a port-A write is selected by \(\overline{C S A}, W / \bar{R} A\), and \(E N A\), and MBA is high. A low-to-high transition on CLKB writes BO-B35 data to the mail2 register when a port-B write is selected by ( \(\overline{\mathrm{CSB}}, \mathrm{W} / \stackrel{\mathrm{RB}}{ }\), and ENB) and both SIZO and SIZ1 are high. Writing data to a mail register sets the corresponding flag (MBF1 or \(\overline{\text { MBF2 }}\) ) low. Attempted writes to a mail register are ignored while the mail flag is low.
When the port-B data outputs ( \(\mathrm{B} 0-\mathrm{B} 35\) ) are active, the data on the bus comes from the FIFO output register when either one or both SIZ1 and SIZO are low and from the mail1 register when both SIZ1 and SIZO are high. The mail1 register flag ( \(\overline{\mathrm{MBF} 1}\) ) is set high by a rising CLKB edge when a port-B read is selected by \(\overline{\mathrm{CSB}}, \mathrm{W} / \mathrm{RB}\), and ENB, and both SIZ1 and SIZO are high. The mail2 register flag (MBF2) is set high by a rising CLKA edge when a port-A read is selected by \(\overline{C S A}, W / \bar{R} A\), and ENA and MBA is high. The data in the mail register remains intact after it is read and changes only when new data is written to the register.

\section*{dynamic bus sizing}

The port-B bus can be configured in a 36 -bit long word, 18 -bit word, or 9 -bit byte format for data read from the FIFO. Word- and byte-size bus selections can utilize the most significant bytes of the bus (big endian) or least significant bytes of the bus (little endian). Port-B bus size can be changed dynamically and synchronous to CLKB to communicate with peripherals of various bus widths.
The levels applied to the port-B bus-size select (SIZO, SIZ1) inputs and the big-endian select ( \(\overline{\mathrm{BE}}\) ) input are stored on each CLKB low-to-high transition. The stored port-B bus-size selection is implemented by the next rising edge on CLKB according to Figure 1.

Only 36-bit long-word data is written to or read from the FIFO memory on the SN74ABT3613. Bus-matching operations are done after data is read from the FIFO RAM. Port-B bus sizing does not apply to mail-register operations.

BYTE ORDER ON PORT A:

(a) LONG-WORD SIZE
\begin{tabular}{|c|c|c|}
\hline\(\overline{B E}\) & SIZ1 & SIZ0 \\
\hline\(L\) & \(L\) & \(H\) \\
\hline
\end{tabular}

(b) WORD SIZE - BIG ENDIAN
\begin{tabular}{|c|c|c|}
\hline\(\overline{B E}\) & SIZ1 & SIZO \\
\hline\(H\) & L & H \\
\hline
\end{tabular}

(c) WORD SIZE - LITTLE ENDIAN

Figure 1. Dynamic Bus SIzing
dynamic bus sizing (continued)
\begin{tabular}{|c|c|c|}
\hline\(\overline{B E}\) & SIZ1 & SIZO \\
\hline\(L\) & \(H\) & \(L\) \\
\hline
\end{tabular}

(e) BYTE SIZE - LITTLE ENDIAN

Figure 1. Dynamic Bus Sizing (Continued)

\section*{bus-matching FIFO reads}

Data is read from the FIFO RAM in 36 -bit long-word increments. If a long-word bus size is implemented, the entire long word immediately shifts to the FIFO output register upon a read. If byte or word size is implemented on port B, only the first one or two bytes appear on the selected portion of the FIFO output register with the rest of the long word stored in auxiliary registers. In this case, subsequent FIFO reads with the same bus-size implementation output the rest of the long word to the FIFO output register in the order shown by Figure 1.
Each FIFO read with a new bus-size implementation automatically unloads data from the FIFO RAM to its output register and auxiliary registers. Implementing a new port-B bus size and performing a FIFO read before all bytes or words stored in the auxiliary registers have been read results in a loss of the unread data in these registers.
When reading data from FIFO in byte or word format, the unused B0-B35 outputs remain inactive but static, with the unused FIFO output register bits holding the last data value to decrease power consumption.

\section*{SN74ABT3613}
\(64 \times 36\) CLOCKED FIRST-IN, FIRST-OUT MEMORY
WITH BUS MATCHING AND BYTE SWAPPING
SCBS 128E - JULY 1992 - REVISED FEBRUARY 1996

\section*{port-B mail-register access}

In addition to selecting port-B bus sizes for FIFO reads, the port-B bus-size select (SIZO, SIZ1) inputs also access the mail registers. When both SIZO and \(\mathrm{SIZ1}\) are high, the mail1 register is accessed for a port-B long-word read and the mail2 register is accessed for a port-B long-word write. The mail register is accessed immediately. Any bus-sizing operation that is underway is unaffected by the mail-register access. After the mail-register access is complete, the previous FIFO access can resume in the next CLKB cycle. The logic diagram in Figure 2 shows the previous bus-size selection is preserved when the mail registers are accessed from port \(B\). A port-B bus size is implemented on each rising CLKB edge according to the states of SIZO_Q, SIZ1_Q, and BE_Q.


Figure 2. Logic Diagram for SIZO, SIZ1, and \(\overline{\text { BE Register }}\)

\section*{byte swapping}

The byte-order arrangement of data read from the FIFO can be changed synchronous to the rising edge of CLKB. Byte-order swapping is not available for mail-register data. Four modes of byte-order swapping (including no swap) can be done with any data-port-size selection. The order of the bytes are rearranged within the long word, but the bit order within the bytes remains constant.
Byte arrangement is chosen by the port-B swap-select (SW0, SW1) inputs on a CLKB rising edge that reads a new long word from the FIFO. The byte order chosen on the first byte or first word of a new long-word read from the FIFO is maintained until the entire long word is transferred, regardless of the SWO and SW1 states during subsequent reads. Figure 3 is an example of the byte-order swapping available for long word reads. Performing a byte swap and bus size simultaneously for a FIFO read rearranges the bytes as shown in Figure 3 , then outputs the bytes as shown in Figure 1.
byte swapping (continued)

(a) NO SWAP

(b) BYTE SWAP

(c) WORD SWAP

(d) BYTE-WORD SWAP

Figure 3. Byte Swapping for FIFO Reads (Long-Word Size Example)

\section*{parity checking}

The port-A data inputs (AO-A35) and port-B data inputs (B0-B35) each have four parity trees to check the parity of incoming (or outgoing) data. A parity failure on one or more bytes of the port-A data bus is reported by a low level on the port-A parity error flag (PEFA). A parity failure on one or more bytes of the port-B data inputs that are valid for the bus-size implementation is reported by a low level on the port-B parity-error flag ( \(\overline{\text { PEFB }}\) ). Odd or even parity checking can be selected and the parity-error flags can be ignored if this feature is not desired.
Parity status is checked on each input bus according to the level of the odd/even parity (ODD/EVEN) select input. A parity error on one or more valid bytes of a port is reported by a low level on the corresponding port-parity-error flag ( \(\overline{\text { PEFA }}, \overrightarrow{\text { PEFB }}\) ) output. Port-A bytes are arranged as A0-A8, A9-A17, A18-A26, and A27-A35. Port-B bytes are arranged as B0-B8, B9-B17, B18-B26, and B27-B35, and its valid bytes are those used in a port-B bus-size implementation. When odd/even parity is selected, a port-parity-error flag ( \(\overline{\text { PEFA }}, \overline{\mathrm{PEFB}}\) ) is low if any valid byte on the port has an odd/even number of low levels applied to the bits.
The four parity trees used to check the AO-A35 inputs are shared by the mail2 register when parity generation is selected for port-A reads ( \(\mathrm{PGA}=\) high). When a port-A read from the mail2 register with parity generation is selected with CSA low, ENA high, W/RA low, MBA high, and PGA high, the port-A parity-error flag (PEFA) is held high regardless of the levels applied to the A0-A35 inputs. Likewise, the parity trees used to check the B0-B35 inputs are shared by the mail1 register when parity generation is selected for port-B reads (PGB = high). When a port-B read from the mail1 register with parity generation is selected with CSB low, ENB high, W/RB low, both SIZ0 and SIZ1 high, and PGB high, the port-B parity-error flag ( \(\overline{\mathrm{PEFB}}\) ) is held high regardless of the levels applied to the B0-B35 inputs.

\section*{parity generation}

A high level on the port-A parity-generate select (PGA) or port-B parity-generate select (PGB) enables the SN74ABT3613 to generate parity bits for port reads from a FIFO or mailbox register. Port-A bytes are arranged as A0-A8, A9-A17, A18-A26, and A27-A35, with the most significant bit of each byte used as the parity bit. Port-B bytes are arranged as B0-B8, B9-B17, B18-B26, and B27-B35 with the most significant bit of each byte used as the parity bit. A write to a FIFO or mail register stores the levels applied to all nine inputs of a byte regardless of the state of the parity-generate select (PGA, PGB) inputs. When data is read from a port with parity generation selected, the lower eight bits of each byte are used to generate a parity bit according to the level on the ODD/EVEN select. The generated parity bits are substituted for the levels originally written to the most significant bits of each byte as the word is read to the data outputs.
Parity bits for FIFO data are generated after the data is read from SRAM and before the data is written to the output register. The port-A parity-generate select (PGA) and odd/even parity select (ODD/EVEN) have setupand hold-time constraints to the port-A clock (CLKA) and the port-B parity-generate select (PGB) and ODD/EVEN select have setup- and hold-time constraints to the port-B clock (CLKB). These timing constraints only apply for a rising clock edge used to read a new long word to the FIFO output register.
The circuit used to generate parity for the mail1 data is shared by the port-B bus (BO-B35) to check parity. The circuit used to generate parity for the mail2 data is shared by the port-A bus (AO-A35) to check parity. The shared parity trees of a port are used to generate parity bits for the data in a mail register when the port-chip select ( \(\overline{\mathrm{CSA}}, \overline{\mathrm{CSB}}\) ) is low, enable (ENA, ENB) is high, and write/read select ( \(\mathrm{W} / \overline{\mathrm{R}} A, W / \overline{\mathrm{R}}\) ) input is low, the mail register is selected (MBA is high for port A ; both SIZO and SIZ1 are high for port B ), and port parity-generate select (PGA, PGB) is high. Generating parity for mail-register data does not change the contents of the register.


Figure 4. Device Reset Loading the X Register With the Value of Eight

\(\dagger\) Written to the FIFO
Figure 5. FIFO-Write-Cycle Timing

\section*{SN74ABT3613}
\(64 \times 36\) CLOCKED FIRST-IN, FIRST-OUT MEMORY
WITH BUS MATCHING AND BYTE SWAPPING

\(\dagger \mathrm{SIZO}=\mathrm{H}\) and \(\mathrm{SIZ1}=\mathrm{H}\) selects the mail1 register for output on \(\mathrm{B} 0-\mathrm{B} 35\).
\(\ddagger\) Data read from the FIFO
DATA SWAP TABLE FOR FIFO LONG-WORD READS
\begin{tabular}{|cccc|cc|cccc|}
\hline \multicolumn{4}{|c|}{ FIFO-DATA WRITE } & \multicolumn{2}{|c|}{ SWAP MODE } & \multicolumn{4}{c|}{ FIFO-DATA READ } \\
\hline A35-A27 & A26-A18 & A17-A9 & A8-A0 & SW1 & SW0 & B35-B27 & B26-B18 & B17-B9 & B8-B0 \\
\hline A & B & C & D & L & L & A & B & C & D \\
A & B & C & D & L & H & D & C & B & A \\
A & B & C & D & H & L & C & D & A & B \\
A & B & C & D & H & H & B & A & D & C \\
\hline
\end{tabular}

Figure 6. FIFO Long-Word Read-Cycle Timing

\(\dagger \mathrm{SIZO}=\mathrm{H}\) and \(\mathrm{SIZ1}=\mathrm{H}\) selects the mail1 register for output on \(\mathrm{BO}-\mathrm{B} 35\).
\(\ddagger\) Unused word B0-B17 or B18-B35 holds last FIFO-output-register data for word-size reads.
DATA SWAP TABLE FOR FIFO-WORD READS
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{4}{|c|}{\multirow[b]{2}{*}{FIFO-DATA WRITE}} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{SWAP MODE}} & \multirow{3}{*}{READ NO.} & \multicolumn{4}{|c|}{FIFO-DATA READ} \\
\hline & & & & & & & \multicolumn{2}{|l|}{BIG ENDIAN} & \multicolumn{2}{|l|}{LITTLE ENDIAN} \\
\hline A35-A27 & A26-A18 & A17-A9 & A8-A0 & SW1 & SW0 & & B35-B27 & B26-B18 & B17-B9 & B8-B0 \\
\hline A & B & C & D & L & L & \[
\begin{aligned}
& 1 \\
& 2
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{A} \\
& \mathrm{C}
\end{aligned}
\] & \[
\begin{aligned}
& \hline \mathrm{B} \\
& \mathrm{D}
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{C} \\
& \mathrm{~A}
\end{aligned}
\] & \[
\begin{aligned}
& \hline D \\
& B
\end{aligned}
\] \\
\hline A & B & C & D & L & H & \[
\begin{aligned}
& 1 \\
& 2
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{D} \\
& \mathrm{~B}
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{C} \\
& \mathrm{~A}
\end{aligned}
\] & \[
\begin{aligned}
& \hline \mathrm{B} \\
& \mathrm{D}
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{A} \\
& \mathrm{C}
\end{aligned}
\] \\
\hline A & B & C & D & H & L & \[
\begin{aligned}
& 1 \\
& 2
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{C} \\
& \mathrm{~A}
\end{aligned}
\] & \[
\begin{aligned}
& \hline \mathrm{D} \\
& \mathrm{~B}
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{A} \\
& \mathrm{C}
\end{aligned}
\] & \[
\begin{aligned}
& \hline \mathrm{B} \\
& \mathrm{D}
\end{aligned}
\] \\
\hline A & B & C & D & H & H & \[
\begin{aligned}
& 1 \\
& 2
\end{aligned}
\] & \[
\begin{aligned}
& \hline B \\
& D
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{A} \\
& \mathrm{C}
\end{aligned}
\] & \[
\begin{aligned}
& \hline D \\
& B
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{C} \\
& \mathrm{~A}
\end{aligned}
\] \\
\hline
\end{tabular}

Figure 7. FIFO-Word Read-Cycle Timing

\(\dagger \mathrm{SIZO}=\mathrm{H}\) and \(\mathrm{SIZ1}=\mathrm{H}\) selects the mail1 register for output on \(\mathrm{BO}-\mathrm{B} 35\).
NOTE A: Unused bytes hold the last FIFO-output-register data for byte-size reads.
Figure 8. FIFO-Byte Read-Cycle Timing

DATA SWAP TABLE FOR FIFO-BYTE READS
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{4}{|c|}{\multirow[b]{2}{*}{FIFO-DATA WRITE}} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{SWAP MODE}} & \multirow{3}{*}{READ NO.} & \multicolumn{2}{|l|}{FIFO-DATA READ} \\
\hline & & & & & & & BIG ENDIAN & LITTLE ENDIAN \\
\hline A35-A27 & A26-A18 & A17-A9 & A8-A0 & SW1 & SW0 & & B35-B27 & B8-B0 \\
\hline A & B & C & D & L & L & \[
\begin{aligned}
& 1 \\
& 2 \\
& 3 \\
& 4
\end{aligned}
\] & \[
\begin{aligned}
& \hline \text { A } \\
& \text { B } \\
& C \\
& D
\end{aligned}
\] & \[
\begin{aligned}
& \hline \mathrm{D} \\
& \mathrm{C} \\
& \mathrm{~B} \\
& \mathrm{~A} \\
& \hline
\end{aligned}
\] \\
\hline A & B & C & D & L & H & \[
\begin{aligned}
& 1 \\
& 2 \\
& 3 \\
& 4
\end{aligned}
\] & \[
\begin{aligned}
& \hline \mathrm{D} \\
& \mathrm{C} \\
& \mathrm{~B} \\
& \mathrm{~A}
\end{aligned}
\] & \[
\begin{aligned}
& \hline \text { A } \\
& \text { B } \\
& C \\
& \text { D }
\end{aligned}
\] \\
\hline A & B & C & D & H & L & \[
\begin{aligned}
& 1 \\
& 2 \\
& 3 \\
& 4
\end{aligned}
\] & \[
\begin{aligned}
& \hline \mathrm{C} \\
& \mathrm{D} \\
& \mathrm{~A} \\
& \mathrm{~B}
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{B} \\
& \mathrm{~A} \\
& \mathrm{D} \\
& \mathrm{C}
\end{aligned}
\] \\
\hline A & B & C & D & H & H & \[
\begin{aligned}
& 1 \\
& 2 \\
& 3 \\
& 4
\end{aligned}
\] & \[
\begin{aligned}
& \hline \text { B } \\
& \text { A } \\
& \text { D } \\
& C
\end{aligned}
\] & \[
\begin{aligned}
& \hline \mathrm{C} \\
& \mathrm{D} \\
& \mathrm{~A} \\
& \mathrm{~B}
\end{aligned}
\] \\
\hline
\end{tabular}

Figure 8. FIFO-Byte Read-Cycle Timing (Continued)

SCBS128E - JULY 1992 - REVISED FEBRUARY 1996

\(\dagger_{\mathrm{tk} 1}\) is the minimum time between a rising CLKA edge and a rising CLKB edge for \(\overline{E F}\) to transition high in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than \(t_{\mathrm{sk} 1}\), the transition of EF high may occur one CLKB cycle later than shown. NOTE A: Port-B size of long word is selected for the FIFO read by \(\mathrm{SIZ1}=\mathrm{L}, \mathrm{SIZO}=\mathrm{L}\). If port-B size is word or byte, \(\overline{\mathrm{EF}}\) is set low by the last word or byte read from the FIFO, respectively.

Figure 9. EF-Flag Timing and First Data Read When the FIFO Is Empty

\(\dagger_{t_{s k 1}}\) is the minimum time between a rising CLKB edge and a rising CLKA edge for \(\overline{F F}\) to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than \(\mathrm{t}_{\mathrm{sk}}\), \(\overline{\mathrm{FF}}\) may transition high one CLKA cycle later than shown.
NOTE A: Port-B size of long word is selected for the FIFO read by \(\mathrm{SIZ} 1=\mathrm{L}, \mathrm{SIZO}=\mathrm{L}\). If port-B size is word or byte, \(\mathrm{t}_{\mathrm{sk} 1}\) is referenced from the rising CLKB edge that reads the first word or byte of the long word, respectively.

Figure 10. \(\overline{\text { FF-Flag Timing and First Available Write When the FIFO Is Full }}\)

\(\dagger_{t_{\text {sk2 }}}\) is the minimum time between a rising CLKA edge and a rising CLKB edge for \(\overline{A E}\) to transition high in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than \(\mathrm{t}_{\mathrm{sk}}, \overline{\mathrm{AE}}\) may transition high one CLKB cycle later than shown.
NOTES: A. FIFO write ( \(\overline{C S A}=L, W / \bar{R} A=H, M B A=L\) ), FIFO read ( \(\overline{C S B}=L, W / \widetilde{R B}=L, M B B=L\) )
B. Port-B size of long word is selected for FIFO read by \(\mathrm{SIZ1}=\mathrm{L}, \mathrm{SIZO}=\mathrm{L}\). If port-B size is word or byte, \(\mathrm{t}_{\text {sk2 }}\) is referenced to the first word or byte read of the long word, respectively.

Figure 11. Timing for \(\overline{A E}\) When the FIFO Is Almost Empty

\(\dagger_{t_{\text {sk2 }}}\) is the minimum time between a rising CLKA edge and a rising CLKB edge for \(\overline{A F}\) to transition high in the next CLKA cycle. If the time between the rising CLKA edge and rising CLKB edge is less than \(t_{\mathrm{sk}}\), \(\overline{\mathrm{AF}}\) may transition high one CLKB cycle later than shown.
NOTES: A. FIFO write ( \(\overline{\mathrm{CSA}}=\mathrm{L}, \mathrm{W} / \overline{\mathrm{R}} A=\mathrm{H}, \mathrm{MBA}=\mathrm{L}\) ), FIFO read \((\overline{\mathrm{CSB}}=\mathrm{L}, \mathrm{W} / \overline{\mathrm{RB}}=\mathrm{L}, \mathrm{MBB}=\mathrm{L})\)
B. Port-B size of long word is selected for FIFO read by \(\mathrm{SIZ} 1=\mathrm{L}, \mathrm{SIZO}=\mathrm{L}\). If port-B size is word or byte, \(\mathrm{t}_{\mathrm{sk} 2}\) is referenced from the first word or byte read of the long word, respectively.

Figure 12. Timing for \(\overline{A F}\) When the FIFO Is Almost Full


NOTE A: Port-B parity generation off ( \(\mathrm{PGB}=\mathrm{L}\) )
Figure 13. Timing for Mail1 Register and MBF1 Flag


NOTE A: Port-A parity generation off ( \(\mathrm{PGA}=\mathrm{L}\) )
Figure 14. Timing for Mail2 Register and MBF2 Flag


NOTE A: \(\overline{C S A}=L\) and \(E N A=H\)
Figure 15. ODD/ \(\overline{E V E N}, \mathrm{~W} / \overline{\mathrm{R}} A, \mathrm{MBA}\), and PGA to \(\overline{\text { PEFA }}\) Timing


NOTE A: \(\overline{\mathrm{CSB}}=\mathrm{L}\) and \(\mathrm{ENB}=\mathrm{H}\)
Figure 16. ODD/EVEN, W/RB, SIZ1, SIZO, and PGB to PEFB Timing


NOTE A: \(\mathrm{ENA}=\mathrm{H}\)
Figure 17. Parity-Generation Timing When Reading From the Mail2 Register


NOTE A: \(E N B=H\)
Figure 18. Parity-Generation Timing When Reading From the Mail1 Register

\section*{absolute maximum ratings over operating free-air temperature range (unless otherwise noted) \(\dagger\)}




Output clamp current, \(\mathrm{I}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right.\) or \(\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}\) ) ...................................................... \(\pm 50 \mathrm{~mA}\)




\(\dagger\) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: The input and output voltage ratings may be exceeded provided the input and output current ratings are observed.
recommended operating conditions
\begin{tabular}{|ll|r|r|}
\hline & & MIN & MAX \\
\hline \(\mathrm{V}_{\mathrm{CC}}\) & Supply voltage & 4.5 & 5.5 \\
\hline \(\mathrm{~V}_{\mathrm{IH}}\) & High-level input voltage & V \\
\hline \(\mathrm{V}_{\mathrm{IL}}\) & Low-level input voltage & 2 & V \\
\hline IOH & High-level output current & 0.8 & V \\
\hline IOL & Low-level output current & -4 & mA \\
\hline \(\mathrm{~T}_{\mathrm{A}}\) & Operating free-air temperature & 8 & mA \\
\hline
\end{tabular}
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline PARAMETER & \multicolumn{4}{|c|}{TEST CONDITIONS} & MIN & TYP \(\ddagger\) & MAX & UNIT \\
\hline \(\mathrm{V}_{\mathrm{OH}}\) & \(\mathrm{V}_{C C}=4.5 \mathrm{~V}\), & \multicolumn{3}{|l|}{\(\mathrm{IOH}=-4 \mathrm{~mA}\)} & 2.4 & & & V \\
\hline VOL & \(\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}\), & \multicolumn{3}{|l|}{\(1 \mathrm{OL}=8 \mathrm{~mA}\)} & & & 0.5 & V \\
\hline 1 & \(\mathrm{V}_{C C}=5.5 \mathrm{~V}\), & \multicolumn{3}{|l|}{\(\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}\) or 0} & & & \(\pm 50\) & \(\mu \mathrm{A}\) \\
\hline Ioz & \(\mathrm{V}_{C C}=5.5 \mathrm{~V}\), & \multicolumn{3}{|l|}{\(\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}\) or 0} & & & \(\pm 50\) & \(\mu \mathrm{A}\) \\
\hline \multirow{3}{*}{ICC} & \multirow{3}{*}{\(V_{C C}=5.5 \mathrm{~V}\),} & \multirow{3}{*}{\(10=0 \mathrm{~mA}\),} & \multirow{3}{*}{\(V_{1}=V_{C C}\) or GND} & Outputs high & & & 60 & \multirow{3}{*}{mA} \\
\hline & & & & Outputs low & & & 130 & \\
\hline & & & & Outputs disabled & & & 60 & \\
\hline \(\mathrm{C}_{\mathrm{i}}\) & \(\mathrm{V}_{1}=0\), & \multicolumn{3}{|l|}{\(\mathrm{f}=1 \mathrm{MHz}\)} & & 4 & & pF \\
\hline \(\mathrm{C}_{0}\) & \(\mathrm{V}_{\mathrm{O}}=0\), & \multicolumn{3}{|l|}{\(\mathrm{f}=1 \mathrm{MHz}\)} & & 8 & & pF \\
\hline
\end{tabular}

\footnotetext{
\(\ddagger\) All typical values are at \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}\).
}
timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Figures 4 through 18)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{}} & \multicolumn{2}{|l|}{'ABT3613-15} & \multicolumn{2}{|l|}{'ABT3613-20} & \multicolumn{2}{|l|}{'ABT3613-30} & \multirow[b]{2}{*}{UNIT} \\
\hline & & MIN & MAX & MIN & MAX & MIN & MAX & \\
\hline \(\mathrm{f}_{\text {clock }}\) & Clock frequency, CLKA or CLKB & & 66.7 & & 50 & & 33.4 & MHz \\
\hline \(\mathrm{t}_{\mathrm{c}}\) & Clock cycle time, CLKA or CLKB & 15 & & 20 & & 30 & & ns \\
\hline \(\mathrm{t}_{\text {W }}\) (CLKH) & Pulse duration, CLKA and CLKB high & 6 & & 8 & & 12 & & ns \\
\hline \({ }^{\text {w }}\) (CLKL) & Pulse duration, CLKA and CLKB low & 6 & & 8 & & 12 & & ns \\
\hline \(\mathrm{t}_{\text {su }}(\mathrm{D})\) & Setup time, A0-A35 before CLKA \(\uparrow\) and \(\mathrm{B} 0-\mathrm{B} 35\) before CLKB \(\uparrow\) & 4 & & 5 & & 6 & & ns \\
\hline \(t_{\text {su }}(\mathrm{EN})\) & Setup time, \(\overline{\mathrm{CSA}}, \mathrm{W} / \overline{\mathrm{R}} A, \mathrm{ENA}\), and MBA before CLKA \(\uparrow\); \(\overline{\mathrm{CSB}}\), W/ \(\overline{\mathrm{R}} \mathrm{B}\), and ENB before CLKB \(\uparrow\) & 5 & & 5 & & 6 & & ns \\
\hline \(\mathrm{t}_{\text {su(SZ }}\) & Setup time, SIZO, SIZ1, and \(\overline{\text { BE }}\) before CLKB \(\uparrow\) & 4 & & 5 & & 6 & & ns \\
\hline \(t_{\text {su }}\) (SW) & Setup time, SW0 and SW1 before CLKB \(\uparrow\) & 5 & & 7 & & 8 & & ns \\
\hline \(\mathrm{t}_{\text {su }}\) (PG) & Setup time, ODD/EVEN and PGB before CLKB \(\uparrow \dagger\) & 4 & & 5 & & 6 & & ns \\
\hline \(\mathrm{t}_{\text {su }}(\mathrm{RS}\) ) & Setup time, \(\overline{\text { RST }}\) low before CLKA \(\uparrow\) or CLKB \(\uparrow \ddagger\) & 5 & & 6 & & 7 & & ns \\
\hline \(\mathrm{t}_{\text {su }}\) (FS) & Setup time, FS0 and FS1 before RST high & 5 & & 6 & & 7 & & ns \\
\hline th(D) & Hold time, A0-A35 after CLKA \(\uparrow\) and B0-B35 after CLKB \(\uparrow\) & 1 & & 1 & & 1 & & ns \\
\hline th(EN) & Hold time, \(\overline{\mathrm{CSA}}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{A}, \mathrm{ENA}\), and MBA after CLKA \(\uparrow\); \(\overline{\mathrm{CSB}}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{B}\), and ENB after CLKB \(\uparrow\) & 1 & & 1 & & 1 & & ns \\
\hline \(\mathrm{th}^{\text {(SZ) }}\) & Hold time, SIZO, SIZ1, and \(\overline{\mathrm{BE}}\) after CLKB \(\uparrow\) & 2 & & 2 & & 2 & & ns \\
\hline th(SW) & Hold time, SW0 and SW1 after CLKB \(\uparrow\) & 0 & & 0 & & 0 & & ns \\
\hline th(PG) & Hold time, ODD/EVEN and PGB after CLKBTt & 0 & & 0 & & 0 & & ns \\
\hline th(RS) & Hold time, \(\overline{\text { RST }}\) low after CLKA \(\uparrow\) or CLKB \(\uparrow \ddagger\) & 5 & & 6 & & 7 & & ns \\
\hline th(FS) & Hold time, FS0 and FS1 after \(\overline{\text { RST }}\) high & 4 & & 4 & & 4 & & ns \\
\hline \(\mathrm{t}_{\text {sk } 1}{ }^{\text {§ }}\) & Skew time between CLKA \(\uparrow\) and CLKB \(\uparrow\) for \(\overline{\mathrm{EF}}\) and \(\overline{\mathrm{FF}}\) & 8 & & 8 & & 10 & & ns \\
\hline \(t_{\text {sk2 }}{ }^{\text {§ }}\) & Skew time between CLKA \(\uparrow\) and CLKB \(\uparrow\) for \(\overline{A E}\) and \(\overline{\mathrm{AF}}\) & 9 & & 16 & & 20 & & ns \\
\hline
\end{tabular}
† Only applies for a clock edge that does a FIFO read
\(\ddagger\) Requirement to count the clock edge as one of at least four needed to reset a FIFO
§ Skew time is not a timing constraint for proper device operation and is only included to illustrate the timing relationship between CLKA cycle and CLKB cycle.

\section*{SN74ABT3613 \(64 \times 36\) CLOCKED FIRST-IN, FIRST-OUT MEMORY WITH BUS MATCHING AND BYTE SWAPPING}
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, \(\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}\) (see Figures 4 through 18)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|r|}{\multirow[b]{2}{*}{PARAMETER}} & \multicolumn{2}{|l|}{'ABT3613-15} & \multicolumn{2}{|l|}{'ABT3613-20} & \multicolumn{2}{|l|}{'ABT3613-30} & \multirow[b]{2}{*}{UNIT} \\
\hline & & MIN & MAX & MIN & MAX & MIN & MAX & \\
\hline \(\mathrm{ta}_{\mathrm{a}}\) & Access time, CLKA \({ }^{\text {to }}\) A0-A35 and CLKB \(\uparrow\) to B0-B35 & 2 & 10 & 2 & 12 & 2 & 15 & ns \\
\hline \(t_{\text {pd }}(\mathrm{C}-\mathrm{FF})\) & Propagation delay time, CLKA \(\uparrow\) to \(\overline{\mathrm{FF}}\) & 2 & 10 & 2 & 12 & 2 & 15 & ns \\
\hline \(t_{\text {pd }}(C-E F)\) & Propagation delay time, CLKB \(\uparrow\) to \(\overline{\mathrm{EF}}\) & 2 & 10 & 2 & 12 & 2 & 15 & ns \\
\hline \(t_{\text {pd }}(\mathrm{C}-\mathrm{AE})\) & Propagation delay time, CLKB \(\uparrow\) to \(\overline{\text { E }}\) & 2 & 10 & 2 & 12 & 2 & 15 & ns \\
\hline \(t_{\text {pd }}(C-A F)\) & Propagation delay time, CLKA to \(\overline{\mathrm{AF}}\) & 2 & 10 & 2 & 12 & 2 & 15 & ns \\
\hline \({ }^{\text {tpd(C-MF) }}\) & Propagation delay time, CLKA个 to \(\overline{\text { MBF1 }}\) low or \(\overline{\text { MBF2 }}\) high and CLKBT to MBF2 low or MBF1 high & 1 & 9 & 1 & 12 & 1 & 15 & ns \\
\hline \({ }^{\text {tpd }}\) (C-MR) & Propagation delay time, CLKA \(\uparrow\) to \(\mathrm{B} 0-\mathrm{B} 35 \dagger\) and CLKB \(\uparrow\) to A0-A35 \(\ddagger\) & 3 & 11 & 3 & 12 & 3 & 15 & ns \\
\hline \(t_{\text {pd }}(\mathrm{C}-\mathrm{PE})^{\text {§ }}\) & Propagation delay time, CLKB \(\uparrow\) to \(\overline{\text { PEFB }}\) & 2 & 11 & 2 & 12 & 2 & 13 & ns \\
\hline \(t_{\text {pd }}(M-D V)\) & Propagation delay time, SIZ1, SIZO to B0-B35 valid & 1 & 11 & 1 & 11.5 & 1 & 12 & ns \\
\hline \(t_{\text {pd( }}\) (D-PE) & Propagation delay time, AO-A35 valid to \(\overline{\text { PEFA }}\) valid; BO-B35 valid to \(\overline{\text { PEFB }}\) valid & 3 & 10 & 3 & 11 & 3 & 13 & ns \\
\hline tpd(O-PE) & Propagation delay time, ODD/EVEN to \(\overline{\text { PEFA }}\) and \(\overline{\text { PEFB }}\) & 3 & 11 & 3 & 12 & 3 & 14 & ns \\
\hline \({ }^{\text {tpd }}(\mathrm{O}-\mathrm{PB})^{\text {I }}\) & \[
\begin{aligned}
& \text { Propagation delay time, ODD/EVEN to parity bits (A8, A17, A26, } \\
& \text { A35) and (B8, B17, B26, B35) }
\end{aligned}
\] & 2 & 12 & 2 & 13 & 2 & 15 & ns \\
\hline \({ }^{\text {tpd }}\) (E-PE) & Propagation delay time, \(\overline{\mathrm{CSA}}, \mathrm{ENA}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{A}, \mathrm{MBA}\), or PGA to \(\overline{\text { PEFA; }}\) CSB \(, ~ E N B, W / \bar{R} B, S I Z 1, S I Z O\), or PGB to \(\overline{\text { PEFB }}\) & 1 & 11 & 1 & 12 & 1 & 14 & ns \\
\hline \({ }^{t} \mathrm{pd}(\mathrm{E}-\mathrm{PB})^{\text {I }}\) & Propagation delay time, \(\overline{C S A}, ~ E N A, W / \bar{R} A, M B A\), or PGA to parity bits (A8, A17, A26, A35); CSB , ENB, W/RBB, SIZ1, SIZ0, or PGB to parity bits (B8, B17, B26, B35) & 3 & 12 & 3 & 13 & 3 & 14 & ns \\
\hline \({ }^{\text {tpd (R-F) }}\) & Propagation delay time, \(\overline{\mathrm{RST}}\) to \(\overline{\mathrm{AE}}, \overline{\mathrm{EF}}\) low and \(\overline{\mathrm{AF}}, \overline{\mathrm{MBF}}\), MBF2 high & 1 & 15 & 1 & 20 & 1 & 25 & ns \\
\hline ten & Enable time, \(\overline{\mathrm{CSA}}\) and W/R\(A\) low to A0-A35 active and \(\overline{\mathrm{CSB}}\) low and \(\mathrm{W} / \overline{\mathrm{R}} \mathrm{B}\) high to \(\mathrm{BO}-\mathrm{B} 35\) active & 2 & 10 & 2 & 12 & 2 & 14 & ns \\
\hline \({ }^{\text {dis }}\) & Disable time, \(\overline{C S A}\) or W/R̄A high to A0-A35 at high impedance and \(\overline{\mathrm{CSB}}\) high or \(\mathrm{W} / \overline{\mathrm{R}} \mathrm{B}\) low to \(\mathrm{BO}-\mathrm{B} 35\) at high impedance & 1 & 8 & 1 & 9 & 1 & 11 & ns \\
\hline
\end{tabular}
\(\dagger\) Writing data to the mail1 register when the B0-B35 outputs are active and SIZ1 and SIZO are high
\(\ddagger\) Writing data to the mail2 register when the AO-A35 outputs are active and MBA is high
§ Only applies when a new port-B bus size is implemented by the rising CLKB edge
\({ }^{\top}\) Only applies when reading data from a mail register

TYPICAL CHARACTERISTICS
SUPPLY CURRENT
vs
CLOCK FREQUENCY


Figure 19

\section*{calculating power dissipation}

The \(\mathrm{I}_{\mathrm{CC}(f)}\) current for the graph in Figure 19 was taken while simultaneously reading and writing the FIFO on the SN74ACT3613 with CLKA and CLKB set to \(f_{\text {clock. }}\). All data inputs and data outputs change state during each clock cycle to consume the highest supply current. Data outputs were disconnected to normalize the graph to a zero-capacitance load. Once the capacitive load per data-output channel is known, the power dissipation can be calculated with the equation below.

With \(\mathrm{I}_{\mathrm{CC}(\mathrm{f})}\) taken from Figure 19, the maximum power dissipation \(\left(\mathrm{P}_{\mathrm{T}}\right)\) of the SN74ABT3613 can be calculated by:
\[
\mathrm{P}_{\mathrm{T}}=\mathrm{V}_{\mathrm{CC}} \times \mathrm{I}_{\mathrm{CC}(\mathrm{f})}+\sum\left[\mathrm{C}_{\mathrm{L}} \times\left(\mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{OL}}\right)^{2} \times \mathrm{f}_{\mathrm{o}}\right]
\]
where:
\(C_{L}=\) output capacitive load
\(\mathrm{f}_{\mathrm{O}}=\) switching frequency of an output
\(\mathrm{V}_{\mathrm{OH}}=\) high-level output voltage
\(\mathrm{V}_{\mathrm{OL}}=\) low-level output voltage
When no reads or writes are occurring on the SN74ABT3613, the power dissipated by a single clock (CLKA or CLKB) input running at frequency \(f_{\text {clock }}\) is calculated by:
\[
\mathrm{P}_{\mathrm{T}}=\mathrm{V}_{\mathrm{CC}} \times \mathrm{f}_{\text {clock }} \times 0.29 \mathrm{~mA} / \mathrm{MHz}
\]

\section*{PARAMETER MEASUREMENT INFORMATION}


LOAD CIRCUIT


VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES

VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES


NOTE A: Includes probe and jig capacitance


VOLTAGE WAVEFORMS PULSE DURATIONS

Figure 20. Load Circuit and Voltage Waveforms
- Free-Running CLKA and CLKB Can Be Asynchronous or Coincident
- Two Independent \(64 \times 36\) Clocked FIFOs Buffering Data in Opposite Directions
- Mailbox Bypass Register for Each FIFO
- Dynamic Port-B Bus Sizing of 36 Bits (Long Word), 18 Bits (Word), and 9 Bits (Byte)
- Selection of Big- or Little-Endian Format for Word and Byte Bus Sizes
- Three Modes of Byte-Order Swapping on Port B
- Programmable Almost-Full and Almost-Empty Flags
- Microprocessor Interface Control Logic
- EFA, FFA, \(\overline{A E A}\), and \(\overline{\text { AFA }}\) Flags Synchronized by CLKA
- \(\overline{\mathrm{EFB}}, \overline{\mathrm{FFB}}, \overline{\mathrm{AEB}}\), and \(\overline{\mathrm{AFB}}\) Flags Synchronized by CLKB
- Passive Parity Checking on Each Port
- Parity Generation Can Be Selected for Each Port
- Low-Power Advanced BiCMOS Technology
- Supports Clock Frequencies up to 67 MHz
- Fast Access Times of 10 ns
- Package Options Include Space-Saving 120-Pin Thin Quad Flat (PCB) and 132-Pin Quad Flat (PQ) Packages

\section*{description}

The SN74ABT3614 is a high-speed, low-power BiCMOS bidirectional clocked FIFO memory. It supports clock frequencies up to 67 MHz and has read-access times as fast as 10 ns . Two independent \(64 \times 36\) dual-port SRAM FIFOs in this device buffer data in opposite directions. Each FIFO has flags to indicate empty and full conditions and two programmable flags (almost full and almost empty) to indicate when a selected number of words is stored in memory. FIFO data on port B can be input and output in 36-bit, 18-bit, and 9-bit formats with a choice of big- or little-endian configurations. Three modes of byte-order swapping are possible with any bus-size selection. Communication between each port can bypass the FIFOs via two 36 -bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. Parity is checked passively on each port and can be ignored if not desired. Parity generation can be selected for data read from each port.
The SN74ABT3614 is a clocked FIFO, which means each port employs a synchronous interface. All data transfers through a port are gated to the low-to-high transition of a continuous (free-running) port clock by enable signals. The continuous clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses controlled by a synchronous interface.
The full flag and almost-full flag of a FIFO are two-stage synchronized to the port clock that writes data to its array. The empty flag and almost-empty flag of a FIFO are two-stage synchronized to the port clock that reads data from its array.
The SN74ABT3614 is characterized for operation from \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\).
For more information on this device family, see the application reports FIFO Mailbox-Bypass Registers: Using Bypass Registers to Initialize DMA Control, Advanced Bus-Matching/Byte-Swapping Features for Internetworking FIFO Applications, Parity-Generate and Parity-Check Features for High-BandwidthComputing FIFO Applications, and Internetworking the SN74ABT3614 in the 1996 High-Performance FIFO Memories Designer's Handbook, literature number SCAA012A.
```

PCB PACKAGE

```
(TOP VIEW)

PQ PACKAGE \(\dagger\)
(TOP VIEW)
若


NC - No internal connection
† Uses Yamaichi socket IC51-1324-828
functional block diagram


INSTRUMENTS

\title{
SN74ABT3614 \(64 \times 36 \times 2\) CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY WITH BUS MATCHING AND BYTE SWAPPING \\ SCBS126F - JUNE 1992 - REVISED FEBRUARY 1996
}

Terminal Functions
\begin{tabular}{|c|c|c|}
\hline TERMINAL
NAME & 1/0 & DESCRIPTION \\
\hline A0-A35 & 1/0 & Port-A data. The 36-bit bidirectional data port for side A. \\
\hline \(\overline{\text { AEA }}\) & \[
\begin{gathered}
\mathrm{O} \\
\text { (port A) }
\end{gathered}
\] & Port-A almost-empty flag. Programmable flag synchronized to CLKA. \(\overline{A E A}\) is low when the number of 36 -bit words in FIFO2 is less than or equal to the value in offset register X . \\
\hline \(\overline{\text { AEB }}\) & \[
\begin{gathered}
\mathrm{O} \\
\text { (port B) }
\end{gathered}
\] & Port-B almost-empty flag. Programmable flag synchronized to CLKB. \(\overline{A E B}\) is low when the number of 36 -bit words in FIFO1 is less than or equal to the value in offiset register X. \\
\hline \(\overline{\text { AFA }}\) & \[
\begin{gathered}
\mathrm{O} \\
\text { (port A) }
\end{gathered}
\] & Port-A almost-full flag. Programmable flag synchronized to CLKA. \(\overline{\text { AFA }}\) is low when the number of 36 -bit empty locations in FIFO1 is less than or equal to the value in offset register \(X\). \\
\hline \(\overline{\text { AFB }}\) & \[
\underset{\text { (port B) }}{\mathrm{O}}
\] & Port-B almost-full flag. Programmable flag synchronized to CLKB. \(\overline{A F B}\) is low when the number of 36 -bit empty locations in FIFO2 is less than or equal to the value in offset register X . \\
\hline B0-B35 & 1/0 & Port-B data. The 36-bit bidirectional data port for side B. \\
\hline \(\overline{B E}\) & 1 & Big-endian select. Selects the bytes on port B used during byte or word data transfer. A low on \(\overline{B E}\) selects the most significant bytes on B0-B35 for use, and a high selects the least significant bytes. \\
\hline CLKA & 1 & Port-A clock. CLKA is a continuous clock that synchronizes all data transfers through port \(A\) and can be asynchronous or coincident to CLKB. \(\overline{E F A}, \overline{F F A}, \overline{A F A}\), and \(\overline{A E A}\) are synchronized to the low-to-high transition of CLKA. \\
\hline CLKB & 1 & Port-B clock. CLKB is a continuous clock that synchronizes all data transfers through port \(B\) and can be asynchronous or coincident to CLKA. Port-B byte swapping and data-port-sizing operations are also synchronous to the low-to-high transition of CLKB. \(\overline{\mathrm{EFB}}, \overline{\mathrm{FFB}}, \overline{\mathrm{AFB}}\), and \(\overline{\mathrm{AEB}}\) are synchronized to the low-to-high transition of CLKB. \\
\hline \(\overline{\text { CSA }}\) & 1 & Port-A chip select. CSA must be low to enable a low-to-high transition of CLKA to read or write data on port A. The AO-A35 outputs are in the high-impedance state when CSA is high. \\
\hline \(\overline{\text { CSB }}\) & 1 & Port-B chip select. \(\overline{\text { CSB }}\) must be low to enable a low-to-high transition of CLKB to read or write data on port \(B\). The B0-B35 outputs are in the high-impedance state when CSB is high. \\
\hline EFA & \[
\stackrel{0}{\mathrm{O}} \underset{\text { (port A) }}{\text { A }}
\] & Port-A empty flag. EFA is synchronized to the low-to-high transition of CLKA. When EFA is low, FIFO2 is empty and reads from its memory are disabled. Data can be read from FIFO2 to the output register when EFA is high. EFA is forced low when the device is reset and is set high by the second low-to-high transition of CLKA after data is loaded into empty FIFO2 memory. \\
\hline EFB & \[
\stackrel{\mathrm{O}}{\text { (port B) }}
\] & Port-B empty flag. \(\overline{\mathrm{EFB}}\) is synchronized to the low-to-high transition of CLKB. When \(\overline{\mathrm{EFB}}\) is low, FIFO1 is empty and reads from its memory are disabled. Data can be read from FIFO1 to the output register when \(\overline{\mathrm{EFB}}\) is high. \(\overline{\mathrm{EFB}}\) is forced low when the device is reset and is set high by the second low-to-high transition of CLKB after data is loaded into empty FIFO1 memory. \\
\hline ENA & 1 & Port-A enable. ENA must be high to enable a low-to-high transition of CLKA to read or write data on port A. \\
\hline ENB & 1 & Port-B enable. ENB must be high to enable a low-to-high transition of CLKB to read or write data on port B. \\
\hline \(\overline{\text { FFA }}\) & \[
\underset{(\text { port A) }}{0}
\] & Port-A full flag. FFA is synchronized to the low-to-high transition of CLKA. When FFA is low, FIFO1 is full and writes to its memory are disabled. FFA is forced low when the device is reset and is set high by the second low-to-high transition of CLKA after reset. \\
\hline \(\overline{\text { FFB }}\) & \[
\stackrel{0}{\text { (port B) }}
\] & Port-B full flag. \(\overline{\mathrm{FFB}}\) is synchronized to the low-to-high transition of CLKB. When \(\overline{\mathrm{FFB}}\) is low, FIFO2 is full and writes to its memory are disabled. \(\overline{\mathrm{FFB}}\) is forced low when the device is reset and is set high by the second low-to-high transition of CLKB after reset. \\
\hline FS1, FS0 & 1 & Flag offiset selects. The low-to-high transition of RST latches the values of FSO and FS1, which selects one of four preset values for the almost-empty flag and almost-full flag offset. \\
\hline MBA & 1 & Port-A mailbox select. A high level on MBA chooses a mailbox register for a port-A read or write operation. When the A0-A35 outputs are active, a high level on MBA selects data from the mail2 register for output and a low level selects FIFO2 output register data for output. \\
\hline MBF1 & 0 & Mail1 register flag. \(\overline{\text { MBF1 }}\) is set low by the low-to-high transition of CLKA that writes data to the mail1 register. Writes to the mail1 register are inhibited while \(\overline{\text { MBF1 }}\) is low. MBF1 is set high by a low-to-high transition of CLKB when a port-B read is selected and both SIZ1 and SIZO are high. MBF1 is set high when the device is reset. \\
\hline \(\overline{\text { MBF2 }}\) & 0 & Mail2 register flag. MBF2 is set low by the low-to-high transition of CLKB that writes data to the mail2 register. Writes to the mail2 register are inhibited while \(\overline{\text { MBF2 }}\) is low. MBF2 is set high by a low-to-high transition of CLKA when a port-A read is selected and MBA is high. \(\overline{\text { MBF2 }}\) is set high when the device is reset. \\
\hline
\end{tabular}

Terminal Functions (Continued)
\begin{tabular}{|c|c|c|}
\hline TERMINAL & 1/0 & DESCRIPTION \\
\hline \[
\frac{\text { ODD }}{\text { EVEN }}
\] & 1 & Odd/even parity select. Odd parity is checked on each port when ODD/EVEN is high and even parity is checked when ODD/EVEN is low. ODD/EVEN also selects the type of parity generated for each port if parity generation is enabled for a read operation. \\
\hline \(\overline{\text { PEFA }}\) & \[
\underset{\text { (port A) }}{\mathrm{O}}
\] & \begin{tabular}{l}
Port-A parity-error flag. When any byte applied to terminals AO-A35 fails parity, \(\overline{\text { PEFA }}\) is low. Bytes are organized as A0-A8, A9-A17, A18-A26, and A27-A35, with the most significant bit of each byte serving as the parity bit. The type of parity checked is determined by the state of the ODD/EVEN input. \\
The parity trees used to check the AO-A35 inputs are shared by the mail2 register to generate parity if parity generation is selected by PGA; therefore, if a mail2 read with parity generation is setup by having W/Z्RA low, MBA high, and PGA high, the PEFA flag is forced high regardless of the state of the AO-A35 inputs.
\end{tabular} \\
\hline \(\overline{\text { PEFB }}\) & \[
\underset{\text { (port B) }}{\mathrm{O}}
\] & \begin{tabular}{l}
Port-B parity-error flag. When any valid byte applied to terminals \(B 0-B 35\) fails parity, \(\overline{\mathrm{PEFB}}\) is low. Bytes are organized as \(\mathrm{B} 0-\mathrm{B} 8, \mathrm{~B} 9-\mathrm{B} 17, \mathrm{~B} 18-\mathrm{B} 26\), and \(\mathrm{B} 27-\mathrm{B} 35\), with the most significant bit of each byte serving as the parity bit. A byte is valid when it is used by the bus size selected for port \(B\). The type of parity checked is determined by the state of the ODD/EVEN input. \\
The parity trees used to check the B0-B35 inputs are shared by the mail1 register to generate parity if parity generation is selected by PGB; therefore, if a mail1 read with parity generation is set up by having W/ \(\overline{\mathrm{RB}}\) low, \(\mathrm{SIZ1}\) and SIZO high, and PGB high, the \(\overline{P E F B}\) flag is forced high regardless of the state of the B0-B35 inputs.
\end{tabular} \\
\hline PGA & 1 & Port-A parity generation. Parity is generated for data reads from port \(A\) when PGA is high. The type of parity generated is selected by the state of the ODD/EVEN input. Bytes are organized as A0-A8, A9-A17, A18-A26, and A27-A35. The generated parity bits are output in the most significant bit of each byte. \\
\hline PGB & 1 & Port-B parity generation. Parity is generated for data reads from port \(B\) when PGB is high. The type of parity generated is selected by the state of the ODD/EVEN input. Bytes are organized as B0-B8, B9-B17, B18-B26, and B27-B35. The generated parity bits are output in the most significant bit of each byte. \\
\hline \(\overline{\mathrm{RST}}\) & 1 & Reset. To reset the device, four low-to-high transitions of CLKA and four low-to-high transitions of CLKB must occur while \(\overline{\mathrm{RST}}\) is low. This sets the \(\overline{\mathrm{AFA}}, \overline{\mathrm{AFB}}, \overline{\mathrm{MBF1}}\), and \(\overline{\mathrm{MBF} 2}\) flags high and the \(\overline{\mathrm{EFA}}, \overline{\mathrm{EFB}}, \overline{\mathrm{AEA}}, \overline{\mathrm{AEB}}, \overline{\mathrm{FFA}}\), and \(\overline{\mathrm{FFB}}\) flags low. The low-to-high transition of RST latches the status of the FS1 and FSO inputs to select almost-full flag and almost-empty flag offset. \\
\hline SIZ0, SIZ1 &  & Port-B bus-size selects. The low-to-high transition of CLKB latches the states of SIZO, SIZ1, and \(\overline{\mathrm{BE}}\), and the following low-to-high transition of CLKB implements the latched states as a port-B bus size. Port-B bus sizes can be long word, word, or byte. A high on both SIZ0 and SIZ1 accesses the mailbox registers for a port-B 36-bit write or read. \\
\hline SW0, SW1 & \[
\begin{gathered}
1 \\
\text { (port B) }
\end{gathered}
\] & Port-B byte-swap selects. At the beginning of each long word transfer, one of four modes of byte-order swapping is selected by SW0 and SW1. The four modes are no swap, byte swap, word swap, and byte-word swap. Byte-order swapping is possible with any bus-size selection. \\
\hline W/RA & 1 & Port-A write/read select. W/ \(\bar{R} A\) high selects a write operation and a low selects a read operation on port A for a low-to-high transition of CLKA. The AO-A35 outputs are in the high-impedance state when W/ \(\bar{R} A\) is high. \\
\hline W/RB & 1 & Port-B write/read select. W/ \(\overline{\mathrm{R}} \mathrm{B}\) high selects a write operation and a low selects a read operation on port B for a low-to-high transition of CLKB. The BO-B35 outputs are in the high-impedance state when W/ \(\overline{\mathrm{R}} \mathrm{B}\) is high. \\
\hline
\end{tabular}

\section*{detailed description}
reset
The SN74ABT3614 is reset by taking the reset ( \(\overline{\mathrm{RST}}\) ) input low for at least four port-A clock (CLKA) and four port-B clock (CLKB) low-to-high transitions. The reset input can switch asynchronously to the clocks. A device reset initializes the internal read and write pointers of each FIFO and forces the full flags ( \(\overline{\mathrm{FFA}}, \overline{\mathrm{FFB}}\) ) low, the empty flags ( \(\overline{\mathrm{EFA}}, \overline{\mathrm{EFB}}\) ) low, the almost-empty flags \((\overline{\mathrm{AEA}}, \overline{\mathrm{AEB}})\) low, and the almost-full flags \((\overline{\mathrm{AFA}}, \overline{\mathrm{AFB}})\) high. A reset also forces the mailbox flags ( \(\overline{\mathrm{MBF}}, \overline{\mathrm{MBF}}\) ) high. After a reset, \(\overline{\mathrm{FFA}}\) is set high after two low-to-high transitions of CLKA and \(\overline{\text { FFB }}\) is set high after two low-to-high transitions of CLKB. The device must be reset after power up before data is written to its memory.
A low-to-high transition on \(\overline{\text { RST }}\) loads the almost-full and almost-empty offset register \((\mathrm{X})\) with the value selected by the flag-select (FS0, FS1) inputs. The values that can be loaded into the register are shown in Table 1.
reset (continued)
Table 1. Flag Programming
\begin{tabular}{|c|c|c|c|}
\hline FS1 & FS0 & \(\overline{\text { RST }}\) & \begin{tabular}{c} 
ALMOST-FULL AND \\
ALMOST-EMPTY FLAG \\
OFFSET REGISTER (X)
\end{tabular} \\
\hline\(H\) & H & \(\uparrow\) & 16 \\
H & L & \(\uparrow\) & 12 \\
L & H & \(\uparrow\) & 8 \\
L & L & \(\uparrow\) & 4 \\
\hline
\end{tabular}

\section*{FIFO write/read operation}

The state of the port-A data (AO-A35) outputs is controlled by the port-A chip select ( \(\overline{C S A}\) ) and the port-A write/read select ( \(W / \bar{R} A\) ). The AO-A35 outputs are in the high-impedance state when either \(\overline{C S A}\) or W/FA high. The AO-A35 outputs are active when both \(\overline{\text { CSA }}\) and W/RA are low. Data is loaded into FIFO1 from the AO-A35 inputs on a low-to-high transition of CLKA when CSA is low, W/ \(\bar{R} A\) is high, ENA is high, MBA is low, and FFA is high. Data is read from FIFO2 to the AO-A35 outputs by a low-to-high transition of CLKA when CSA is low, W/RA is low, ENA is high, MBA is low, and EFA is high (see Table 2).

Table 2. Port-A Enable Function Table
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline\(\overline{\text { CSA }}\) & W/湢A & ENA & MBA & CLKA & A0-A35 OUTPUTS & PORT FUNCTION \\
\hline H & X & X & X & X & In high-impedance state & None \\
L & H & L & X & X & In high-impedance state & None \\
L & H & H & L & \(\uparrow\) & In high-impedance state & FIFO1 write \\
L & H & H & H & \(\uparrow\) & In high-impedance state & Mail1 write \\
L & L & L & L & X & Active, FIFO2 output register & None \\
L & L & H & L & \(\uparrow\) & Active, FIFO2 output register & FIFO2 read \\
L & L & L & H & X & Active, mail2 register & None \\
L & L & H & H & \(\uparrow\) & Active, mail2 register & Mail2 read (set MBF2 high) \\
\hline
\end{tabular}

The state of the port-B data ( \(\mathrm{BO}-\mathrm{B} 35\) ) outputs is controlled by the port-B chip select ( \(\overline{\mathrm{CSB}}\) ) and the port- B write/read select (W/RB). The B0-B35 outputs are in the high-impedance state when either CSB or W//RB is high. The B0-B35 outputs are active when both \(\overline{\text { CSB }}\) and W/RB are low. Data is loaded into FIFO2 from the B0-B35 inputs on a low-to-high transition of CLKB when \(\overline{C S B}\) is low, W/ \(\bar{R} B\) is high, ENB is high, \(\overline{F F B}\) is high, and either SIZO or SIZ1 is low. Data is read from FIFO1 to the B0-B35 outputs by a low-to-high transition of CLKB when \(\overline{C S B}\) is low, \(W / \bar{R} B\) is low, ENB is high, \(\overline{E F B}\) is high, and either SIZO or SIZ1 is low (see Table 3).
The setup- and hold-time constraints to the port clocks for the port-chip selects ( \(\overline{\mathrm{CSA}}, \overline{\mathrm{CSB}}\) ) and write/read selects ( \(\mathrm{W} / \overline{\mathrm{R}} A, \mathrm{~W} / \overline{\mathrm{R}} \mathrm{B}\) ) are only for enabling write and read operations and are not related to high-impedance control of the data outputs. If a port enable is low during a clock cycle, the port-chip select and write/read select can change states during the setup- and hold-time window of the cycle.

FIFO writer/read operation (continued)
Table 3. Port-B Enable Function Table
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline\(\overline{C S B}\) & W/伊B & ENB & SIZ1, SIZ0 & CLKB & B0-B35 OUTPUTS & PORT FUNCTION \\
\hline H & X & X & X & X & In high-impedance state & None \\
L & H & L & X & X & In high-impedance state & None \\
L & H & H & One, both low & \(\uparrow\) & In high-impedance state & FIFO2 write \\
L & H & H & Both high & \(\uparrow\) & In high-impedance state & Mail2 write \\
L & L & L & One, both low & X & Active, FIFO1 output register & None \\
L & L & H & One, both low & \(\uparrow\) & Active, FIFO1 output register & FIFO1 read \\
L & L & L & Both high & X & Active, mail1 register & None \\
L & L & H & Both high & \(\uparrow\) & Active, mail1 register & Mail1 read (set MBF1 high) \\
\hline
\end{tabular}

\section*{synchronized FIFO flags}

Each FIFO flag is synchronized to its port clock through two flip-flop stages. This is done to improve flag reliability by reducing the probability of metastable events on the output when CLKA and CLKB operate asynchronously to one another (see the application report Metastability Performance of Clocked FIFOs in the 1996 High-Performance FIFO Memories Data Book, literature number SCAD003C). EFA, \(\overline{\text { AEA }}, \overline{\mathrm{FFA}}\), and \(\overline{\text { AFA }}\) are synchronized to CLKA. \(\overline{E F B}, \overline{A E B}, \overline{F F B}\), and \(\overline{A F B}\) are synchronized to CLKB. Tables 4 and 5 show the relationship of each port flag to FIFO1 and FIFO2.

Table 4. FIFO1 Flag Operation
\begin{tabular}{|c|cc|cc|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
NUMBER OF 36-BIT \\
WORDS IN FIFO1t
\end{tabular}} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
SYNCHRONIZED \\
TO CLKB
\end{tabular}} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
SYNCHRONIZED \\
TO CLKA
\end{tabular}} \\
\cline { 2 - 5 } & EFB & \(\overline{\text { AEB }}\) & \(\overline{\text { AFA }}\) & \(\overline{\text { FFA }}\) \\
\hline 0 & L & L & H & H \\
1 to X & H & L & H & H \\
\((X+1)\) to \([64-(X+1)]\) & \(H\) & \(H\) & \(H\) & \(H\) \\
\((64-X)\) to 63 & \(H\) & \(H\) & L & \(H\) \\
64 & H & H & L & L \\
\hline
\end{tabular}
\(\dagger X\) is the value in the almost-empty flag and almost-full flag offset register.
Table 5. FIFO2 Flag Operation
\begin{tabular}{|c|cc|cc|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
NUMBER OF 36-BIT \\
WORDS IN FIFO2†
\end{tabular}} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
SYNCHRONIZED \\
TO CLKA
\end{tabular}} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
SYNCHRONIZED \\
TO CLKB
\end{tabular}} \\
\cline { 2 - 5 } & EFA & \(\overline{\text { AEA }}\) & \(\overline{\text { AFB }}\) & \(\overline{\text { FFB }}\) \\
\hline 0 & L & L & H & H \\
1 to \(X\) & \(H\) & L & H & \(H\) \\
\((X+1)\) to \([64-(X+1)]\) & \(H\) & \(H\) & \(H\) & \(H\) \\
\((64-X)\) to 63 & \(H\) & \(H\) & L & \(H\) \\
64 & H & H & L & L \\
\hline
\end{tabular}
\(\dagger X\) is the value in the almost-empty flag and almost-full flag offset register.

\section*{empty flags ( \(\overline{E F A}, \overline{E F B}\) )}

The FIFO empty flag is synchronized to the port clock that reads data from its array. When the empty flag is high, new data can be read to the FIFO output register. When the empty flag is low, the FIFO is empty and attempted FIFO reads are ignored. When reading FIFO1 with a byte or word size on port B, \(\overline{E F B}\) is set low when the fourth byte or second word of the last long word is read.

The FIFO read pointer is incremented each time a new word is clocked to the output register. The state machine that controls an empty flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is empty, empty+1, or empty+2. A word written to a FIFO can be read to the FIFO output register in a minimum of three cycles of the empty flag synchronizing clock; therefore, an empty flag is low if a word in memory is the next data to be sent to the FIFO output register and two cycles of the port clock that reads data from the FIFO have not elapsed since the time the word was written. The FIFO empty flag is set high by the second low-to-high transition of the synchronizing clock and the new data word can be read to the FIFO output register in the following cycle.

A low-to-high transition on an empty-flag synchronizing clock begins the first synchronization cycle of a write if the clock transition occurs at time \(\mathrm{t}_{\mathrm{sk} 1}\), or greater, after the write. Otherwise, the subsequent clock cycle can be the first synchronization cycle (see Figures 13 and 14).

\section*{full flags ( \(\overline{F F A}, \overline{F F B}\) )}

The FIFO full flag is synchronized to the port clock that writes data to its array. When the full flag is high, a memory location is free in the SRAM to receive new data. No memory locations are free when the full flag is low and attempted writes to the FIFO are ignored.
Each time a word is written to a FIFO, the write pointer is incremented. The state machine that controls a full flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is full, full-1, or full-2. From the time a word is read from a FIFO, the previous memory location is ready to be written in a minimum of three cycles of the full-flag synchronizing clock. A full flag is low if less than two cycles of the full-flag synchronizing clock have elapsed since the next memory write location has been read. The second low-to-high transition on the full-flag synchronizing clock after the read sets the full flag high and data can be written in the following clock cycle.

A low-to-high transition on a full-flag synchronizing clock begins the first synchronization cycle of a read if the clock transition occurs at time \(\mathrm{t}_{\mathrm{sk} 1}\), or greater, after the read. Otherwise, the subsequent clock cycle can be the first synchronization cycle (see Figures 15 and 16).

\section*{almost-empty flags ( \(\overline{A E A}, \overline{A E B}\) )}

The FIFO almost-empty flag is synchronized to the port clock that reads data from its array. The state machine that controls an almost-empty flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is almost empty, almost empty+1, or almost empty+2. The almost-empty state is defined by the value of the almost-full and almost-empty offset register ( \(X\) ). This register is loaded with one of four preset values during a device reset (see reset). An almost-empty flag is low when the FIFO contains \(X\) or less long words in memory and is high when the FIFO contains \((X+1)\) or more long words.

Two low-to-high transitions of the almost-empty-flag synchronizing clock are required after a FIFO write for the almost-empty flag to reflect the new level of fill; therefore, the almost-empty flag of a FIFO containing ( \(\mathrm{X}+1\) ) or more long words remains low if two cycles of the synchronizing clock have not elapsed since the write that filled the memory to the \((X+1)\) level. An almost-empty flag is set high by the second low-to-high transition of the synchronizing clock after the FIFO write that fills memory to the ( \(X+1\) ) level. A low-to-high transition of an almost-empty flag synchronizing clock begins the first synchronization cycle if it occurs at time \(t_{\text {sk2 }}\), or greater, after the write that fills the FIFO to \((X+1)\) long words. Otherwise, the subsequent synchronizing clock cycle can be the first synchronization cycle (see Figures 17 and 18).

\section*{\(64 \times 36 \times 2\) CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY WITH BUS MATCHING AND BYTE SWAPPING}

\section*{almost-full flags ( \(\overline{\mathrm{AFA}}, \overline{\mathrm{AFB}}\) )}

The FIFO almost-full flag is synchronized to the port clock that writes data to its array. The state machine that controls an almost-full flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is almost full, almost full-1, or almost full-2. The almost-full state is defined by the value of the almost-full and almost-empty offset register (X). This register is loaded with one of four preset values during a device reset (see reset). An almost-full flag is low when the FIFO contains ( \(64-X\) ) or more long words in memory and is high when the FIFO contains \([64-(X+1)]\) or less long words.

Two low-to-high transitions of the almost-full-flag synchronizing clock are required after a FIFO read for the almost-full flag to reflect the new level of fill; therefore, the almost-full flag of a FIFO containing [64-(X + 1)] or less words remains low if two cycles of the synchronizing clock have not elapsed since the read that reduced the number of long words in memory to \([64-(X+1)]\). An almost-full flag is set high by the second low-to-high transition of the synchronizing clock after the FIFO read that reduces the number of long words in memory to [64-(X+1)]. A low-to-high transition of an almost-full-flag synchronizing clock begins the first synchronization cycle if it occurs at time \(t_{s k 2}\), or greater, after the read that reduces the number of long words in memory to [64-(X+1)]. Otherwise, the subsequent synchronizing clock cycle can be the first synchronization cycle (see Figures 19 and 20).

\section*{mailbox registers}

Each FIFO has a 36-bit bypass register to pass command and control information between port A and port B without putting it in queue. The mailbox-select (MBA, MBB) inputs choose between a mail register and a FIFO for a port data transfer operation. A low-to-high transition on CLKA writes A0-A35 data to the mail1 register when a port-A write is selected by \(\overline{C S A}, W / \bar{R} A\), and ENA, and MBA is high. A low-to-high transition on CLKB writes \(B 0-B 35\) data to the mail2 register when a port-B write is selected by \(\overline{C S B}, W / \bar{R} B\), and ENB and both SIZO and SIZ1 are high. Writing data to a mail register sets the corresponding flag ( \(\overline{\mathrm{MBF}} 1 \mathrm{or} \overline{\mathrm{MBF}})\) low. Attempted writes to a mail register are ignored while the mail flag is low.

When the port-A data outputs (A0-A35) are active, the data on the bus comes from the FIFO2 output register when MBA is low and from the mail2 register when MBA is high. When the port-B data outputs (B0-B35) are active, the data on the bus comes from the FIFO1 output register when either one or both SIZ1 and SIZ0 are low and from the mail2 register when both SIZ1 and SIZO are high. The mail1 register flag (MBF1) is set high by a rising CLKB edge when a port-B read is selected by \(\overline{C S B}, W / \bar{R} B\), and ENB and both SIZ1 and SIZ0 are high. The mail2 register flag ( \(\overline{\mathrm{MBF}}\) ) is set high by a rising CLKA edge when a port-A read is selected by \(\overline{\mathrm{CSA}}\), W/ \(\bar{R} A\), and ENA and MBA is high. The data in the mail register remains intact after it is read and changes only when new data is written to the register.

\section*{dynamic bus sizing}

The port-B bus can be configured in a 36-bit long word, 18-bit word, or 9-bit byte format for data read from FIFO1 or written to FIFO2. Word- and byte-size bus selections can utilize the most significant bytes of the bus (big endian) or least significant bytes of the bus (little endian). Port-B bus size can be changed dynamically and synchronous to CLKB to communicate with peripherals of various bus widths.
The levels applied to the port-B bus-size select (SIZO, SIZ1) inputs and the big-endian select ( \(\overline{\mathrm{BE}}\) ) input are stored on each CLKB low-to-high transition. The stored port-B bus-size selection is implemented by the next rising edge on CLKB according to Figure 1.
Only 36-bit long-word data is written to or read from the two FIFO memories on the SN74ABT3614. Bus-matching operations are done after data is read from the FIFO1 RAM and before data is written to the FIFO2 RAM. Port-B bus sizing does not apply to mail-register operations.
dynamic bus sizing (continued)

BYTE ORDER ON PORT A:

(b) WORD SIZE - BIG ENDIAN
\begin{tabular}{|c|c|c|}
\hline\(\overline{\mathrm{BE}}\) & SIZ1 & SIZO \\
\hline H & L & H \\
\hline
\end{tabular}

(c) WORD SIZE - LITTLE ENDIAN
\begin{tabular}{|c|c|c|}
\hline\(\overline{B E}\) & SIZ1 & SIZO \\
\hline\(L\) & \(H\) & \(L\) \\
\hline
\end{tabular}

(d) BYTE SIZE - BIG ENDIAN

Figure 1. Dynamic Bus Sizing

\section*{dynamic bus sizing (continued)}
\begin{tabular}{|c|c|c|}
\hline BE & SIZ1 & SIZO \\
\hline\(H\) & \(H\) & \(L\) \\
\hline
\end{tabular}

(e) BYTE SIZE - LITTLE ENDIAN

Figure 1. Dynamic Bus Sizing (continued)

\section*{bus-matching FIFO1 reads}

Data is read from the FIFO1 RAM in 36-bit long-word increments. If a long-word bus size is implemented, the entire long word immediately shifts to the FIFO1 output register. If byte or word size is implemented on port B, only the first one or two bytes appear on the selected portion of the FIFO1 output register with the rest of the long word stored in auxiliary registers. In this case, subsequent FIFO1 reads with the same bus-size implementation output the rest of the long word to the FIFO1 output register in the order shown by Figure 1.

Each FIFO1 read with a new bus-size implementation automatically unloads data from the FIFO1 RAM to its output register and auxiliary registers. Therefore, implementing a new port-B bus size and performing a FIFO1 read before all bytes or words stored in the auxiliary registers have been read results in a loss of the unread long-word data.
When reading data from FIFO1 in byte or word format, the unused B0-B35 outputs remain inactive but static with the unused FIFO1 output register bits holding the last data value to decrease power consumption.

\section*{bus-matching FIFO2 writes}

Data is written to the FIFO2 RAM in 36-bit long-word increments. FIFO2 writes with a long-word bus size immediately store each long word in FIFO2 RAM. Data written to FIFO2 with a byte or word bus size stores the initial bytes or words in auxiliary registers. The CLKB rising edge that writes the fourth byte or the second word of long word to FIFO2 also stores the entire long word in FIFO2 RAM. The bytes are arranged in the manner shown in Figure 1.
Each FIFO2 write with a new bus-size implementation resets the state machine that controls the data flow from the auxiliary registers to the FIFO2 RAM. Therefore, implementing a new bus size and performing a FIFO2 write before bytes or words stored in the auxiliary registers have been loaded to FIFO2 RAM results in a loss of data.

\title{
SN74ABT3614 \\ \(64 \times 36 \times 2\) CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY WITH BUS MATCHING AND BYTE SWAPPING
}

\section*{port-B mall-register access}

In addition to selecting port-B bus sizes for FIFO reads and writes, the port-B bus size select (SIZO, SIZ1) inputs also access the mail registers. When both SIZO and SIZ1 are high, the mail1 register is accessed for a port-B long-word read and the mail2 register is accessed for a port-B long-word write. The mail register is accessed immediately. Any bus-sizing operation that is underway is unaffected by the mail-register access. After the mail-register access is complete, the previous FIFO access can resume in the next CLKB cycle. The logic diagram in Figure 2 shows that the previous bus-size selection is preserved when the mail registers are accessed from port B . A port-B bus size is implemented on each rising CLKB edge according to the states of \(S I Z O \_Q, S I Z 1 \_Q\), and \(\overline{B E} Q\).


Figure 2. Logic Diagram for SIZO, SIZ1, and \(\overline{\mathrm{BE}}\) Register

\section*{byte swapping}

The byte-order arrangement of data read from FIFO1 or data written to FIFO2 can be changed synchronous to the rising edge of CLKB. Byte-order swapping is not available for mail-register data. Four modes of byte-order swapping (including no swap) can be done with any data-port-size selection. The order of the bytes are rearranged within the long word, but the bit order within the bytes remains constant.

Byte arrangement is chosen by the port-B swap select (SWO, SW1) inputs on a CLKB rising edge that reads a new long word from FIFO1 or writes a new long word to FIFO2. The byte order chosen on the first byte or first word of a new long-word read from FIFO1 or written to FIFO2 is maintained until the entire long word is transferred, regardless of the SW0 and SW1 states during subsequent writes or reads. Figure 3 is an example of the byte-order swapping available for long words. Performing a byte swap and bus size simultaneously for a FIFO1 read first rearranges the bytes as shown in Figure 3, then outputs the bytes as shown in Figure 1. Simultaneous bus-sizing and byte-swapping operations for FIFO2 writes load the data according to Figure 1, then swap the bytes as shown in Figure 3 when the long word is loaded to FIFO2 RAM.

\section*{byte swapping (continued)}
\begin{tabular}{|c|c|}
\hline SW1 & SW0 \\
\hline L & L \\
\hline
\end{tabular}

(a) NO SWAP

(b) BYTE SWAP

(c) WORD SWAP

(d) BYTE-WORD SWAP

Figure 3. Byte Swapping (Long-Word Size Example)

\section*{parity checking}

The port-A data inputs (A0-A35) and port-B data inputs (B0-B35) each have four parity trees to check the parity of incoming (or outgoing) data. A parity failure on one or more bytes of the port-A data bus is reported by a low level on the port-A parity error flag (PEFA). A parity failure on one or more bytes of the port-B data inputs that are valid for the bus-size implementation is reported by a low level on the port-B parity-error flag ( \(\overline{\mathrm{PEFB}}\) ). Oddor even-parity checking can be selected, and the parity-error flags can be ignored if this feature is not desired.
Parity status is checked on each input bus according to the level of the odd/even parity (ODD/EVEN) select input. A parity error on one or more valid bytes of a port is reported by a low level on the corresponding port-parity-error flag ( (PEFA, PEFB) output. Port-A bytes are arranged as A0-A8, A9-A17, A18-A26, and A27-A35. Port-B bytes are arranged as B0-B8, B9-B17, B18-B26, and B27-B35, and its valid bytes are those used in a port-B bus-size implementation. When odd/even parity is selected, a port-parity-error flag ( \(\overline{P E F A}, \overline{\text { PEFB }}\) ) is low if any valid byte on the port has an odd/even number of low levels applied to the bits.

The four parity trees used to check the A0-A35 inputs are shared by the mail2 register when parity generation is selected for port-A reads (PGA = high). When a port-A read from the mail2 register with parity generation is selected with CSA low, ENA high, W/RA low, MBA high, and PGA high, the port-A parity-error flag (PEFA) is held high regardless of the levels applied to the A0-A35 inputs. Likewise, the parity trees used to check the B0-B35 inputs are shared by the mail1 register when parity generation is selected for port-B reads (PGB = high). When a port-B read from the mail1 register with parity generation is selected with CSB low, ENB high, and W/RB low, both SIZO and SIZ1 high, and PGB high, the port-B parity-error flag ( \(\overline{\text { PEFB }}\) ) is held high regardless of the levels applied to the B0-B35 inputs.

\section*{parity generation}

A high level on the port-A parity-generate select (PGA) or port-B parity-generate select (PGB) enables the SN74ABT3614 to generate parity bits for port reads from a FIFO or mailbox register. Port-A bytes are arranged as A0-A8, A9-A17, A18-A26, and A27-A35, with the most significant bit of each byte used as the parity bit. Port-B bytes are arranged as B0-B8, B9-B17, B18-B26, and B27-B35, with the most significant bit of each byte used as the parity bit. A write to a FIFO or mail register stores the levels applied to all nine inputs of a byte regardless of the state of the parity-generate select (PGA, PGB) inputs. When data is read from a port with parity generation selected, the lower eight bits of each byte are used to generate a parity bit according to the level on the ODD/EVEN select. The generated parity bits are substituted for the levels originally written to the most significant bits of each byte as the word is read to the data outputs.
Parity bits for FIFO data are generated after the data is read from SRAM and before the data is written to the output register. The port-A parity-generate select (PGA) and odd/even parity select (ODD/EVEN) have setupand hold-time constraints to the port-A clock (CLKA) and the port-B parity generate select (PGB) and ODD/EVEN have setup and hold-time constraints to the port-B clock (CLKB). These timing constraints only apply for a rising clock edge used to read a new long word to the FIFO output register.

The circuit used to generate parity for the mail1 data is shared by the port-B bus (B0-B35) to check parity. The circuit used to generate parity for the mail2 data is shared by the port-A bus (AO-A35) to check parity. The shared parity trees of a port are used to generate parity bits for the data in a mail register when the port chip select ( \(\overline{C S A}, \overline{C S B}\) ) is low, enable (ENA, ENB) is high, write/read select (W/RA, W/RB) input is low, the mail register is selected (MBA is high for port A ; both SIZO and \(\mathrm{SIZ1}\) are high for port B ), and port parity-generate select (PGA, PGB) is high. Generating parity for mail register data does not change the contents of the register.


Figure 4. Device Reset Loading the \(X\) Register With the Value of Eight


Figure 5. Port-A Write-Cycle Timing for FIFO1
\(64 \times 36 \times 2\) CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY WITH BUS MATCHING AND BYTE SWAPPING
SCBS126F - JUNE 1992 - REVISED FEBRUARY 1996

\(\dagger \mathrm{SIZO}=\mathrm{H}\) and \(\mathrm{SIZ} 1=\mathrm{H}\) writes data to the mail2 register.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{SWAP MODE} & \multicolumn{4}{|c|}{DATA WRITTEN TO FIFO2} & \multicolumn{4}{|c|}{DATA READ FROM FIFO2} \\
\hline SW1 & SW0 & B35-B27 & B26-B18 & B17-B9 & B8-B0 & A35-A27 & A26-A18 & A17-A9 & A8-A0 \\
\hline L & L & A & B & C & D & A & B & C & D \\
\hline L & H & D & C & B & A & A & B & C & D \\
\hline H & L & C & D & A & B & A & B & C & D \\
\hline H & H & B & A & D & C & A & B & C & D \\
\hline
\end{tabular}

Figure 6. Port-B Long-Word Write-Cycle Timing for FIFO2

\(\dagger \mathrm{SIZO}=\mathrm{H}\) and \(\mathrm{SIZ1}=\mathrm{H}\) writes data to the mail2 register.
NOTE A: \(\overline{\text { PEFB indicates parity error for the following bytes: B35-B27 and B26-B18 for big-endian bus, and B17-B9 and B8-B0 for little- }}\) endian bus.

DATA SWAP TABLE FOR WORD WRITES TO FIFO2
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[b]{2}{*}{SWAP MODE}} & \multirow{3}{*}{WRITE NO.} & \multicolumn{4}{|c|}{DATA WRITTEN TO FIFO2} & \multicolumn{4}{|c|}{\multirow[b]{2}{*}{DATA READ FROM FIFO2}} \\
\hline & & & \multicolumn{2}{|l|}{BIG ENDIAN} & \multicolumn{2}{|l|}{LITTLE ENDIAN} & & & & \\
\hline SW1 & SW0 & & B35-B27 & B26-B18 & B17-B9 & B8-B0 & A35-A27 & A26-A18 & A17-A9 & A8-A0 \\
\hline L & L & \[
\begin{aligned}
& 1 \\
& 2
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{A} \\
& \mathrm{C}
\end{aligned}
\] & \[
\begin{aligned}
& B \\
& D
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{C} \\
& \mathrm{~A}
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{D} \\
& \mathrm{~B}
\end{aligned}
\] & A & B & C & D \\
\hline L & H & 1 & \[
\begin{aligned}
& \hline \mathrm{D} \\
& \mathrm{~B}
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{C} \\
& \mathrm{~A}
\end{aligned}
\] & \[
\begin{aligned}
& \hline \mathrm{B} \\
& \mathrm{D}
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{A} \\
& \mathrm{C}
\end{aligned}
\] & A & B & C & D \\
\hline H & L & \[
\begin{aligned}
& 1 \\
& 2
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{C} \\
& \mathrm{~A}
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{D} \\
& \mathrm{~B}
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{A} \\
& \mathrm{C}
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{B} \\
& \mathrm{D}
\end{aligned}
\] & A & B & C & D \\
\hline H & H & 1 & \[
\begin{aligned}
& \mathrm{B} \\
& \mathrm{D}
\end{aligned}
\] & \[
\begin{aligned}
& A \\
& C
\end{aligned}
\] & \[
\begin{aligned}
& \hline \mathrm{D} \\
& \mathrm{~B}
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{C} \\
& \mathrm{~A}
\end{aligned}
\] & A & B & C & D \\
\hline
\end{tabular}

Figure 7. Port-B Word Write-Cycle Timing for FIFO2

\(\dagger\) SIZO \(=H\) and \(S I Z 1=H\) writes data to the mail2 register.
NOTE A: PEFB indicates parity error for the following bytes: B35-B27 for big-endian bus and B17-B9 for little-endian bus.
Figure 8. Port-B Byte Write-Cycle Timing for FIFO2

DATA SWAP TABLE FOR BYTE WRITES TO FIFO2
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{\multirow{2}{*}{SWAP MODE}} & \multirow{3}{*}{WRITE NO.} & \multicolumn{2}{|l|}{DATA WRITTEN TO FIFO2} & \multicolumn{4}{|c|}{\multirow{2}{*}{DATA READ FROM FIFO2}} \\
\hline & & & \multirow[t]{2}{*}{\begin{tabular}{|c|}
\hline BIG \\
ENDIAN
\end{tabular}} & \multirow[t]{2}{*}{LITTLE ENDIAN B8-B0} & & & & \\
\hline SW1 & SW0 & & & & A35-A27 & A26-A18 & A17-A9 & A8-A0 \\
\hline L & L & \[
\begin{aligned}
& 1 \\
& 2 \\
& 3 \\
& 4
\end{aligned}
\] & \[
\begin{aligned}
& \hline \text { A } \\
& \text { B } \\
& \text { C } \\
& \text { D }
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{D} \\
& \mathrm{C} \\
& \mathrm{~B} \\
& \mathrm{~A}
\end{aligned}
\] & A & B & C & D \\
\hline L & H & \[
\begin{aligned}
& 1 \\
& 2 \\
& 3 \\
& 4
\end{aligned}
\] & \[
\begin{aligned}
& \hline D \\
& C \\
& B \\
& B \\
& A
\end{aligned}
\] & \[
\begin{aligned}
& \hline \mathrm{A} \\
& \mathrm{~B} \\
& \mathrm{C} \\
& \mathrm{D}
\end{aligned}
\] & A & B & C & D \\
\hline H & L & \[
\begin{aligned}
& 1 \\
& 2 \\
& 3 \\
& 4
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{C} \\
& \mathrm{D} \\
& \mathrm{~A} \\
& \mathrm{~B}
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{B} \\
& \mathrm{~A} \\
& \mathrm{D} \\
& \mathrm{C}
\end{aligned}
\] & A & B & C & D \\
\hline H & H & \[
\begin{aligned}
& 1 \\
& 2 \\
& 3 \\
& 4
\end{aligned}
\] & \[
\begin{aligned}
& \hline B \\
& A \\
& D \\
& C
\end{aligned}
\] & \[
\begin{aligned}
& \hline \text { C } \\
& \text { D } \\
& \text { A } \\
& \text { B }
\end{aligned}
\] & A & B & C & D \\
\hline
\end{tabular}

Figure 8. Port-B Byte Write-Cycle Timing for FIFO2 (Continued)

\(\dagger \mathrm{SIZO}=\mathrm{H}\) and \(\mathrm{SIZ1}=\mathrm{H}\) selects the mail1 register for output on \(\mathrm{BO}-\mathrm{B} 35\).
\(\ddagger\) Data read from FIFO1
DATA SWAP TABLE FOR LONG-WORD READS FROM FIFO1
\begin{tabular}{|cccc|cc|cccc|}
\hline \multicolumn{4}{|c|}{ DATA WRITTEN TO FIFO1 } & \multicolumn{8}{|c|}{ SWAP MODE } & \multicolumn{4}{c|}{ DATA READ FROM FIFO1 } \\
\hline A35-A27 & A26-A18 & A17-A9 & A8-A0 & SW1 & SW0 & B35-B27 & B26-B18 & B17-B9 & B8-B0 \\
\hline A & B & C & D & L & L & A & B & C & D \\
A & B & C & D & L & H & D & C & B & A \\
A & B & C & D & H & L & C & D & A & B \\
A & B & C & D & H & H & B & A & D & C \\
\hline
\end{tabular}

Figure 9. Port-B Long-Word Read-Cycle Timing for FIFO1

\(\dagger \mathrm{SIZO}=\mathrm{H}\) and \(\mathrm{SIZ1}=\mathrm{H}\) selects the mail1 register for output on B0-B35.
\(\ddagger\) Unused word B0-B17 or B18-B35 holds the last FIFO1-output-register data for word-size reads.
DATA SWAP TABLE FOR WORD READS FROM FIFO1
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{4}{|c|}{\multirow[b]{2}{*}{DATA WRITTEN TO FIFO1}} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{SWAP MODE}} & \multirow[b]{3}{*}{READ NO.} & \multicolumn{4}{|c|}{DATA READ FROM FIFO1} \\
\hline & & & & & & & \multicolumn{2}{|l|}{BIG ENDIAN} & \multicolumn{2}{|l|}{LITTLE ENDIAN} \\
\hline A35-A27 & A26-A18 & A17-A9 & A8-A0 & SW1 & SW0 & & B35-B27 & B26-B18 & B17-B9 & B8-B0 \\
\hline A & B & C & D & L & L & \[
\begin{aligned}
& 1 \\
& 2
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{A} \\
& \mathrm{C}
\end{aligned}
\] & \[
\begin{aligned}
& \hline B \\
& D
\end{aligned}
\] & \[
\bar{c}
\] & \[
\begin{aligned}
& \hline \mathrm{D} \\
& \mathrm{~B}
\end{aligned}
\] \\
\hline A & B & C & D & L & H & \[
\begin{aligned}
& 1 \\
& 2 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \hline \mathrm{D} \\
& \mathrm{~B}
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{C} \\
& \mathrm{~A}
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{B} \\
& \mathrm{D}
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{A} \\
& \mathrm{C}
\end{aligned}
\] \\
\hline A & B & C & D & H & L & \[
\begin{aligned}
& 1 \\
& 2
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{C} \\
& \mathrm{~A}
\end{aligned}
\] & \[
\begin{aligned}
& \hline \mathrm{D} \\
& \mathrm{~B}
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{A} \\
& \mathrm{C}
\end{aligned}
\] & \[
\begin{aligned}
& \hline \mathrm{B} \\
& \mathrm{D}
\end{aligned}
\] \\
\hline A & B & C & D & H & H & \[
\begin{aligned}
& 1 \\
& 2
\end{aligned}
\] & \[
\begin{aligned}
& \hline B \\
& D
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{A} \\
& \mathrm{C}
\end{aligned}
\] & \[
\begin{aligned}
& \hline \mathrm{D} \\
& \mathrm{~B}
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{C} \\
& \mathrm{~A}
\end{aligned}
\] \\
\hline
\end{tabular}

Figure 10. Port-B Word Read-Cycle Timing for FIFO1

\(\dagger\) SIZO \(=\mathrm{H}\) and \(\mathrm{SIZ1}=\mathrm{H}\) selects the mail1 register for output on BO-B35.
NOTE A: Unused bytes hold the last FIFO1-output-register data for byte-size reads.
Figure 11. Port-B Byte Read-Cycle Timing for FIFO1

DATA SWAP TABLE FOR BYTE READS FROM FIFO1
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{4}{|c|}{\multirow[b]{2}{*}{DATA WRITTEN TO FIFO1}} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{SWAP MODE}} & \multirow{3}{*}{READ NO.} & \multicolumn{2}{|l|}{DATA READ FROM FIFO1} \\
\hline & & & & & & & BIG ENDIAN & LITTLE ENDIAN \\
\hline A35-A27 & A26-A18 & A17-A9 & A8-A0 & SW1 & SW0 & & B35-B27 & B8-B0 \\
\hline A & B & C & D & L & L & \[
\begin{aligned}
& 1 \\
& 2 \\
& 3 \\
& 4
\end{aligned}
\] & \[
\begin{aligned}
& \hline \text { A } \\
& \text { B } \\
& \text { C } \\
& \text { D }
\end{aligned}
\] & \[
\begin{aligned}
& \hline \mathrm{D} \\
& \mathrm{C} \\
& \mathrm{~B} \\
& \mathrm{~A}
\end{aligned}
\] \\
\hline A & B & C & D & L & H & \[
\begin{aligned}
& 1 \\
& 2 \\
& 3 \\
& 4
\end{aligned}
\] & \[
\begin{aligned}
& \hline \mathrm{D} \\
& \mathrm{C} \\
& \mathrm{~B} \\
& \mathrm{~A}
\end{aligned}
\] & \[
\begin{aligned}
& \hline \mathrm{A} \\
& \mathrm{~B} \\
& \mathrm{C} \\
& \mathrm{D}
\end{aligned}
\] \\
\hline A & B & C & D & H & L & \[
\begin{aligned}
& 1 \\
& 2 \\
& 3 \\
& 4
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{C} \\
& \mathrm{D} \\
& \mathrm{~A} \\
& \mathrm{~B}
\end{aligned}
\] & \[
\begin{aligned}
& \hline B \\
& A \\
& D \\
& C
\end{aligned}
\] \\
\hline A & B & C & D & H & H & \[
\begin{aligned}
& 1 \\
& 2 \\
& 3 \\
& 4
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{B} \\
& \mathrm{~A} \\
& \mathrm{D} \\
& \mathrm{C}
\end{aligned}
\] & \[
\begin{aligned}
& \hline \mathrm{C} \\
& \mathrm{D} \\
& \mathrm{~A} \\
& \mathrm{~B} \\
& \hline
\end{aligned}
\] \\
\hline
\end{tabular}

Figure 11. Port-B Byte Read-Cycle Timing for FIFO1 (continued)


\footnotetext{
\(\dagger\) Read from FIFO2
}

Figure 12. Port-A Read-Cycle Timing for FIFO2

\(\dagger_{t_{\text {sk } 1}}\) is the minimum time between a rising CLKA edge and a rising CLKB edge for \(\overline{E F B}\) to transition high in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than \(\mathrm{t}_{\text {sk }}\), the transition of \(\overline{E F B}\) high may occur one CLKB cycle later than shown. NOTE A: Port-B size of the long word is selected for FIFO1 read by \(\mathrm{SIZ1}=\mathrm{L}, \mathrm{SIZO}=\mathrm{L}\). If port-B size is word or byte, \(\overline{\mathrm{EFB}}\) is set low by the last word or byte read from FIFO1, respectively.

Figure 13. \(\overline{\text { EFB}}\)-Flag Timing and First Data Read When FIFO1 Is Empty

\(\dagger_{\mathrm{sk} 1}\) is the minimum time between a rising CLKB edge and a rising CLKA edge for EFA to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than \(\mathrm{t}_{\mathrm{sk} 1}\), the transition of EFA high may occur one CLKA cycle later than shown.
NOTE A: Port-B size of the long word is selected for FIFO2 write by \(\mathrm{SIZ} 1=\mathrm{L}, \mathrm{SIZO}=\mathrm{L}\). If port-B size is word or byte, \(\mathrm{t}_{\mathrm{sk}}\) is referenced to the rising CLKB edge that writes the last word or byte of the long word, respectively.

Figure 14. EFA-Flag Timing and First Data Read When FIFO2 Is Empty

\section*{SN74ABT3614}
\(64 \times 36 \times 2\) CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY WITH BUS MATCHING AND BYTE SWAPPING
SCBS126F-JUNE 1992-REVISED FEBRUARY 1996

\(\dagger{ }_{\text {sk } 1}\) is the minimum time between a rising CLKB edge and a rising CLKA edge for \(\overline{F F A}\) to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than \(t_{\text {skt }}\), FFA may transition high one CLKA cycle later than shown.
NOTE A: Port-B size of the long word is selected for the FIFO1 read by \(\mathrm{SIZ1}=\mathrm{L}, \mathrm{SIZO}=\mathrm{L}\). If port-B size is word or byte, \(\mathrm{t}_{\text {sk } 1}\) is referenced from the rising CLKB edge that reads the first word or byte of the long word, respectively.

Figure 15. FFA-Flag TIming and First Available Write When FIFO1 Is Full

\(\dagger_{t_{\text {sk } 1}}\) is the minimum time between a rising CLKA edge and a rising CLKB edge for \(\overline{F F B}\) to transition high in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than \(\mathrm{t}_{\text {sk } 1}\), FFB may transition high one CLKB cycle later than shown.
NOTE A: Port-B size of the long word is selected for FIFO2 write by \(\mathrm{SIZ} 1=\mathrm{L}, \mathrm{SIZO}=\mathrm{L}\). If port-B size is word or byte, \(\overline{\mathrm{FFB}}\) is set low by the last word or byte write of the long word, respectively.

Figure 16. \(\overline{\mathrm{FFB}}\)-Flag Timing and First Available Write When FIFO2 Is Full

\section*{SN74ABT3614}
\(64 \times 36 \times 2\) CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY WITH BUS MATCHING AND BYTE SWAPPING
SCBS126F - JUNE 1992 - REVISED FEBRUARY 1996

\(\dagger_{t_{\text {sk2 }}}\) is the minimum time between a rising CLKA edge and a rising CLKB edge for \(\overline{A E B}\) to transition high in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than tsk2, \(\overline{\mathrm{AEB}}\) may transition high one CLKB cycle later than shown.
NOTES: A. FIFO1 write ( \(\overline{C S A}=L, W / \overline{R A}=H, M B A=L\) ), FIFO1 read (CSB \(=L, W / R B=L, M B B=L\) )
B. Port-B size of the long word is selected for FIFO1 read by \(\mathrm{SIZ1}=\mathrm{L}, \mathrm{SIZO}=\mathrm{L}\). If port-B size is word or byte, \(\overline{\mathrm{A} E B}\) is set low by the first word or byte read of the long word, respectively.

Figure 17. Timing for \(\overline{\mathrm{AEB}}\) When FIFO1 Is Almost Empty

\(\dagger t_{\text {sk2 }}\) is the minimum time between a rising CLKB edge and a rising CLKA edge for \(\overline{A E A}\) to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than \(\mathrm{t}_{\mathrm{SK} 2}, \overline{\mathrm{AEA}}\) may transition high one CLKA cycle later than shown.
NOTES: A. FIFO2 write ( \(\overline{\mathrm{CSB}}=\mathrm{L}, \mathrm{W} / \overline{\mathrm{R} B}=\mathrm{H}, \mathrm{MBB}=\mathrm{L}\) ), \(\mathrm{FIFO2}\) read \((\overline{\mathrm{CSA}}=\mathrm{L}, \mathrm{W} / \overline{\mathrm{R}} A=L, M B A=L\) )
B. Port-B size of the long word is selected for FIFO2 write by \(\mathrm{SIZ1}=\mathrm{L}, \mathrm{SIZO}=\mathrm{L}\). If port-B size is word or byte, \(\mathrm{t}_{\text {sk2 }}\) is referenced from the rising CLKB edge that writes the last word or byte of the long word, respectively.

Figure 18. Timing for \(\overline{\text { AEA }}\) When FIFO2 Is Almost Empty

\(\dagger_{t_{\text {sk }}}\) is the minimum time between a rising CLKA edge and a rising CLKB edge for \(\overline{\text { AFA }}\) to transition high in the next CLKA cycle. If the time between the rising CLKA edge and rising CLKB edge is less than tsk2, AFA may transition high one CLKB cycle later than shown.
NOTES: A. FIFO1 write ( \(\overline{\mathrm{CSA}}=\mathrm{L}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{A}=\mathrm{H}, \mathrm{MBA}=\mathrm{L}\) ), FIFO1 read ( \(\overline{\mathrm{CSB}}=\mathrm{L}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{B}=\mathrm{L}, \mathrm{MBB}=\mathrm{L}\) )
B. Port-B size of the long word is selected for FIFO 1 read by \(\mathrm{SIZ1}=\mathrm{L}, \mathrm{SIZO}=\mathrm{L}\). If port-B size is word or byte, \(\mathrm{t}_{\text {sk2 }}\) is referenced from the first word or byte read of the long word, respectively.

Figure 19. Timing for \(\overline{A F A}\) When FIFO1 Is Almost Full

\(\dagger_{t_{s k 2}}\) is the minimum time between a rising CLKB edge and a rising CLKA edge for \(\overline{A F B}\) to transition high in the next CLKB cycle. If the time between the rising CLKB edge and rising CLKA edge is less than \(\mathrm{t}_{\text {sk } 2}, \overline{\mathrm{AFB}}\) may transition high one CLKA cycle later than shown.

\section*{NOTES}
A. FIFO2 write ( \(\overline{C S B}=L, W / \bar{R} B=H, M B B=L\) ), FIFO2 read \((\overline{C S A}=L, W / \bar{R} A=L, M B A=L)\)
B. Port-B size of the long word is selected for FIFO 2 write by \(\mathrm{SIZ} 1=\mathrm{L}, \mathrm{SIZO}=\mathrm{L}\). If port-B size is word or byte, \(\overline{\mathrm{AFB}}\) is set low by the last word or byte write of the long word, respectively.

Figure 20. Timing for \(\overline{\mathrm{AFB}}\) When FIFO2 Is Almost Full
\(64 \times 36 \times 2\) CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY WITH BUS MATCHING AND BYTE SWAPPING
SCBS 126F-JUNE 1992-REVISED FEBRUARY 1996


NOTE A: Port-B parity generation off ( \(\mathrm{PGB}=\mathrm{L}\) )
Figure 21. Timing for Mail1 Register and MBF1 Flag


NOTE A: Port-A parity generation off ( \(\mathrm{PGA}=\mathrm{L}\) )
Figure 22. Timing for Mall2 Register and MBF2 Flag


Figure 23. ODD/EVEN, W/RA, MBA, and PGA to PEFA Timing


Figure 24. ODD/ \(\overline{E V E N}, \mathrm{~W} / \overline{\mathrm{R}} \mathrm{B}, \mathrm{SIZ1}\),SIZO , and PGB to \(\overline{\text { PEFB }}\) Timing


Figure 25. Parity-Generation Timing When Reading From the Mall2 Register


Figure 26. Parity-Generation Timing When Reading From the Mail1 Register

\section*{SN74ABT3614}

\section*{\(64 \times 36 \times 2\) CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY WITH BUS MATCHING AND BYTE SWAPPING}

\section*{absolute maximum ratings over operating free-air temperature range (unless otherwise noted) \(\dagger\)}

\(\dagger\) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: The input and output voltage ratings may be exceeded provided the input and output current ratings are observed.
recommended operating conditions
\begin{tabular}{|ll|r|r|}
\hline & & MIN & MAX \\
\hline\(V_{C C}\) & Unpply voltage & 4.5 & 5.5 \\
\hline \(\mathrm{~V}_{\mathrm{IH}}\) & High-level input voltage & 2 & V \\
\hline \(\mathrm{~V}_{\mathrm{IL}}\) & Low-level input voltage & V \\
\hline IOH & High-level output current & 0.8 & V \\
\hline \(\mathrm{IOL}_{\mathrm{OL}}\) & Low-level output current & -4 & mA \\
\hline \(\mathrm{~T}_{\mathrm{A}}\) & Operating free-air temperature & 8 & mA \\
\hline
\end{tabular}
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline PARAMETER & \multicolumn{4}{|c|}{TEST CONDITIONS} & MIN & TYP \(\ddagger\) & MAX & UNIT \\
\hline \(\mathrm{V}_{\mathrm{OH}}\) & \(\mathrm{V}_{C C}=4.5 \mathrm{~V}\), & \multicolumn{3}{|l|}{\(\mathrm{IOH}=-4 \mathrm{~mA}\)} & 2.4 & & & V \\
\hline \(\mathrm{VOL}_{\text {O }}\) & \(V_{C C}=4.5 \mathrm{~V}\), & \multicolumn{3}{|l|}{\(\mathrm{IOL}=8 \mathrm{~mA}\)} & & & 0.5 & V \\
\hline 1 & \(\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}\), & \multicolumn{3}{|l|}{\(\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}\) or 0} & & & \(\pm 50\) & \(\mu \mathrm{A}\) \\
\hline loz & \(\mathrm{V}_{C C}=5.5 \mathrm{~V}\), & \multicolumn{3}{|l|}{\(\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {cc }}\) or 0} & & & \(\pm 50\) & \(\mu \mathrm{A}\) \\
\hline \multirow{3}{*}{ICC} & \multirow{3}{*}{\(V_{C C}=5.5 \mathrm{~V}\),} & \multirow{3}{*}{\(10=0 \mathrm{~mA}\),} & \multirow{3}{*}{\(\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}\) or GND} & Outputs high & & & 30 & \multirow{3}{*}{mA} \\
\hline & & & & Outputs low & & & 130 & \\
\hline & & & & Outputs disabled & & & 30 & \\
\hline \(\mathrm{C}_{i}\) & \(\mathrm{V}_{1}=0\), & \multicolumn{3}{|l|}{\(\mathrm{f}=1 \mathrm{MHz}\)} & & 4 & & pF \\
\hline \(\mathrm{C}_{0}\) & \(\mathrm{V}_{\mathrm{O}}=0\), & \multicolumn{3}{|l|}{\(f=1 \mathrm{MHz}\)} & & 8 & & pF \\
\hline
\end{tabular}
\(\ddagger\) All typical values are at \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Figures 4 through 26)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{}} & \multicolumn{2}{|l|}{'ABT3614-15} & \multicolumn{2}{|l|}{'ABT3614-20} & \multicolumn{2}{|l|}{'ABT3614-30} & \multirow[b]{2}{*}{UNIT} \\
\hline & & MIN & MAX & MIN & MAX & MIN & MAX & \\
\hline \({ }^{\text {f clock }}\) & Clock frequency, CLKA or CLKB & & 66.7 & & 50 & & 33.4 & MHz \\
\hline \(\mathrm{t}_{\mathrm{c}}\) & Clock cycle time, CLKA or CLKB & 15 & & 20 & & 30 & & ns \\
\hline \({ }^{\text {w }}\) (CLKH) & Pulse duration, CLKA and CLKB high & 6 & & 8 & & 12 & & ns \\
\hline \({ }^{\text {tw }}\) (CLKL) & Pulse duration, CLKA and CLKB low & 6 & & 8 & & 12 & & ns \\
\hline \(\mathrm{t}_{\text {su }}(\mathrm{D})\) & Setup time, A0-A35 before CLKA \(\uparrow\) and B0-B35 before CLKB \(\uparrow\) & 4 & & 5 & & 6 & & ns \\
\hline \({ }_{\text {tsu }}\) (EN) & Setup time, \(\overline{\mathrm{CSA}}, \mathrm{W} / \overline{\mathrm{R} A}, \mathrm{ENA}\), and MBA before CLKA \(\uparrow\); \(\overline{\mathrm{CS} \bar{B}}\), W/RBB, and ENB before CLKB \(\uparrow\) & 5 & & 5 & & 6 & & ns \\
\hline \(\mathrm{t}_{\text {su(SZ }}\) & Setup time, SIZO, SIZ1, and \(\overline{\text { BE }}\) before CLKB \(\uparrow\) & 4 & & 5 & & 6 & & ns \\
\hline \(t_{\text {su(SW }}\) ) & Setup time, SW0 and SW1 before CLKB \(\uparrow\) & 5 & & 7 & & 8 & & ns \\
\hline \(t_{\text {su }}(\mathrm{PG})\) & Setup time, ODD/EVEN and PGA before CLKAT; ODD/EVEN and PGB before CLKB \(\uparrow \dagger\) & 4 & & 5 & & 6 & & ns \\
\hline \(\mathrm{t}_{\text {su(RS }}\) & Setup time, \(\overline{\text { RST }}\) low before CLKA \(\uparrow\) or CLKB \(\uparrow \ddagger\) & 5 & & 6 & & 7 & & ns \\
\hline \(\mathrm{t}_{\text {su }}\) (FS) & Setup time, FS0 and FS1 before \(\overline{\mathrm{RST}}\) high & 5 & & 6 & & 7 & & ns \\
\hline th(D) & Hold time, A0-A35 after CLKA \(\uparrow\) and B0-B35 after CLKB \(\uparrow\) & 1 & & 1 & & 1 & & ns \\
\hline th(EN) & Hold time, \(\overline{\mathrm{CSA}}, \mathrm{W} / \overline{\mathrm{R}} A, ~ E N A\), and MBA after CLKA \(\uparrow\); \(\overline{\mathrm{CSB}}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{B}\), and ENB after CLKB \(\uparrow\) & 1 & & 1 & & 1 & & ns \\
\hline th(SZ) & Hold time, SIZO, SIZ1, and \(\overline{\mathrm{BE}}\) after CLKB \(\uparrow\) & 2 & & 2 & & 2 & & ns \\
\hline th(SW) & Hold time, SW0 and SW1 after CLKB \(\uparrow\) & 0 & & 0 & & 0 & & ns \\
\hline th(PG) & Hold time, ODD/EVEN and PGA after CLKAT; ODD/EVEN and PGB after CLKB \(\uparrow \dagger\) & 0 & & 0 & & 0 & & ns \\
\hline th(RS) & Hold time, \(\overline{\text { RST }}\) low after CLKA \(\uparrow\) or CLKB \(\ddagger \ddagger\) & 5 & & 6 & & 7 & & ns \\
\hline th(FS) & Hold time, FS0 and FS1 after RST high & 4 & & 4 & & 4 & & ns \\
\hline \(\mathrm{t}_{\text {sk1 }}{ }^{\text {§ }}\) & Skew time between CLKAT and CLKBT for EFA, \(\overline{\text { EFB }}, \overline{\text { FFA }}\), and FFB & 8 & & 8 & & 10 & & ns \\
\hline \(t_{\text {sk }}{ }^{\text {§ }}\) & Skew time between CLKA \(\uparrow\) and CLKB \(\uparrow\) for \(\overline{A E A}, \overline{A E B}, \overline{A F A}\), and \(\overline{\text { AFB }}\) & 9 & & 16 & & 20 & & ns \\
\hline
\end{tabular}
† Only applies for a clock edge that does a FIFO read
\(\ddagger\) Requirement to count the clock edge as one of at least four needed to reset a FIFO
§ Skew time is not a timing constraint for proper device operation and is only included to illustrate the timing relationship between CLKA cycle and CLKB cycle.

\section*{\(64 \times 36 \times 2\) CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY WITH BUS MATCHING AND BYTE SWAPPING}

SCBS126F - JUNE 1992 - REVISED FEBRUARY 1996
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, \(\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}\) (see Figures 4 through 26)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|r|}{\multirow[b]{2}{*}{PARAMETER}} & \multicolumn{2}{|l|}{'ABT3614-15} & \multicolumn{2}{|l|}{'ABT3614-20} & \multicolumn{2}{|l|}{'ABT3614-30} & \multirow[b]{2}{*}{UNIT} \\
\hline & & MIN & MAX & MIN & MAX & MIN & MAX & \\
\hline ta & Access time, CLKA \(\uparrow\) to \(\mathrm{A} 0-\mathrm{A} 35\) and CLKB \(\uparrow\) to \(\mathrm{B0}-\mathrm{B} 35\) & 2 & 10 & 2 & 12 & 2 & 15 & ns \\
\hline \(t_{p d}(\mathrm{C}-\mathrm{FF})\) & Propagation delay time, CLKA \(\uparrow\) to \(\overline{\mathrm{FFA}}\) and CLKB \(\uparrow\) to \(\overline{\mathrm{FFB}}\) & 2 & 10 & 2 & 12 & 2 & 15 & ns \\
\hline \(t_{p d}(C-E F)\) & Propagation delay time, CLKA \(\uparrow\) to \(\overline{\mathrm{EFA}}\) and CLKB \(\uparrow\) to \(\overline{\mathrm{EFB}}\) & 2 & 10 & 2 & 12 & 2 & 15 & ns \\
\hline tpd(C-AE) & Propagation delay time, CLKA \(\uparrow\) to \(\overline{\mathrm{AEA}}\) and CLKB \(\uparrow\) to \(\overline{\mathrm{AEB}}\) & 2 & 10 & 2 & 12 & 2 & 15 & ns \\
\hline tpd(C-AF) & Propagation delay time, CLKA \(\uparrow\) to \(\overline{\mathrm{AFA}}\) and CLKB \(\uparrow\) to \(\overline{\mathrm{AFB}}\) & 2 & 10 & 2 & 12 & 2 & 15 & ns \\
\hline \(t_{\text {pd }}(\mathrm{C}-\mathrm{MF})\) & Propagation delay time, CLKA \(\uparrow\) to \(\overline{M B F 1}\) low or \(\overline{M B F 2}\) high and CLKB to \(\overline{\mathrm{MBF} 2}\) low or \(\overline{\mathrm{MBF} 1}\) high & 1 & 9 & 1 & 12 & 1 & 15 & ns \\
\hline \(t_{p d}(C-M R)\) & Propagation delay time, CLKA \(\uparrow\) to \(\mathrm{BO}-\mathrm{B} 35 \dagger\) and CLKB \(\uparrow\) to A0-A35 \(\ddagger\) & 3 & 11 & 3 & 13 & 3 & 15 & ns \\
\hline \(t_{\text {pd( }}(\mathrm{C}-\mathrm{PE})^{\S}\) & Propagation delay time, CLKB \(\uparrow\) to \(\overline{\text { PEFB }}\) & 2 & 11 & 2 & 12 & 2 & 13 & ns \\
\hline \(t_{p d}(M-D V)\) & Propagation delay time, MBA to A0-A35 valid and SIZ1, SIZO to B0-B35 valid & 1 & 11 & 1 & 11.5 & 1 & 12 & ns \\
\hline \(t_{p d}\) (D-PE) & Propagation delay time, A0-A35 valid to PEFA valid; B0-B35 valid to \(\overline{\text { PEFB }}\) valid & 3 & 10 & 3 & 11 & 3 & 13 & ns \\
\hline \(t_{p d}(\mathrm{O}-\mathrm{PE})\) & Propagation delay time, ODD/ \(\overline{\text { EVEN }}\) to \(\overline{\text { PEFA }}\) and \(\overline{\text { PEFB }}\) & 3 & 11 & 3 & 12 & 3 & 14 & ns \\
\hline tpd(O-PB) \({ }^{\text {I }}\) & Propagation delay time, ODD/EVEN to parity bits (A8, A17, A26, A35) and (B8, B17, B26, B35) & 2 & 11 & 2 & 12 & 2 & 14 & ns \\
\hline tpd(E-PE) & Propagation delay time, \(\overline{\mathrm{CSA}}, \mathrm{ENA}, \mathrm{W} / \overline{\mathrm{R}} A, \mathrm{MBA}\), or PGA to \(\overline{\text { PEFA; }} \overline{\mathrm{CSB}}, \mathrm{ENB}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{B}, \mathrm{SIZ1}, \mathrm{SIZ0} ,\mathrm{or} \mathrm{PGB} \mathrm{to} \overline{\text { PEFB }}\) & 1 & 11 & 1 & 12 & 1 & 14 & ns \\
\hline \(t_{p d}(E-P B)^{\top}\) & Propagation delay time, \(\overline{\mathrm{CSA}}, \mathrm{ENA}, \mathrm{W} / \overline{\mathrm{R}} A, \mathrm{MBA}\), or PGA to parity bits (A8, A17, A26, A35); \(\overline{C S B}, ~ E N B, W / \bar{R} B, S I Z 1, S I Z 0\), or PGB to parity bits (B8, B17, B26, B35) & 3 & 12 & 3 & 13 & 3 & 14 & ns \\
\hline tpd(R-F) & Propagation delay time, \(\overline{\mathrm{RST}}\) to ( \(\overline{\mathrm{MBF} 1}, \overline{\mathrm{MBF} 2}\) ) high & 1 & 15 & 1 & 20 & 1 & 30 & ns \\
\hline ten & Enable time, \(\overline{\text { CSA }}\) and W/ \(\bar{R} A\) low to AO-A35 active and CSB low and \(W / \bar{R} B\) high to \(B 0-B 35\) active & 2 & 10 & 2 & 12 & 2 & 14 & ns \\
\hline \(t_{\text {dis }}\) & Disable time, \(\overline{C S A}\) or W//̄RA high to A0-A35 at high impedance and \(\overline{\mathrm{CSB}}\) high or \(\mathrm{W} / \overline{\mathrm{R}} \mathrm{B}\) low to \(\mathrm{BO}-\mathrm{B} 35\) at high impedance & 1 & 8 & 1 & 9 & 1 & 11 & ns \\
\hline
\end{tabular}
\(\dagger\) Writing data to the mail1 register when the B0-B35 outputs are active and SIZ1, SIZ0 are high
\(\ddagger\) Writing data to the mail2 register when the A0-A35 outputs are active and MBA is high
§ Only applies when a new port-B bus size is implemented by the rising CLKB edge
I Only applies when reading data from a mail register

\section*{TYPICAL CHARACTERISTICS}

\section*{SUPPLY CURRENT}

VS
CLOCK FREQUENCY


Figure 27

\section*{calculating power dissipation}

The \(I_{C C(f)}\) current for the graph in Figure 27 was taken while simultaneously reading and writing the FIFO on the SN74ACT3614 with CLKA and CLKB set to fock. All data inputs and data outputs change state during each clock cycle to consume the highest supply current. Data outputs were disconnected to normalize the graph to a zero-capacitance load. Once the capacitive load per data-output channel is known, the power dissipation can be calculated using the equation below.

With \(\mathrm{I}_{\mathrm{CC}(f)}\) taken from Figure 27, the maximum power dissipation \(\left(\mathrm{P}_{\mathrm{T}}\right)\) of the SN74ABT3614 can be calculated by:
\[
P_{T}=V_{C C} \times I_{C C}(f)+\Sigma\left(C_{L} \times V_{O H} \times f_{0}\right)
\]
where:
\(\mathrm{C}_{\mathrm{L}}=\) output capacitive load
\(\mathrm{f}_{\mathrm{O}}=\) switching frequency of an output
\(\mathrm{V}_{\mathrm{OH}}=\) high-level output voltage

When no reads or writes are occurring on the SN74ABT3614, the power dissipated by a single clock (CLKA or CLKB) input running at frequency \(\mathrm{f}_{\text {clock }}\) is calculated by:
\[
\mathrm{P}_{\mathrm{T}}=\mathrm{V}_{\mathrm{CC}} \times \mathrm{f}_{\text {clock }} \times 0.29 \mathrm{~mA} / \mathrm{MHz}
\]

\section*{PARAMETER MEASUREMENT INFORMATION}


LOAD CIRCUIT


VOLTAGE WAVEFORMS SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS PULSE DURATIONS



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES

NOTE A: Includes probe and jig capacitance
Figure 28. Load CIrcuit and Voltage Waveforms
\begin{tabular}{|c|c|}
\hline General Information & 1 \\
\hline Telecom Single-Bit FIFOs & 2 \\
\hline Reduced-Width FIFOs & 3 \\
\hline 9-Bit Clocked/Strobed FIFOs & 4 \\
\hline 8- and 9-Bit Asynchronous FIFOs & 5 \\
\hline 9-Bit Synchronous FIFOs & 6 \\
\hline 18-Bit Clocked FiFOs & 7 \\
\hline 18-Bit Strobed FiFOs & 8 \\
\hline Multi-Q'm 18-Bit FiFO & 9 \\
\hline 3.3-V Low-Powered 18-Bit FiFOs & 10 \\
\hline DSP 32- and 36-Bit Clocked FIFOs & 11 \\
\hline Internetworking 36-Bit Clocked FIFOs & 12 \\
\hline High-Bandwidth Computing 36-Bit Clocked FIFOs & 13 \\
\hline Military FIFOs & 14 \\
\hline Application Reports & 15 \\
\hline Mechanical Data & 16 \\
\hline
\end{tabular}

\title{
HIGH-BANDWIDTH COMPUTING 36-BIT CLOCKED FIFOS
}

Features
- 36-bit FIFO interface
- Bidirectional option
- Mailbox-register bypass
- Microprocessor-control circuitry
- Multiple default values for separate AF and AE flags
- Parity generation and check
- EIAJ standard 120-pin thin quad flat packs (TQFP)
- TI has established an alternate source

Benefits
- Single-chip implementation for high levels of integration
- Two dual-port SRAMS allow true bidirectional capability
- Quick access to priority information
- Interface matches most processors and DSP bus-cycle timing and communications
- Easy alternatives for flag settings
- Ensures valid data
- \(67 \%\) less board space than equivalent 132-pin PQFPs; over 66\% less board space than four 9-bit 32-pin PLCC equivalents
- Standardization that comes from a common second source
- Free-Running CLKA and CLKB Can Be Asynchronous or Coincident
- \(64 \times 36\) Clocked FIFO Buffering Data From Port A to Port B
- Mailbox-Bypass Register In Each Direction
- Programmable Almost-Full and Almost-Empty Flags
- Microprocessor Interface Control Logic
- Full Flag ( \(\overline{\mathrm{FF}}\) ) and Almost-Full Flag ( \(\overline{\mathrm{AF}}\) ) Synchronized by CLKA
- Empty Flag ( \(\overline{E F}\) ) and Almost-Empty Flag ( \(\overline{\mathrm{AE}}\) ) Synchronized by CLKB
- Passive Parity Checking on Each Port
- Parity Generation Can Be Selected for Each Port
- Low-Power Advanced BiCMOS Technology
- Supports Clock Frequencies up to 67 MHz
- Fast Access Times of 10 ns
- Available in Space-Saving 120-Pin Thin Quad Flat (PCB) and 132-Pin Plastic Quad Flat (PQ) Packages

\section*{description}

The SN74ABT3611 is a high-speed, low-power BiCMOS clocked FIFO memory. It supports clock frequencies up to 67 MHz and has read access times as fast as 10 ns . A \(64 \times 36\) dual-port SRAM FIFO buffers data from port A to port B. The FIFO has flags to indicate empty and full conditions and two programmable flags (almost full and almost empty) to indicate when a selected number of words are stored in memory. Communication between each port can take place through two 36-bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. Parity is checked passively on each port and can be ignored if not desired. Parity generation can be selected for data read from each port. Two or more devices can be used in parallel to create wider datapaths.
The SN74ABT3611 is a clocked FIFO, which means each port employs a synchronous interface. All data transfers through a port are gated to the low-to-high transition of a port clock by enable signals. The clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses with synchronous control.
The full flag ( \(\overline{\mathrm{FF}}\) ) and almost-full flag ( \(\overline{\mathrm{AF}}\) ) of the FIFO are two-stage synchronized to the port clock that writes data to its array (CLKA). The empty flag ( \(\overline{\mathrm{EF}}\) ) and almost-empty ( \(\overline{\mathrm{AE}}\) ) flag of the FIFO are two-stage synchronized to the port clock that reads data from array (CLKB).
The SN74ABT3611 is characterized for operation from \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\).
For more information on this device family, see the application reports FIFO Mailbox-Bypass Registers: Using Bypass Registers to Initialize DMA Control and Parity-Generate and Parity-Check Features for High-Bandwidth-Computing FIFO Applications in the 1996 High-Performance FIFO Memories Designer's Handbook, literature number SCAA012A.
\begin{tabular}{|c|c|c|}
\hline \multicolumn{2}{|r|}{PCB PACKAGE (TOP VIEW)} & \\
\hline \multicolumn{3}{|c|}{} \\
\hline &  & \\
\hline A23 1 & 90 & ® 822 \\
\hline A22 2 & 89 & B21 \\
\hline A21 3 & 88 & \(\square \mathrm{GND}\) \\
\hline GND 4 & 87 & - B20 \\
\hline A20 5 & 86 & B19 \\
\hline A19 6 & 85 & B18 \\
\hline A18 7 & 84 & ® B17 \\
\hline A17 8 & 83 & \(\square \mathrm{B16}\) \\
\hline A16 9 & 82 & B15 \\
\hline A15 10 & 10 ( 81 & B B14 \\
\hline A14 11 & 1180 & B13 \\
\hline A13-12 & 2 l & B12 \\
\hline A12 13 & 3 l & - B11 \\
\hline A11 14 & 4 ( 77 & B B10 \\
\hline A10 15 & 5 ( 76 & P GND \\
\hline GND 16 & 6 ( 75 & ® \({ }^{\text {B9 }}\) \\
\hline A9 17 & 7 ( 74 & B8 \\
\hline A8 18 & 8 ( 73 & ® \({ }^{\text {B }}\) \\
\hline A7 19 & 9 - 72 & \(\mathrm{V} \mathrm{VCC}^{\text {c }}\) \\
\hline \(\mathrm{V}_{\mathrm{CC}}{ }^{20}\) & 20 - 71 & ® B6 \\
\hline A6 21 & 21 & ® B5 \\
\hline A5 22 & 22.69 & Q B4 \\
\hline A4 \({ }^{23}\) & 23 - 68 & ® B3 \\
\hline A3 24 & 24 ( 67 & \(\square\) GND \\
\hline GND 25 & 55 ( 66 & R B2 \\
\hline A2 26 & 26 ( 65 & \(\square \mathrm{B} 1\) \\
\hline A1 27 & 27 ( 64 & ® B0 \\
\hline A0 \({ }^{28}\) & 28 ( 63 & \(\square \overline{E F B}\) \\
\hline NC \({ }^{29}\) & 29 - 62 & \(\overline{\text { AEB }}\) \\
\hline NC 30 & ¢ & \(\square \mathrm{NC}\) \\
\hline &  & \\
\hline
\end{tabular}

\footnotetext{
NC - No internal connection
}


NC - No internal connection
\(\dagger\) Uses Yamaichi socket IC51-1324-828

\section*{SN74ABT3611}
\(64 \times 36\)
CLOCKED FIRST-IN, FIRST-OUT MEMORY
SCBS127D-JULY 1992 - REVISED SEPTEMBER 1995

\section*{functional block diagram}


\section*{Terminal Functions}
\begin{tabular}{|c|c|c|}
\hline TERMINAL
NAME & \(1 / 0\) & DESCRIPTION \\
\hline A0-A35 & 1/0 & Port-A data. The 36-bit bidirectional data port for side A. \\
\hline \(\overline{\text { AE }}\) & 0 & Almost-empty flag. Programmable flag synchronized to CLKB. \(\overline{A E}\) is low when the number of words in the FIFO is less than or equal to the value in the offset register, X . \\
\hline \(\overline{\mathrm{AF}}\) & 0 & Almost-full flag. Programmable flag synchronized to CLKA. \(\overline{\mathrm{AF}}\) is low when the number of empty locations in the FIFO is less than or equal to the value in the offiset register, \(X\). \\
\hline B0-B35 & 1/0 & Port-B data. The 36-bit bidirectional data port for side B. \\
\hline CLKA & 1 & Port-A clock. CLKA is a continuous clock that synchronizes all data transfers through port A and can be asynchronous or coincident to CLKB. \(\overline{\mathrm{FF}}\) and \(\overline{\mathrm{AF}}\) are synchronized to the low-to-high transition of CLKA. \\
\hline CLKB & 1 & Port-B clock. CLKB is a continuous clock that synchronizes all data transfers through port B and can be asynchronous or coincident to CLKA. \(\overline{\mathrm{EF}}\) and \(\overline{\mathrm{AE}}\) are synchronized to the low-to-high transition of CLKB. \\
\hline \(\overline{C S A}\) & 1 & Port-A chip select. \(\overline{C S A}\) must be low to enable a low-to-high transition of CLKA to read or write data on port A. The A0-A35 outputs are in the high-impedance state when \(\overline{\mathrm{CSA}}\) is high. \\
\hline \(\overline{C S B}\) & 1 & Port-B chip select. \(\overline{C S B}\) must be low to enable a low-to-high transition of CLKB to read or write data on port B. The B0-B35 outputs are in the high-impedance state when CSB is high. \\
\hline \(\overline{E F}\) & 0 & Empty flag. \(\overline{E F}\) is synchronized to the low-to-high transition of CLKB. When \(\overline{\mathrm{EF}}\) is low, the FIFO is empty and reads from its memory are disabled. Data can be read from the FIFO to its output register when \(\overline{E F}\) is high. \(\overline{\mathrm{EF}}\) is forced low when the device is reset and is set high by the second low-to-high transition of CLKB after data is loaded into empty FIFO memory. \\
\hline ENA & 1 & Port-A enable. ENA must be high to enable a low-to-high transition of CLKA to read or write data on port A. \\
\hline ENB & 1 & Port-B enable. ENB must be high to enable a low-to-high transition of CLKB to read or write data on port B . \\
\hline \(\overline{\text { FF }}\) & 0 & Full flag. \(\overline{F F}\) is synchronized to the low-to-high transition of CLKA. When \(\overline{F F}\) is low, the FIFO is full and writes to its memory are disabled. FF is forced low when the device is reset and is set high by the second low-to-high transition of CLKA after reset. \\
\hline FS1, FS0 & 1 & Flag-offset selects. The low-to-high transition of \(\overline{\text { RST }}\) latches the values of FSO and FS1, which loads one of four preset values into the almost-full and almost-empty offset register, X . \\
\hline MBA & 1 & Port-A mailbox select. A high level on MBA chooses a mailbox register for a port-A read or write operation. \\
\hline MBB & 1 & Port-B mailbox select. A high level on MBB chooses a mailbox register for a port-B read or write operation. When the B0-B35 outputs are active, a high level on MBB selects data from the mail1 register for output and a low level selects the FIFO output register data for output. \\
\hline \(\overline{\text { MBF1 }}\) & 0 & Mail1 register flag. \(\overline{\mathrm{MBF}} 1\) is set low by the low-to-high transition of CLKA that writes data to the mail1 register. Writes to the mail1 register are inhibited while MBF1 is low. MBF1 is set high by a low-to-high transition of CLKB when a port-B read is selected and MBB is high. \(\overline{\text { MBF1 }}\) is set high when the device is reset. \\
\hline \(\overline{\text { MBF2 }}\) & 0 & Mail2 register flag. \(\overline{\text { MBF2 }}\) is set low by the low-to-high transition of CLKB that writes data to the mail2 register. Writes to the mail2 register are inhibited while \(\overline{\text { MBF2 }}\) is low. MBF2 is set high by a low-to-high transition of CLKA when a port-A read is selected and MBA is high. MBF2 is set high when the device is reset. \\
\hline \[
\frac{\text { ODD } /}{\text { EVEN }}
\] & 1 & Odd/even parity select. Odd parity is checked on each port when ODD/EVEN is high and even parity is checked when ODD/EVEN is low. ODD/EVEN also selects the type of parity generated for each port if parity generation is enabled for a read operation. \\
\hline \(\overline{\text { PEFA }}\) & \[
\underset{\text { (port A) }}{\mathrm{O}}
\] & \begin{tabular}{l}
Port-A parity error flag. When any byte applied to A0-A35 fails parity, \(\overline{\text { PEFA }}\) is low. Bytes are organized as A0-A8, A9-A17, A18-A26, and A27-A35, with the most significant bit of each byte serving as the parity bit. The type of parity checked is determined by the state of ODD/EVEN. \\
The parity trees used to check the A0-A35 inputs are shared by the mail2 register to generate parity if parity generation is selected by PGA. Therefore, if a mail2 read with parity generation is set up by having \(\overline{\operatorname{CSA}}\) low, ENA high, W/ \(\overline{\mathrm{R}} A\) low, MBA high, and PGA high, \(\overline{\text { PEFA }}\) is forced high regardless of the state of the AO - A 35 inputs.
\end{tabular} \\
\hline
\end{tabular}

Terminal Functions (Continued)
\begin{tabular}{|c|c|c|}
\hline TERMINAL & 1/0 & DESCRIPTION \\
\hline \(\overline{\text { PEFB }}\) & \[
\underset{\text { (port B) }}{\mathrm{O}}
\] & \begin{tabular}{l}
Port-B parity error flag. When any byte applied to terminals \(B 0-B 35\) fails parity, \(\overline{\text { PEFB }}\) is low. Bytes are organized as B0-B8, B9-B17, B18-B26, and B27-B35, with the most significant bit of each byte serving as the parity bit. The type of parity checked is determined by the state of ODD/EVEN. \\
The parity trees used to check the B0-B35 inputs are shared by the mail1 register to generate parity if parity generation is selected by PGB. Therefore, if a mail1 read with parity generation is set up by having CSB low, ENB high, W/RBB low, MBB high, and PGB high, \(\overline{\text { PEFB }}\) is forced high regardless of the state of the BO-B35 inputs.
\end{tabular} \\
\hline PGA & 1 & Port-A parity generation. Parity is generated for mail2 register reads from port A when PGA is high. The type of parity generated is selected by the state of ODD/EVEN. Bytes are organized as A0-A8, A9-A17, A18-A26, and A27-A35. The generated parity bits are output in the most significant bit of each byte. \\
\hline PGB & 1 & Port-B parity generation. Parity is generated for data reads from port B when PGB is high. The type of parity generated is selected by the state of ODD/EVEN. Bytes are organized as B0-B8, B9-B17, B18-B26, and B27-B35. The generated parity bits are output in the most significant bit of each byte. \\
\hline \(\overline{\text { RST }}\) & 1 & Reset. To reset the device, four low-to-high transitions of CLKA and four low-to-high transitions of CLKB must occur while \(\overline{\operatorname{RST}}\) is low. This sets \(\overline{A F}, \overline{M B F 1}\), and \(\overline{M B F 2}\) high and \(\overline{E F}, \overline{A E}\), and \(\overline{F F}\) low. The low-to-high transition of \(\overline{\mathrm{RST}}\) latches the status of FS1 and FS0 to select \(\overline{A F}\) and \(\overline{A E}\) flag offset. \\
\hline W/RA & 1 & Port-A write/read select. W/ \(\overline{\mathrm{R}} A\) high selects a write operation and a low selects a read operation on port A for a low-to-high transition of CLKA. The AO-A35 outputs are in the high-impedance state when W/ \(\overline{\mathrm{R}} A\) is high. \\
\hline W/RB & 1 & Port-B write/read select. W/ \(\bar{R} B\) high selects a write operation and a low selects a read operation on port \(B\) for a low-to-high transition of CLKB. The BO-B35 outputs are in the high-impedance state when W/ \(\overline{\mathrm{R}} \mathrm{B}\) is high. \\
\hline
\end{tabular}

\section*{detailed description}

\section*{reset}

The SN74ABT3611 is reset by taking the reset ( \(\overline{\text { RST }}\) ) input low for at least four port-A clock (CLKA) and four port-B clock (CLKB) low-to-high transitions. RST can switch asynchronously to the clocks. A device reset initializes the internal read and write pointers of the FIFO and forces the full flag ( \(\overline{\mathrm{FF}}\) ) low, the empty flag ( \(\overline{\mathrm{EF}}\) ) low, the almost-empty flag ( \(\overline{\mathrm{AE}}\) ) low, and the almost-full flag ( \(\overline{\mathrm{AF}}\) ) high. A reset also forces the mailbox flags (MBF1, MBF2) high. After a reset, FF is set high after two low-to-high transitions of CLKA. The device must be reset after power up before data is written to its memory.
A low-to-high transition on \(\overline{R S T}\) loads the almost-full and almost-empty offset register \((\mathrm{X})\) with the value selected by the flag-select (FSO, FS1) inputs. The values that can be loaded into the register are shown in Table 1.

Table 1. Flag Programming
\begin{tabular}{|c|c|c|c|}
\hline FS1 & FS0 & RST & \begin{tabular}{c} 
ALMOST-FULL AND \\
ALMOST-EMPTY FLAG \\
OFFSET REGISTER (X)
\end{tabular} \\
\hline H & \(H\) & \(\uparrow\) & 16 \\
\(H\) & L & \(\uparrow\) & 12 \\
L & \(H\) & \(\uparrow\) & 8 \\
L & L & \(\uparrow\) & 4 \\
\hline
\end{tabular}

\section*{FIFO write/read operation}

The state of the port-A data (AO-A35) outputs is controlled by the port-A chip select ( \(\overline{\mathrm{CSA}}\) ) and the port-A write/read select (W/RA). The AO-A35 outputs are in the high-impedance state when either CSA or W/RA is high. The AO-A35 outputs are active when both \(\overline{C S A}\) and W/RA are low. Data is loaded into the FIFO from the A0-A35 inputs on a low-to-high transition of CLKA when CSA is low, W/RA is high, ENA is high, MBA is low, and \(\overline{F F}\) is high (see Table 2).

FIFO write／read operation（continued）
Table 2．Port－A Enable Function Table
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline CSA & W／石A & ENA & MBA & CLKA & AO－A35 OUTPUTS & PORT FUNCTION \\
\hline H & X & X & X & X & In high－impedance state & None \\
L & H & L & X & X & In high－impedance state & None \\
L & H & H & L & \(\uparrow\) & In high－impedance state & FIFO write \\
L & H & H & H & \(\uparrow\) & In high－impedance state & Mail1 write \\
L & L & L & L & X & Active，mail2 register & None \\
L & L & H & L & \(\uparrow\) & Active，mail2 register & None \\
L & L & L & H & X & Active，mail2 register & None \\
L & L & H & H & \(\uparrow\) & Active，mail2 register & Mail2 read（set MBF2 high） \\
\hline
\end{tabular}

The port－B control signals are identical to those of port A ．The state of the port－ B data（ \(\mathrm{BO} 0-\mathrm{B} 35\) ）outputs is controlled by the port－B chip select（ \(\overline{C S B}\) ）and the port－B write／read select（ \(W / \overline{\mathrm{R}} \mathrm{B}\) ）．The B0－B35 outputs are in the high－impedance state when either \(\overline{\mathrm{CSB}}\) or \(\mathrm{W} / \overline{\mathrm{RB}}\) is high．The \(\mathrm{BO}-\mathrm{B} 35\) outputs are active when both \(\overline{\mathrm{CSB}}\) and W／RB are low．Data is read from the FIFO to the BO－B35 outputs by a low－to－high transition of CLKB when \(\overline{C S B}\) is low，W／RB is low，ENB is high，MBB is high，and EF is high（see Table 3）．

Table 3．Port－B Enable Function Table
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline\(\overline{\text { CSB }}\) & W／R̄B & ENB & MBB & CLKB & B0－B35 OUTPUTS & PORT FUNCTION \\
\hline H & X & X & X & X & In high－impedance state & None \\
L & H & L & X & X & In high－impedance state & None \\
L & H & H & L & \(\uparrow\) & In high－impedance state & None \\
L & H & H & H & \(\uparrow\) & In high－impedance state & Mail2 write \\
L & L & L & L & X & Active，FIFO output register & None \\
L & L & H & L & \(\uparrow\) & Active，FIFO output register & FIFO read \\
L & L & L & H & X & Active，mail1 register & None \\
L & L & H & H & \(\uparrow\) & Active，mail1 register & Mail1 read（set MBF1 high） \\
\hline
\end{tabular}

The setup－and hold－time constraints to the port clocks for the port－chip selects（ \(\overline{\mathrm{CSA}}, \overline{\mathrm{CSB}}\) ）and write／read selects（W／信A，W／伿B）are only for enabling write and read operations and are not related to high－impedance control of the data outputs．If a port enable is low during a clock cycle，the port－chip select and write／read select can change states during the setup－and hold－time window of the cycle．

\section*{synchronized FIFO flags}

Each FIFO flag is synchronized to its port clock throughtwo flip-flop stages. This is done to improve flag reliability by reducing the probability of metastable events on their outputs when CLKA and CLKB operate asynchronously to one another (see the application report Metastability Performance of Clocked FIFOs in the 1996 High-Performance FIFO Memories Data Book, literature number SCADOO3C). FF and \(\overline{\text { AF }}\) are synchronized to CLKA. \(\overline{E F}\) and \(\overline{\mathrm{AE}}\) are synchronized to CLKB. Table 4 shows the relationship of the flags to the FIFO.

Table 4. FIFO Flag Operation
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{NUMBER OF WORDS in THE FIFO} & \multicolumn{2}{|l|}{SYNCHRONIZED TO CLKB} & \multicolumn{2}{|l|}{SYNCHRONIZED TO CLKA} \\
\hline & EF & \(\overline{\text { AE }}\) & \(\overline{\text { AF }}\) & \(\overline{F F}\) \\
\hline 0 & L & L & H & H \\
\hline 1 to \(X\) & H & L & H & H \\
\hline \((X+1)\) to [64-(X+1)] & H & H & H & H \\
\hline \((64-X)\) to 63 & H & H & L & H \\
\hline 64 & H & H & L & L \\
\hline
\end{tabular}
\(\dagger X\) is the value in the almost-empty flag and almost-full flag offset register.

\section*{empty flag ( \(\overline{E F}\) )}

The FIFO empty flag is synchronized to the port clock that reads data from its array (CLKB). When EF is high, new data can be read to the FIFO output register. When EF is low, the FIFO is empty and attempted FIFO reads are ignored.
The FIFO read pointer is incremented each time a new word is clocked to its output register. The state machine that controls \(\overline{\mathrm{EF}}\) monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is empty, empty +1 , or empty+2. A word written to the FIFO can be read to the FIFO output register in a minimum of three port-B clock (CLKB) cycles; therefore, \(\overline{E F}\) is low if a word in memory is the next data to be sent to the FIFO output register and two CLKB cycles have not elapsed since the time the word was written. The empty flag of the FIFO is set high by the second low-to-high transition of CLKB, and the new data word can be read to the FIFO output register in the following cycle.

A low-to-high transition on CLKB begins the first synchronization cycle of a write if the clock transition occurs at time \(\mathrm{t}_{\mathrm{sk} 1}\), or greater, after the write. Otherwise, the subsequent CLKB cycle can be the first synchronization cycle (see Figure 4).

\section*{full flag (FF)}

The FIFO full flag is synchronized to the port clock that writes data to its array (CLKA). When \(\overline{F F}\) is high, an SRAM location is free to receive new data. No memory locations are free when FF is low and attempted writes to the FIFO are ignored.
Each time a word is written to the FIFO, its write pointer is incremented. The state machine that controls \(\overline{\mathrm{FF}}\) monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is full, full-1, or full-2. From the time a word is read from the FIFO, its previous memory location is ready to be written in a minimum of three port-A clock cycles. \(\overline{F F}\) is low if less than two CLKA cycles have elapsed since the next memory write location has been read. The second low-to-high transition on CLKA after the read sets FF high and data can be written in the following clock cycle.
A low-to-high transition on CLKA begins the first synchronization cycle of a read if the clock transition occurs at time \(\mathrm{t}_{\mathrm{sk} 1}\), or greater, after the read. Otherwise, the subsequent clock cycle can be the first synchronization cycle (see Figure 5).

\section*{almost-empty flag ( \(\overline{(\overline{A E})}\)}

The FIFO almost-empty flag is synchronized to the port clock that reads data from its array (CLKB). The state machine that controls \(\overline{\mathrm{AE}}\) monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is almost empty, almost empty+1, or almost empty+2. The almost-empty state is defined by the value of the almost-full and almost-empty offset register \((X)\). This register is loaded with one of four preset values during a device reset (see reset). \(\overline{\mathrm{AE}}\) is low when the FIFO contains \(X\) or less words in memory and is high when the FIFO contains \((X+1)\) or more words.

Two low-to-high transitions on the port-B clock (CLKB) are required after a FIFO write for the almost-empty flag to reflect the new level of fill. The almost-empty flag ( \(\overline{\mathrm{AE}}\) ) of a FIFO containing ( \(\mathrm{X}+1\) ) or more words remains low if two CLKB cycles have not elapsed since the write that filled the memory to the \((X+1)\) level. \(\overline{A E}\) is set high by the second CLKB low-to-high transition after the FIFO write that fills memory to the ( \(X+1\) ) level. A low-to-high transition on CLKB begins the first synchronization cycle if it occurs at time \(t_{\text {sk2 }}\), or greater, after the write that fills the FIFO to \((X+1)\) words. Otherwise, the subsequent CLKB cycle can be the first synchronization cycle (see Figure 6).

\section*{almost-full flag ( \(\overline{A F}\) )}

The FIFO almost-full flag is synchronized to the port clock that writes data to its array (CLKA). The state machine that controls \(\overline{A F}\) monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is almost full, almost full-1, or almost full-2. The almost-full state is defined by the value of the almost-full and almost-empty offset register (X). This register is loaded with one of four preset values during a device reset (see reset). \(\overline{\mathrm{AF}}\) is low when the FIFO contains \((64-\mathrm{X})\) or more words in memory and is high when the FIFO contains \([64-(X+1)]\) or less words.
Two low-to-high transitions on the port-A clock (CLKA) are required after a FIFO read for \(\overline{\mathrm{AF}}\) to reflect the new level of fill. The almost-full flag of a FIFO containing [ \(64-(X+1)]\) or less words remains low if two CLKA cycles have not elapsed since the read that reduced the number of words in memory to \([64-(X+1)]\). \(\overline{A F}\) is set high by the second CLKA low-to-high transition after the FIFO read that reduces the number of words in memory to \([64-(X+1)]\). A low-to-high transition on CLKA begins the first synchronization cycle if it occurs at time \(t_{\text {sk2 }}\), or greater, after the read that reduces the number of words in memory to \([64-(X+1)]\). Otherwise, the subsequent CLKA cycle can be the first synchronization cycle (see Figure 7).

\section*{mailbox registers}

Two 36-bit bypass registers are on the SN74ABT3611 to pass command and control information between port \(A\) and port \(B\). The mailbox-select (MBA, MBB) inputs choose between a mail register and a FIFO for a port-data-transfer operation. A low-to-high transition on CLKA writes AO-A35 data to the mail1 register when a port-A write is selected by( \(\overline{C S A}, W / \bar{R} A\), and ENA) with MBA high. A low-to-high transition on CLKB writes \(B 0-B 35\) data to the mail2 register when a port-B write is selected by ( \(\overline{C S B}, W / \overline{R B}\), and ENB) with MBB high. Writing data to a mail register sets its corresponding flag ( \(\overline{\text { MBF1 }}\) or MBF2) low. Attempted writes to a mail register are ignored while its mail flag is low.
When the port-B data (B0-B35) outputs are active, the data on the bus comes from the FIFO output register when MBB is low and from the mail1 register when MBB is high. Mail2 data is always present on A0-A35 outputs when they are active. The mail1 register flag ( \(\overline{\mathrm{MBF}}\) ) is set high by a low-to-high transition on CLKB when a port-B read is selected by \(\overline{C S B}, W / \overline{R B}\), and ENB with MBB high. The mail2 register flag ( \(\overline{\mathrm{MBF} 2}\) ) is set high by a low-to-high transition on CLKA when a port-A read is selected by \(\overline{C S A}, W / \bar{R} A\), and ENA with MBA high. The data in a mail register remains intact after it is read and changes only when new data is written to the register.

\section*{parity checking}

The port-A (A0-A35) inputs and port-B (B0-B35) inputs each have four parity trees to check the parity of incoming (or outgoing) data. A parity failure on one or more bytes of the input bus is reported by a low level on the port-parity-error flag ( \(\overline{\mathrm{PEFA}}, \overline{\mathrm{PEFB}})\). Odd or even parity checking can be selected and the parity-error flags can be ignored if this feature is not desired.

\section*{parity checking (continued)}

Parity status is checked on each input bus according to the level of the odd/even parity (ODD/EVEN) select input. A parity error on one or more bytes of a port is reported by a low level on the corresponding port parity error flag ( \(\overline{P E F A}, \overline{P E F B}\) ) output. Port-A bytes are arranged as A0-A8, A9-A17, A18-A26, and A27-A35, and port-B bytes are arranged as B0-B8, B9-B17, B18-B26, and B27-B35. When odd/even parity is selected, \(\overline{P E F A}\), PEFB is low if any byte on the port has an odd/even number of low levels applied to its bits.

The four parity trees used to check the AO-A35 inputs are shared by the mail2 register when parity generation is selected for port-A reads (PGA = high). When a port-A read from the mail2 register with parity generation is selected with CSA low, ENA high, W/RA low, MBA high, and PGA high, PEFA is held high regardless of the levels applied to the A0-A35 inputs. Likewise, the parity trees used to check the B0-B35 inputs are shared by the mail1 register when parity generation is selected for port-B reads (PGB = high). When a port-B read from the mail1 register with parity generation is selected with CSB low, ENB high, W/RB low, MBB high, and PGB high, \(\overline{\text { PEFB }}\) is held high regardless of the levels applied to the BO-B35 inputs.

\section*{parity generation}

A high level on the port-A parity-generate select (PGA) or port-B parity-generate select (PGB) enables the SN74ABT3611 to generate parity bits for port reads from a FIFO or mailbox register. Port-A bytes are arranged as A0-A8, A9-A17, A18-A26, and A27-A35, with the most significant bit of each byte used as the parity bit. Port-B bytes are arranged as \(\mathrm{B} 0-\mathrm{B} 8, \mathrm{~B} 9-\mathrm{B} 17, \mathrm{~B} 18-\mathrm{B} 26\), and \(\mathrm{B} 27-\mathrm{B} 35\), with the most significant bit of each byte used as the parity bit. A write to a FIFO or mail register stores the levels applied to all 36 inputs regardless of the state of the parity-generate select (PGA, PGB) inputs. When data is read from a port with parity generation selected, the lower eight bits of each byte are used to generate a parity bit according to the level on the ODD/EVEN select. The generated parity bits are substituted for the levels originally written to the most significant bits of each byte as the word is read to the data outputs.
Parity bits for FIFO data are generated after the data is read from SRAM and before the data is written to the output register. Therefore, the port-B parity generate select (PGB) and ODD/EVEN have setup- and hold-time constraints to the port-B clock (CLKB) for a rising edge of CLKB used to read a new word to the FIFO output register.
The circuit used to generate parity for the mail1 data is shared by the port-B bus (BO-B35) to check parity and the circuit used to generate parity for the mail2 data is shared by the port-A bus (A0-A35) to check parity. The shared parity trees of a port are used to generate parity bits for the data in a mail register when W/RA, W/ \(\overline{\mathrm{R}} \mathrm{B}\) is low, MBA, MBB is high, CSA, CSB is low, ENA, ENB is high, and PGA, PGB is high. Generating parity for mail-register data does not change the contents of the register.


Figure 1. Device Reset Loading the \(X\) Register With the Value of Eight


Figure 2. FIFO1-Write-Cycle Timing


Figure 3. FIFO-Read-Cycle Timing

\(\dagger t_{\text {sk } 1}\) is the minimum time between a rising CLKA edge and a rising CLKB edge for \(\overline{E F}\) to transition high in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than \(\mathrm{t}_{\text {sk } 1}\), the transition of \(\overline{\mathrm{EF}}\) high may occur one CLKB cycle later than shown.

Figure 4. EF-Flag Timing and First Data Read When the FIFO Is Empty

\(\dagger_{\text {sk1 }}\) is the minimum time between a rising CLKB edge and a rising CLKA edge for \(\overline{F F}\) to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less \(\mathrm{t}_{\mathrm{sk} 1}, \overline{\mathrm{FF}}\) may transition high one CLKA cycle later than shown.

Figure 5. FF-Flag Timing and First Available Write When the FIFO Is Full

\(\dagger_{t_{\text {sk2 }}}\) is the minimum time between a rising CLKA edge and a rising CLKB edge for \(\overline{A E}\) to transition high in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than \(\mathrm{t}_{\mathrm{sk}}\), \(\overline{\mathrm{AE}}\) may transition high one CLKB cycle later than shown. NOTE A: FIFO write ( \(\overline{C S A}=L, W / \bar{R} A=H, M B A=L), F I F O \operatorname{read}(\overline{C S B}=L, W / \bar{R} B=L, M B B=L)\).

Figure 6. Timing for \(\overline{\mathrm{AE}}\) When the FIFO Is Almost Empty

\(\ddagger_{t_{\text {sk2 }}}\) is the minimum time between a rising CLKA edge and a rising CLKB edge for \(\overline{\mathrm{AF}}\) to transition high in the next CLKA cycle. If the time between the rising CLKA edge and rising CLKB edge is less than tsk2, \(\overline{\mathrm{AF}}\) may transition high one CLKB cycle later than shown. NOTE A: FIFO write ( \(\overline{C S A}=L, W / \bar{R} A=H, M B A=L\) ), FIFO read ( \(\overline{C S B}=L, W / \bar{R} B=L, M B B=L\) ).

Figure 7. Timing for \(\overline{\mathrm{AF}}\) When the FIFO Is Almost Full


NOTE A: Port-B parity generation off ( \(\mathrm{PGB}=\mathrm{L}\) )
Figure 8. Timing for Mail1 Register and MBF1 Flag

SN74ABT3611
\(64 \times 36\)
CLOCKED FIRST-IN, FIRST-OUT MEMORY
SCBS127D - JULY 1992 - REVISED SEPTEMBER 1995


NOTE A: Port-A parity generation off (PGA = L)
Figure 9. Timing for Mail2 Register and MBF2 Flag


NOTE A: \(\overline{C S A}=L\) and \(E N A=H\)
Figure 10. ODD/EVEN, W/RA, MBA, and PGA to PEFA Timing


NOTE A: \(\overline{\mathrm{CSB}}=\mathrm{L}\) and \(\mathrm{ENB}=\mathrm{H}\)
Figure 11. ODD/EVEN, W/RB, MBB, and PGB to PEFB Timing


NOTE A: \(E N A=H\)
Figure 12. Parity-Generation Timing When Reading From the Mail2 Register


NOTE A: \(\mathrm{ENB}=\mathrm{H}\)
Figure 13. Parity-Generation Timing When Reading From the Mail1 Register
absolute maximum ratings over operating free-air temperature range (unless otherwise noted) \(\dagger\)
Supply voltage range, \(\mathrm{V}_{\mathrm{CC}}\) -0.5 V to 7 V








\(\dagger\) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: The input and output voltage ratings may be exceeded provided the input and output current ratings are observed.
recommended operating conditions
\begin{tabular}{|ll|r|c|}
\hline & & MIN & MAX \\
\hline \(\mathrm{V}_{\mathrm{CC}}\) & Supply voltage & 4.5 & 5.5 \\
\hline \(\mathrm{~V}_{\mathrm{IH}}\) & High-level input voltage & \(\mathbf{V}\) \\
\hline \(\mathrm{V}_{\mathrm{IL}}\) & Low-level input voltage & & V \\
\hline IOH & High-level output current & 0.8 & V \\
\hline \(\mathrm{IOL}^{\prime}\) & Low-level output current & -4 & mA \\
\hline \(\mathrm{~T}_{\mathrm{A}}\) & Operating free-air temperature & 8 & mA \\
\hline
\end{tabular}
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline PARAMETER & \multicolumn{4}{|c|}{TEST CONDITIONS} & MIN & TYP\# MAX & UNIT \\
\hline \(\mathrm{V}_{\mathrm{OH}}\) & \(\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}\), & \multicolumn{3}{|l|}{\(\mathrm{IOH}=-4 \mathrm{~mA}\)} & 2.4 & & V \\
\hline \(\mathrm{V}_{\mathrm{OL}}\) & \(\mathrm{V}_{C C}=4.5 \mathrm{~V}\), & \multicolumn{3}{|l|}{\(\mathrm{IOL}=8 \mathrm{~mA}\)} & & 0.5 & V \\
\hline 1 & \(\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}\), & \multicolumn{3}{|l|}{\(\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}\) or 0} & & \(\pm 50\) & \(\mu \mathrm{A}\) \\
\hline Ioz & \(\mathrm{V}_{C C}=5.5 \mathrm{~V}\), & \multicolumn{3}{|l|}{\(\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}\) or 0} & & \(\pm 50\) & \(\mu \mathrm{A}\) \\
\hline \multirow{3}{*}{ICC} & \multirow{3}{*}{\(V_{C C}=5.5 \mathrm{~V}\),} & \multirow{3}{*}{\(10=0 \mathrm{~mA}\),} & \multirow{3}{*}{\(V_{1}=V_{C C}\) or GND} & Outputs high & & 60 & \multirow{3}{*}{mA} \\
\hline & & & & Outputs low & & 130 & \\
\hline & & & & Outputs disabled & & 60 & \\
\hline \(\mathrm{C}_{i}\) & \(V_{1}=0\), & \multicolumn{3}{|l|}{\(f=1 \mathrm{MHz}\)} & & 4 & pF \\
\hline \(\mathrm{C}_{0}\) & \(\mathrm{V}_{\mathrm{O}}=0\), & \multicolumn{3}{|l|}{\(\mathrm{f}=1 \mathrm{MHz}\)} & & 8 & pF \\
\hline
\end{tabular}
\(\ddagger\) All typical values are at \(\mathrm{V}_{C C}=5 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}\).
timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Figures 1 through 13)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{}} & \multicolumn{2}{|l|}{'ABT3611-15} & \multicolumn{2}{|l|}{'ABT3611-20} & \multicolumn{2}{|l|}{'ABT3611-30} & \multirow[b]{2}{*}{UNIT} \\
\hline & & MIN & MAX & MIN & MAX & MIN & MAX & \\
\hline \({ }^{\text {f clock }}\) & Clock frequency, CLKA or CLKB & & 66.7 & & 50 & & 33.4 & MHz \\
\hline \(\mathrm{t}_{\mathrm{c}}\) & Clock cycle time, CLKA or CLKB & 15 & & 20 & & 30 & & MHz \\
\hline \(\mathrm{t}_{\text {W }}\) (CLKH) & Pulse duration, CLKA and CLKB high & 6 & & 8 & & 12 & & ns \\
\hline \({ }^{\text {W }}\) (CLKL) & Pulse duration, CLKA and CLKB low & 6 & & 8 & & 12 & & ns \\
\hline \(\mathrm{t}_{\text {su( }}\) ( \({ }^{\text {d }}\) ) & Setup time, A0-A35 before CLKA \(\uparrow\) and B0-B35 before CLKB \(\uparrow\) & 4 & & 5 & & 6 & & ns \\
\hline \(\mathrm{t}_{\text {su(EN1) }}\) & Setup time, \(\overline{C S A}, W / \bar{R} A\) before CLKA \(\uparrow ; \overline{C S B}, W / \bar{R} B\), before CLKB \(\uparrow\) & 6 & & 6 & & 7 & & ns \\
\hline \(\mathrm{t}_{\text {su(EN2) }}\) & Setup time, ENA before CLKA \(\uparrow\); ENB before CLKB \(\uparrow\) & 4 & & 5 & & 6 & & ns \\
\hline \(\mathrm{t}_{\text {su(EN3) }}\) & Setup time, MBA before CLKA \(\uparrow\); ENB before CLKB \(\uparrow\) & 4 & & 5 & & 6 & & ns \\
\hline \(\mathrm{t}_{\text {su }}\) (PG) & Setup time, ODD/EVEN and PGB before CLKB \(\uparrow \dagger\) & 4 & & 5 & & 6 & & ns \\
\hline \(\mathrm{t}_{\text {su(RS }}\) & Setup time, \(\overline{\text { RST }}\) low before CLKA \(\uparrow\) or CLKB \(\uparrow \ddagger\) & 5 & & 6 & & 7 & & ns \\
\hline \(\mathrm{t}_{\text {su (FS) }}\) & Setup time, FSO and FS1 before \(\overline{\text { RST }}\) high & 5 & & 6 & & 7 & & ns \\
\hline th(D) & Hold time, A0-A35 after CLKA \(\uparrow\) and B0-B35 after CLKB \(\uparrow\) & 1 & & 1 & & 1 & & ns \\
\hline th(EN1) & Hold time, \(\overline{\mathrm{CSA}}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{A}\) after CLKA \(\uparrow\); \(\overline{\mathrm{CSB}}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{B}\) after CLKB \(\uparrow\) & 1 & & 1 & & 1 & & ns \\
\hline th(EN2) & Hold time, ENA after CLKA \(\uparrow\); ENB after CLKB \(\uparrow\) & 1 & & 1 & & 1 & & ns \\
\hline th(EN3) & Hold time, MBA after CLKA \(\uparrow\); MBB after CLKB \(\uparrow\) & 1 & & 1 & & 1 & & ns \\
\hline th(PG) & Hold time, ODD/EVEN and PGB after CLKBT \(\dagger\) & 0 & & 0 & & 0 & & ns \\
\hline th(RS) & Hold time, \(\overline{\text { RST }}\) low after CLKA \(\uparrow\) or CLKB \(\uparrow \ddagger\) & 6 & & 6 & & 7 & & ns \\
\hline th(FS) & Hold time, FS0 and FS1 after RST high & 4 & & 4 & & 4 & & ns \\
\hline \(t_{\text {sk } 1}{ }^{\text {§ }}\) & Skew time between CLKAT and CLKBT for \(\overline{E F A}, \overline{E F B}\), \(\overline{F F A}\), and \(\overline{F F B}\) & 8 & & 8 & & 10 & & ns \\
\hline \(\mathrm{t}_{\text {sk2 }}{ }^{\text {§ }}\) & Skew time between CLKA \(\uparrow\) and CLKB \(\uparrow\) for \(\overline{A E A}, \overline{A E B}\), \(\overline{\mathrm{AFA}}\), and \(\overline{\mathrm{AFB}}\) & 9 & & 16 & & 20 & & ns \\
\hline
\end{tabular}
† Only applies for a rising edge of CLKB that does a FIFO read
\(\ddagger\) Requirement to count the clock edge as one of at least four needed to reset a FIFO
§ Skew time is not a timing constraint for proper device operation and is only included to illustrate the timing relationship between CLKA cycle and CLKB cycle.
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, \(\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}\) (see Figures 1 through 13)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|r|}{\multirow[b]{2}{*}{PARAMETER}} & \multicolumn{2}{|l|}{'ABT3611-15} & \multicolumn{2}{|l|}{'ABT3611-20} & \multicolumn{2}{|l|}{'ABT3611-30} & \multirow[b]{2}{*}{UNIT} \\
\hline & & MIN & MAX & MIN & MAX & MIN & MAX & \\
\hline ta & Access time, CLKB \(\uparrow\) to B0-B35 & 2 & 10 & 2 & 12 & 2 & 15 & ns \\
\hline \(t_{\text {pd }}(\mathrm{C}-\mathrm{FF})\) & Propagation delay time, CLKA to \(\overline{\mathrm{FF}}\) & 2 & 10 & 2 & 12 & 2 & 15 & ns \\
\hline \(t_{\text {pd( }}\) (C-EF) & Propagation delay time, CLKB \(\uparrow\) to \(\overline{\mathrm{EF}}\) & 2 & 10 & 2 & 12 & 2 & 15 & ns \\
\hline \(t_{\text {pd }}(\mathrm{C}-\mathrm{AE})\) & Propagation delay time, CLKB \(\uparrow\) to \(\overline{\mathrm{AE}}\) & 2 & 10 & 2 & 12 & 2 & 15 & ns \\
\hline \(t^{\text {pd }}\) (C-AF) & Propagation delay time, CLKA \({ }^{\text {to }} \overline{\mathrm{AF}}\) & 2 & 10 & 2 & 12 & 2 & 15 & ns \\
\hline \(t_{\text {pd }}(\mathrm{C}-\mathrm{MF})\) & Propagation delay time, CLKA to \(\overline{\text { MBF1 }}\) low or \(\overline{\text { MBF2 }}\) high and CLKBT to \(\overline{\text { MBF2 }}\) low or MBF1 high & 1 & 9 & 1 & 12 & 1 & 15 & ns \\
\hline \(t_{\text {tpd(C-MR) }}\) & Propagation delay time, CLKA \(\uparrow\) to \(\mathrm{B} 0-\mathrm{B} 35 \dagger\) and CLKB \(\uparrow\) to A0-A35 \(\ddagger\) & 3 & 12 & 3 & 14 & 3 & 16 & ns \\
\hline \(t_{\text {pd }}\) (M-DV) & Propagation delay time, MBB to B0-B35 valid & 1 & 11 & 1 & 11.5 & 1 & 12 & ns \\
\hline \(t_{\text {pd( }}\) (D-PE) & Propagation delay time, A0-A35 valid to \(\overline{\text { PEFA }}\) valid; B0-B35 valid to \(\overline{\mathrm{PEFB}}\) valid & 3 & 12 & 3 & 13 & 3 & 14 & ns \\
\hline tpd(O-PE) & Propagation delay time, ODD/ \(\overline{E V E N}\) to \(\overline{\text { EEFA }}\) and \(\overline{\text { PEFB }}\) & 3 & 11 & 3 & 12 & 3 & 14 & ns \\
\hline \(t_{\text {pd( }}(\mathrm{O}-\mathrm{PB})^{\text {§ }}\) & Propagation delay time, ODD/EVEN to parity bits (A8, A17, A26, A35) and (B8, B17, B26, B35) & 2 & 12 & 2 & 13 & 2 & 15 & ns \\
\hline \(t_{\text {tpd }}(\mathrm{E}-\mathrm{PE})\) & Propagation delay time, \(\overline{C S A}, ~ E N A, W / \bar{R} A, M B A, ~ o r ~ P G A ~ t o ~\) \(\overline{\text { PEFA; }} \overline{\mathrm{CSB}}, \mathrm{ENB}, \mathrm{W} / \overline{\mathrm{RB}}, \mathrm{MBB}\), or PGB to \(\overline{\text { PEFB }}\) & 1 & 12 & 1 & 13 & 1 & 15 & ns \\
\hline \(t_{\text {pd }}(\mathrm{E}-\mathrm{PB})^{\text {§ }}\) &  parity bits (A8, A17, A26, A35); CSB , ENB, W/RBB, MBB, or PGB to parity bits (B8, B17, B26, B35) & 3 & 14 & 3 & 15 & 3 & 16 & ns \\
\hline \({ }^{\text {tpd }}\) (R-F) & Propagation delay time, \(\overline{\mathrm{RST}}\) to \(\overline{\mathrm{AE}}\) low and ( \(\overline{\mathrm{AF}}, \overline{\mathrm{MBF}}, \overline{\mathrm{MBF}}\) ) high & 1 & 15 & 1 & 20 & 1 & 30 & ns \\
\hline ten & Enable time, \(\overline{\mathrm{CSA}}\) and \(\mathrm{W} / \overline{\mathrm{R}} \mathrm{A}\) low to A0-A35 active and \(\overline{\mathrm{CSB}}\) low and \(\overline{\mathrm{W}} / \mathrm{RB}\) high to \(\mathrm{BO}-\mathrm{B} 35\) active & 2 & 10 & 2 & 12 & 2 & 14 & ns \\
\hline \(\mathrm{t}_{\text {dis }}\) & Disable time, \(\overline{C S A}\) or \(W / \bar{R} A\) high to A0-A35 at high impedance and \(\overline{\text { CSB }}\) high or \(\bar{W} /\) RB low to \(B 0\) - B35 at high impedance & 1 & 9 & 1 & 10 & 1 & 11 & ns \\
\hline
\end{tabular}

\footnotetext{
\(\dagger\) Writing data to the mail1 register when the B0-B35 outputs are active and MBB is high.
\(\ddagger\) Writing data to the mail2 register when the AO-A35 outputs are active and MBA is high.
§ Only applies when reading data from a mail register
}

TYPICAL CHARACTERISTICS


Figure 14

\section*{calculating power dissipation}

The ICC(f) data for the graph was taken while simultaneously reading and writing the FIFO on the SN74ACT3611 with CLKA and CLKB operating at frequency \(\mathrm{f}_{\text {clock. }}\). All data inputs and data outputs change state during each clock cycle to consume the highest supply current. Data outputs were disconnected to normalize the graph to a zero-capacitance load. Once the capacitive load per data-output channel is known, the power dissipation can be calculated with the equation below.
With \(\mathrm{I}_{\mathrm{CC}(\mathrm{f})}\) taken from Figure 14, the maximum power dissipation \(\left(\mathrm{P}_{\mathrm{T}}\right)\) of the SN74ABT3611 can be calculated by:
\[
\mathrm{P}_{\mathrm{T}}=\mathrm{V}_{\mathrm{CC}} \times \mathrm{I}_{\mathrm{CC}(\mathrm{f})}+\sum\left(\mathrm{C}_{\mathrm{L}} \times\left(\mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{OL}}\right)^{2} \times \mathrm{f}_{\mathrm{o}}\right)
\]
where:
\[
\begin{aligned}
& \mathrm{C}_{\mathrm{L}}=\text { output capacitive load } \\
& \mathrm{f}_{\mathrm{O}}=\text { switching frequency of an output } \\
& \mathrm{V}_{\mathrm{OH}}=\text { high-level output voltage } \\
& \mathrm{V}_{\mathrm{OL}}=\text { low-level output voltage }
\end{aligned}
\]

When no reads or writes are occurring on the SN74ABT3611, the power dissipated by a single clock (CLKA or CLKB) input running at frequency \(f_{\text {clock }}\) is calculated by:
\[
\mathrm{P}_{\mathrm{T}}=\mathrm{V}_{\mathrm{CC}} \times \mathrm{f}_{\mathrm{clock}} \times 0.29 \mathrm{~mA} / \mathrm{MHz}
\]

\section*{PARAMETER MEASUREMENT INFORMATION}


LOAD CIRCUIT


NOTE A: Includes probe and jig capacitance
Figure 15. Load CIrcuit and Voltage Waveforms
- Free-Running CLKA and CLKB Can Be Asynchronous or Coincident
- Two Independent \(64 \times 36\) Clocked FIFOs Buffering Data in Opposite Directions
- Mailbox-Bypass Register for Each FIFO
- Programmable Almost-Full and Almost-Empty Flags
- Microprocessor Interface Control Logic
- \(\overline{E F A}, \overline{F F A}, \overline{A E A}\), and \(\overline{\text { AFA }}\) Flags Synchronized by CLKA
- \(\overline{\mathrm{EFB}}, \overline{\mathrm{FFB}}, \overline{\mathrm{AEB}}\), and \(\overline{\mathrm{AFB}}\) Flags Synchronized by CLKB
- Passive Parity Checking on Each Port
- Parity Generation Can Be Selected for Each Port
- Low-Power Advanced BiCMOS Technology
- Supports Clock Frequencies up to 67 MHz
- Fast Access Times of 10 ns
- Package Options Include Space-Saving 120-Pin Thin Quad Flat (PCB) and 132-Pin Plastic Quad Flat (PQ) Packages

\section*{description}

The SN74ABT3612 is a high-speed, low-power BiCMOS bidirectional clocked FIFO memory. It supports clock frequencies up to 67 MHz and has read access times as fast as 10 ns . Two independent \(64 \times 36\) dual-port SRAM FIFOs in this device buffer data in opposite directions. Each FIFO has flags to indicate empty and full conditions and two programmable flags (almost-full and almost-empty) to indicate when a selected number of words is stored in memory. Communication between each port can bypass the FIFOs via two 36 -bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. Parity is checked passively on each port and may be ignored if not desired. Parity generation can be selected for data read from each port. Two or more devices can be used in parallel to create wider datapaths.
The SN74ABT3612 is a clocked FIFO, which means each port employs a synchronous interface. All data transfers through a port are gated to the low-to-high transition of a port clock by enable signals. The clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses with synchronous control.
The full flag ( \(\overline{\mathrm{FFA}}, \overline{\mathrm{FFB}}\) ) and almost-full ( \(\overline{\mathrm{AFA}}, \overline{\mathrm{AFB}}\) ) flag of a FIFO are two-stage synchronized to the port clock that writes data to its array. The empty flag ( \(\overline{\mathrm{EFA}}, \overline{\mathrm{EFB}}\) ) and almost-empty ( \(\overline{\mathrm{AEA}}, \overline{\mathrm{AEB}}\) ) flag of a FIFO are two-stage synchronized to the port clock that reads data from its array.

The SN74ABT3612 is characterized for operation from \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\).
For more information on this device family, see the application reports FIFO Mailbox-Bypass Registers: Using Bypass Registers to Initialize DMA Control, and Parity-Generate and Parity-Check Features for High-Bandwidth-Computing FIFO Applications in the 1996 High-Performance FIFO Memories Designer's Handbook, literature number SCAA012A.


NC - No internal connection
PQ PACKAGEt
(TOP VIEW)


NC - No internal connection
\(\dagger\) Uses Yamaichi socket IC51-1324-828

\section*{functional block diagram}


\section*{Terminal Functions}
\begin{tabular}{|c|c|c|}
\hline PIN NAME & 1/0 & DESCRIPTION \\
\hline A0-A35 & 1/0 & Port-A data. The 36-bit bidirectional data port for side A. \\
\hline \(\overline{\text { AEA }}\) & \[
\begin{gathered}
\mathrm{O} \\
\text { (port A) }
\end{gathered}
\] & Port-A almost-empty flag. Programmable flag synchronized to CLKA. AEA is low when the number of words in FIFO2 is less than or equal to the value in offiset register \(X\). \\
\hline \(\overline{\text { AEB }}\) & \[
\begin{gathered}
\mathrm{O} \\
\text { (port B) }
\end{gathered}
\] & Port-B almost-empty flag. Programmable flag synchronized to CLKB. \(\overline{A E B}\) is low when the number of words in FIFO1 is less than or equal to the value in offiset register \(X\). \\
\hline \(\overline{\text { AFA }}\) & \[
\begin{gathered}
\mathrm{O} \\
\text { (port A) }
\end{gathered}
\] & Port-A almost-full flag. Programmable flag synchronized to CLKA. \(\overline{A F A}\) is low when the number of empty locations in FIFO1 is less than or equal to the value in offset register \(X\). \\
\hline \(\overline{\mathrm{AFB}}\) & \[
\begin{gathered}
0 \\
\text { (port B) }
\end{gathered}
\] & Port-B almost-full flag. Programmable flag synchronized to CLKB. \(\overline{A F B}\) is low when the number of empty locations in FIFO2 is less than or equal to the value in offset register \(X\). \\
\hline B0-B35 & 1/0 & Port-B data. The 36-bit bidirectional data port for side B. \\
\hline CLKA & 1 & Port-A clock. CLKA is a continuous clock that synchronizes all data transfers through port \(A\) and can be asynchronous or coincident to CLKB. \(\overline{E F A}, \overline{F F A}, \overline{A F A}\), and \(\overline{A E A}\) are synchronized to the low-to-high transition of CLKA. \\
\hline CLKB & 1 & Port-B clock. CLKB is a continuous clock that synchronizes all data transfers through port \(B\) and can be asynchronous or coincident to CLKA. \(\overline{\mathrm{FFB}}, \overline{\mathrm{FFB}}, \overline{\mathrm{AFB}}\), and \(\overline{\mathrm{AEB}}\) are synchronized to the low-to-high transition of CLKB. \\
\hline \(\overline{\text { CSA }}\) & 1 & Port-A chip select. \(\overline{C S A}\) must be low to enable a low-to-high transition of CLKA to read or write data on port A. The A0-A35 outputs are in the high-impedance state when CSA is high. \\
\hline \(\overline{\text { CSB }}\) & 1 & Port-B chip select. \(\overline{C S B}\) must be low to enable a low-to-high transition of CLKB to read or write data on port B. The B0-B35 outputs are in the high-impedance state when \(\overline{\mathrm{CSB}}\) is high. \\
\hline EFA & \[
\underset{\text { (port A) }}{\mathrm{O}}
\] & Port-A empty flag. EFA is synchronized to the low-to-high transition of CLKA. When EFA is low, FIFO2 is empty and reads from its memory are disabled. Data can be read from FIFO2 to the output register when EFA is high. EFA is forced low when the device is reset and is set high by the second low-to-high transition of CLKA after data is loaded into empty FIFO2 memory. \\
\hline \(\overline{E F B}\) & \[
\stackrel{\mathrm{O}}{\text { (port B) }}
\] & Port-B empty flag. \(\overline{E F B}\) is synchronized to the low-to-high transition of CLKB. When \(\overline{\text { EFB }}\) is low, FIFO1 is empty and reads from its memory are disabled. Data can be read from FIFO1 to the output register when \(\overline{E F B}\) is high. \(\overline{\mathrm{EFB}}\) is forced low when the device is reset and is set high by the second low-to-high transition of CLKB after data is loaded into empty FIFO1 memory. \\
\hline ENA & 1 & Port-A enable. ENA must be high to enable a low-to-high transition of CLKA to read or write data on port A. \\
\hline ENB & 1 & Port-B enable. ENB must be high to enable a low-to-high transition of CLKB to read or write data on port B. \\
\hline FFA & \[
\stackrel{\bigcirc}{\mathrm{O}} \underset{\text { (port A) }}{\text { A }}
\] & Port-A full flag. \(\overline{\text { FFA }}\) is synchronized to the low-to-high transition of CLKA. When FFA is low, FIFO1 is full and writes to its memory are disabled. FFA is forced low when the device is reset and is set high by the second low-to-high transition of CLKA after reset. \\
\hline \(\overline{\mathrm{FFB}}\) & \[
\underset{\text { (port B) }}{\circ}
\] & Port-B full flag. FFB is synchronized to the low-to-high transition of CLKB. When FFB is low, FIFO2 is full and writes to its memory are disabled. \(\overline{\mathrm{FFB}}\) is forced low when the device is reset and is set high by the second low-to-high transition of CLKB after reset. \\
\hline FS1, FS0 & 1 & Flag-ofiset selects. The low-to-high transition of \(\overline{\text { RST }}\) latches the values of FSO and FS1, which selects one of four preset values for the almost-empty flag and almost-full flag offset. \\
\hline MBA & 1 & Port-A mailbox select. A high level on MBA chooses a mailbox register for a port-A read or write operation. When the A0-A35 outputs are active, a high level on MBA selects data from the mail2 register for output and a low level selects FIFO2 output register data for output. \\
\hline MBB & 1 & Port-B mailbox select. A high level on MBB chooses a mailbox register for a port-B read or write operation. When the B0-B35 outputs are active, a high level on MBB selects data from the mail1 register for output and a low level selects FIFO1 output register data for output. \\
\hline \(\overline{\text { MBF1 }}\) & 0 & Mail1 register flag. \(\overline{\text { MBF1 }}\) is set low by the low-to-high transition of CLKA that writes data to the mail1 register. Writes to the mail1 register are inhibited while \(\overline{\text { MBF1 }}\) is low. \(\overline{\text { MBF1 }}\) is set high by a low-to-high transition of CLKB when a port-B read is selected and MBB is high. \(\overline{\text { MBF1 }}\) is set high when the device is reset. \\
\hline
\end{tabular}

Terminal Functions (Continued)
\begin{tabular}{|c|c|c|}
\hline PIN NAME & 1/0 & DESCRIPTION \\
\hline \(\overline{\text { MBF2 }}\) & 0 & Mail2 register flag. \(\overline{\text { MBF2 }}\) is set low by the low-to-high transition of CLKB that writes data to the mail2 register. Writes to the mail2 register are inhibited while MBF2 is low. MBF2 is set high by a low-to-high transition of CLKA when a port-A read is selected and MBA is high. MBF2 is set high when the device is reset. \\
\hline \[
\frac{\text { ODD }}{\text { EVEN }}
\] & 1 & Odd/even parity select. Odd parity is checked on each port when ODD/EVEN is high and even parity is checked when ODD/EVEN is low. ODD/EVEN also selects the type of parity generated for each port if parity generation is enabled for a read operation. \\
\hline \(\overline{\text { PEFA }}\) & \[
\underset{(\text { port } A)}{0}
\] & \begin{tabular}{l}
Port-A parity error flag. When any byte applied to A0-A35 fails parity, PEFA is low. Bytes are organized as A0-A8, A9-A17, A18-A26, and A27-A35, with the most significant bit of each byte serving as the parity bit. The type of parity checked is determined by the state of ODD/EVEN. \\
The parity trees used to check the AO-A35 inputs are shared by the mail2 register to generate parity if parity generation is selected by PGA. Therefore, if a mail2 read with parity generation is set up by having W/RAR low, MBA high, and PGA high, \(\overline{P E F A}\) is forced high regardless of the state of the AO-A35 inputs.
\end{tabular} \\
\hline \(\overline{\text { PEFB }}\) & \[
\stackrel{O}{\text { (port B) }}
\] & \begin{tabular}{l}
Port-B parity error flag. When any byte applied to terminals \(B 0-B 35\) fails parity, \(\overline{\text { PEFB }}\) is low. Bytes are organized as B0-B8, B9-B17, B18-B26, and B27-B35, with the most significant bit of each byte serving as the parity bit. The type of parity checked is determined by the state of ODD/EVEN. \\
The parity trees used to check the B0-B35 inputs are shared by the mail1 register to generate parity if parity generation is selected by PGB. Therefore, if a mail1 read with parity generation is set up by having W/RB low, MBB high, and PGB high, \(\overline{P E F B}\) is forced high regardless of the state of the BO-B35 inputs.
\end{tabular} \\
\hline PGA & 1 & Port-A parity generation. Parity is generated for data reads from port A when PGA is high. The type of parity generated is selected by the state of ODD/EVEN. Bytes are organized as A0-A8, A9-A17, A18-A26, and A27-A35. The generated parity bits are output in the most significant bit of each byte. \\
\hline PGB & 1 & Port-B parity generation. Parity is generated for data reads from port B when PGB is high. The type of parity generated is selected by the state of ODD/EVEN. Bytes are organized as B0-B8, B9-B17, B18-B26, and B27-B35. The generated parity bits are output in the most significant bit of each byte. \\
\hline \(\overline{\text { RST }}\) & 1 & Reset. To reset the device, four low-to-high transitions of CLKA and four low-to-high transitions of CLKB must occur while \(\overline{\mathrm{RST}}\) is low. This sets \(\overline{\mathrm{AFA}}, \overline{\mathrm{AFB}}, \overline{\mathrm{MBF1}}\), and \(\overline{\mathrm{MBF}}\) high and \(\overline{\mathrm{EFA}}, \overline{\mathrm{EFB}}, \overline{\mathrm{AEA}}, \overline{\mathrm{AEB}}, \overline{\mathrm{FFA}}\), and \(\overline{\mathrm{FFB}}\) low. The low-to-high transition of RST latches the status of FS1 and FSO to select almost-full flag and almost-empty flag offset. \\
\hline W/RA & 1 & Port-A write/read select. W/KA high selects a write operation and a low selects a read operation on port A for a low-to-high transition of CLKA. The AO-A35 outputs are in the high-impedance state when W/ \(\overline{\mathrm{R}} A\) is high. \\
\hline W/RB & 1 & Port-B write/read select. W/R̄B high selects a write operation and a low selects a read operation on port B for a low-to-high transition of CLKB. The BO-B35 outputs are in the high-impedance state when W/ \(\overline{\mathrm{R}} \mathrm{B}\) is high. \\
\hline
\end{tabular}

\section*{detailed description}
reset
The SN74ABT3612 is reset by taking the reset ( \(\overline{\text { RST }})\) input low for at least four port-A clock (CLKA) and four port-B clock (CLKB) low-to-high transitions. RST can switch asynchronously to the clocks. A device reset initializes the internal read and write pointers of each FIFO and forces the full flags ( \(\overline{\text { FFA }}, \overrightarrow{F F B}\) ) low, the empty flags ( \(\overline{\mathrm{EFA}}, \overline{\mathrm{EFB}}\) ) low, the almost-empty flags ( \(\overline{\mathrm{AEA}}, \overline{\mathrm{AEB}}\) ) low, and the almost-full flags ( \(\overline{\mathrm{AFA}}, \overline{\mathrm{AFB}}\) ) high. A reset also forces the mailbox flags ( \(\overline{\mathrm{MBF1}}, \overline{\mathrm{MBF}}\) ) high. After a reset, \(\overline{\mathrm{FFA}}\) is set high after two low-to-high transitions of CLKA and FFB is set high after two low-to-high transitions of CLKB. The device must be reset after power up before data is written to its memory.
A low-to-high transition on \(\overline{R S T}\) loads the almost-full and almost-empty offset register \((X)\) with the value selected by the flag-select (FSO, FS1) inputs. The values that can be loaded into the register are shown in Table 1.
reset (continued)
Table 1. Flag Programming
\begin{tabular}{|c|c|c|c|}
\hline FS1 & FSO & \(\overline{\text { RST }}\) & \begin{tabular}{c} 
ALMOST-FULL AND \\
ALMOST-EMPTY FLAG \\
OFFSET REGISTER (X)
\end{tabular} \\
\hline\(H\) & \(H\) & \(\uparrow\) & 16 \\
\(H\) & L & \(\uparrow\) & 12 \\
L & H & \(\uparrow\) & 8 \\
L & L & \(\uparrow\) & 4 \\
\hline
\end{tabular}

\section*{FIFO write/read operation}

The state of the port-A data (AO-A35) outputs is controlled by the port-A chip select ( \(\overline{C S A}\) ) and the port-A write/read select (W/RA). The A0-A35 outputs are in the high-impedance state when either CSA or W/FA is high. The A0-A35 outputs are active when both \(\overline{\text { CSA }}\) and W/ \(\bar{R} A\) are low. Data is loaded into FIFO1 from the AO-A35 inputs on a low-to-high transition of CLKA when CSA is low, W/VAA is high, ENA is high, MBA is low, and \(\overline{\text { FFA }}\) is high. Data is read from FIFO2 to the A0-A35 outputs by a low-to-high transition of CLKA when CSA is low, W/RA is low, ENA is high, MBA is low, and EFA is high (see Table 2).

Table 2. Port-A Enable Function Table
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline\(\overline{\text { CSA }}\) & W/R̄R & ENA & MBA & CLKA & A0-A35 OUTPUTS & PORT FUNCTION \\
\hline H & X & X & X & X & In high-impedance state & None \\
L & H & L & X & X & In high-impedance state & None \\
L & H & H & L & \(\uparrow\) & In high-impedance state & FIFO1 write \\
L & H & H & H & \(\uparrow\) & In high-impedance state & Mail write \\
L & L & L & L & X & Active, FIFO2 output register & None \\
L & L & H & L & \(\uparrow\) & Active, FIFO2 output register & FIFO2 read \\
L & L & L & H & X & Active, mail2 register & None \\
L & L & H & H & \(\uparrow\) & Active, mail2 register & Mail2 read (set MBF2 high) \\
\hline
\end{tabular}

The port-B control signals are identical to those of port A. The state of the port-B data (B0-B35) outputs is controlled by the port-B chip select ( \(\overline{\mathrm{CSB}}\) ) and the port-B write/read select ( \(\mathrm{W} / \overline{\mathrm{R} B}\) ). The \(\mathrm{BO}-\mathrm{B} 35\) outputs are in the high-impedance state when either \(\overline{\mathrm{CSB}}\) or \(\mathrm{W} / \overline{\mathrm{R}} \mathrm{B}\) is high. The \(\mathrm{BO}-\mathrm{B} 35\) outputs are active when both \(\overline{\mathrm{CSB}}\) and \(\mathrm{W} / \overline{\mathrm{RB}}\) are low.
Data is loaded into FIFO2 from the BO-B35 inputs on a low-to-high transition of CLKB when \(\overline{\text { CSB }}\) is low, W/RB is high, ENB is high, MBB is low, and FFB is high. Data is read from FIFO1 to the B0-B35 outputs by a low-to-high transition of CLKB when \(\overline{C S B}\) is low, W/RBB is low, ENB is high, MBB is high, and \(\overline{\mathrm{EFB}}\) is high (see Table 3).
The setup- and hold-time constraints to the port clocks for the port-chip selects ( \(\overline{\text { CSA }}, \overline{\mathrm{CSB}}\) ) and write/read selects ( \(\mathrm{W} / \overline{\mathrm{R}} A, \mathrm{~W} / \overline{\mathrm{R}} \mathrm{B}\) ) are only for enabling write and read operations and are not related to high-impedance control of the data outputs. If a port enable is low during a clock cycle, the port-chip select and write/read select can change states during the setup- and hold-time window of the cycle.

FIFO write/read operation (continued)
Table 3. Port-B Enable Function Table
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline\(\overline{\text { CSB }}\) & W/便B & ENB & MBB & CLKB & B0-B35 OUTPUTS & PORT FUNCTION \\
\hline H & X & X & X & X & In high-impedance state & None \\
L & H & L & X & X & In high-impedance state & None \\
L & H & H & L & \(\uparrow\) & In high-impedance state & FIFO2 write \\
L & H & H & H & \(\uparrow\) & In high-impedance state & Mail2 write \\
L & L & L & L & X & Active, FIFO1 output register & None \\
L & L & H & L & \(\uparrow\) & Active, FIFO1 output register & FIFO1 read \\
L & L & L & H & X & Active, mail1 register & None \\
L & L & H & H & \(\uparrow\) & Active, mail1 register & Mail1 read (set \(\overline{\text { MBF1 high) }}\) \\
\hline
\end{tabular}

\section*{synchronized FIFO flags}

Each FIFO flag is synchronized to its port clock through two flip-flop stages. This is done to improve flag reliability by reducing the probability of metastable events on the output when CLKA and CLKB operate asynchronously to one another (see the application report Metastability Performance of Clocked FIFOs in the 1996 High-Performance FIFO Memories Data Book, literature number SCAD003C). EFA, \(\overline{\text { AEA }}, \overline{\mathrm{FFA}}\), and \(\overline{\text { AFA }}\) are synchronized to CLKA. \(\overline{E F B}, \overline{A E B}, \overline{F F B}\), and \(\overline{A F B}\) are synchronized to CLKB. Tables 4 and 5 show the relationship of each port flag to FIFO1 and FIFO2.

Table 4. FIFO1 Flag Operation
\begin{tabular}{|c|cc|cc|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
NUMBER OF WORDS \\
IN FIFO1 \(\dagger\)
\end{tabular}} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
SYNCHRONIZED \\
TO CLKB
\end{tabular}} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
SYNCHRONIZED \\
TO CLKA
\end{tabular}} \\
\cline { 2 - 5 } & EFB & \(\overline{\text { AEB }}\) & \(\overline{\text { AFA }}\) & \(\overline{\text { FFA }}\) \\
\hline 0 & L & L & H & H \\
1 to \(X\) & H & L & H & H \\
\((X+1)\) to \([64-(X+1)]\) & \(H\) & \(H\) & H & H \\
\((64-X)\) to 63 & H & H & L & H \\
64 & H & H & L & L \\
\hline
\end{tabular}
\(\dagger X\) is the value in the almost-empty flag and almost-full flag offset register.
Table 5. FIFO2 Flag Operation
\begin{tabular}{|c|cc|cc|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
NUMBER OF WORDS \\
IN FIFO2 \(\dagger\)
\end{tabular}} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
SYNCHRONIZED \\
TO CLKA
\end{tabular}} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
SYNCHRONIZED \\
TO CLKB
\end{tabular}} \\
\cline { 2 - 5 } & \(\overline{\text { EFA }}\) & \(\overline{\text { AEA }}\) & \(\overline{\text { AFB }}\) & \(\overline{\text { FFB }}\) \\
\hline 0 & L & L & H & H \\
1 to X & H & L & H & H \\
\((\mathrm{X}+1)\) to \([64-(\mathrm{X}+1)]\) & H & H & H & H \\
\((64-\mathrm{X})\) to 63 & H & H & L & H \\
64 & H & H & L & L \\
\hline
\end{tabular}
\(\dagger X\) is the value in the almost-empty flag and almost-full flag offset register.

\section*{empty flags ( \(\overline{E F A}, \overline{E F B}\) )}

The empty flags of a FIFO is synchronized to the port clock that reads data from its array. When the empty flag is high, new data can be read to the FIFO output register. When the empty flag is low, the FIFO is empty and attempted FIFO reads are ignored.
The read pointer of a FIFO is incremented each time a new word is clocked to the output register. The state machine that controls an empty flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is empty, empty+1, or empty+2. A word written to a FIFO can be read to the FIFO output register in a minimum of three cycles of the empty flag synchronizing clock; therefore, an empty flag is low if a word in memory is the next data to be sent to the FIFO output register and two cycles of the port clock that reads data from the FIFO have not elapsed since the time the word was written. The empty flag of the FIFO is set high by the second low-to-high transition of the synchronizing clock and the new data word can be read to the FIFO output register in the following cycle.

A low-to-high transition on an empty flag synchronizing clock begins the first synchronization cycle of a write if the clock transition occurs at time \(\mathrm{t}_{\mathrm{sk} 1}\), or greater, after the write. Otherwise, the subsequent clock cycle can be the first synchronization cycle (see Figures 6 and 7).

\section*{full flags ( \(\overline{F F A}, \overline{F F B}\) )}

The full flag of a FIFO is synchronized to the port clock that writes data to its array. When the full flag is high, a memory location is free in the SRAM to receive new data. No memory locations are free when the full flag is low and attempted writes to the FIFO are ignored.
Each time a word is written to a FIFO, the write pointer is incremented. The state machine that controls the full flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is full, full -1 , or full-2. From the time a word is read from a FIFO, the previous memory location is ready to be written in a minimum of three cycles of the full flag synchronizing clock; therefore, a full flag is low if less than two cycles of the full-flag synchronizing clock have elapsed since the next memory write location has been read. The second low-to-high transition on the full-flag synchronizing clock after the read sets the full flag high and data can be written in the following clock cycle.
A low-to-high transition on a full-flag synchronizing clock begins the first synchronization cycle of a read if the clock transition occurs at time \(t_{\mathrm{sk} 1}\), or greater, after the read. Otherwise, the subsequent clock cycle can be the first synchronization cycle (see Figures 8 and 9).

\section*{almost-empty flags ( \(\overline{A E A}, \overline{A E B})\)}

The almost-empty flag of a FIFO is synchronized to the port clock that reads data from its array. The state machine that controls an almost-empty flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is almost empty, almost empty+1, or almost empty+2. The almost-empty state is defined by the value of the almost-full and almost-empty offset register ( \(X\) ). This register is loaded with one of four preset values during a device reset (see reset). An almost-empty flag is low when the FIFO contains \(X\) or less words in memory and is high when the FIFO contains \((X+1)\) or more words.
Two low-to-high transitions of the almost-empty flag synchronizing clock are required after a FIFO write for the almost-empty flag to reflect the new level of fill; therefore, the almost-empty flag of a FIFO containing (X +1 ) or more words remains low if two cycles of the synchronizing clock have not elapsed since the write that filled the memory to the \((X+1)\) level. An almost-empty flag is set high by the second low-to-high transition of the synchronizing clock after the FIFO write that fills memory to the \((X+1)\) level. A low-to-high transition of an almost-empty flag synchronizing clock begins the first synchronization cycle if it occurs at time \(t_{\text {sk2 }}\), or greater, after the write that fills the FIFO to \((X+1)\) words. Otherwise, the subsequent synchronizing clock cycle can be the first synchronization cycle (see Figures 11 and 12).

\section*{CLOCKED BIDIRECTIONAL FIRST-IN FIRST-OUT MEMORY}

SCBS129F - JULY 1992 - REVISED FEBRUARY 1996

\section*{almost-full flags ( \(\overline{A F A}, \overline{A F B}\) )}

The aimost-full flag of a FIFO is synchronized to the port clock that writes data to its array. The state machine that controls an almost-full flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is almost full, almost full-1, or almost full- 2 . The almost-full state is defined by the value of the almost-full and almost-empty offset register ( X ). This register is loaded with one of four preset values during a device reset (see reset). An almost-full flag is low when the FIFO contains ( \(64-\mathrm{X}\) ) or more words in memory and is high when the FIFO contains [ \(64-(X+1)]\) or less words.
Two low-to-high transitions of the almost-full flag synchronizing clock are required after a FIFO read for the almost-full flag to reflect the new level of fill; therefore, the almost-full flag of a FIFO containing [ \(64-(X+1)\) ] or less words remains low if two cycles of the synchronizing clock have not elapsed since the read that reduced the number of words in memory to [64-(X+1)]. An almost-full flag is set high by the second low-to-high transition of the synchronizing clock after the FIFO read that reduces the number of words in memory to [ \(64-(X+1)]\). A low-to-high transition of an almost-full flag synchronizing clock begins the first synchronization cycle if it occurs at time \(t_{\text {sk2 }}\), or greater, after the read that reduces the number of words in memory to [64-(X+1)]. Otherwise, the subsequent synchronizing clock cycle can be the first synchronization cycle (see Figures 13 and 14).

\section*{mailbox registers}

Each FIFO has a 36 -bit bypass register to pass command and control information between port A and port B without putting it in queue. The mailbox-select (MBA, MBB) inputs choose between a mail register and a FIFO for a port-data-transfer operation. A low-to-high transition on CLKA writes AO-A35 data to the mail1 register when a port-A write is selected by CSA, W/RA, and ENA and MBA is high. A low-to-high transition on CLKB writes B0-B35 data to the mail2 register when a port-B write is selected by CSB, W/RB, and ENB and MBB is high. Writing data to a mail register sets the corresponding flag (MBF1 or MBF2) low. Attempted writes to a mail register are ignored while the mail flag is low.
When a port's data outputs are active, the data on the bus comes from the FIFO output register when the port mailbox-select input (MBA, MBB) is low and from the mail register when MBA/MBB is high. The mail1 register flag (MBF1) is set high by a low-to-high transition on CLKB when a port-B read is selected by \(\overline{\mathrm{CSB}}, \mathrm{W} / \overline{\mathrm{RB}}\), and ENB and MBB is high. The mail2 register flag (MBF2) is set high by a low-to-high transition on CLKA when a port-A read is selected by \(\overline{C S A}, W / R A\), and ENA and MBA is high. The data in a mail register remains intact after it is read and changes only when new data is written to the register.

\section*{parity checking}

The port-A inputs (A0-A35) and port-B inputs (B0-B35) each have four parity trees to check the parity of incoming (or outgoing) data. A parity failure on one or more bytes of the input bus is reported by a low level on the port-parity-error flag ( \(\overline{\mathrm{PEFA}}, \overline{\mathrm{PEFB}})\). Odd- or even-parity checking can be selected and the parity-error flags can be ignored if this feature is not desired.
Parity status is checked on each input bus according to the level of the odd/even parity (ODD/EVEN) select input. A parity error on one or more bytes of a port is reported by a low level on the corresponding PEFA, PEFB. Port-A bytes are arranged as A0-A8, A9-A17, A18-A26, and A27-A35, with the most significant bit of each byte used as the parity bit. Port-B bytes are arranged as B0-B8, B9-B17, B18-B26, and B27-B35, with the most significant bit of each byte used as the parity bit. When odd/even parity is selected, PEFA, PEFB is low if any byte on the port has an odd/even number of low levels applied to the bits.
The four parity trees used to check the AO-A35 inputs are shared by the mail2 register when parity generation is selected for port-A reads (PGA = high). When a port-A read from the mail2 register with parity generation is selected with W/ \(\bar{R} A\) low, \(\overline{C S A}\) low, ENA high, MBA high, and PGA high, \(\overline{\text { PEFA }}\) is held high regardless of the levels applied to the A0-A35 inputs. Likewise, the parity trees used to check the B0-B35 inputs are shared by the mail1 register when parity generation is selected for port-B reads (PGB = high). When a port-B read from the mail1 register with parity generation is selected with W/RB low, \(\overline{C S B}\) low, ENB high, MBB high, and PGB high, \(\overline{P E F B}\) is held high regardless of the levels applied to the BO-B35 inputs.

\section*{parity generation}

A high level on the port-A parity-generate select (PGA) or port-B parity-generate select (PGB) enables the SN74ABT3612 to generate parity bits for port reads from a FIFO or mailbox register. Port-A bytes are arranged as A0-A8, A9-A17, A18-A26, and A27-A35, with the most significant bit of each byte used as the parity bit. Port-B bytes are arranged as B0-B8, B9-B17, B18-B26, and B27-B35, with the most significant bit of each byte used as the parity bit. A write to a FIFO or mail register stores the levels applied to all 36 inputs regardless of the state of the parity-generate select (PGA, PGB) inputs. When data is read from a port with parity generation selected, the lower eight bits of each byte are used to generate a parity bit according to the level on the ODD/EVEN select. The generated parity bits are substituted for the levels originally written to the most significant bits of each byte as the word is read to the data outputs.
Parity bits for FIFO data are generated after the data is read from SRAM and before the data is written to the output register. Therefore, the port-A parity generate select (PGA) and odd/even parity select (ODD/EVEN) have setup- and hold-time constraints to the port-A clock (CLKA) and the port-B parity generate select (PGB) and ODD/EVEN have setup- and hold-time constraints to the port-B clock (CLKB). These timing constraints only apply for a rising clock edge used to read a new word to the FIFO output register.
The circuit used to generate parity for the mail1 data is shared by the port-B bus ( \(B 0-B 35\) ) to check parity and the circuit used to generate parity for the mail2 data is shared by the port-A bus (A0-A35) to check parity. The shared parity trees of a port are used to generate parity bits for the data in a mail register when \(W / \bar{R} A, W / \bar{R} B\) is low; MBA, MBB is high; \(\overline{\text { CSA }}, \overline{C S B}\) is low; ENA, ENB is high; and PGA, PGB is high. Generating parity for mail-register data does not change the contents of the register.


Figure 1. Device Reset Loading the X Register With the Value of Eight

t Written to FIFO1
Figure 2. Port-A Write-Cycle Timing for FIFO1

\(\dagger\) Written to FIFO2
Figure 3. Port-B Write-Cycle Timing for FIFO2

\(\dagger\) Read from FIFO1
Figure 4. Port-B Read-Cycle Timing for FIFO1

\(\dagger\) Read from FIFO2
Figure 5. Port-A Read-Cycle Timing for FIFO2

\(\dagger_{\mathrm{tk} 1}\) is the minimum time between a rising CLKA edge and a rising CLKB edge for \(\overline{E F B}\) to transition high in the next CLKB cycle. Ifthe time between the rising CLKA edge and rising CLKB edge is less than \(\mathrm{t}_{\mathrm{sk} 1}\), the transition of \(\overline{E F B}\) high may occur one CLKB cycle later than shown.

Figure 6. EFB-Flag Timing and First Data Read When FIFO1 Is Empty

\(\dagger_{\text {sk1 }}\) is the minimum time between a rising CLKB edge and a rising CLKA edge for EFA to transition high in the next CLKA cycle. If the time between
the rising CLKB edge and rising CLKA edge is less than \(t_{\text {sk1 }}\), the transition of EFA high may occur one CLKA cycle later than shown.
Figure 7. EFA-Flag Timing and First Data Read When FIFO2 Is Empty

\(\dagger_{\text {ski }}\) is the minimum time between a rising CLKB edge and a rising CLKA edge for \(\overline{\text { FFA }}\) to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than \(\mathrm{t}_{\text {sk1 }}\), FFA may transition high one CLKA cycle later than shown.

Figure 8. FFA-Flag Timing and First Available Write When FIFO1 Is Full


To FIFO2
\(\dagger_{\mathrm{tk} 1}\) is the minimum time between a rising CLKA edge and a rising CLKB edge for \(\overline{F F B}\) to transition high in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than \(t_{\text {sk }}\), FFB may transition high one CLKB cycle later than shown.

Figure 9. \(\overline{\text { FFB-Flag Timing and First Available Write When FIFO2 Is Full }}\)

\(\dagger_{t_{s k 2}}\) is the minimum time between a rising CLKA edge and a rising CLKB edge for \(\overline{\mathrm{AEB}}\) to transition high in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than \(t_{\mathrm{sk}}\), \(\overline{\mathrm{AEB}}\) may transition high one CLKB cycle later than shown. NOTE A: FIFO1 write ( \(\overline{\mathrm{CSA}}=\mathrm{L}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{A}=\mathrm{H}, \mathrm{MBA}=\mathrm{L}), \mathrm{FIFO1}\) read \((\overline{\mathrm{CSB}}=\mathrm{L}, \mathrm{W} / \overline{\mathrm{R} B}=\mathrm{L}, \mathrm{MBB}=\mathrm{L})\).

Figure 10. Timing for \(\overline{A E B}\) When FIFO1 Is Almost Empty

\(\dagger_{t_{s k}}\) is the minimum time between a rising CLKB edge and a rising CLKA edge for \(\overline{A E A}\) to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than \(t_{\text {sk2 }}\), \(\overline{\text { AEA }}\) may transition high one CLKA cycle later than shown. NOTE A: FIFO2 write ( \(\overline{\mathrm{CSB}}=\mathrm{L}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{B}=\mathrm{H}, \mathrm{MBB}=\mathrm{L}\) ), FIFO 2 read \((\overline{\mathrm{CSA}}=\mathrm{L}, \mathrm{W} / \overline{\mathrm{R}} A=\mathrm{L}, \mathrm{MBA}=\mathrm{L})\).

Figure 11. Timing for \(\overline{\text { AEA }}\) When FIFO2 Is Almost Empty

\section*{CLOCKED BIDIRECTIONAL FIRST-IN FIRST-OUT MEMORY}

SCBS129F - JULY 1992-REVISED FEBRUARY 1996

\(\dagger t_{\text {sk2 }}\) is the minimum time between a rising CLKA edge and a rising CLKB edge for \(\overline{\text { AFA }}\) to transition high in the next CLKA cycle. If the time between the rising CLKA edge and rising CLKB edge is less than \(t_{\text {sk2 }}\), \(\overline{\text { AFA }}\) may transition high one CLKB cycle later than shown.
NOTE A: \(\mathrm{FIFO1}\) write ( \(\overline{\mathrm{CSA}}=\mathrm{L}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{A}=\mathrm{H}, \mathrm{MBA}=\mathrm{L}\) ), FIFO1 read ( \(\overline{\mathrm{CSB}}=\mathrm{L}, \mathrm{W} / \overline{\mathrm{R} B}=\mathrm{L}, \mathrm{MBB}=\mathrm{L}\) ).
Figure 12. Timing for \(\overline{\text { AFA }}\) When FIFO1 Is Almost Full

\(\dagger_{t_{\text {sk2 }}}\) is the minimum time between a rising CLKB edge and a rising CLKA edge for \(\overline{A F B}\) to transition high in the next CLKB cycle. If the time between the rising CLKB edge and rising CLKA edge is less than \(t_{\text {sk2 }}\), \(\overline{A F B}\) may transition high one CLKA cycle later than shown.
NOTE A: FIFO2 write ( \(\overline{\mathrm{CSB}}=\mathrm{L}, \mathrm{W} / \overline{\mathrm{R} B}=\mathrm{H}, \mathrm{MBB}=\mathrm{L}\) ), FIFO2 read \((\overline{\mathrm{CSA}}=\mathrm{L}, \mathrm{W} / \overline{\mathrm{R}} A=\mathrm{L}, \mathrm{MBA}=\mathrm{L})\).
Figure 13. Timing for \(\overline{\mathrm{AFB}}\) When FIFO2 Is Almost Full


NOTE A: Port-B parity generation off ( \(\mathrm{PGB}=\mathrm{L}\) )
Figure 14. Timing for Mail1 Register and MBF1 Flag
\(64 \times 36 \times 2\)
CLOCKED BIDIRECTIONAL FIRST-IN FIRST-OUT MEMORY
SCBS129F - JULY 1992-REVISED FEBRUARY 1996


NOTE A: Port-A parity generation off ( \(\mathrm{PGA}=\mathrm{L}\) )
Figure 15. Timing for Mail2 Register and MBF2 Flag


NOTE A: \(\overline{C S A}=L, E N A=H\)
Figure 16. ODD/EVEN, W/RAA, MBA, and PGA to PEFA Timing


NOTE A: \(\overline{\mathrm{CSB}}=\mathrm{L}, \mathrm{ENB}=\mathrm{H}\)
Figure 17. ODD/EVEN, W/RBB, MBB, and PGB to PEFB Timing

SN74ABT3612
\(64 \times 36 \times 2\)
CLOCKED BIDIRECTIONAL FIRST-IN FIRST-OUT MEMORY
SCBS 129F-JULY 1992 -REVISED FEBRUARY 1996


NOTE A: ENA = H
Figure 18. Parity-Generation Timing When Reading From the Mail2 Register


NOTE A: ENB = H
Figure 19. Parity-Generation Timing When Reading From the Mail1 Register

\section*{absolute maximum ratings over operating free-air temperature range (unless otherwise noted) \(\dagger\)}

> Supply voltage range, \(\mathrm{V}_{\mathrm{CC}}\) ....... -0.5 V to 7 V

> Output voltage range, \(\mathrm{V}_{\mathrm{O}}\) (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to \(\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}\)
> Input clamp current, \(\mathrm{l}_{\mathrm{IK}}\left(\mathrm{V}_{1}<0\right.\) or \(\mathrm{V}_{1}>\mathrm{V}_{\mathrm{CC}}\) ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \(\pm 20 \mathrm{~mA}\)
> Output clamp current, \(\mathrm{l}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right.\) or \(\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}\) ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \(\pm 50 \mathrm{~mA}\)
> Continuous output current, \(\mathrm{l}_{\mathrm{O}}\left(\mathrm{V}_{\mathrm{O}}=0\right.\) to \(\left.\mathrm{V}_{\mathrm{CC}}\right)\). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \(\pm 50 \mathrm{~mA}\)
> Continuous current through \(V_{C C}\) or GND ............................................................. \(\pm 500 \mathrm{~mA}\)

> Storage temperature range, \(\mathrm{T}_{\text {stg }}\)
> \(-65^{\circ} \mathrm{C}\) to \(150^{\circ} \mathrm{C}\)
\(\dagger\) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: The input and output voltage ratings may be exceeded provided the input and output current ratings are observed.
recommended operating conditions
\begin{tabular}{|ll|r|c|}
\hline & & MIN & MAX \\
\hline \(\mathrm{V}_{\mathrm{CC}}\) & Uupply voltage & 4.5 & 5.5 \\
\hline \(\mathrm{~V}_{\mathrm{IH}}\) & High-level input voltage & 2 & V \\
\hline \(\mathrm{~V}_{\mathrm{IL}}\) & Low-level input voltage & V \\
\hline \(\mathrm{IOH}^{\prime}\) & High-level output current & 0.8 & V \\
\hline \(\mathrm{I}_{\mathrm{OL}}\) & Low-level output current & -4 & mA \\
\hline \(\mathrm{~T}_{\mathrm{A}}\) & Operating free-air temperature & 8 & mA \\
\hline
\end{tabular}
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline PARAMETER & \multicolumn{4}{|c|}{TEST CONDITIONS} & MIN & TYP \(\ddagger\) & MAX & UNIT \\
\hline \(\mathrm{V}_{\mathrm{OH}}\) & \(\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}\), & \multicolumn{3}{|l|}{\(\mathrm{IOH}=-4 \mathrm{~mA}\)} & 2.4 & & & V \\
\hline \(\mathrm{V}_{\mathrm{OL}}\) & \(\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}\), & \multicolumn{3}{|l|}{\(\mathrm{IOL}=8 \mathrm{~mA}\)} & & & 0.5 & V \\
\hline 1 & \(\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}\), & \multicolumn{3}{|l|}{\(\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}\) or 0} & & & \(\pm 50\) & \(\mu \mathrm{A}\) \\
\hline IOZ & \(\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}\), & \multicolumn{3}{|l|}{\(\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}\) or 0} & & & \(\pm 50\) & \(\mu \mathrm{A}\) \\
\hline \multirow{3}{*}{ICC} & \multirow{3}{*}{\(\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}\),} & \multirow{3}{*}{\(\mathrm{l}=0 \mathrm{~mA}\),} & \multirow{3}{*}{\(\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}\) or GND} & Outputs high & & & 60 & mA \\
\hline & & & & Outputs low & & & 130 & mA \\
\hline & & & & Outputs disabled & & & 60 & mA \\
\hline \(\mathrm{C}_{i}\) & \(\mathrm{V}_{1}=0\), & \multicolumn{3}{|l|}{\(\mathrm{f}=1 \mathrm{MHz}\)} & & 4 & & pF \\
\hline \(\mathrm{C}_{0}\) & \(\mathrm{V}_{\mathrm{O}}=0\), & \multicolumn{3}{|l|}{\(\mathrm{f}=1 \mathrm{MHz}\)} & & 8 & & pF \\
\hline
\end{tabular}

\footnotetext{
\(\ddagger\) All typical values are at \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
}
timing requirements over recommended ranges of supply voltage and operating free-air
temperature (see Figures 1 through 19)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{}} & \multicolumn{2}{|l|}{'ABT3612-15} & \multicolumn{2}{|l|}{'ABT3612-20} & \multicolumn{2}{|l|}{'ABT3612-30} & \multirow[b]{2}{*}{UNIT} \\
\hline & & MIN & MAX & MIN & MAX & MIN & MAX & \\
\hline \(\mathrm{f}_{\text {clock }}\) & Clock frequency, CLKA or CLKB & & 66.7 & & 50 & & 33.4 & MHz \\
\hline \(\mathrm{t}_{\mathrm{c}}\) & Clock cycle time, CLKA or CLKB & 15 & & 20 & & 30 & & ns \\
\hline \({ }^{\text {w }}\) (CLKH) & Pulse duration, CLKA and CLKB high & 6 & & 8 & & 12 & & ns \\
\hline \({ }^{\text {tw }}\) (CLKL) & Pulse duration, CLKA and CLKB low & 6 & & 8 & & 12 & & ns \\
\hline \(\mathrm{t}_{\text {su }}(\mathrm{D})\) & Setup time, A0-A35 before CLKA \(\uparrow\) and \(\mathrm{B} 0-\mathrm{B} 35\) before CLKB \(\uparrow\) & 4 & & 5 & & 6 & & ns \\
\hline \(\mathrm{t}_{\text {su (EN1) }}\) & Setup time, \(\overline{\mathrm{CSA}}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{A}\) before CLKAT; \(\overline{\mathrm{CSB}}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{B}\) before CLKB \(\uparrow\) & 6 & & 6 & & 7 & & ns \\
\hline \(\mathrm{t}_{\text {su }}\) (EN2) & Setup time, ENA before CLKA \(\uparrow\); ENB before CLKB \(\uparrow\) & 4 & & 5 & & 6 & & ns \\
\hline \(\mathrm{t}_{\text {su(EN3) }}\) & Setup time, MBA before CLKA \(\uparrow\); MBB before CLKB \(\uparrow\) & 4 & & 5 & & 6 & & ns \\
\hline \({ }^{\text {t }}\) su(PG) & Setup time, ODD/EVEN and PGA before CLKAT; ODD/EVEN and PGB before CLKB \(\uparrow \dagger\) & 4 & & 5 & & 6 & & ns \\
\hline \(\mathrm{t}_{\text {su }}\) (RS) & Setup time, \(\overline{\text { RST }}\) low before CLKAT or CLKB \(\ddagger \ddagger\) & 5 & & 6 & & 7 & & ns \\
\hline \(t_{\text {su( }}\) (FS) & Setup time, FS0 and FS1 before RST high & 5 & & 6 & & 7 & & ns \\
\hline th(D) & Hold time, A0-A35 after CLKA \(\uparrow\) and B0-B35 after CLKB \(\uparrow\) & 2.5 & & 2.5 & & 2.5 & & ns \\
\hline th(EN1) & Hold time, \(\overline{\mathrm{CSA}}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{A}\) after CLKA \(\uparrow\); \(\overline{\mathrm{CSB}}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{B}\) after CLKB \(\uparrow\) & 2 & & 2 & & 2 & & ns \\
\hline th(EN2) & Hold time, ENA after CLKA \(\uparrow\); ENB after CLKB \(\uparrow\) & 2.5 & & 2.5 & & 2.5 & & ns \\
\hline th(EN3) & Hold time, MBA after CLKA \(\uparrow\); MBB after CLKB \(\uparrow\) & 1 & & 1 & & 1 & & ns \\
\hline th(PG) & Hold time, ODD/EVEN and PGA after CLKAT; ODD/EVEN and PGB after CLKB \(\uparrow \dagger\) & 1 & & 1 & & 1 & & ns \\
\hline th(RS) & Hold time, \(\overline{\text { RST }}\) low after CLKA \(\uparrow\) or CLKB \(\uparrow \ddagger\) & 5 & & 6 & & 7 & & ns \\
\hline th(FS) & Hold time, FS0 and FS1 after RST high & 4 & & 4 & & 4 & & ns \\
\hline \(t_{\text {sk } 1}{ }^{\text {§ }}\) & Skew time between CLKA \(\uparrow\) and CLKB \(\uparrow\) for \(\overline{E F A}, \overline{E F B}\), \(\overline{F F A}\), and \(\overline{F F B}\) & 8 & & 8 & & 10 & & ns \\
\hline \(\mathrm{t}_{\text {sk2 }}{ }^{\text {§ }}\) & Skew time between CLKA \(\uparrow\) and CLKB \(\uparrow\) for \(\overline{\mathrm{AEA}}, \overline{\mathrm{AEB}}\), \(\overline{\mathrm{AFA}}\), and \(\overline{\mathrm{AFB}}\) & 9 & & 16 & & 20 & & ns \\
\hline
\end{tabular}
\(\dagger\) Only applies for a clock edge that does a FIFO read
\(\ddagger\) Requirement to count the clock edge as one of at least four needed to reset a FIFO
§ Skew time is not a timing constraint for proper device operation and is only included to illustrate the timing relationship between CLKA cycle and CLKB cycle.
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, \(\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}\) (see Figures 1 through 19)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|r|}{\multirow[b]{2}{*}{PARAMETER}} & \multicolumn{2}{|l|}{'ABT3612-15} & \multicolumn{2}{|l|}{'ABT3612-20} & \multicolumn{2}{|l|}{'ABT3612-30} & \multirow[b]{2}{*}{UNIT} \\
\hline & & MIN & MAX & MIN & MAX & MIN & MAX & \\
\hline \(\mathrm{ta}_{\mathrm{a}}\) & Access time, CLKA \(\uparrow\) to \(\mathrm{A} 0-\mathrm{A} 35\) and CLKB \(\uparrow\) to B0-B35 & 2 & 10 & 2 & 12 & 2 & 15 & ns \\
\hline tpd(C-FF) & Propagation delay time, CLKA \(\uparrow\) to \(\overline{\mathrm{FFA}}\) and CLKB \(\uparrow\) to \(\overline{\mathrm{FFB}}\) & 2 & 10 & 2 & 12 & 2 & 15 & ns \\
\hline tpd(C-EF) & Propagation delay time, CLKA \(\uparrow\) to \(\overline{E F A}\) and CLKB \(\uparrow\) to \(\overline{E F B}\) & 2 & 10 & 2 & 12 & 2 & 15 & ns \\
\hline tpd(C-AE) & Propagation delay time, CLKA \(\uparrow\) to \(\overline{\mathrm{AEA}}\) and CLKB \(\uparrow\) to \(\overline{\mathrm{AEB}}\) & 2 & 10 & 2 & 12 & 2 & 15 & ns \\
\hline tpd(C-AF) & Propagation delay time, CLKA \(\uparrow\) to \(\overline{\mathrm{AFA}}\) and CLKB \(\uparrow\) to \(\overline{\mathrm{AFB}}\) & 2 & 10 & 2 & 12 & 2 & 15 & ns \\
\hline tpd(C-MF) & Propagation delay time, CLKA to \(\overline{\mathrm{MBF1}}\) low or \(\overline{\mathrm{MBF}}\) high and CLKB to \(\overline{\mathrm{MBF} 2}\) low or \(\overline{\mathrm{MBF} 1}\) high & 1 & 9 & 1 & 12 & 1 & 15 & ns \\
\hline \(t_{p d}(\mathrm{C}-\mathrm{MR})\) & Propagation delay time, CLKA \(\uparrow\) to \(\mathrm{B} 0-\mathrm{B} 35 \dagger\) and CLKB \(\uparrow\) to A0-A35 \(\ddagger\) & 3 & 11 & 3 & 13 & 3 & 15 & ns \\
\hline tpd(M-DV) & Propagation delay time, MBA to A0-A35 valid and MBB to B0-B35 valid & 1 & 11 & 1 & 11.5 & 1 & 12 & ns \\
\hline \(t_{p d}(\mathrm{D}-\mathrm{PE})\) & Propagation delay time, A0-A35 valid to \(\overline{\text { PEFA }}\) valid; B0-B35 valid to \(\overline{\text { EEFB }}\) valid & 3 & 10 & 3 & 11 & 3 & 13 & ns \\
\hline tpd(O-PE) & Propagation delay time, ODD/EVEN to \(\overline{\text { PEFA }}\) and \(\overline{\text { PEFB }}\) & 3 & 11 & 3 & 12 & 3 & 14 & ns \\
\hline \(t_{\text {pd }}(\mathrm{O}-\mathrm{PB})^{\S}\) & Propagation delay time, ODD/EVEN to parity bits (A8, A17, A26, A35) and (B8, B17, B26, B35) & 2 & 11 & 2 & 12 & 2 & 14 & ns \\
\hline tpd(E-PE) & Propagation delay time, W/RA, \(\overline{\mathrm{CSA}}, \mathrm{ENA}, \mathrm{MBA}\), or PGA to PEFA; W/RB, CSB, ENB, MBB, or PGB to PEFB & 1 & 11 & 1 & 12 & 1 & 14 & ns \\
\hline \(t_{p d}(E-P B)^{\S}\) & Propagation delay time, W/ \(\overline{\mathrm{R}} A, \overline{\mathrm{CSA}}, \mathrm{ENA}, \mathrm{MBA}\), or PGA to parity bits (A8, A17, A26, A35); W/त्RB, \(\overline{C S B}, E N B, M B B\), or PGB to parity bits ( \(\mathrm{B} 8, \mathrm{~B} 17, \mathrm{~B} 26, \mathrm{~B} 35\) ) & 3 & 12 & 3 & 13 & 3 & 14 & ns \\
\hline \(t_{\text {pd }}(\mathrm{R}-\mathrm{F})\) & Propagation delay time, \(\overline{\mathrm{RST}}\) to ( \(\overline{\mathrm{AEA}}, \overline{\mathrm{AEB}}\) ) low and ( \(\overline{\mathrm{A} F \mathrm{~A}}, \overline{\mathrm{AFB}}\), \(\overline{\mathrm{MBF}}, \overline{\mathrm{MBF}}\) ) high. & 1 & 15 & 1 & 20 & 1 & 30 & ns \\
\hline ten & Enable time, \(\overline{\mathrm{CSA}}\) and W/ \(\overline{\mathrm{R}} \mathrm{A}\) low to A0-A35 active and \(\overline{\mathrm{CSB}}\) low and \(\bar{W} /\) RB high to \(B 0-B 35\) active & 2 & 10 & 2 & 12 & 2 & 14 & ns \\
\hline \(t_{\text {dis }}\) & Disable time, \(\overline{\mathrm{CSA}}\) or W/ \(\overline{\mathrm{R} A}\) high to A0-A35 at high impedance and \(\overline{\mathrm{CSB}}\) high or \(\bar{W} / R B\) low to \(\mathrm{BO}-\mathrm{B} 35\) at high impedance & 1 & 8 & 1 & 9 & 1 & 11 & ns \\
\hline
\end{tabular}
\(\dagger\) Writing data to the mail1 register when the B0-B35 outputs are active and MBB is high
\(\ddagger\) Writing data to the mail2 register when the AO-A35 outputs are active and MBA is high
§ Only applies when reading data from a mail register

\section*{TYPICAL CHARACTERISTICS}

SUPPLY CURRENT
vs
CLOCK FREQUENCY


Figure 20

\section*{calculating power dissipation}

The \(\mathrm{I}_{\mathrm{CC}(\mathrm{f})}\) current for the graph in Figure 20 was taken while simultaneously reading and writing the FIFO on the SN74ACT3612 with CLKA and CLKB set to \({ }_{\text {clock. }}\). All data inputs and data outputs change state during each clock cycle to consume the highest supply current. Data outputs were disconnected to normalize the graph to a zero-capacitance load. Once the capacitive load per data-output channel is known, the power dissipation can be calculated with the equation below.
With \(\mathrm{ICC}_{(f)}\) taken from Figure 20, the maximum dynamic power dissipation ( \(\mathrm{P}_{\mathrm{D}}\) ) of the SN74ABT3612 can be calculated by:
\[
P_{D}=V_{C C} \times I_{C C(f)}+\Sigma\left(C_{L} \times V_{C C} \times\left(V_{O H}-V_{O L}\right) \times f_{o}\right)
\]
where:
\[
\begin{aligned}
& \mathrm{C}_{\mathrm{L}}=\text { output capacitive load } \\
& \mathrm{f}_{\mathrm{O}}=\text { switching frequency of an output } \\
& \mathrm{V}_{\mathrm{OH}}=\text { high-level output voltage } \\
& \mathrm{V}_{\mathrm{OL}}=\text { low-level output voltage }
\end{aligned}
\]

When no reads or writes are occurring on the SN74ABT3612, the power dissipated by a single clock (CLKA or CLKB) input running at frequency \(f_{\text {clock }}\) is calculated by:
\[
\mathrm{P}_{\mathrm{T}}=\mathrm{V}_{\mathrm{CC}} \times \mathrm{f}_{\text {clock }} \times 0.29 \mathrm{~mA} / \mathrm{MHz}
\]

\section*{PARAMETER MEASUREMENT INFORMATION}


LOAD CIRCUIT


NOTE A: Includes probe and jig capacitance
Figure 21. Load Circuit and Voltage Waveforms
General Information
Telecom Single-Bit FIFOs2
Reduced-Width FIFOs ..... 3
9-Bit Clocked/Strobed FIFOs ..... 4
8- and 9-Bit Asynchronous FIFOs ..... 5
9-Bit Synchronous FIFOs ..... 6
18-Bit Clocked FIFOs ..... 7
18-Bit Strobed FIFOs ..... 8
Multi-Q \({ }^{\text {TM }}\) 18-Bit FIFO ..... 9
3.3-V Low-Powered 18-Bit FIFOs ..... 10
DSP 32- and 36-BIt Clocked FIFOs ..... 11
Internetworking 36-Bit Clocked FIFOs ..... 12
High-Bandwidth Computing 36-Bit Clocked FIFOs ..... 13
Military FIFOs ..... 14
Application Reports ..... 15
Mechanical Data ..... 16

\section*{MILITARY FIFOS}

\section*{Features}
- Frequencies up to 40 MHz
- 3-state outputs
- Depths available from 16 to 64 words
- Package options include SOIC, PLCC, and DIP
- Multiple frequencies for greater system-performance flexibility'
- Disable output from the data path
- Shallow depths for elastic store
- Multiple package options for high-volume production requirements

\section*{INTRODUCTION}

TI continues its commitment to make the latest technology available to its military customers by offering the FIFO memories included in this section. These military FIFOs cover a wide portion of the commercial product spectrum.
TI Military Products has been qualified per MIL-PRF-38535 (QML) since 1992. Our integrated circuits have the quality and reliability levels associated with this performance-based qualified manufacturer's line (QML) specification. This QML qualification is overseen by the Defense Electronics Supply Center (DESC).
Several of these military FIFOs are QML qualified in plastic packages, allowing the military designer to have a device tested through the military temperature range \(\left(-55^{\circ} \mathrm{C}\right.\) to \(\left.125^{\circ} \mathrm{C}\right)\) with the small-outline configuration of the commercial plastic package. QML plastic and standard ceramic packaging options offer Tl's customers flexibility and performance.
Based on the customer's interest, TI Military Products can offer additional FIFO functions currently available only as commercial devices. For more information on military FIFO products, please contact your local TI military-products field sales representative or authorized TI military-products distributor.
- Member of the Texas Instruments Widebus \({ }^{\text {TM }}\) Family
- Free-Running CLKA and CLKB Can Be Asynchronous or Coincident
- Read and Write Operations Synchronized to Independent System Clocks
- Two Separate \(512 \times 18\) Clocked FIFOs Buffering Data in Opposite Directions
- IRA and ORA Synchronized to CLKA
- IRB and ORB Synchronized to CLKB
- Microprocessor Interface Control Logic
- Programmable Almost-Full/Almost-Empty Flags
- Fast Access Times of 9 ns With a 50-pF Load and Simultaneous-Switching Data Outputs
- Advanced BICMOS Technology
- Released as DESC SMD (Standard Microcircuit Drawing) 5962-9470401QXA
- Available in 84-Pin Ceramic Pin Grid Array (GB) Package


\section*{description}

A FIFO memory is a storage device that allows data to be read from its array in the same order it is written. The SN54ABT7819 is a high-speed, low-power BiCMOS bidirectional clocked FIFO memory. Two independent \(512 \times 18\) dual-port SRAM FIFOs on board the chip buffer data in opposite directions. Each FIFO has flags to indicate empty and full conditions, a half-full flag, and a programmable almost-full/almost-empty flag.
The SN54ABT7819 is a clocked FIFO, which means each port employs a synchronous interface. All data transfers through a port are gated to the low-to-high transition of a continuous (free-running) port clock by enable signals. The continuous clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses with synchronous control.

\section*{description (continued)}

The state of the AO-A17 outputs is controlled by \(\overline{C S A}\) and \(W / \bar{R} A\). When both \(\overline{C S A}\) and \(W / \bar{R} A\) are low, the outputs are active. The AO-A17 outputs are in the high-impedance state when either CSA or W/ \(\bar{R} A\) is high. Data is written to FIFOA-B from port A on the low-to-high transition of CLKA when CSA is low, W/ \(\overline{\mathrm{R}} A\) is high, WENA is high, and the IRA flag is high. Data is read from FIFOB-A to the AO-A17 outputs on the low-to-high transition of CLKA when CSA is low, W/VAA is low, RENA is high, and the ORA flag is high.
The state of the \(B 0-B 17\) outputs is controlled by \(\overline{C S B}\) and \(W / \bar{R} B\). When both \(\overline{C S B}\) and \(W / \bar{R} B\) are low, the outputs are active. The B0-B17 outputs are in the high-impedance state when either \(\overline{C S B}\) or W/ \(\overline{\mathrm{RB}}\) is high. Data is written to FIFOB-A from port B on the low-to-high transition of CLKB when CSB is low, W/XRB is high, WENB is high, and the IRB flag is high. Data is read from FIFOA-B to the BO-B17 outputs on the low-to-high transition of CLKB when \(\overline{C S B}\) is low, W/RB is low, RENB is high, and the ORB flag is high.
The setup- and hold-time constraints for the chip selects ( \(\overline{C S A}, \overline{C S B}\) ) and write/read selects ( \(W / \bar{R} A, W / \bar{R} B\) ) enable and read operations on memory and are not related to the high-impedance control of the data outputs. If a port read enable (RENA or RENB) and write enable (WENA or WENB) are set low during a clock cycle, the chip select and write/read select can switch at any time during the cycle to change the state of the data outputs.
The input-ready and output-ready flags of a FIFO are two-stage synchronized to the port clocks for use as reliable control signals. CLKA synchronizes the status of the input-ready flag of FIFOA-B (IRA) and the output-ready flag of FIFOB-A (ORA). CLKB synchronizes the status of the input-ready flag of FIFOB-A (IRB) and the output-ready flag of FIFOA-B (ORB). When the input-ready flag of a port is low, the FIFO receiving input from the port is full and writes are disabled to its array. When the output-ready flag of a port is low, the FIFO that outputs data to the port is empty and reads from its memory are disabled. The first word loaded to an empty memory is sent to the FIFO output register at the same time its output-ready flag is asserted (high). When the memory is read empty and the output-ready flag is forced low, the last valid data remains on the FIFO outputs until the output-ready flag is asserted (high) again. In this way, a high on the output-ready flag indicates new data is present on the FIFO outputs.
The SN54ABT7819 is characterized for operation from \(-55^{\circ} \mathrm{C}\) to \(125^{\circ} \mathrm{C}\).

Terminal Assignments
\begin{tabular}{|cc|cc|cc|cc|}
\hline TERMINAL & NAME & TERMINAL & NAME & TERMINAL & NAME & TERMINAL & NAME \\
\hline A1 & \(\overline{\text { PENA }}\) & B11 & IRB & F9 & NC & K2 & A11 \\
\hline A2 & \(\overline{\text { CSA }}\) & C1 & GND & F10 & B6 & K3 & GND \\
\hline A3 & W/R̄A & C2 & HFA & F11 & GND & K4 & VCC \\
\hline A4 & WENA & C5 & CLKA & G1 & A5 & K5 & GND \\
\hline A5 & ORA & C6 & NC & G2 & GND & K6 & A17 \\
\hline A6 & VCC & C7 & VCC & G3 & A4 & K7 & GND \\
\hline A7 & ORB & C10 & HFB & G9 & B4 & K8 & VCC \\
\hline A8 & WENB & C11 & GND & G10 & GND & K9 & GND \\
\hline A9 & W/ \(\bar{R} B ~\) & D1 & A1 & G11 & B5 & K10 & B10 \\
\hline A10 & \(\overline{\text { CSB }}\) & D2 & A0 & H1 & A7 & K11 & B9 \\
\hline A11 & AF/AEB & D10 & B0 & H2 & GND & L1 & A10 \\
\hline B1 & IRA & D11 & B1 & H10 & GND & L2 & A12 \\
\hline B2 & AF/AEA & E1 & A3 & H11 & B7 & L3 & A13 \\
\hline B3 & \(\overline{\text { RSTA }}\) & E2 & A2 & J1 & A8 & L4 & A14 \\
\hline B4 & GND & E3 & VCC & J2 & VCC & L5 & A16 \\
\hline B5 & RENA & E9 & VCC & J5 & A15 & L6 & B15 \\
\hline B6 & CLKB & E10 & B2 & J6 & NC & L7 & B16 \\
\hline B7 & RENB & E11 & B3 & J7 & B17 & L8 & B14 \\
\hline B8 & GND & F1 & A6 & J10 & VCC & L9 & B13 \\
\hline B9 & \(\overline{\text { RSTB }}\) & F2 & GND & J11 & B8 & L10 & B12 \\
\hline B10 & \(\overline{\text { PENB }}\) & F3 & NC & K1 & A9 & L11 & B11 \\
\hline
\end{tabular}

\section*{logic symbol \(\dagger\)}

\(\dagger\) This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
functional block diagram


\section*{enable logic diagram (positive logic)}


FUNCTION TABLES
\begin{tabular}{|ccccc|c|c|}
\hline \multicolumn{5}{|c|}{ SELECT INPUTS } & \multirow{2}{*}{ A0-A17 } & \multirow{2}{*}{ A-PORT OPERATION } \\
\cline { 1 - 5 } CLKA & \(\overline{\text { CSA }}\) & W/有A & WENA & RENA & & \\
\cline { 1 - 5 } X & H & X & X & X & High Z & None \\
\(\uparrow\) & L & H & H & X & High Z & Write A0-A17 to FIFOA-B \\
\(\uparrow\) & L & L & X & H & Active & Read FIFOB-A to A0-A17 \\
\hline
\end{tabular}
\begin{tabular}{|ccccc|c|c|}
\hline \multicolumn{5}{|c|}{ SELECT INPUTS } & \multirow{2}{*}{ B0-B17 } & \multirow{2}{*}{ B-PORT OPERATION } \\
\cline { 1 - 5 } CLKB & \(\overline{\text { CSB }}\) & W/ \(\overline{\mathrm{R} B}\) & WENB & RENB & & \\
\cline { 1 - 5 } X & H & X & X & X & High Z & None \\
\(\uparrow\) & L & H & H & X & High Z & Write B0-B17 to FIFOB-A \\
\(\uparrow\) & L & L & X & H & Active & Read FIFOA-B to B0-B17 \\
\hline
\end{tabular}

\section*{Terminal Functions}
\begin{tabular}{|c|c|c|}
\hline TERMINAL NAME & I/O & DESCRIPTION \\
\hline A0-A17 & 1/0 & Port-A data. The 18-bit bidirectional data port for side A. \\
\hline AF/AEA & 0 & FIFOA-B almost-full/almost-empty flag. Depth offsets can be programmed for AF/AEA, or the default value of 128 can be used for both the almost-empty offset \((X)\) and the almost-full offset \((Y)\). AF/AEA is high when \(X\) or less words or \((512-Y)\) or more words are stored in FIFOA-B. AF/AEA is forced high when FIFOA-B is reset. \\
\hline AF/AEB & 0 & FIFOB-A almost-full/almost-empty flag. Depth offsets can be programmed for AF/AEB, or the default value of 128 can be used for both the almost-empty offset \((X)\) and the almost-full offset \((Y)\). AF/AEB is high when \(X\) or less words or ( \(512-\mathrm{Y}\) ) or more words are stored in FIFOB - A. AF/AEB is forced high when FIFOB - \(A\) is reset. \\
\hline B0-B17 & 1/0 & Port-B data. The 18-bit bidirectional data port for side B. \\
\hline CLKA & I & Port-A clock. CLKA is a continuous clock that synchronizes all data transfers through port A to its low-to-high transition and can be asynchronous or coincident to CLKB. \\
\hline CLKB & 1 & Port-B clock. CLKB is a continuous clock that synchronizes all data transfers through port B to its low-to-high transition and can be asynchronous or coincident to CLKA. \\
\hline \(\overline{\text { CSA }}\) & 1 & Port-A chip select. \(\overline{C S A}\) must be low to enable a low-to-high transition of CLKA to either write data from AO-A17 to FIFOA-B or read data from FIFOB-A to AO-A17. The AO-A17 outputs are in the high-impedance state when \(\overline{C S A}\) is high. \\
\hline \(\overline{\text { CSB }}\) & 1 & Port-B chip select. \(\overline{C S B}\) must be low to enable a low-to-high transition of CLKB to either write data from \(\mathrm{BO}-\mathrm{B} 17\) to FIFOB-A or read data from FIFOA-B to \(B 0-B 17\). The \(B 0-B 17\) outputs are in the high-impedance state when \(\overline{C S B}\) is high. \\
\hline HFA & 0 & FIFOA-B half-full flag. HFA is high when FIFOA-B contains 256 or more words and is low when FIFOA-B contains 255 or less words. HFA is set low after FIFOA-B is reset. \\
\hline HFB & 0 & FIFOB - A half-full flag. HFB is high when FIFOB-A contains 256 or more words and is low when FIFOB-A contains 255 or less words. HFB is set low after FIFOB - A is reset. \\
\hline IRA & 0 & Port-A input-ready flag. IRA is synchronized to the low-to-high transition of CLKA. When IRA is low, FIFOA-B is full and writes to its array are disabled. IRA is set low during a FIFOA - B reset and is set high on the second low-to-high transition of CLKA after reset. \\
\hline IRB & 0 & Port-B input-ready flag. IRB is synchronized to the low-to-high transition of CLKB. When IRB is low, FIFOB-A is full and writes to its array are disabled. IRB is set low during a FIFOB - A reset and is set high on the second low-to-high transition of CLKB after reset. \\
\hline ORA & 0 & Port-A output-ready flag. ORA is synchronized to the low-to-high transition of CLKA. When ORA is low, FIFOB-A is empty and reads from its array are disabled. The last valid word remains on the FIFOB-A outputs when ORA is low. Ready data is present for the AO-A17 outputs when ORA is high. ORA is set low during a FIFOB-A reset and goes high on the third low-to-high transition of CLKA after the first word is loaded to an empty FIFOB -A. \\
\hline ORB & 0 & Port-B output-ready flag. ORB is synchronized to the low-to-high transition of CLKB. When ORB is low, FIFOA-B is empty and reads from its array are disabled. The last valid word remains on the FIFOA-B outputs when ORB is low. Ready data is present for the B0-B17 outputs when ORB is high. ORB is set low during a FIFOA - B reset and goes high on the third low-to-high transition of CLKB after the first word is loaded to an empty FIFOA-B. \\
\hline \(\overline{\text { PENA }}\) & 1 & AF/AEA program enable. After FIFOA-B is reset and before a word is written to its array, the binary value on A0-A7 is latched as an AF/AEA offset when PENA is low and CLKA is high. \\
\hline \(\overline{\text { PENB }}\) & 1 & AF/AEB program enable. After FIFOB - A is reset and before a word is written to its array, the binary value on B0-B7 is latched as an AF/AEB offset when PENB is low and CLKB is high. \\
\hline RENA & I & Port-A read enable. A high level on RENA enables data to be read from FIFOB-A on the low-to-high transition of CLKA when \(\overline{C S A}\) is low, W/RA is low, and ORA is high. \\
\hline RENB & 1 & Port-B read enable. A high level on RENB enables data to be read from FIFOA-B on the low-to-high transition of CLKB when \(\overline{C S B}\) is low, \(W / \bar{R} B\) is low, and ORB is high. \\
\hline \(\overline{\text { RSTA }}\) & 1 & FIFOA-B reset. To reset FIFOA-B, four low-to-high transitions of CLKA and four low-to-high transitions of CLKB must occur while \(\overline{\text { RSTA }}\) is low. This sets HFA low, IRA low, ORB low, and AF/AEA high. \\
\hline \(\overline{\text { RSTB }}\) & 1 & FIFOB - A reset. To reset FIFOB -A, four low-to-high transitions of CLKA and four low-to-high transitions of CLKB must occur while RSTB is low. This sets HFB low, IRB low, ORA low, and AFIAEB high. \\
\hline
\end{tabular}

\section*{Terminal Functions (Continued)}
\begin{tabular}{|c|c|c|}
\hline TERMINAL NAME & /10 & DESCRIPTION \\
\hline WENA & 1 & Port-A write enable. A high level on WENA enables data on AO-A17 to be written into FIFOA-B on the low-to-high transition of CLKA when W/ \(\bar{R} A\) is high, \(\overline{C S A}\) is low, and IRA is high. \\
\hline WENB & 1 & Port-B write enable. A high level on WENB enables data on B0-B17 to be written into FIFOB -A on the low-to-high transition of CLKB when W/ \(\overline{R B}\) is high, \(\overline{C S B}\) is low, and IRB is high. \\
\hline W/RA & 1 & Port-A write/read select. A high on W/ \(\bar{R} A\) enables AO-A17 data to be written to FIFOA-B on a low-to-high transition of CLKA when WENA is high, CSA is low, and IRA is high. A low on W/RAA enables data to be read from FIFOB-A on a low-to-high transition of CLKA when RENA is high, CSA is low, and ORA is high. The AO-A17 outputs are in the high-impedance state when \(W / \bar{R} A\) is high. \\
\hline W/RB & 1 & Port-B write/read select. A high on W/ \(\overline{\mathrm{R}} \mathrm{B}\) enables \(\mathrm{BO}-\mathrm{B} 17\) data to be written to FIFOB-A on a low-to-high transition of CLKB when WENB is high, \(\overline{C S B}\) is low, and IRB is high. A low on W/RB enables data to be read from FIFOA-B on a low-to-high transition of CLKB when RENB is high, \(\overline{\text { CSB }}\) is low, and ORB is high. The BO-B17 outputs are in the high-impedance state when \(W / \bar{R} B\) is high. \\
\hline
\end{tabular}


HFA

AFIAEA


Figure 1. Reset Cycle for FIFOA - B \(\dagger\)
\(\dagger\) FIFOB - A is reset in the same manner.

\(\dagger\) Written to FIFOA-B
Figure 2. Write Timing - Port A

\(\dagger\) Written to FIFOB-A
Figure 3. Write Timing - Port B

\section*{CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY}

SGBS305B - AUGUST 1994 - REVISED DECEMBER 1995


Figure 4. ORB-Flag Timing and First-Data-Word Fallthrough When FIFOA-B Is Empty \(\dagger\)
t Operation of FIFOB-A is identical to that of FIFOA-B.


Figure 5. Write-Cycle and IRA-Flag Timing When FIFOA-B is Fullt
\(\dagger\) Operation of FIFOB-A is identical to that of FIFOA-B.

\section*{SN54ABT7819}
\(512 \times 18 \times 2\)
CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SGBS305B-AUGUST 1994-REVISED DECEMBER 1995

\(\dagger\) Read from FIFOB-A
Figure 6. Read Timing - Port A

\(\dagger\) Read from FIFOA-B
Figure 7. Read Timing - Port B

NOTES：\(A \cdot \overline{C S A}, \overline{C S B}=0, W / \bar{R} A=1, W / \overline{R B}=0\)
\(B\) ．\(X\) is the almost－empty offset and \(Y\) is the almost－full offset for AF／AEA．
C．HFB and AF／AEB function in the same manner for FIFO B－A．
Figure 8．FIFOA－B（HFA，AF／AEA）Asynchronous Flag Timing

\footnotetext{
 て×81× \(\times\) ZLG
}

\section*{CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY \\ SGBS305B - AUGUST 1994 - REVISED DECEMBER 1995}

\section*{offset values for AFIAE}

The almost-full/almost-empty flag of each FIFO has two programmable limits: the almost-empty offset value (X) and the almost-full offset value (Y). They can be programmed from the input of the FIFO after it is reset and before a word is written to its memory. An AF/AE flag is high when its FIFO contains X or less words or ( \(512-\mathrm{Y}\) ) or more words.
To program the offset values for AF/AEA, \(\overline{\text { PENA }}\) can be brought low after FIFOA-B is reset and only when CLKA is low. On the following low-to-high transition of CLKA, the binary value on AO-A7 is stored as the almost-empty offset value \((X)\) and the almost-full offset value (Y). Holding PENA low for another low-to-high transition of CLKA reprograms Y to the binary value on A0-A7 at the time of the second CLKA low-to-high transition.
During the first two CLKA cycles used for offset programming, \(\overline{\text { PENA }}\) can be brought high only when CLKA is low. PENA can be brought high at any time after the second CLKA pulse used for offset programming returns low. A maximum value of 255 can be programmed for either \(X\) or \(Y\) (see Figure 9). To use the default values of \(X=Y=128\), PENA must be tied high. No data is stored in FIFOA-B while the AF/AEA offsets are programmed. The AF/AEB flag is programmed in the same manner with PENB enabling CLKB to program the offset values taken from B0-B7.


Figure 9. Programing \(X\) and \(Y\) Separately for AFIAEA

\section*{absolute maximum ratings over operating free-air temperature range (unless otherwise noted) \(\dagger\)}
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{Supply voltage range, \(\mathrm{V}_{\text {CC }}\). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.0 .5 V 的 7 V} \\
\hline Input voltage range, \(\mathrm{V}_{1}\) (see Note 1) & V to \(\mathrm{V}_{\mathrm{C}} \mathrm{C}+0.5 \mathrm{~V}\) \\
\hline \multicolumn{2}{|l|}{Voltage range applied to any output in the high state or power-off state, \(\mathrm{V}_{\mathrm{O}} \ldots \ldots . . . . . . . .\).} \\
\hline Current into any output in the low state, lo & 48 mA \\
\hline Input clamp current, \(\mathrm{I}_{\mathrm{K}}\left(\mathrm{V}_{1}<0\right)\) & -18 mA \\
\hline Output clamp current, \(\mathrm{I}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right)\) & 50 mA \\
\hline Operating free-air temperature range, \(\mathrm{T}_{\mathrm{A}}\) & \(-55^{\circ} \mathrm{C}\) to \(125^{\circ} \mathrm{C}\) \\
\hline Storage temperature range, \(\mathrm{T}_{\text {stg }}\) & \(65^{\circ} \mathrm{C}\) to \(150^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}
\(\dagger\) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

\section*{recommended operating conditions}
\begin{tabular}{|c|c|c|c|}
\hline & MIN & NOM MAX & UNIT \\
\hline \(V_{\text {CC }}\) Supply voltage & 4.5 & 55.5 & V \\
\hline \(\mathrm{V}_{\text {IH }} \quad\) High-level input voltage & 2 & & V \\
\hline \(\mathrm{V}_{\text {IL }} \quad\) Low-level input voltage & & 0.8 & V \\
\hline \(\mathrm{V}_{1} \quad\) Input voltage & 0 & \(\mathrm{V}_{\mathrm{CC}}\) & V \\
\hline \(\mathrm{IOH} \quad\) High-level output current & & -12 & mA \\
\hline IOL Low-level output current & & 24 & mA \\
\hline \(\Delta t / \Delta v \quad\) Input transition rise or fall rate & & 5 & \(\mathrm{ns} / \mathrm{V}\) \\
\hline \(\mathrm{T}_{\mathrm{A}} \quad\) Operating free-air temperature & -55 & 125 & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)


\footnotetext{
\(\ddagger\) All typical values are at \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
§ The parameters IOZH and IOZL include the input leakage current.
I Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
}
timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 8)
\begin{tabular}{|c|c|c|c|c|c|}
\hline & & & MIN & MAX & UNIT \\
\hline \(f_{\text {clock }}\) & \multicolumn{2}{|l|}{Clock frequency} & & 50 & MHz \\
\hline \(t_{w}\) & Pulse duration, & CLKA, CLKB high or low & 8 & & ns \\
\hline \multirow{7}{*}{\(\mathrm{t}_{\text {su }}\)} & \multirow{7}{*}{Setup time} & A0-A17 before CLKAT and B0-B17 before CLKB \(\uparrow\) & 5 & & \multirow{7}{*}{ns} \\
\hline & & \(\overline{\text { CSA }}\) before CLKA \(\uparrow\) and \(\overline{\text { CSB }}\) before CLKB \(\uparrow\) & 7.5 & & \\
\hline & & W//̄A before CLKA \(\uparrow\) and \(\mathrm{W} / \overline{\mathrm{R}} \mathrm{B}\) before CLKB \(\uparrow\) & 7.5 & & \\
\hline & & WENA before CLKA \(\uparrow\) and WENB before CLKB \(\uparrow\) & 5 & & \\
\hline & & RENA before CLKA \(\uparrow\) and RENB before CLKB \(\uparrow\) & 5 & & \\
\hline & & \(\overline{\text { PENA }}\) before CLKA \(\uparrow\) and \(\overline{\text { EENB }}\) before CLKB \(\uparrow\) & 5 & & \\
\hline & & \(\overline{\text { RSTA }}\) or \(\overline{\text { SSTB }}\) low before first CLKA \(\uparrow\) and CLKB \(\uparrow \dagger\) & 5 & & \\
\hline \multirow{7}{*}{th} & \multirow{7}{*}{Hold time} & A0-A17 after CLKA \(\uparrow\) and B0-B17 after CLKB \(\uparrow\) & 0 & & \multirow{7}{*}{ns} \\
\hline & & \(\overline{\text { CSA }}\) after CLKA \(\uparrow\) and \(\overline{\text { CSB }}\) after CLKB \(\uparrow\) & 0 & & \\
\hline & & W/ \(\overline{\mathrm{R}} \mathrm{A}\) after CLKA \(\uparrow\) and W/ \(\overline{\mathrm{R} B}\) after CLKB \(\uparrow\) & 0 & & \\
\hline & & WENA after CLKA \(\uparrow\) and WENB after CLKB \(\uparrow\) & 0 & & \\
\hline & & RENA after CLKA \(\uparrow\) and RENB after CLKB \(\uparrow\) & 0 & & \\
\hline & & PENA after CLKA low and PENB after CLKB low & 3 & & \\
\hline & & \(\overline{\text { RSTA }}\) or \(\overline{\text { RSTB }}\) low after fourth CLKAT and CLKBT \(\dagger\) & 4 & & \\
\hline
\end{tabular}
\(\dagger\) To permit the clock pulse to be utilized for reset purposes
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, \(\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}\) (unless otherwise noted) (see Figures 10 and 11)
\begin{tabular}{|c|c|c|c|c|c|}
\hline PARAMETER & FROM (INPUT) & TO (OUTPUT) & MIN & MAX & UNIT \\
\hline \({ }_{\text {max }}\) & CLKA or CLKB & & 50 & & MHz \\
\hline \multirow[b]{2}{*}{\(t^{\text {pd }}\)} & CLKAT & A0-A17 & 3 & 12 & \multirow[b]{2}{*}{ns} \\
\hline & CLKBT & B0-B17 & 3 & 12 & \\
\hline \multirow[b]{2}{*}{\({ }^{\text {tpd }}\)} & CLKAT & IRA & 3 & 12 & \multirow[b]{2}{*}{ns} \\
\hline & CLKBT & IRB & 3 & 12 & \\
\hline \multirow[b]{2}{*}{\({ }^{t} \mathrm{pd}\)} & CLKAT & ORA & 2.5 & 12 & \multirow[t]{2}{*}{ns} \\
\hline & CLKBT & ORB & 2.5 & 12 & \\
\hline \multirow[b]{2}{*}{\({ }^{\text {tpd }}\)} & CLKAT & \multirow[b]{2}{*}{AF/AEA} & 7 & 18 & \multirow[b]{2}{*}{ns} \\
\hline & CLKB \(\uparrow\) & & 7 & 18 & \\
\hline tPLH & \(\overline{\overline{R S T A}}\) & AF/AEA & 3 & 15 & ns \\
\hline \multirow[b]{2}{*}{\({ }^{\text {tpd }}\)} & CLKAT & \multirow[t]{2}{*}{AF/AEB} & 7 & 18 & \multirow[t]{2}{*}{ns} \\
\hline & CLKBT & & 7 & 18 & \\
\hline \multirow[b]{2}{*}{tply} & \(\overline{\text { RSTB }}\) & AF/AEB & 3 & 15 & \multirow[t]{2}{*}{ns} \\
\hline & CLKAT & HFA & 7 & 18 & \\
\hline \multirow[b]{2}{*}{tPHL} & CLKB \(\uparrow\) & \multirow[b]{2}{*}{HFA} & 7 & 18 & \multirow[b]{2}{*}{ns} \\
\hline & \(\overline{\text { RSTA }}\) & & 3 & 15 & \\
\hline tPHL & CLKAT & HFB & 7 & 18 & ns \\
\hline tplH & CLKB \(\uparrow\) & \multirow[b]{2}{*}{HFB} & 7 & 18 & \multirow[b]{2}{*}{ns} \\
\hline tPHL & \(\overline{\text { RSTB }}\) & & 3 & 15 & \\
\hline \multirow[b]{2}{*}{ten} & \(\overline{\text { CSA }}\) & \multirow[t]{2}{*}{A0-A17} & 1.5 & 10 & \multirow[t]{2}{*}{ns} \\
\hline & W/ \(\overline{\mathrm{R}} \mathrm{A}\) & & 1.5 & 10 & \\
\hline \multirow[b]{2}{*}{ten} & \(\overline{\text { CSB }}\) & \multirow[b]{2}{*}{B0-B17} & 1.5 & 10 & \multirow[b]{2}{*}{ns} \\
\hline & W/ \(\overline{\mathrm{R}} \mathrm{B}\) & & 1.5 & 10 & \\
\hline \multirow[b]{2}{*}{\({ }^{\text {d dis }}\)} & \(\overline{\text { CSA }}\) & \multirow[t]{2}{*}{A0-A17} & 1.5 & 10 & \multirow[t]{2}{*}{ns} \\
\hline & W/ \(\overline{\mathrm{R}}\) A & & 1.5 & 10 & \\
\hline \multirow[t]{2}{*}{\({ }^{\text {d dis }}\)} & \(\overline{\text { CSB }}\) & \multirow[t]{2}{*}{B0-B17} & 1.5 & 10 & \multirow[t]{2}{*}{ns} \\
\hline & W/R \(\bar{B}\) & & 1.5 & 10 & \\
\hline
\end{tabular}

\section*{CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY \\ SGBS305B-AUGUST 1994-REVISED DECEMBER 1995}

\section*{TYPICAL CHARACTERISTICS}


Figure 10


Figure 11

\section*{calculating power dissipation}

With ICC(f) taken from Figure 11, the maximum power dissipation \(\left(\mathrm{P}_{\mathrm{T}}\right)\) based on all outputs changing states on each read may be calculated by:
\[
P_{\mathrm{T}}=\mathrm{V}_{\mathrm{CC}} \times \mathrm{I}_{\mathrm{CC}(\mathrm{f})}+\Sigma\left(\mathrm{C}_{\mathrm{L}} \times \mathrm{V}_{\mathrm{OH}}{ }^{2} \times f_{0}\right)
\]
where:
\[
\begin{aligned}
& I_{\mathrm{CC}(\mathrm{f})}=\text { maximum } \mathrm{I}_{\mathrm{CC}} \text { per clock frequency } \\
& \mathrm{C}_{\mathrm{L}}=\text { output capacitive load } \\
& \mathrm{f}_{\mathrm{O}}=\text { data output frequency } \\
& \mathrm{V}_{\mathrm{OH}}=\text { typical output high level }
\end{aligned}
\]

PARAMETER MEASUREMENT INFORMATION


Figure 12. Load Circult and Voltage Waveforms
- Member of the Texas Instruments Widebus \({ }^{\text {TM }}\) Family
- Independent Asynchronous Inputs and Outputs
- Produced in Advanced BICMOS Technology
- Two Separate \(512 \times 18\) FIFOs Buffering Data In Opposite Directions
- Programmable Almost-Full/Almost-Empty Flags
- Empty, Full, and Half-Full Flags
- Fast Access Times of 12 ns With a 50-pF Load and Simultaneous Switching Data Outputs
- Available in 84-Pin Ceramic Pin Grid Array (GB)


\section*{description}

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The SN54ABT7820 is arranged as two \(512 \times 18\)-bit FIFOs for high speed and fast access times. It processes data at rates from 0 to 67 MHz with access times of 12 ns in a bit-parallel format.
The SN54ABT7820 consists of bus transceiver circuits, two \(512 \times 18\) FIFOs, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal FIFO memories. Enable inputs GAB and GBA control the transceiver functions. The SAB and SBA control inputs select whether real-time or stored data is transferred. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. Figure 1 illustrates the eight fundamental bus-management functions that can be performed with the SN54ABT7820.
The SN54ABT7820 is characterized for operation from \(-55^{\circ} \mathrm{C}\) to \(125^{\circ} \mathrm{C}\).

\section*{STROBED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY}

Terminal Assignments
\begin{tabular}{|cc|cc|cc|cc|}
\hline TERMINAL & NAME & TERMINAL & NAME & TERMINAL & NAME & TERMINAL & NAME \\
\hline A1 & \(\overline{\text { PENA }}\) & B11 & FULLB & F9 & NC & K2 & A11 \\
\hline A2 & GBA & C1 & GND & F10 & B6 & K3 & GND \\
\hline A3 & SBA & C2 & HFA & F11 & GND & K4 & V \(_{\text {CC }}\) \\
\hline A4 & LDCKA & C5 & UNCKB & G1 & A5 & K5 & GND \\
\hline A5 & VCC \(^{\text {Cl }}\) & C6 & NC & G2 & GND & K6 & A17 \\
\hline A6 & VCC & C7 & VCC & G3 & A4 & K7 & GND \\
\hline A7 & VCC & C10 & HFB & G9 & B4 & K8 & VCC \\
\hline A8 & LDCKB & C11 & GND & G10 & GND & K9 & GND \\
\hline A9 & SAB & D1 & A1 & G11 & B5 & K10 & B10 \\
\hline A10 & GAB & D2 & A0 & H1 & A7 & K11 & B9 \\
\hline A11 & AF/AEB & D10 & B0 & H2 & GND & L1 & A10 \\
\hline B1 & \(\overline{\text { FULLA }}\) & D11 & B1 & H10 & GND & L2 & A12 \\
\hline B2 & AF/AEA & E1 & A3 & H11 & B7 & L3 & A13 \\
\hline B3 & \(\overline{\text { RSTA }}\) & E2 & A2 & J1 & A8 & L4 & A14 \\
\hline B4 & GND & E3 & VCC & J2 & VCC & L5 & A16 \\
\hline B5 & \(\overline{\text { EMPTYB }}\) & E9 & VCC & J5 & A15 & L6 & B15 \\
\hline B6 & UNCKA & E10 & B2 & J6 & NC & L7 & B16 \\
\hline B7 & \(\overline{\text { EMPTYA }}\) & E11 & B3 & J7 & B17 & L8 & B14 \\
\hline B8 & GND & F1 & A6 & J10 & VCC & L9 & B13 \\
\hline B9 & \(\overline{\text { RSTB }}\) & F2 & GND & J11 & B8 & L10 & B12 \\
\hline B10 & \(\overline{\text { PENB }}\) & F3 & NC & K1 & A9 & L11 & B11 \\
\hline
\end{tabular}

\section*{Terminal Functions}
\begin{tabular}{|c|c|c|}
\hline TERMINAL NAME & I/O & DESCRIPTION \\
\hline A0-A17 & 1/0 & Port-A data. The 18-bit bidirectional data port for side A. \\
\hline AF/AEA & 0 & FIFO A almost-full/almost-empty flag. Depth offset values can be programmed for AF/AEA, or the default value of 128 can be used for both the almost-empty offset ( X ) and the almost-full offset ( Y ). AF/AEA is high when FIFO A contains X or less words or ( \(512-\mathrm{Y}\) ) or more words. AF/AEA is set high after FIFO A is reset. \\
\hline AF/AEB & 0 & FIFO B aimost-full/almost-empty flag. Depth offset values can be programmed for AF/AEB, or the default value of 128 can be used for both the almost-empty offset ( \(X\) ) and the almost-full offset ( \(Y\) ). AF/AEB is high when FIFO B contains \(X\) or less words or \((512-Y)\) or more words. AF/AEB is set high after FIFO B is reset. \\
\hline B0-B17 & 1/0 & Port-B data. The 18-bit bidirectional data port for side B. \\
\hline EMPTYA & 0 & FIFO A empty flag. EMPTYA is low when FIFO A is empty and is high when FIFO \(A\) is not empty. EMPTYA is set low after FIFO \(A\) is reset. \\
\hline EMPTYB & 0 & FIFO B empty flag. EMPTYB is low when FIFO \(B\) is empty and is high when FIFO \(B\) is not empty. EMPTYB is set low after FIFO B is reset. \\
\hline FULLA & 0 & FIFO A full flag. FULLA is low when FIFO \(A\) is full and is high when FIFO \(A\) is not full. \(\overline{\text { FULLA }}\) is set high after FIFO A is reset. \\
\hline \(\overline{\text { FULLB }}\) & 0 & FIFO \(B\) full flag. \(\overline{\text { FULLE }}\) is low when FIFO \(B\) is full and is high when FIFO \(B\) is not full. \(\overline{\text { FULL } \bar{B}}\) is set high after FIFO \(B\) is reset. \\
\hline GAB & 1 & Port-B output enable. \(B 0-B 17\) outputs are active when \(G A B\) is high and are in the high-impedance state when \(G A B\) is low. \\
\hline GBA & 1 & Port-A output enable. A0-A17 outputs are active when GBA is high and are in the high-impedance state when GBA is low. \\
\hline HFA & 0 & FIFO A half-full flag. HFA is high when FIFO A contains 256 or more words and is low when FIFO A contains 255 or fewer words. HFA is set low after FIFO \(A\) is reset. \\
\hline HFB & 0 & FIFO B half-full flag. HFB is high when FIFO B contains 256 or more words and is low when FIFO B contains 255 or fewer words. HFB is set low after FIFO \(B\) is reset. \\
\hline LDCKA & 1 & FIFO A load clock. Data is written into FIFO A on a low-to-high transition of LDCKA when FULLA is high. The first word written into an empty FIFO A is sent directly to the FIFO A data outputs. \\
\hline LDCKB & 1 & FIFO B load clock. Data is written into FIFO B on a low-to-high transition of LDCKB when FULLB is high. The first word written into an empty FIFO B is sent directly to the FIFO B data outputs. \\
\hline PENA & 1 & FIFO A program enable. After reset and before a word is written into FIFO A, the binary value on A0-A7 is latched as an AF/AEA offset value when PENA is low and LDCKA is high. \\
\hline \(\overline{\text { PENB }}\) & 1 & FIFO B program enable. After reset and before a word is written into FIFO \(B\), the binary value on \(\mathrm{BO}-\mathrm{B7}\) is latched as an AF/AEB offset value when PENB is low and LDCKB is high. \\
\hline \(\overline{\text { RSTA }}\) & 1 & FIFO A reset. A low level on \(\overline{\text { SSTA }}\) resets FIFO A forcing EMPTYA low, HFA low, FULLA high, and AF/AEA high. \\
\hline \(\overline{\text { RSTB }}\) & 1 & FIFO B reset. A low level on \(\overline{\text { RSTB }}\) resets FIFO B forcing EMPTYB low, HFB low, FULLB high, and AFIAEB high. \\
\hline SAB & 1 & Port-B read select. SAB selects the source of B0-B17 read data. A low level selects real-time data from AO-A17. A high level selects the FIFO A output. \\
\hline SBA & 1 & Port-A read select. SBA selects the source of A0-A17 read data. A low level selects real-time data from B0 - B17. A high level selects the FIFO B output. \\
\hline UNCKA & 1 & FIFO A unload clock. Data is read from FIFO A on a low-to-high transition of UNCKA when EMPTYA is high. \\
\hline UNCKB & I & FIFO B unload clock. Data is read from FIFO B on a low-to-high transition of UNCKB when EMPTYB is high. \\
\hline
\end{tabular}
logic symbolt

\(\dagger\) This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
logic diagram (positive logic)


\section*{STROBED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY}

SGBS303B - AUGUST 1994 - REVISED FEBRUARY 1996


Figure 1. Bus-Management Functions

SELECT-MODE CONTROL TABLE
\begin{tabular}{|cc|c|c|}
\hline \multicolumn{2}{|c|}{ CONTROL } & \multicolumn{2}{|c|}{ OPERATION } \\
\hline SBA & SAB & A BUS & B BUS \\
\hline L & L & Real-time B to \(A\) bus & Real-time \(A\) to \(B\) bus \\
\hline H & L & FIFO B to \(A\) bus & Real-time \(A\) to \(B\) bus \\
\hline L & H & Real-time B to \(A\) bus & FIFO A to B bus \\
\hline H & H & FIFO B to \(A\) bus & FIFO A to \(B\) bus \\
\hline
\end{tabular}

OUTPUT-ENABLE CONTROL TABLE
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{2}{|l|}{CONTROL} & \multicolumn{2}{|c|}{OPERATION} \\
\hline GBA & GAB & A BUS & B BUS \\
\hline L & L & Isolation/input to A bus & Isolation/input to B bus \\
\hline H & L & A bus enabled & Isolation/input to B bus \\
\hline L & H & Isolation/input to A bus & \(B\) bus enabled \\
\hline H & H & A bus enabled & \(B\) bus enabled \\
\hline
\end{tabular}

Figure 1. Bus-Management Functions (Continued)
timing diagram for FIFO A \(\dagger\)

\(\dagger_{\mathrm{SAB}}=\mathrm{GAB}=\mathrm{H}, \mathrm{GBA}=\mathrm{L}\)
Operation of FIFO \(B\) is identical to that of FIFO \(A\).

\section*{offset values for AF/AE}

The almost-full/almost-empty (AF/AE) flag of each FIFO has two programmable limits: the almost-empty offset value ( X ) and the almost-full offset value (Y). The offsets of a flag can be programmed from the input of its FIFO after it is reset and before any data is written to its memory. An AF/AE flag is high when its FIFO contains \(X\) or fewer words or ( 512 - Y) or more words.
To program the offset values for AF/AEA, \(\overline{\text { PENA }}\) can be brought low after FIFO A is reset and only when LDCKA is low. On the following low-to-high transition of LDCKA, the binary value on AO-A7 is stored as the almost-empty offset value ( X ) and the almost-full offset value ( Y ). Holding PENA low for another low-to-high transition of LDCKA reprograms Y to the binary value on AO-A7 at the time of the second LDCKA low-to-high transition.
\(\overline{\text { PENA }}\) can be brought back high only when LDCKA is low during the first two LDCKA cycles. \(\overline{\text { PENA }}\) can be brought high at any time after the second LDCKA pulse returns low. A maximum value of 255 can be programmed for either \(X\) or \(Y\) (see Figure 2). To use the default values of \(X=Y=128\) for AF/AEA, PENA must be tied high. No data is stored in the FIFO when its AF/AE offsets are programmed.
The AF/AEB flag is programmed in the same manner. \(\overline{\text { PENB }}\) enables LDCKB to program the AF/AEB offset values taken from \(\mathrm{BO}-\mathrm{B} 7\).


Figure 2. Programming \(X\) and \(Y\) Separately for AF/AEA

\section*{absolute maximum ratings over operating free-air temperature (unless otherwise noted) \(\boldsymbol{\dagger}\)}
\[
\begin{aligned}
& \text { Supply voltage range, } V_{C C} \\
& -0.5 \mathrm{~V} \text { to } 7 \mathrm{~V}
\end{aligned}
\]
\[
\begin{aligned}
& \text { Current into any output in the low state, Io .................................................................. } 48 \text { mA } \\
& \text { Input clamp current, } \mathrm{I}_{\mathrm{K}}\left(\mathrm{~V}_{1}<0\right) \text {. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . } 18 \text {. } 18 \text { mA } \\
& \text { Output clamp current, } \mathrm{I}_{\mathrm{OK}}\left(\mathrm{~V}_{\mathrm{O}}<0\right) \text {. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . }-50 \mathrm{~mA} \\
& \text { Operating free-air temperature range, } \mathrm{T}_{\mathrm{A}} \ldots . . . \text {. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . }-55^{\circ} \mathrm{C} \text { to } 125^{\circ} \mathrm{C}
\end{aligned}
\]
\(\dagger\) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
recommended operating conditions
\begin{tabular}{|ll|r|c|}
\hline & & MIN & NOM \\
\hline\(V_{C C}\) & Supply voltage & 4.5 & 4.5 \\
\hline \(\mathrm{~V}_{\mathrm{IH}}\) & High-level input voltage & 5.5 & UNIT \\
\hline \(\mathrm{V}_{\mathrm{IL}}\) & Low-level input voltage & 2 & \\
\hline \(\mathrm{~V}_{\mathrm{I}}\) & Input voltage & V \\
\hline IOH & High-level output current & 0 & 0.8 \\
\hline IOL & Low-level output current & V \\
\hline\(\Delta \mathrm{t} / \Delta \mathrm{V}\) & Input transition rise or fall rate & \(\mathrm{V} \mathbf{C C}\) & V \\
\hline \(\mathrm{T}_{\mathrm{A}}\) & Operating free-air temperature & -12 & mA \\
\hline
\end{tabular}
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|r|}{PARAMETER} & \multicolumn{4}{|c|}{TEST CONDITIONS} & MIN & TYP \(\ddagger\) & MAX & UNIT \\
\hline \multicolumn{2}{|l|}{\(\mathrm{V}_{\text {IK }}\)} & \(\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}\), & \multicolumn{3}{|l|}{\(\boldsymbol{Y}=-18 \mathrm{~mA}\)} & & & -1.2 & V \\
\hline \multicolumn{2}{|l|}{\multirow{3}{*}{\(\mathrm{VOH}_{\mathrm{OH}}\)}} & \(\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}\), & \multicolumn{3}{|l|}{\(1 \mathrm{OH}=-3 \mathrm{~mA}\)} & 2.5 & & & \multirow{3}{*}{V} \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}\), & \multicolumn{3}{|l|}{\(1 \mathrm{OH}=-3 \mathrm{~mA}\)} & 3 & & & \\
\hline & & \(V_{C C}=4.5 \mathrm{~V}\), & \multicolumn{3}{|l|}{\(1 \mathrm{OH}=-12 \mathrm{~mA}\)} & 2 & & & \\
\hline \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{OL}}\)} & \(\mathrm{V}_{C C}=4.5 \mathrm{~V}\), & \multicolumn{3}{|l|}{\(1 \mathrm{OL}=24 \mathrm{~mA}\)} & & & 0.55 & V \\
\hline \multicolumn{2}{|l|}{I} & \(\mathrm{V}_{C C}=5.5 \mathrm{~V}\), & \multicolumn{3}{|l|}{\(\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}\) or GND} & & & \(\pm 5\) & \(\mu \mathrm{A}\) \\
\hline \multicolumn{2}{|l|}{\(\mathrm{l}^{\mathrm{OZH}}{ }^{\text {§ }}\)} & \(\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}\), & \multicolumn{3}{|l|}{\(\mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V}\)} & & & 50 & \(\mu \mathrm{A}\) \\
\hline \multicolumn{2}{|l|}{lozl \({ }^{\text {§ }}\)} & \(\mathrm{V}_{C C}=5.5 \mathrm{~V}\), & \multicolumn{3}{|l|}{\(\mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V}\)} & & & -50 & \(\mu \mathrm{A}\) \\
\hline \multicolumn{2}{|l|}{\(10^{11}\)} & \(\mathrm{V}_{C C}=5.5 \mathrm{~V}\), & \multicolumn{3}{|l|}{\(\mathrm{V}_{\mathrm{O}}=2.5 \mathrm{~V}\)} & -40 & -100 & -180 & mA \\
\hline \multicolumn{2}{|l|}{\multirow{3}{*}{ICC}} & \multirow{3}{*}{\(\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}\),} & \multirow{3}{*}{\(10=0\),} & \multirow{3}{*}{\(V_{1}=V_{C C}\) or GND} & Outputs high & & & 15 & \multirow{3}{*}{mA} \\
\hline & & & & & Outputs low & & & 95 & \\
\hline & & & & & Outputs disabled & & & 15 & \\
\hline \(\mathrm{C}_{i}\) & Control inputs & \multicolumn{4}{|l|}{\(\mathrm{V}_{1}=2.5 \mathrm{~V}\) or 0.5 V} & & 6 & & pF \\
\hline \(\mathrm{C}_{0}\) & Flags & \multicolumn{4}{|l|}{\(\mathrm{V}_{\mathrm{O}}=2.5 \mathrm{~V}\) or 0.5 V} & & 4 & & pF \\
\hline \(\mathrm{C}_{\text {io }}\) & A or B ports & \multicolumn{4}{|l|}{\(\mathrm{V}_{\mathrm{O}}=2.5 \mathrm{~V}\) or 0.5 V} & & 8 & & pF \\
\hline
\end{tabular}
\(\ddagger\) All typical values are at \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
§The parameters lOZH and lozL include the input leakage current.
I Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
timing requirements over recommended operating free-air temperature range (unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|}
\hline & & MIN & MAX & UNIT \\
\hline \multicolumn{2}{|l|}{Clock frequency} & 40 & & MHz \\
\hline \multirow{5}{*}{\({ }^{\text {tw }}\) w Pulse duration} & LDCKA, LDCKB high & 9 & & \multirow{5}{*}{ns} \\
\hline & LDCKA, LDCKB low & 9 & & \\
\hline & UNCKA, UNCKB high & 9 & & \\
\hline & UNCKA, UNCKB low & 9 & & \\
\hline & RSTA, \(\overline{\text { RSTB }}\) low & 10 & & \\
\hline \multirow{3}{*}{\(\mathrm{t}_{\text {su }}\) Setup time} & A0-A17 before LDCKA \(\uparrow\) and B0-B17 before LDCKB \(\uparrow\) & 4 & & \multirow{3}{*}{ns} \\
\hline & \(\overline{\text { PENA }}\) before LDCKA \(\uparrow\) and \(\overline{\text { PENB }}\) before LDCKB \(\uparrow\) & 6 & & \\
\hline & LDCKA inactive before \(\overline{\text { RSTA }}\) high and LDCKB inactive before \(\overline{\text { RSTB }}\) high & 4 & & \\
\hline \multirow{3}{*}{th Hold time} & A0-A17 after LDCKA \(\uparrow\) and B0-B17 after LDCKB \(\uparrow\) & 0 & & \multirow{3}{*}{ns} \\
\hline & \(\overline{\text { PENA }}\) after LDCKA low and PENB after LDCKB low & 3 & & \\
\hline & LDCKA inactive after \(\overline{\text { RSTA }}\) high and LDCKB inactive after \(\overline{\text { RSTB }}\) high & 4 & & \\
\hline
\end{tabular}

\section*{STROBED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY}

SGBS303B - AUGUST 1994 - REVISED FEBRUARY 1996
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, \(\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}\) (unless otherwise noted) (see Figure 5)
\begin{tabular}{|c|c|c|c|c|c|}
\hline PARAMETER & FROM (INPUT) & TO (OUTPUT) & MIN & MAX & UNIT \\
\hline \(f_{\text {max }}\) & LDCK, UNCK & & & 40 & MHz \\
\hline \multirow[b]{2}{*}{\({ }_{\text {tpd }}\)} & LDCKAT, LDCKB \(\uparrow\) & \multirow[b]{2}{*}{B/A} & 3 & 18 & \multirow[b]{2}{*}{ns} \\
\hline & UNCKAT, UNCKB \(\uparrow\) & & 3 & 15 & \\
\hline tPLH & LDCKAT, LDCKBT & \multirow[t]{2}{*}{EMPTYA, EMPTYB} & 3 & 17 & \multirow[t]{2}{*}{ns} \\
\hline tPHL & UNCKAT, UNCKB \(\uparrow\) & & 3 & 16 & \\
\hline tpHL & RSTA low, \(\overline{\text { RSTB }}\) low & EMPTYA, EMPTYB & 5 & 18 & ns \\
\hline tpHL & LDCKAT, LDCKB \(\uparrow\) & FULLA, \(\overline{\text { FULLE }}\) & 5 & 16 & ns \\
\hline & UNCKAT, UNCKB \(\uparrow\) & \multirow[b]{2}{*}{\(\overline{\text { FULLA, }}\), \(\overline{\text { UULLB }}\)} & 5 & 17 & \multirow[b]{2}{*}{ns} \\
\hline tplH & RSTA low, RSTB low & & 7 & 22 & \\
\hline \multirow[b]{2}{*}{\(t_{\text {tpd }}\)} & LDCKAT, LDCKB \(\uparrow\) & \multirow[b]{2}{*}{AF/AEA, AF/AEB} & 7 & 18 & \multirow[b]{2}{*}{ns} \\
\hline & UNCKAT, UNCKB \(\uparrow\) & & 7 & 18 & \\
\hline tPLH & \(\overline{\text { RSTA }}\) low, \(\overline{\text { RSTB }}\) low & AF/AEA, AF/AEB & 1 & 16 & ns \\
\hline tPLH & LDCKAT, LDCKB \(\uparrow\) & HFA, HFB & 6 & 17 & ns \\
\hline \multirow[b]{2}{*}{tPHL} & UNCKA, UNCKB & \multirow[b]{2}{*}{HFA, HFB} & 7 & 17 & \multirow[b]{2}{*}{ns} \\
\hline & \(\overline{\text { RSTA }}\) low, \(\overline{\mathrm{RSTB}}\) low & & 1 & 16 & \\
\hline \multirow[b]{2}{*}{\({ }^{\text {tpd }}\)} & SAB/SBA \(\ddagger\) & \multirow[b]{2}{*}{B/A} & 1 & 12 & \multirow[b]{2}{*}{ns} \\
\hline & A/B & & 1 & 11 & \\
\hline \(t_{\text {en }}\) & GBA/GAB & A/B & 1 & 10 & ns \\
\hline \(\mathrm{t}_{\text {dis }}\) & GBA/GAB & A/B & 1 & 13 & ns \\
\hline
\end{tabular}
\(\dagger\) All typical values are at \(5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
\(\ddagger\) These parameters are measured with the internal output state of the storage register opposite that of the bus input.

TYPICAL CHARACTERISTICS


\section*{calculating power dissipation}

With \(\mathrm{ICC}_{(f)}\) taken from Figure 4, the maximum power dissipation ( \(\mathrm{P}_{\mathrm{T}}\) ) based on all outputs changing states on each read can be calculated by:
\[
P_{T}=V_{C C} \times I_{C C(f)}+\Sigma\left(C_{L} \times V_{C C^{2}} \times f_{0}\right)
\]
where:
\[
\begin{aligned}
\mathrm{I}_{\mathrm{CC}(\mathrm{f})} & =\text { maximum I IcC per clock frequency } \\
\mathrm{C}_{\mathrm{L}} & =\text { output capacitive load } \\
\mathrm{f}_{\mathrm{O}} & =\text { data output frequency }
\end{aligned}
\]

\section*{PARAMETER MEASUREMENT INFORMATION}


LOAD CIRCUIT


VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES
\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{PARAMETER} & R1, R2 & \(C_{L} \dagger\) & S1 \\
\hline \multirow[b]{2}{*}{ten} & tPZH & \multirow{2}{*}{\(500 \Omega\)} & \multirow[b]{2}{*}{50 pF} & Open \\
\hline & tPZL & & & Closed \\
\hline \multirow[b]{2}{*}{\({ }^{\text {d }}\) dis} & tPHZ & \multirow[b]{2}{*}{\(500 \Omega\)} & \multirow[b]{2}{*}{50 pF} & Open \\
\hline & tpLZ & & & Closed \\
\hline \multicolumn{2}{|l|}{\(t_{\text {pd }}\)} & \(500 \Omega\) & 50 pF & Open \\
\hline
\end{tabular}
\(\dagger\) Includes probe and test-fixture capacitance

Figure 5. Load Circuit and Voltage Waveforms
- Member of the Texas Instruments Widebus \({ }^{\text {TM }}\) Family
- Independent Asynchronous Inputs and Outputs
- 1024 Words \(\times 18\) Bits
- Read and Write Operations Can Be Synchronized to Independent System Clocks
- Programmable Almost-Full/Almost-Empty Flag
- Input-Ready, Output-Ready, and Half-Full Flags
- Cascadable in Word Width and/or Word Depth
- Fast Access Times of 20 ns With a 50-pF Load
- High Output Drive for Direct Bus Interface
- Package Options Include 68-Pin Ceramic PGA (GB) or Space-Saving 68-Pin Ceramic Quad Flatpack (HV) \({ }^{\dagger}\)

\section*{description}

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The SN54ACT7811 is a \(1024 \times 18\)-bit FIFO for high speed and fast access times. It processes data at rates up to 28.5 MHz and access times of 20 ns in a bit-parallel format. Data outputs are noninverting with respect to the data inputs. Expansion is easily accomplished in both word width and word depth.

The SN54ACT7811 has normal input-bus-to-output-bus asynchronous operation. The special enable circuitry adds the ability to synchronize independent read and write (interrupts, requests) to their respective system clock.

The SN54ACT7811 is characterized for operation from \(-55^{\circ} \mathrm{C}\) to \(125^{\circ} \mathrm{C}\).
GB PACKAGE
(TOP VIEW)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline & 1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 \\
\hline A & 回 & \(\bigcirc\) & © & - & \(\bigcirc\) & \(\bigcirc\) & \(\bigcirc\) & © & \(\bigcirc\) \\
\hline B & \(\bigcirc\) & \(\bigcirc\) & - & \(\bigcirc\) & - & \(\bigcirc\) & \(\bigcirc\) & \(\bigcirc\) & \(\bigcirc\) \\
\hline c & © & \(\bigcirc\) & - & - & & © & \(\bigcirc\) & © & \(\bigcirc\) \\
\hline D & © & \(\bigcirc\) & - & & & & \(\bigcirc\) & \(\bigcirc\) & © \\
\hline E & \(\bigcirc\) & \(\bigcirc\) & & & & & & © & \(\bigcirc\) \\
\hline F & © & - & - & & & & - & \(\bigcirc\) & \(\bigcirc\) \\
\hline G & © & \(\bigcirc\) & - & - & & \(\bigcirc\) & - & - & \(\bigcirc\) \\
\hline H & \(\bigcirc\) & \(\bigcirc\) & \(\bigcirc\) & - & \(\bigcirc\) & © & \(\bigcirc\) & © & - \\
\hline J & © & © & © & - & - & - & - & © & \(\bigcirc\) \\
\hline
\end{tabular}
\(\dagger\) The SN54ACT7811 HV is not production released.

Widebus is a trademark of Texas Instruments Incorporated.

GB-Package Terminal Assignments
\begin{tabular}{|cc|cc|cc|cc|}
\hline TERMINAL & NAME & TERMINAL & NAME & TERMINAL & NAME & TERMINAL & NAME \\
\hline A1 & Q15 & B7 & Q5 & F2 & D17 & H8 & D0 \\
\hline A2 & Q13 & B8 & Q4 & F8 & WRTEN2 & H9 & DAF \\
\hline A3 & Q12 & B9 & Q1 & F9 & AF/AE & J1 & D11 \\
\hline A4 & Q11 & C1 & RESET & G1 & D16 & J2 & D10 \\
\hline A5 & Q10 & C2 & Q16 & G2 & D15 & J 3 & D8 \\
\hline A6 & Q8 & C8 & Q2 & G8 & WRTCLK & J 4 & NC \\
\hline A7 & Q7 & C9 & Q0 & G9 & WRTEN1 & J 5 & D7 \\
\hline A8 & Q6 & D1 & OE & H1 & D14 & J 6 & D6 \\
\hline A9 & Q3 & D9 & HF & H2 & D13 & \(\mathrm{J7}\) & D5 \\
\hline B1 & OR & E1 & RDEN1 & H3 & D12 & J8 & D3 \\
\hline B2 & Q17 & E2 & RDEN2 & H4 & D9 & \(\mathrm{J9}\) & D2 \\
\hline B3 & Q14 & E9 & IR & H6 & D4 & & \\
\hline B5 & Q9 & F1 & RDCLK & H7 & D1 & & \\
\hline
\end{tabular}
\(V_{C C}=B 4, \mathrm{C} 6, \mathrm{C} 7, \mathrm{D} 2, \mathrm{D} 7, \mathrm{E} 8, \mathrm{G} 3, \mathrm{G} 4, \mathrm{G} 6 \quad \mathrm{GND}=\mathrm{B} 6, \mathrm{C} 3, \mathrm{C} 4, \mathrm{D} 3, \mathrm{D} 8, \mathrm{~F} 3, \mathrm{~F} 7, \mathrm{G} 7, \mathrm{H} 5\)
\(N C=\) No internal connection

\(\dagger\) The SN54ACT7811 HV is not production released.

\section*{logic symbolt}

\(\dagger\) This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the GB package.

\section*{SN54ACT7811}

\section*{\(1024 \times 18\)}

\section*{CLOCKED FIRST-IN, FIRST-OUT MEMORY}

SGAS001B - FEBRUARY 1995 - REVISED MARCH 1996

\section*{functional block diagram}


\section*{Terminal Functions}
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{2}{|r|}{TERMINAL \(\dagger\)} & I/O & \multirow[t]{2}{*}{DESCRIPTION} \\
\hline NAME & NO. & I/O & \\
\hline AF/AE & F9 & 0 & \begin{tabular}{l}
AF/AE boundary is defined by the AF/AE offset value (X). This value can be programmed during reset, or the default value of 256 can be used. The AF/AE flag is high when the FIFO contains ( \(\mathrm{X}+1\) ) or fewer words or ( \(1025-\mathrm{X}\) ) or more words. The AF/AE flag is low when the FIFO contains between \((X+2)\) and ( \(1024-X\) ) words. \\
Programming procedure for AF/AE - The AF/AE flag is programmed during each reset cycle. The AF/AE offset value \((X)\) is either a user-defined value or the default of \(X=256\). Instructions to program AF/AE using both methods are as follows: \\
User-defined X \\
Step 1: Take \(\overline{D A F}\) from high to low. \\
Step 2: If the reset ( \(\overline{\operatorname{RESET}}\) ) input is not already low, take \(\overline{\operatorname{RESET}}\) low. \\
Step 3: With \(\overline{D A F}\) held low, take \(\overline{\text { RESET }}\) high. This defines the AF/AE flag using \(X\). \\
Step 4: To retain the current offset for the next reset, keep \(\overline{\mathrm{DAF}}\) low. \\
Default \(X\) \\
To redefine the AF/AE flag using the default value of \(\mathrm{X}=256\), hold \(\overline{\mathrm{DAF}}\) high during the reset cycle.
\end{tabular} \\
\hline \(\overline{\text { DAF }}\) & H9 & 1 & Define almost full. The high-to-low transition of \(\overline{\mathrm{DAF}}\) stores the binary value of data inputs as the AF/AE offiset value (X). With \(\overline{\mathrm{DAF}}\) held low, a low pulse on the reset ( \(\overline{\text { RESET }}\) ) input defines the AF/AE flag using \(X\). \\
\hline D0-D17 & \[
\begin{gathered}
\text { F2, G1, G2, } \\
\text { H1-H4, H6-H8, } \\
\mathrm{J} 1-\mathrm{J}, \mathrm{~J} 5-\mathrm{J} 9
\end{gathered}
\] & 1 & Data inputs for 18 -bit-wide data to be stored in the memory. Data lines D0-D8 also carry the AF/AE offset value ( X ) on a high-to-low transition of the \(\overline{\mathrm{DAF}}\) input. \\
\hline HF & D9 & 0 & Hali-full flag. HF is high when the FIFO contains 513 or more words and is low when it contains 512 or fewer words. \\
\hline IR & E9 & 0 & Input-ready flag. IR is high when the FIFO is not full and low when the device is full. During reset, IR is driven low on the rising edge of the second write clock (WRTCLK) pulse. IR is then driven high on the rising edge of the second WRTCLK pulse after RESET goes high. After the FIFO is filled and IR is driven low, IR is driven high on the second WRTCLK pulse after the first valid read. \\
\hline OE & D1 & 1 & Output enable. The data-out (Q0-Q17) outputs are in the high-impedance state when OE is low. OE must be high before the rising edge of read clock (RDCLK) to read a word from memory. \\
\hline OR & B1 & 0 & Output ready flag. OR is high when the FIFO is not empty and low when it is empty. During reset, OR is set low on the rising edge of the third read clock (RDCLK) pulse. OR is set high on the rising edge of the third RDCLK pulse to occur after the first word is written into the FIFO. OR is set low on the rising edge of the first RDCLK pulse after the last word is read. \\
\hline Q0-Q17 & \[
\begin{gathered}
A 1-A 9, B 2, B 3, \\
B 5, B 7-B 9, C 2, \\
C 8, C 9
\end{gathered}
\] & 0 & Data outputs. The first data word to be loaded into the FIFO is moved to the data-out (Q0-Q17) register on the rising edge of the third read clock (RDCLK) pulse to occur after the first valid write. The read-enable (RDEN1, RDEN2) inputs do not affect this operation. The following data is unloaded on the rising edge of RDCLK when RDEN1, RDEN2, OE, and OR are high. \\
\hline RDCLK & F1 & 1 & Read clock. Data is read out of memory on a low-to-high transition at RDCLK if the OR output and the OE, RDEN1, and RDEN2 control inputs are high. RDCLK is a free-running clock and functions as the synchronizing clock for all data transiers out of the FIFO. OR is also driven synchronously with respect to RDCLK. \\
\hline \begin{tabular}{l}
RDEN1, \\
RDEN2
\end{tabular} & \[
\begin{aligned}
& \text { E1 } \\
& \text { E2 }
\end{aligned}
\] & 1 & Read enable. RDEN1 and RDEN2 must be high before a rising edge on RDCLK to read a word out of memory. The read enables are not used to read the first word stored in memory. \\
\hline RESET & C1 & 1 & Reset. A reset is accomplished by taking RESET low and generating a minimum of four RDCLK and WRTCLK cycles. This ensures that the internal read and write pointers are reset and that OR, HF, and IR are low and AF/AE is high. The FIFO must be reset upon power up. With DAF input at a low level, a low pulse on RESET defines AF/AE using the AF/AE offset value ( \(X\) ), where \(X\) is the value previously stored. With \(\overline{\text { DAF }}\) at a high level, a low-level pulse on RESET defines AF/AE using the default value of \(\mathrm{X}=256\). \\
\hline
\end{tabular}
\(\dagger\) Terminals listed are for the GB package.

\section*{Terminal Functions (Continued)}
\begin{tabular}{|cc|c|l|}
\hline \multicolumn{2}{|c|}{\begin{tabular}{|c|c|c|}
\hline TERMINAL \\
NAME & NO.
\end{tabular}} & I/O & \\
\hline WRTCLK & G8 & I & \begin{tabular}{l} 
Write clock. Data is written into memory on a low-to-high transition of WRTCLK if the IR output and \\
the WRTEN1 and WRTEN2 control inputs are high. WRTCLK is a free-running clock and functions \\
as the synchronizing clock for all data transfers into the FIFO. IR output is also driven synchronously \\
with respect to the WRTCLK signal.
\end{tabular} \\
\hline \begin{tabular}{l} 
WRTEN1, \\
WRTEN2
\end{tabular} & G9 & I & \begin{tabular}{l} 
Write enables. WRTEN1 and WRTEN2 must be high before a rising edge on WRTCLK for a word \\
to be written into memory. The write enables do not affect the storage of the AF/AE offset value (X).
\end{tabular} \\
\hline
\end{tabular}
\(\dagger\) Terminals listed are for the GB package.


Figure 1. Reset Cycle: Define AF/AE Using the Value of \(X\)


Figure 2. Reset Cycle: Define AFIAE Using the Default Value


Figure 3. Write Cycle


Figure 4. Read Cycle

\section*{CLOCKED FIRST-IN, FIRST-OUT MEMORY}

SGAS001B-FEBRUARY 1995 - REVISED MARCH 1996
absolute maximum ratings over operating free-air temperature range (unless otherwise noted) \(\dagger\)
\[
\begin{aligned}
& \text { Supply voltage range, } \mathrm{V}_{\mathrm{CC}} \text {. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . } 0.0 .5 \mathrm{~V} \text { to } 7 \mathrm{~V} \\
& \text { Input voltage, } \mathrm{V}_{1} \text {. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . } 7 \text { V } \\
& \text { Voltage applied to a disabled 3-state output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . } 5.5 \mathrm{~V} \\
& \text { Operating free-air temperature range, } T_{A} \text {. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . }-55^{\circ} \mathrm{C} \text { to } 125^{\circ} \mathrm{C} \\
& \text { Storage temperature range, } \mathrm{T}_{\text {stg }} \text {. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . }-65^{\circ} \mathrm{C} \text { to } 150^{\circ} \mathrm{C}
\end{aligned}
\]
\(\dagger\) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

\section*{recommended operating conditions}
\begin{tabular}{|ll|r|c|}
\hline & & MIN & MAX \\
\hline \(\mathrm{V}_{\mathrm{CC}}\) & Supply voltage & 4.5 & 5.5 \\
\hline \(\mathrm{~V}_{\mathrm{IH}}\) & High-level input voltage & V \\
\hline \(\mathrm{VIL}_{\mathrm{IL}}\) & Low-level input voltage & 2 & V \\
\hline \(\mathrm{IOH}_{\mathrm{OH}}\) & High-level output current & 0.8 & V \\
\hline \(\mathrm{IOL}_{\mathrm{OL}}\) & Low-level output current & -8 & mA \\
\hline \(\mathrm{~T}_{\mathrm{A}}\) & Operating free-air temperature & -55 & 16 \\
\hline
\end{tabular}
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline PARAMETER & \multicolumn{2}{|r|}{TEST CONDITIONS} & MIN & TYP \(\ddagger\) & MAX & UNIT \\
\hline \(\mathrm{V}_{\mathrm{OH}}\) & \(\mathrm{V}_{C C}=4.5 \mathrm{~V}\), & \(\mathrm{I}_{\mathrm{OH}}=-8 \mathrm{~mA}\) & 2.4 & & & V \\
\hline V OL & \(\mathrm{V}_{C C}=4.5 \mathrm{~V}\), & \(\mathrm{l}^{\mathrm{OL}}=16 \mathrm{~mA}\) & & & 0.5 & V \\
\hline 1 & \(\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}\), & \(\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}\) or 0 V & & & \(\pm 5\) & \(\mu \mathrm{A}\) \\
\hline loz & \(\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}\), & \(\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {cc }}\) or 0 V & & & \(\pm 5\) & \(\mu \mathrm{A}\) \\
\hline \multirow[b]{2}{*}{Icc§} & \multicolumn{2}{|l|}{\(\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}\) or 0 V} & & & 400 & \(\mu \mathrm{A}\) \\
\hline & One input at 3.4 V, & Other inputs at \(\mathrm{V}_{\text {CC }}\) or GND & & & 1 & mA \\
\hline \(\mathrm{C}_{i}\) & \(\mathrm{V}_{1}=0 \mathrm{~V}\), & \(\mathrm{f}=1 \mathrm{MHz}\) & & 4 & & pF \\
\hline \(\mathrm{C}_{0}\) & \(\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}\), & \(\mathrm{f}=1 \mathrm{MHz}\) & & 8 & & pF \\
\hline
\end{tabular}

\footnotetext{
\(\ddagger\) All typical values are at \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}\).
§ICC tested with outputs open
}
timing requirements (see Figures 1 through 8)


\footnotetext{
\(\dagger\) To permit the clock pulse to be utilized for reset purposes
}
switching characteristics over recommended operating free-air temperature range (see Figures 9 and 10)
\begin{tabular}{|c|c|c|c|c|c|}
\hline PARAMETER & \multirow[t]{2}{*}{FROM (INPUT)} & \multirow[t]{2}{*}{TO (OUTPUT)} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\
& C_{L}=50 \mathrm{pF}, \\
& R_{L}=500 \Omega, \\
& T_{A}=-55^{\circ} \mathrm{C} \text { to } 125^{\circ} \mathrm{C}
\end{aligned}
\]} & \multirow[t]{2}{*}{UNIT} \\
\hline & & & MIN & MAX & \\
\hline \(f_{\text {max }}\) & WRTCLK or RDCLK & & 28.5 & & MHz \\
\hline tpd & \multirow[b]{2}{*}{RDCLK \(\uparrow\)} & \multirow[t]{2}{*}{Any Q} & 3 & 20 & \multirow[t]{2}{*}{ns} \\
\hline \(t_{\text {pd }}{ }^{\dagger}\) & & & & & \\
\hline \(t_{\text {pd }}\) & WRTCLK \(\uparrow\) & IR & 1 & 14 & ns \\
\hline tpd & RDCLK \(\uparrow\) & OR & 1 & 14 & ns \\
\hline \multirow[b]{2}{*}{\({ }^{\text {tpd }}\)} & WRTCLK个 & \multirow[t]{2}{*}{AF/AE} & 5 & 24 & \multirow[t]{2}{*}{ns} \\
\hline & RDCLK \(\uparrow\) & & 5 & 24 & \\
\hline tPLH & WRTCLK \(\uparrow\) & \multirow[t]{2}{*}{HF} & 5 & 23 & \multirow[b]{2}{*}{ns} \\
\hline tPHL & RDCLK \(\uparrow\) & & 5 & 23 & \\
\hline tpLH & \multirow[t]{2}{*}{RESET \(\downarrow\)} & AF/AE & 2 & 23 & \multirow[t]{2}{*}{ns} \\
\hline tphL & & HF & 3 & 25 & \\
\hline ten & \multirow[t]{2}{*}{OE} & \multirow[t]{2}{*}{Any Q} & 1 & 11 & \multirow[t]{2}{*}{ns} \\
\hline \(\mathrm{t}_{\text {dis }}\) & & & 1 & 14 & \\
\hline
\end{tabular}
\(\dagger\) This parameter is measured with \(\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}\) (see Figure 5).
operating characteristics, \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
\begin{tabular}{|l|c|c|c|c|}
\hline PARAMETER & TEST CONDITIONS & TYP & UNIT \\
\hline\(C_{p d} \quad\) Power dissipation capacitance per 1K bits & \(\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \quad \mathrm{f}=5 \mathrm{MHz}\) & 65 & pF \\
\hline
\end{tabular}

\section*{TYPICAL CHARACTERISTICS}


\section*{calculating power dissipation}

The maximum power dissipation ( \(\mathrm{P}_{\mathrm{T}}\) ) of the SN54ACT7811 can be calculated by:
\[
P_{T}=V_{c c} \times\left[l_{c c}+\left(N \times \Delta l_{c c} \times d c\right)\right]+\Sigma\left(C_{p d} \times V_{C C}{ }^{2} \times f_{i}\right)+\Sigma\left(C_{L} \times V_{c c^{2}} \times f_{0}\right)
\]

Where:
ICC = power-down ICC maximum
\(\mathrm{N}=\) number of inputs driven by a TTL device
\(\Delta{ }^{C C C}=\) increase in supply current
dc \(=\) duty cycle of inputs at a TTL high level of 3.4 V
\(\mathrm{C}_{\mathrm{pd}}=\) power dissipation capacitance
\(C_{L}=\) output capacitive load
\(f_{i}=\) data input frequency
\(\mathrm{f}_{0}=\) data output frequency

\section*{APPLICATION INFORMATION}

\section*{expanding the SN54ACT7811}

The SN54ACT7811 is expandable in width and depth. Expanding in word depth offers special timing considerations:
- After the first data word is loaded into the FIFO, the word is unloaded, and the OR output goes high after \((N \times 3)\) RDCLK cycles, where \(N\) is the number of devices used in depth expansion.
- After the FIFO is filled, the IR output goes low, the first word is unloaded, and the IR is driven high after ( N \(\times 2\) ) write clock cycles, where \(N\) is the number of devices used in depth expansion.


Figure 7. Word-Depth Expansion: 2048 Words \(\times 18\) Bits, \(\mathbf{N}=2\)


Figure 8. Word-Width Expansion: 1024 Words \(\times 36\) Bits

\section*{PARAMETER MEASUREMENT INFORMATION}


Figure 9. Standard CMOS Outputs


LOAD CIRCUIT
VOLTAGE WAVEFORMS
\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{PARAMETER} & R1, R2 & \(C_{L} \dagger\) & S1 \\
\hline \multirow[b]{2}{*}{\(t_{\text {en }}\)} & tPZH & \multirow[t]{2}{*}{\(500 \Omega\)} & \multirow[t]{2}{*}{50 pF} & Open \\
\hline & tpZL & & & Closed \\
\hline \multirow[b]{2}{*}{\({ }^{\text {t }}\) dis} & tphz & \multirow{2}{*}{\(500 \Omega\)} & \multirow[b]{2}{*}{50 pF} & Open \\
\hline & tpLZ & & & Closed \\
\hline \multicolumn{2}{|l|}{\(t_{\text {pd }}\)} & \(500 \Omega\) & 50 pF & Open \\
\hline
\end{tabular}
\(\dagger\) Includes probe and test fixture capacitance
Figure 10. 3-State Outputs (Any Q)

Member of the Texas Instruments Widebus \({ }^{\text {TM }}\) Family
- Independent Asynchronous Inputs and Outputs
- Read and Write Operations Can Be Synchronized to Independent System Clocks
- Programmable Almost-Full/Almost-Empty Flag
- Pin-to-Pin Compatible With SN74ACT7882, SN74ACT7884, and SN74ACT7811
- Input-Ready, Output-Ready, and Half-Full
- Cascadable In Word Width and/or Word Depth
- Fast Access Times of 13 ns With a 50-pF Load
- High Output Drive for Direct Bus Interface
- Released as DESC SMD (Standard Microcircuit Drawing) 5962-9562701NXD
- Qualified as a Military Plastic Device Per MIL-PRF-38535 (QML)
- Available in a Space-Saving 80-Pin Shrink Quad Flat (PN) Package Flags

PN PACKAGE \(\dagger\)
(TOP VIEW)
\begin{tabular}{|c|c|c|}
\hline \multicolumn{3}{|c|}{} \\
\hline & 8079787776757473727170696867666564636261 & \\
\hline NC - & 1 ( 60 & \(\mathrm{V}_{\mathrm{CC}}\) \\
\hline GND &  & \(\mathrm{V}_{\mathrm{CC}}\) \\
\hline GND \({ }^{\text {a }}\) & 3 ( 58 & NC \\
\hline Q16 & 4 ( 57 & Q3 \\
\hline Q17 &  & Q2 \\
\hline \(\mathrm{V}_{\mathrm{Cc}}\) & 6 . 55 & GND \\
\hline OR & 7 : 54 & Q1 \\
\hline GND & 8 ( 53 & Q0 \\
\hline \(\mathrm{V}_{\mathrm{CC}}\) & 9 . 52 & \(V_{C C}\) \\
\hline RESET &  & ] HF \\
\hline OE & 11 - 50 & IR \\
\hline RDEN2 & 12 ( 49 & GND \\
\hline RDEN1 & 13 ( 48 & GND \\
\hline RDCLK & 14 ( 47 & AF/AE \\
\hline GND & 15 ( 46 & \(\mathrm{V}_{\mathrm{CC}}\) \\
\hline D17 & 16 - 45 & WRTEN2 \\
\hline D16 & 17 ( 44 & WRTEN1 \\
\hline D15 & 18 ( 43 & WRTCLK \\
\hline NC & 19 ( 42 & GND \\
\hline NC & 20 - 41 & NC \\
\hline \multicolumn{3}{|c|}{2122232425262728293031323334353637383940} \\
\hline \multicolumn{3}{|c|}{} \\
\hline
\end{tabular}

Nc - No internal connection
\(\dagger\) For packaging options other than the PN package, please contact your nearest TI field sales office or the factory.

\section*{description}

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The SN54ACT7881 is organized as \(1024 \times 18\) bits. The SN54ACT7881 processes data at rates up to 50 MHz and access times of 13 ns in a bit-parallel format. Data outputs are noninverting with respect to the data inputs. Expansion is easily accomplished in both word width and word depth.
The SN54ACT7881 has normal input-bus to output-bus asynchronous operation. The special enable circuitry adds the ability to synchronize independent reads and writes to their respective system clocks.

The SN54ACT7881 is characterized for operation from \(-55^{\circ} \mathrm{C}\) to \(125^{\circ} \mathrm{C}\).

\section*{logic symbol \(\dagger\)}

\(\dagger\) This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

\section*{functional block diagram}


\section*{Terminal Functions}
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{2}{|r|}{TERMINAL} & & \multirow{2}{*}{DESCRIPTION} \\
\hline NAME & NO. & \(1 / 0\) & \\
\hline AF/AE & 47 & 0 & \begin{tabular}{l}
Almost-full/almost-empty flag. The AF/AE boundary is defined by the almost-full/almost-empty offset value (X). This value can be programmed during reset or the default value of 256 can be used. AF/AE is high when the FIFO contains \((X+1)\) or less words or \((1025-X)\) or more words. AF/AE is low when the FIFO contains between \((X+2)\) and ( \(1024-X\) ) words. \\
Programming procedure for AF/AE - The almost-full/almost-empty flag is programmed during each reset cycle. The almost-full/almost-empty offset value \((X)\) is either a user-defined value or the default of \(X=256\). Instructions to program AF/AE using both methods are as follows: \\
User-defined \(X\) \\
Step 1: Take \(\overline{D A F}\) from high to low. \\
Step 2: If \(\overline{R E S E T}\) is not already low, take \(\overline{\text { RESET low. }}\) \\
Step 3: With \(\overline{D A F}\) held low, take \(\overline{R E S E T}\) high. This defines the AF/AE using \(X\). \\
Step 4: To retain the current offset for the next reset, keep \(\overline{\mathrm{DAF}}\) low. \\
Default \(X\) \\
To redefine AF/AE using the default value of \(X=256\), hold \(\overline{\mathrm{DAF}}\) high during the reset cycle.
\end{tabular} \\
\hline \(\overline{\text { DAF }}\) & 39 & 1 & Define-almost-full. The high-to-low transition of \(\overline{\mathrm{DAF}}\) stores the binary value of data inputs as the almost-full/almost-empty offset value ( \(X\) ). With \(\overline{D A F}\) held low, a low pulse on \(\overline{\operatorname{RESET}}\) defines the almost-full/almost-empty (AF/AE) flag using \(X\). \\
\hline D0-D17 & \[
\begin{gathered}
18-16,27-22, \\
29,38-31
\end{gathered}
\] & 1 & Data inputs for 18 -bit-wide data to be stored in the memory. A high-to-low transition of \(\overline{\mathrm{DAF}}\) captures data for the almost-empty/almost-full offset (X) from D8-D0. \\
\hline HF & 51 & 0 & Half-full flag. HF is high when the FIFO contains 512 or more words and is low when the number of words in memory is less than half the depth of the FIFO. \\
\hline IR & 50 & 0 & Input-ready flag. IR is high when the FIFO is not full and low when the device is full. During reset, IR is driven low on the rising edge of the second WRTCLK pulse. IR is then driven high on the rising edge of the second WRTCLK pulse after RESET goes high. After the FIFO is filled and IR is driven low, IR is driven high on the second WRTCLK pulse after the first valid read. \\
\hline OE & 11 & 1 & Output enable. The Q0-Q17 outputs are in the high-impedance state when OE is low. OE must be high before the rising edge of RDCLK to read a word from memory. \\
\hline OR & 7 & 0 & Output-ready flag. OR is high when the FIFO is not empty and low when the FIFO is empty. During reset, OR is set low on the rising edge of the third RDCLK pulse. OR is set high on the rising edge of the third RDCLK pulse to occur after the first word is written into the FIFO. OR is set low on the rising edge of the first RDCLK pulse after the last word is read. \\
\hline Q0-Q17 & \[
\begin{gathered}
4,5,53,54,56 \\
57,61,64,65 \\
67,68,70,71,73 \\
74,77,78,80
\end{gathered}
\] & 0 & Data outputs. The first data word to be loaded into the FIFO is moved to Q0-Q17 on the rising edge of the third RDCLK pulse to occur after the first valid write. RDEN1 and RDEN2 do not affect this operation. Following data is unloaded on the rising edge of RDCLK when RDEN1, RDEN2, OE, and OR are high. \\
\hline RDCLK & 14 & 1 & Read clock. Data is read out of memory on the low-to-high transition of RDCLK if OR, OE, RDEN1, and RDEN2 are high. RDCLK is a free-running clock and functions as the synchronizing clock for all data transiers out of the FIFO. OR is also driven synchronously with respect to RDCLK. \\
\hline RDEN1, RDEN2 & \[
\begin{aligned}
& 13 \\
& 12
\end{aligned}
\] & 1 & Read enable. RDEN1 and RDEN2 must be high before a rising edge on RDCLK to read a word out of memory. RDEN1 and RDEN2 are not used to read the first word stored in memory. \\
\hline RESET & 10 & 1 & Reset. A reset is accomplished by taking RESET low and generating a minimum of four RDCLK and WRTCLK cycles. This ensures that the internal read and write pointers are reset and that OR, HF, and IR are low, and AF/AE is high. The FIFO must be reset upon power up. With \(\overline{D A F}\) at a low level, a low pulse on RESET defines AF/AE using the almost-full/almost-empty offset value ( X ), where \(X\) is the value previously stored. With \(\overline{\text { DAF }}\) at a high level, a low-level pulse on RESET defines the \(A F / A E\) flag using the default value of \(X=256\). \\
\hline
\end{tabular}

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

\section*{CLOCKED FIRST-IN, FIRST-OUT MEMORY}

SGAS004 - AUGUST 1995
Terminal Functions (Continued)
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{2}{|r|}{TERMINAL} & \multirow[b]{2}{*}{1/0} & \multirow[b]{2}{*}{DESCRIPTION} \\
\hline NAME & NO. & & \\
\hline WRTCLK & 29 & 1 & Write clock. Data is written into memory on a low-to-high transition of WRTCLK if IR, WRTEN1, and WRTEN2 are high. WRTCLK is a free-running clock and functions as the synchronizing clock for all data transfers into the FIFO. IR is also driven synchronously with respect to WRTCLK. \\
\hline WRTEN1, WRTEN2 & \[
\begin{aligned}
& 30 \\
& 31
\end{aligned}
\] & 1 & Write enable. WRTEN1 and WRTEN2 must be high before a rising edge on WRTCLK for a word to be written into memory. WRTEN1 and WRTEN2 do not affect the storage of the almost-full/almostempty offset value (X). \\
\hline
\end{tabular}

\(\dagger \mathrm{X}\) is the binary value on D8-D0.
Figure 1. Reset Cycle: Define AF/AE Flag Using a Programmed Value of \(X\)


Figure 2. Reset Cycle: Define AFIAE Flag Using the Default Value of \(X=\mathbf{2 5 6}\)


Figure 3. Write Cycle


Figure 4. Read Cycle

\section*{CLOCKED FIRST-IN, FIRST-OUT MEMORY}

SGAS004 - AUGUST 1995

\section*{absolute maximum ratings over operating free-air temperature range (unless otherwise noted) \(\dagger\)}
\[
\begin{aligned}
& \text { Supply voltage range, } \mathrm{V}_{\mathrm{CC}} \text {. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . }-0.5 \mathrm{~V} \text { to } 7 \mathrm{~V}
\end{aligned}
\]
\[
\begin{aligned}
& \text { Voltage applied to a disabled 3-state output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . } 5.5 \mathrm{~V} \\
& \text { Operating free-air temperature range, } \mathrm{T}_{\mathrm{A}} \text {. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . }-55^{\circ} \mathrm{C} \text { to } 125^{\circ} \mathrm{C} \\
& \text { Storage temperature range, } \mathrm{T}_{\text {stg }} \text {. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . }-65^{\circ} \mathrm{C} \text { to } 150^{\circ} \mathrm{C}
\end{aligned}
\]
\(\dagger\) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
recommended operating conditions
\begin{tabular}{|ll|r|c|}
\hline & & MIN & MAX \\
\hline \(\mathrm{V}_{\mathrm{CC}}\) & Uupply voltage & 4.5 & 5.5 \\
\hline \(\mathrm{~V}_{\mathrm{IH}}\) & High-level input voltage & 2 & V \\
\hline \(\mathrm{~V}_{\mathrm{IL}}\) & Low-level input voltage & V \\
\hline OH & High-level output current & 0.8 & V \\
\hline \(\mathrm{IOL}^{\mathrm{OL}}\) & Low-level output current & -8 & mA \\
\hline \(\mathrm{~T}_{\mathrm{A}}\) & Operating free-air temperature & 16 & mA \\
\hline
\end{tabular}
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|}
\hline PARAMETER & \multicolumn{2}{|c|}{TEST CONDITIONS} & MIN & TYP¥ & UNIT \\
\hline \(\mathrm{V}_{\mathrm{OH}}\) & \(\mathrm{V}_{C C}=4.5 \mathrm{~V}\), & \(\mathrm{IOH}=-8 \mathrm{~mA}\) & 2.4 & & V \\
\hline VOL & \(\mathrm{V}_{C C}=4.5 \mathrm{~V}\), & \(\mathrm{IOL}=16 \mathrm{~mA}\) & & & V \\
\hline 1 & \(\mathrm{V}_{C C}=5.5 \mathrm{~V}\), & \(\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}\) or 0 & & & \(\mu \mathrm{A}\) \\
\hline IOz & \(\mathrm{V}_{C C}=5.5 \mathrm{~V}\), & \(\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}\) or 0 & & & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{1 CCS} & \multicolumn{2}{|l|}{\(\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}-0.2 \mathrm{~V}\) or 0} & & & \(\mu \mathrm{A}\) \\
\hline & One input at 3.4 V , & Other inputs at \(\mathrm{V}_{\text {CC }}\) or GND & & & mA \\
\hline \(\mathrm{C}_{i}\) & \(V_{1}=0\), & \(\mathrm{f}=1 \mathrm{MHz}\) & & 4 & pF \\
\hline \(\mathrm{C}_{0}\) & \(\mathrm{V}_{\mathrm{O}}=0\), & \(\mathrm{f}=1 \mathrm{MHz}\) & & 8 & pF \\
\hline
\end{tabular}
\(\ddagger\) All typical values are at \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
§ICC tested with outputs open
timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Figures 1 through 4)

* These parameters are not production tested on product compliant to MIL-PRF-38535.
\(\dagger\) To permit the clock pulse to be utilized for reset purposes
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, \(\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}\) (unless otherwise noted) (see Figures 7 and 8)
\begin{tabular}{|c|c|c|c|c|c|}
\hline PARAMETER & FROM (INPUT) & TO (OUTPUT) & MIN & MAX & UNIT \\
\hline \(f_{\text {max }}\) & WRTCLK or RDCLK & & 50 & & MHz \\
\hline \(\mathrm{t}_{\mathrm{pd}}\) & \multirow[b]{2}{*}{RDCLK \(\uparrow\)} & \multirow[b]{2}{*}{Any Q} & 3 & 13 & \multirow[b]{2}{*}{ns} \\
\hline \(t_{\text {pd }}{ }^{\ddagger}\) & & & & & \\
\hline \(t_{\text {pd }}\) & WRTCLK \(\uparrow\) & IR & 2 & 9.5 & \multirow[b]{2}{*}{ns} \\
\hline \(t_{\text {pd }}\) & RDCLK \(\uparrow\) & OR & 2 & 9.5 & \\
\hline \multirow[b]{2}{*}{\(t_{\text {pd }}\)} & WRTCLK \(\uparrow\) & \multirow[b]{2}{*}{AF/AE} & 6 & 19 & \multirow[b]{2}{*}{ns} \\
\hline & RDCLK \(\uparrow\) & & 6 & 19 & \\
\hline tPLH & WRTCLK \(\uparrow\) & \multirow[b]{2}{*}{HF} & 6 & 17 & \multirow[b]{2}{*}{ns} \\
\hline tphL & RDCLK \(\uparrow\) & & 6 & 17 & \\
\hline tPLH & \multirow[t]{2}{*}{\(\overline{\text { RESET }} \downarrow\)} & AF/AE & 3 & 17 & \multirow[b]{2}{*}{ns} \\
\hline tpHL & & HF & 3 & 19 & \\
\hline \(\mathrm{t}_{\text {en }}\) & \multirow[t]{2}{*}{OE} & \multirow[t]{2}{*}{Any Q} & 2 & 11 & \multirow[t]{2}{*}{ns} \\
\hline \(t_{\text {dis }}\) & & & 2 & 14 & \\
\hline
\end{tabular}
\(\ddagger\) This parameter is measured with \(\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}\) (see Figure 5).
operating characteristics, \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
\begin{tabular}{|l|c|c|c|c|}
\hline & PARAMETER & TEST CONDITIONS & TYP & UNIT \\
\hline \(\mathrm{C}_{\mathrm{pd}}\) & Power dissipation capacitance per 1 K bits & \(\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \quad \mathrm{f}=5 \mathrm{MHz}\) & 65 & pF \\
\hline
\end{tabular}

TYPICAL CHARACTERISTICS


Figure 5

\section*{TYPICAL CHARACTERISTICS}


Figure 6

\section*{calculating power dissipation}

The maximum power dissipation ( \(\mathrm{P}_{\mathrm{T}}\) ) of the SN54ACT7881 can be calculated by:
\[
P_{T}=V_{C C} \times\left[l_{C C}+\left(N \times \Delta l_{C C} \times d c\right)\right]+\sum\left(C_{p d} \times V_{C C}{ }^{2} \times f_{i}\right)+\Sigma\left(C_{L} \times V_{C C^{2}} \times f_{0}\right)
\]
where:
\begin{tabular}{ll}
ICC & \(=\) power-down ICC maximum \\
N & \(=\) number of inputs driven by a TTL device \\
\(\Delta \mathrm{l}_{\mathrm{CC}}\) & \(=\) increase in supply current \\
dc & \(=\) duty cycle of inputs at a TTL high level of 3.4 V \\
\(\mathrm{C}_{\text {pd }}\) & \(=\) power dissipation capacitance \\
\(\mathrm{C}_{\mathrm{L}}\) & \(=\) output capacitive load \\
\(\mathrm{f}_{\mathrm{i}}\) & \(=\) data input frequency \\
\(\mathrm{f}_{\mathrm{O}}\) & \(=\) data output frequency
\end{tabular}

PARAMETER MEASUREMENT INFORMATION


LOAD CIRCUIT
Figure 7. Standard CMOS Outputs


VOLTAGE WAVEFORMS
\begin{tabular}{|c|c|c|c|c|}
\hline PARAMETER & IOL & IOH & \(V_{\text {Load }}\) & \[
\begin{gathered}
C_{L} \dagger \\
\text { (typical) }
\end{gathered}
\] \\
\hline tPZH & 8 mA & 8 mA & 0 V & 20 pF \\
\hline tpZL & 8 mA & 8 mA & 3.5 V & 20 pF \\
\hline tPHZ & 8 mA & 8 mA & 1.5 V & 20 pF \\
\hline tplz & 8 mA & 8 mA & 1.5 V & 20 pF \\
\hline tPD & 16 mA & 8 mA & 1.5 V & 20 pF \\
\hline
\end{tabular}
\(\dagger\) Includes probe and test-fixture capacitance
Figure 8. 3-State Outputs (Any Q)

\section*{APPLICATION INFORMATION}

\section*{expanding the SN54ACT7881}

The SN54ACT7881 is expandable in both word width and word depth. Word-depth expansion is accomplished by connecting the devices in series such that data flows through each device in the chain. Figure 9 shows two SN54ACT7881 devices configured for word-depth expansion. The common clock between the devices can be tied to either the write clock (WRTCLK) of the first device or the read clock (RDCLK) of the last device. The output-ready flag (OR) of the previous device and the input-ready flag (IR) of the next device maintain data flow to the last device in the chain whenever space is available.
Figure 10 shows two SN54ACT7881 devices in word-width expansion. Word-width expansion is accomplished by simply connecting all common control signals between the devices and creating composite input-ready (IR) and output-ready (OR) signals. The almost-full/almost-empty flag (AF/AE) and half-full flag (HF) can be sampled from any one device. Word-depth expansion and word-width expansion can be used together.


Figure 9. Word-Depth Expansion: 2048/4096/8192 Words \(\times 18\) Bits, \(\mathrm{N}=2\)


Figure 10. Word-Width Expansion: 1024 Words \(\times 36\) Bits
- Free-Running CLKA and CLKB Can Be Asynchronous or Coincident
- Two Independent \(64 \times 36\) Clocked FIFOs Buffering Data in Opposite Directions
- Mailbox Bypass Register for Each FIFO
- Dynamic Port-B Bus Sizing of 36 Bits (Long Word), 18 Bits (Word), and 9 Bits (Byte)
- Selection of Big- or Little-Endian Format for Word and Byte Bus Sizes
- Three Modes of Byte-Order Swapping on Port B
- Almost-Full and Almost-Empty Flags
- Microprocessor Interface Control Logic
- \(\overline{E F A}, \overline{F F A}, \overline{A E A}\), and \(\overline{A F A}\) Flags Synchronized by CLKA
- \(\overline{\mathrm{EFB}}, \overline{\mathrm{FFB}}, \overline{\mathrm{AEB}}\), and \(\overline{\mathrm{AFB}}\) Flags Synchronized by CLKB
- Passive Parity Checking on Each Port
- Parity Generation Can Be Selected for Each Port
- Low-Power Advanced BiCMOS Technology
- Supports Clock Frequencies up to 50 MHz
- Fast Access Times of 12 ns
- PCB Package Released as DESC SMD (Standard Microcircuit Drawing) 5962-9560901NXD
- PCB Package Qualified as a Military Plastic Device Per MIL-PRF-38535 (QML)
- Package Options Include Space-Saving 120-Pin Thin Quad Flat (PCB) and 132-Pin Ceramic Pin Grid Array (GB) Packages

\section*{description}

The SN54ABT3614 is a high-speed, low-power BiCMOS bidirectional clocked FIFO memory. It supports clock frequencies up to 50 MHz and has read-access times as fast as 12 ns . Two independent \(64 \times 36\) dual-port SRAM FIFOs in this device buffer data in opposite directions. Each FIFO has flags to indicate empty and full conditions and two programmable flags (almost full and almost empty) to indicate when a selected number of words is stored in memory. FIFO data on port B can be input and output in 36 -bit, 18 -bit, and 9 -bit formats with a choice of big- or little-endian configurations. Three modes of byte-order swapping are possible with any bus-size selection. Communication between each port can bypass the FIFOs via two 36-bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. Parity is checked passively on each port and can be ignored if not desired. Parity generation can be selected for data read from each port.
The SN54ABT3614 is a clocked FIFO, which means each port employs a synchronous interface. All data transfers through a port are gated to the low-to-high transition of a continuous (free-running) port clock by enable signals. The continuous clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses controlled by a synchronous interface.
The full flag and almost-full flag of a FIFO are two-stage synchronized to the port clock that writes data to its array. The empty flag and almost-empty flag of a FIFO are two-stage synchronized to the port clock that reads data from its array.
The SN54ABT3614 is characterized for operation from \(-55^{\circ} \mathrm{C}\) to \(125^{\circ} \mathrm{C}\).

PCB PACKAGE
(TOP VIEW)


\section*{GB PACKAGE \\ (TOP VIEW)}


Terminal Assignments
\begin{tabular}{|c|c|c|c|c|c|}
\hline TERMINAL & NAME & TERMINAL & NAME & TERMINAL & NAME \\
\hline A01 & FFA & B07 & RST & C13 & B0 \\
\hline A02 & CLKA & B08 & SW1 & C14 & B3 \\
\hline A03 & PGA & B09 & SIZO & D01 & GND \\
\hline A04 & GND & B10 & PEFB & D02 & A2 \\
\hline A05 & \(\overline{\mathrm{MBF}} 2\) & B11 & W/RB & D03 & AO \\
\hline A06 & FSO & B12 & \(\overline{\text { CSB }}\) & D12 & EFB \\
\hline A07 & ODD/EVEN & B13 & GND & D13 & GND \\
\hline A08 & SW0 & B14 & B1 & D14 & B5 \\
\hline A09 & SIZ1 & C01 & A1 & E01 & A5 \\
\hline A10 & GND & C02 & EFA & E02 & A4 \\
\hline A11 & \(\mathrm{V}_{\text {CC }}\) & C03 & GND & E03 & A3 \\
\hline A12 & CLKB & C04 & \(\overline{\text { CSA }}\) & E12 & B2 \\
\hline A13 & FFB & C05 & W/ \(\overline{\mathrm{RA}}\) & E13 & B4 \\
\hline A14 & \(\overline{\text { AEB }}\) & C06 & MBA & E14 & B6 \\
\hline B01 & \(\overline{\text { AEA }}\) & C07 & GND & F01 & A7 \\
\hline B02 & AFA & C08 & \(\overline{\text { BE }}\) & F02 & \(V_{C C}\) \\
\hline B03 & ENA & C09 & \(\overline{\text { MBF1 }}\) & F03 & A6 \\
\hline B04 & \(\mathrm{V}_{\text {CC }}\) & C10 & PGB & F12 & \(\mathrm{V}_{\mathrm{CC}}\) \\
\hline B05 & \(\overline{\text { PEFA }}\) & C11 & ENB & F13 & B7 \\
\hline B06 & FS1 & C12 & \(\overline{\text { AFB }}\) & F14 & B8 \\
\hline
\end{tabular}

Terminal Assignments (Continued)
\begin{tabular}{|cc|cc|cc|}
\hline TERMINAL & NAME & TERMINAL & NAME & TERMINAL & NAME \\
\hline G01 & A8 & L01 & A15 & N05 & VCC \\
\hline G02 & A9 & L02 & A18 & N06 & A32 \\
\hline G03 & GND & L03 & A21 & N07 & A34 \\
\hline G12 & B10 & L12 & GND & N08 & B35 \\
\hline G13 & GND & L13 & B19 & N09 & GND \\
\hline G14 & B9 & L14 & B18 & N10 & VCC \\
\hline H01 & VCC & M01 & A17 & N11 & B28 \\
\hline H02 & A11 & M02 & GND & N12 & B26 \\
\hline H03 & A10 & M03 & VCC & N13 & VCC \\
\hline H12 & B11 & M04 & A26 & N14 & B22 \\
\hline H13 & VCC & M05 & A29 & O01/P01 & A22 \\
\hline H14 & B12 & M06 & A31 & O02/P02 & A24 \\
\hline J01 & A12 & M07 & A35 & O03/P03 & GND \\
\hline J02 & A13 & M08 & GND & O04/P04 & A28 \\
\hline J03 & A14 & M09 & B32 & O05/P05 & A30 \\
\hline J12 & GND & M10 & B27 & O06/P06 & GND \\
\hline J13 & B14 & M11 & B25 & O07/P07 & A33 \\
\hline J14 & B13 & M12 & B23 & O08/P08 & B34 \\
\hline K01 & GND & M13 & B21 & O09/P09 & B33 \\
\hline K02 & A16 & M14 & B20 & O10/P10 & B31 \\
\hline K03 & A19 & N01 & A20 & O11/P11 & B30 \\
\hline K12 & B17 & N02 & A23 & O12/P12 & B29 \\
\hline K13 & B16 & N03 & A25 & O13/P13 & GND \\
\hline K14 & B15 & N04 & A27 & O14/P14 & B24 \\
\hline
\end{tabular}

\section*{functional block diagram}


Terminal Functions
\begin{tabular}{|c|c|c|}
\hline PIN NAME & 1/0 & DESCRIPTION \\
\hline A0-A35 & 1/O & Port-A data. The 36-bit bidirectional data port for side A. \\
\hline \(\overline{\text { AEA }}\) & \[
\begin{array}{|c}
\mathrm{O} \\
\text { (port A) }
\end{array}
\] & Port-A almost-empty flag. Programmable almost-empty flag synchronized to CLKA. \(\overline{A E A}\) is low when the number of 36-bit words in FIFO2 is less than or equal to value in offset register X. \\
\hline \(\overline{\text { AEB }}\) & (port B) & Port-B almost-empty flag. Programmable almost-empty flag synchronized to CLKB. \(\overline{\mathrm{AEB}}\) is low when the number of 36 -bit words in FIFO1 is less than or equal to value in offset register X. \\
\hline \(\overline{\text { AFA }}\) & \[
\begin{gathered}
\mathrm{O} \\
(\text { port A) }
\end{gathered}
\] & Port-A almost-full flag. Programmable almost-full flag synchronized to CLKA. \(\overline{\text { AFA }}\) is low when the number of 36 -bit empty locations in FIFO1 is less than or equal to the value in offset register \(X\). \\
\hline \(\overline{\text { AFB }}\) & (port B) & Port-B almost-full flag. Programmable almost-full flag synchronized to CLKB. \(\overline{\mathrm{AFB}}\) is low when the number of 36 -bit empty locations in FIFO2 is less than or equal to the value in offset register \(X\). \\
\hline B0-B35 & 1/O & Port-B data. The 36-bit bidirectional data port for side B. \\
\hline \(\overline{\mathrm{BE}}\) & 1 & Big-endian select. Selects the bytes on port B used during byte or word data transfer. A low on \(\overline{\mathrm{BE}}\) selects the most significant bytes on B0-B35 for use, and a high selects the least significant bytes. \\
\hline CLKA & 1 & Port-A clock. CLKA is a continuous clock that synchronizes all data transfers through port A and can be asynchronous or coincident to CLKB. EFA, \(\overline{F F A}, \overline{A F A}\), and \(\overline{A E A}\) are synchronized to the low-to-high transition of CLKA. \\
\hline CLKB & 1 & Port-B clock. CLKB is a continuous clock that synchronizes all data transfers through port B and can be asynchronous or coincident to CLKA. Port-B byte swapping and data port sizing operations are also synchronous to the low-to-high transition of CLKB. \(\overline{\mathrm{EFB}}, \overline{\mathrm{FFB}}, \overline{\mathrm{AFB}}\), and \(\overline{\mathrm{AEB}}\) are synchronized to the low-to-high transition of CLKB. \\
\hline \(\overline{\mathrm{CSA}}\) & 1 & Port-A chip select. \(\overline{C S A}\) must be low to enable a low-to-high transition of CLKA to read or write data on port A. The AO-A35 outputs are in the high-impedance state when CSA is high. \\
\hline \(\overline{\text { CSB }}\) & 1 & Port-B chip select. \(\overline{C S B}\) must be low to enable a low-to-high transition of CLKB to read or write data on port \(B\). The B0-B35 outputs are in the high-impedance state when CSB is high. \\
\hline \(\overline{E F A}\) & \[
\underset{(\text { port A) }}{\mathrm{O}}
\] & Port-A empty flag. EFA is synchronized to the low-to-high transition of CLKA. When EFA is low, FIFO2 is empty and reads from its memory are disabled. Data can be read from FIFO2 to the output register when EFA is high. EFA is forced low when the device is reset and is set high by the second low-to-high transition of CLKA after data is loaded into empty FIFO2 memory. \\
\hline \(\overline{E F B}\) & \[
\underset{(\text { port B) }}{\mathrm{O}}
\] & Port-B empty flag. \(\overline{E F B}\) is synchronized to the low-to-high transition of CLKB. When EFB is low, FIFO1 is empty and reads from its memory are disabled. Data can be read from FIFO1 to the output register when \(\overline{\mathrm{EFB}}\) is high. \(\overline{\mathrm{EFB}}\) is forced low when the device is reset and is set high by the second low-to-high transition of CLKB after data is loaded into empty FIFO1 memory. \\
\hline ENA & 1 & Port-A enable. ENA must be high to enable a low-to-high transition of CLKA to read or write data on port A. \\
\hline ENB & 1 & Port-B enable. ENB must be high to enable a low-to-high transition of CLKB to read or write data on port B. \\
\hline \(\overline{\text { FFA }}\) & \[
\underset{(\text { port A) }}{\mathrm{O}}
\] & Port-A full flag. \(\overline{\text { FFA }}\) is synchronized to the low-to-high transition of CLKA. When \(\overline{\text { FFA }}\) is low, FIFO1 is full and writes to its memory are disabled. \(\overline{\text { FFA }}\) is forced low when the device is reset and is set high by the second low-to-high transition of CLKA after reset. \\
\hline \(\overline{\text { FFB }}\) & (port B) & Port-B full flag. \(\overline{F F B}\) is synchronized to the low-to-high transition of CLKB. When \(\overline{\mathrm{FFB}}\) is low, FIFO2 is full and writes to its memory are disabled. \(\overline{\mathrm{FFB}}\) is forced low when the device is reset and is set high by the second low-to-high transition of CLKB after reset. \\
\hline FS1, FS0 & 1 & Flag offset selects. The low-to-high transition of \(\overline{\text { RST }}\) latches the values of FSO and FS1, which selects one of four preset values for the almost-empty flag and almost-full flag offset. \\
\hline MBA & 1 & Port-A mailbox select. A high level on MBA chooses a mailbox register for a port-A read or write operation. When the A0-A35 outputs are active, a high level on MBA selects data from the mail2 register for output and a low level selects FIFO2 output register data for output. \\
\hline \(\overline{\text { MBF1 }}\) & 0 & Mail1 register flag. \(\overline{\mathrm{MBF}}\) is set low by the low-to-high transition of CLKA that writes data to the mail1 register. Writes to the mail1 register are inhibited while \(\overline{\text { MBF1 }}\) is low. \(\overline{\text { MBF1 }}\) is set high by a low-to-high transition of CLKB when a port-B read is selected and both \(\mathrm{SIZ1}\) and SIZO are high. \(\overline{\mathrm{MBF}}\) is set high when the device is reset. \\
\hline \(\overline{\text { MBF2 }}\) & 0 & Mail2 register flag. \(\overline{\text { MBF2 }}\) is set low by the low-to-high transition of CLKB that writes data to the mail2 register. Writes to the mail2 register are inhibited while \(\overline{M B F 2}\) is low. \(\overline{M B F 2}\) is set high by a low-to-high transition of CLKA when a port-A read is selected and MBA is high. \(\overline{\text { MBF2 }}\) is set high when the device is reset. \\
\hline
\end{tabular}

Terminal Functions (Continued)
\begin{tabular}{|c|c|c|}
\hline PIN NAME & 1/0 & DESCRIPTION \\
\hline \[
\frac{\text { ODD }}{\text { EVEN }}
\] & 1 & Odd/even parity select. Odd parity is checked on each port when ODD/EVEN is high and even parity is checked when ODD/EVEN is low. ODD/EVEN also selects the type of parity generated for each port if parity generation is enabled for a read operation. \\
\hline \(\overline{\text { PEFA }}\) & \[
\underset{\text { (port A) }}{\mathrm{O}}
\] & \begin{tabular}{l}
Port-A parity-error flag. When any byte applied to terminals A0-A35 fails parity, \(\overline{\text { PEFA }}\) is low. Bytes are organized as A0-A8, A9-A17, A18-A26, and A27-A35, with the most significant bit of each byte serving as the parity bit. The type of parity checked is determined by the state of ODD/EVEN. \\
The parity trees used to check the A0-A35 inputs are shared by the mail2 register to generate parity if parity generation is selected by PGA; therefore, if a mail2 read with parity generation is set up by having W/Z̄RA low, MBA high, and PGA high, the PEFA flag is forced high regardless of the state of the AO-A35 inputs.
\end{tabular} \\
\hline \(\overline{\text { PEFB }}\) & \[
\underset{\text { (port B) }}{\mathrm{O}}
\] & \begin{tabular}{l}
Port-B parity-erroo flag. When any valid byte applied to terminals \(B 0-B 35\) fails parity, \(\overline{P E F B}\) is low. Bytes are organized as B0-B8, B9-B17, B18-B26, and B27-B35, with the most significant bit of each byte serving as the parity bit. A byte is valid when it is used by the bus size selected for port \(B\). The type of parity checked is determined by the state of ODD/EVEN. \\
The parity trees used to check the B0-B35 inputs are shared by the mail1 register to generate parity if parity generation is selected by PGB; therefore, if a mail1 read with parity generation is set up by having W/ \(\overline{\mathrm{R}} \mathrm{B}\) low, SIZ1 and SIZO high, and PGB high, the \(\overline{P E F B}\) flag is forced high regardless of the state of the BO-B35 inputs.
\end{tabular} \\
\hline PGA & 1 & Port-A parity generation. Parity is generated for data reads from pert A when PGA is high. The type of parity generated is selected by the state of ODD/EVEN. Bytes are organized as A0-A8, A9-A17, A18-A26, and A27-A35. The generated parity bits are output in the most significant bit of each byte. \\
\hline PGB & 1 & Port-B parity generation. Parity is generated for data reads from port B when PGB is high. The type of parity generated is selected by the state of ODD/EVEN. Bytes are organized as B0-B8, B9-B17, B18-B26, and B27-B35. The generated parity bits are output in the most significant bit of each byte. \\
\hline \(\overline{\mathrm{RST}}\) & 1 & Reset. To reset the device, four low-to-high transitions of CLKA and four low-to-high transitions of CLKB must occur while \(\overline{\mathrm{RST}}\) is low. This sets \(\overline{\mathrm{AFA}}, \overline{\mathrm{AFB}}, \overline{\mathrm{MBF1}}\), and \(\overline{\mathrm{MBF2}}\) high and \(\overline{\mathrm{EFA}}, \overline{\mathrm{EFB}}, \overline{\mathrm{AEA}}, \overline{\mathrm{AEB}}, \overline{F F A}\), and \(\overline{\mathrm{FFB}}\) low. The low-to-high transition of RST latches the status of the FS1 and FSO inputs to select almost-full flag and almost-empty flag offset. \\
\hline SIZ0, SIZ1 & \[
\underset{\text { (port B) }}{1}
\] & Port-B bus-size selects. The low-to-high transition of CLKB latches the states of SIZO, SIZ1, and \(\overline{\mathrm{BE}}\), and the following low-to-high transition of CLKB implements the latched states as a port-B bus size. Port-B bus sizes can be long word, word, or byte. A high on both SIZ0 and SIZ1 accesses the mailbox registers for a port-B 36-bit write or read. \\
\hline SW0, SW1 & \[
\underset{\text { (port B) }}{1}
\] & Port-B byte-swap selects. At the beginning of each long word transfer, one of four modes of byte-order swapping is selected by SW0 and SW1. The four modes are no swap, byte swap, word swap, and byte-word swap. Byte-order swapping is possible with any bus-size selection. \\
\hline W/RA & 1 & Port-A write/read select. W/ \(\bar{R} A\) high selects a write operation and a low selects a read operation on port A for a low-to-high transition of CLKA. The AO-A35 outputs are in the high-impedance state when W/ \(\bar{R} A\) is high. \\
\hline W/ \(/\) R \(B\) & 1 & Port-B write/read select. W/ \(\bar{R} B\) high selects a write operation and a low selects a read operation on port B for a low-to-high transition of CLKB. The BO-B35 outputs are in the high-impedance state when W/ \(\overline{\mathrm{R}} \mathrm{B}\) is high. \\
\hline
\end{tabular}

\section*{detailed description}

\section*{reset}

The SN54ABT3614 is reset by taking the reset ( \(\overline{\mathrm{RST}}\) ) input low for at least four port-A clock (CLKA) and four port-B clock (CLKB) low-to-high transitions. The reset input can switch asynchronously to the clocks. A device reset initializes the internal read and write pointers of each FIFO and forces the full flags ( \(\overline{F F A}, \overline{\mathrm{FFB}}\) ) low, the empty flags ( \(\overline{\mathrm{EFA}}, \overline{\mathrm{EFB}}\) ) low, the almost-empty flags ( \(\overline{\mathrm{AEA}}, \overline{\mathrm{AEB}}\) ) low, and the almost-full flags ( \(\overline{\mathrm{AFA}}, \overline{\mathrm{AFB}}\) ) high. A reset also forces the mailbox flags ( \(\overline{\mathrm{MBF}} 1, \overline{\mathrm{MBF} 2}\) ) high. After a reset, \(\overline{\mathrm{FFA}}\) is set high after two low-to-high transitions of CLKA and \(\overline{F F B}\) is set high after two low-to-high transitions of CLKB. The device must be reset after power up before data is written to its memory.
A low-to-high transition on \(\overline{\text { RST }}\) loads the almost-full and almost-empty offse register \((\mathrm{X})\) with the value selected by the flag-select (FSO, FS1) inputs. The values that can be loaded into the register are shown in Table 1.
reset (continued)
Table 1. Flag Programming
\begin{tabular}{|c|c|c|c|}
\hline FS1 & FS0 & \(\overline{\text { RST }}\) & \begin{tabular}{c} 
ALMOST-FULL AND \\
ALMOST-EMPTY FLAG \\
OFFSET REGISTER (X)
\end{tabular} \\
\hline H & H & \(\uparrow\) & 16 \\
H & L & \(\uparrow\) & 12 \\
L & H & \(\uparrow\) & 8 \\
L & L & \(\uparrow\) & 4 \\
\hline
\end{tabular}

\section*{FIFO write/read operation}

The state of the port-A data (A0-A35) outputs is controlled by the port-A chip select ( \(\overline{\mathrm{CSA}}\) ) and the port-A write/read select (W/XRA). The A0-A35 outputs are in the high-impedance state when either \(\overline{C S A}\) or W/ \(\bar{R} A\) is high. The A0-A35 outputs are active when both \(\overline{C S A}\) and W/信A are low. Data is loaded into FIFO1 from the AO-A35 inputs on a low-to-high transition of CLKA when CSA is low, W/RA is high, ENA is high, MBA is low, and FFA is high. Data is read from FIFO2 to the AO-A35 outputs by a low-to-high transition of CLKA when CSA is low, W/RA is low, ENA is high, MBA is low, and EFA is high (see Table 2).

Table 2. Port-A Enable Function Table
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline CSA & W/原A & ENA & MBA & CLKA & A0-A35 OUTPUTS & PORT FUNCTION \\
\hline H & X & X & X & X & In high-impedance state & None \\
L & H & L & X & X & In high-impedance state & None \\
L & H & H & L & \(\uparrow\) & In high-impedance state & FIFO1 write \\
L & H & H & H & \(\uparrow\) & In high-impedance state & Mail1 write \\
L & L & L & L & X & Active, FIFO2 output register & None \\
L & L & H & L & \(\uparrow\) & Active, FIFO2 output register & FIFO2 read \\
L & L & L & H & X & Active, mail2 register & None \\
L & L & H & H & \(\uparrow\) & Active, mail2 register & Mail2 read (set MBF2 high) \\
\hline
\end{tabular}

The state of the port-B data ( \(\mathrm{BO}-\mathrm{B} 35\) ) outputs is controlled by the port-B chip select ( \(\overline{\mathrm{CSB}}\) ) and the port-B write/read select ( \(W / \bar{R} B\) ). The \(B 0-B 35\) outputs are in the high-impedance state when either \(\overline{C S B}\) or W/R\(B\) is high. The B0-B35 outputs are active when both \(\overline{C S B}\) and \(\mathrm{W} / \overline{\mathrm{R}} \mathrm{B}\) are low. Data is loaded into FIFO2 from the \(B 0-B 35\) inputs on a low-to-high transition of CLKB when \(\overline{C S B}\) is low, W/ \(\bar{R} B\) is high, \(E N B\) is high, \(\overline{F F B}\) is high, and either SIZO or \(\mathrm{SIZ1}\) is low. Data is read from FIFO1 to the BO-B35 outputs by a low-to-high transition of CLKB when \(\overline{C S B}\) is low, W/ \(\bar{R} B\) is low, ENB is high, \(\overline{E F B}\) is high, and either SIZO or SIZ1 is low (see Table 3).
The setup- and hold-time constraints to the port clocks for the port chip selects ( \(\overline{\text { CSA }}, \overline{\mathrm{CSB}}\) ) and write/read selects ( \(\mathrm{W} / \overline{\mathrm{R}} \mathrm{A}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{B}\) ) are only for enabling write and read operations and are not related to high-impedance control of the data outputs. If a port enable is low during a clock cycle, the port chip select and write/read select can change states during the setup- and hold-time window of the cycle.

FIFO writer/read operation (continued)
Table 3. Port-B Enable Function Table
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline\(\overline{\text { CSB }}\) & W/信B & ENB & SIZ1, SIZ0 & CLKB & B0-B35 OUTPUTS & PORT FUNCTION \\
\hline H & X & X & X & X & In high-impedance state & None \\
L & H & L & X & X & In high-impedance state & None \\
L & H & H & One, both low & \(\uparrow\) & In high-impedance state & FIFO2 write \\
L & H & H & Both high & \(\uparrow\) & In high-impedance state & Mail2 write \\
L & L & L & One, both low & X & Active, FIFO1 output register & None \\
L & L & H & One, both low & \(\uparrow\) & Active, FIFO1 output register & FIFO1 read \\
L & L & L & Both high & X & Active, mail1 register & None \\
L & L & H & Both high & \(\uparrow\) & Active, mail1 register & Mail1 read (set MBF1 high) \\
\hline
\end{tabular}

\section*{synchronized FIFO flags}

Each FIFO flag is synchronized to its port clock through two flip-flop stages. This is done to improve flag reliability by reducing the probability of metastable events on the output when CLKA and CLKB operate asynchronously to one another (see the application report Metastability Performance of Clocked FIFOs in the 1996 High-Performance FIFO Memories Data Book, literature number SCAD003C). \(\overline{\text { EFA }}, \overline{A E A}, \overline{F F A}\), and \(\overline{\text { AFA }}\) are synchronized to CLKA. EFB, \(\overline{A E B}, \overline{F F B}\), and \(\overline{A F B}\) are synchronized to CLKB. Tables 4 and 5 show the relationship of each port flag to FIFO1 and FIFO2.

Table 4. FIFO1 Flag Operation
\begin{tabular}{|c|cc|cc|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
NUMBER OF 36-BIT \\
WORDS IN FIFO1t
\end{tabular}} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
SYNCHRONIZED \\
TO CLKB
\end{tabular}} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
SYNCHRONIZED \\
TO CLKA
\end{tabular}} \\
\cline { 2 - 6 } & EFB & \(\overline{\text { AEB }}\) & \(\overline{\text { AFA }}\) & \(\overline{\text { FFA }}\) \\
\hline O & L & L & H & H \\
1 to X & H & L & H & H \\
\((X+1)\) to \([64-(X+1)]\) & H & H & H & H \\
\((64-X)\) to 63 & H & H & L & \(H\) \\
64 & H & H & L & L \\
\hline
\end{tabular}
\(\dagger\) Xis the value in the almost-empty flag and almost-full flag offset register.
Table 5. FIFO2 Flag Operation
\begin{tabular}{|c|cc|cc|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
NUMBER OF 36-BIT \\
WORDS IN FIFO2t
\end{tabular}} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
SYNCHRONIZED \\
TO CLKA
\end{tabular}} & \multicolumn{2}{c|}{\begin{tabular}{c} 
SYNCHRONIZED \\
TO CLKB
\end{tabular}} \\
\hline & \(\overline{\text { EFA }}\) & \(\overline{\text { AEA }}\) & \(\overline{\text { AFB }}\) & \(\overline{\text { FFB }}\) \\
\hline 0 & L & L & H & H \\
1 to X & H & L & H & H \\
\((X+1)\) to \([64-(X+1)]\) & \(H\) & \(H\) & \(H\) & \(H\) \\
\((64-X)\) to 63 & \(H\) & \(H\) & L & \(H\) \\
64 & \(H\) & \(H\) & L & L \\
\hline
\end{tabular}
\(\dagger X\) is the value in the almost-empty flag and almost-full flag offset register.

\section*{empty flags ( \(\overline{E F A}, \overline{E F B}\) )}

The empty flag of a FIFO is synchronized to the port clock that reads data from its array. When the empty flag is high, new data can be read to the FIFO output register. When the empty flag is low, the FIFO is empty and attempted FIFO reads are ignored. When reading FIFO1 with a byte or word size on port B, \(\overline{E F B}\) is set low when the fourth byte or second word of the last long word is read.
The read pointer of a FIFO is incremented each time a new word is clocked to the output register. The state machine that controls an empty flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is empty, empty+1, or empty+2. A word written to a FIFO can be read to the FIFO output register in a minimum of three cycles of the empty flag synchronizing clock; therefore, an empty flag is low if a word in memory is the next data to be sent to the FIFO output register and two cycles of the port clock that reads data from the FIFO have not elapsed since the time the word was written. The empty flag of the FIFO is set high by the second low-to-high transition of the synchronizing clock and the new data word can be read to the FIFO output register in the following cycle.

A low-to-high transition on an empty-flag synchronizing clock begins the first synchronization cycle of a write if the clock transition occurs at time \(t_{\mathrm{sk} 1}\), or greater, after the write. Otherwise, the subsequent clock cycle can be the first synchronization cycle (see Figures 13 and 14).

\section*{full flags ( \(\overline{\mathrm{FFA}}, \overline{\mathrm{FFB}}\) )}

The full flag of a FIFO is synchronized to the port clock that writes data to its array. When the full flag is high, a memory location is free in the SRAM to receive new data. No memory locations are free when the full flag is low and attempted writes to the FIFO are ignored.

Each time a word is written to a FIFO, the write pointer is incremented. The state machine that controls a full flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is full, full-1, or full-2. From the time a word is read from a FIFO, the previous memory location is ready to be written in a minimum of three cycles of the full-flag synchronizing clock; therefore, a full flag is low if less than two cycles of the full-flag synchronizing clock have elapsed since the next memory write location has been read. The second low-to-high transition on the full-flag synchronizing clock after the read sets the full flag high and data can be written in the following clock cycle.

A low-to-high transition on a full-flag synchronizing clock begins the first synchronization cycle of a read if the clock transition occurs at time \(\mathrm{t}_{\mathrm{sk} 1}\), or greater, after the read. Otherwise, the subsequent clock cycle can be the first synchronization cycle (see Figures 15 and 16).

\section*{almost-empty flags ( \(\overline{A E A}, \overline{A E B})\)}

The almost-empty flag of a FIFO is synchronized to the port clock that reads data from its array. The state machine that controls an almost-empty flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is almost empty, almost empty+1, or almost empty+2. The almost-empty state is defined by the value of the almost-full and almost-empty offset register ( X ). This register is loaded with one of four preset values during a device reset (see reset). An almost-empty flag is low when the FIFO contains \(X\) or less long words in memory and is high when the FIFO contains \((X+1)\) or more long words.

Two low-to-high transitions of the almost-empty flag synchronizing clock are required after a FIFO write for the almost-empty flag to reflect the new level of fill; therefore, the almost-empty flag of a FIFO containing (X + 1) or more long words remains low if two cycles of the synchronizing clock have not elapsed since the write that filled the memory to the \((X+1)\) level. An almost-empty flag is set high by the second low-to-high transition of the synchronizing clock after the FIFO write that fills memory to the \((X+1)\) level. A low-to-high transition of an almost-empty flag synchronizing clock begins the first synchronization cycle if it occurs at time \(t_{\text {sk2 }}\), or greater, after the write that fills the FIFO to \((X+1)\) long words. Otherwise, the subsequent synchronizing clock cycle can be the first synchronization cycle (see Figures 17 and 18).

\section*{almost-full flags ( \(\overline{A F A}, \overline{A F B}\) )}

The almost-full flag of a FIFO is synchronized to the port clock that writes data to its array. The state machine that controls an almost-full flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is almost full, almost full-1, or almost full-2. The almost-full state is defined by the value of the almost-full and almost-empty offset register \((X)\). This register is loaded with one of four preset values during a device reset (see reset). An almost-full flag is low when the FIFO contains ( \(64-X\) ) or more long words in memory and is high when the FIFO contains [64-(X+1)] or less long words.

Two low-to-high transitions of the almost-full-flag synchronizing clock are required after a FIFO read for the almost-full flag to reflect the new level of fill; therefore, the almost-full flag of a FIFO containing [64-(X+1)] or less words remains low if two cycles of the synchronizing clock have not elapsed since the read that reduced the number of long words in memory to [64-(X+1)]. An almost-full flag is set high by the second low-to-high transition of the synchronizing clock after the FIFO read that reduces the number of long words in memory to [64-(X + 1)]. A low-to-high transition of an almost-full-flag synchronizing clock begins the first synchronization cycle if it occurs at time \(t_{s k 2}\), or greater, after the read that reduces the number of long words in memory to [64-(X+1)]. Otherwise, the subsequent synchronizing clock cycle can be the first synchronization cycle (see Figures 19 and 20).

\section*{mailbox registers}

Each FIFO has a 36-bit bypass register to pass command and control information between port A and port B without putting it in queue. The mailbox-select (MBA, MBB) inputs choose between a mail register and a FIFO for a port data transfer operation. A low-to-high transition on CLKA writes A0-A35 data to the mail1 register when a port-A write is selected by \(\overline{C S A}, W / \bar{R} A\), and ENA, and MBA is high. A low-to-high transition on CLKB writes \(B 0-B 35\) data to the mail2 register when a port-B write is selected by \(\overline{C S B}, W / \bar{R} B\), and ENB and both SIZO and SIZ1 are high. Writing data to a mail register sets the corresponding flag ( \(\overline{\mathrm{MBF}}\) 1 or \(\overline{\mathrm{MBF}}\) ) low. Attempted writes to a mail register are ignored while the mail flag is low.

When the port-A data outputs (A0-A35) are active, the data on the bus comes from the FIFO2 output register when MBA is low and from the mail2 register when MBA is high. When the port-B data outputs (B0-B35) are active, the data on the bus comes from the FIFO1 output register when either one or both SIZ1 and SIZO are low and from the mail2 register when both SIZ1 and SIZO are high. The mail1 register flag ( \(\overline{\mathrm{MBF}})\) is set high by a rising CLKB edge when a port-B read is selected by \(\overline{C S B}, W / \bar{R} B\), and ENB and both port-B bus-size select (SIZ1 and SIZO) inputs are high. The mail2 register flag (MBF2) is set high by a rising CLKA edge when a port-A read is selected by \(\overline{C S A}, W / \bar{R} A\), and ENA and MBA is high. The data in the mail register remains intact after it is read and changes only when new data is written to the register.

\section*{dynamic bus sizing}

The port-B bus can be configured in a 36-bit long word, 18-bit word, or 9-bit byte format for data read from FIFO1 or written to FIFO2. Word- and byte-size bus selections can utilize the most significant bytes of the bus (big endian) or least significant bytes of the bus (little endian). Port-B bus size can be changed dynamically and synchronous to CLKB to communicate with peripherals of various bus widths.
The levels applied to SIZO and SIZ1 and the big-endian select ( \(\overline{\mathrm{BE}}\) ) input are stored on each CLKB low-to-high transition. The stored port-B bus-size selection is implemented by the next rising edge on CLKB according to Figure 1.
Only 36-bit long-word data is written to or read from the two FIFO memories on the SN54ABT3614. Bus-matching operations are done after data is read from the FIFO1 RAM and before data is written to the FIFO2 RAM. Port-B bus sizing does not apply to mail-register operations.

\section*{dynamic bus sizing (continued)}

BYTE ORDER ON PORT A:

\begin{tabular}{|c|c|c|}
\hline\(\overline{B E}\) & SIZ1 & SIZO \\
\hline\(H\) & L & H \\
\hline
\end{tabular}

(c) WORD SIZE - LITTLE ENDIAN
\begin{tabular}{|c|c|c|}
\hline\(\overline{B E}\) & SIZ & SIZO \\
\hline L & H & L \\
\hline
\end{tabular}

(d) BYTE SIZE - BIG ENDIAN

Figure 1. Dynamic Bus Sizing
dynamic bus sizing (continued)
\begin{tabular}{|c|c|c|}
\hline\(\overline{B E}\) & SIZ1 & SIZO \\
\hline\(H\) & \(H\) & \(L\) \\
\hline
\end{tabular}


Figure 1. Dynamic Bus Sizing (continued)

\section*{bus-matching FIFO1 reads}

Data is read from the FIFO1 RAM in 36-bit long-word increments. If a long-word bus size is implemented, the entire long word immediately shifts to the FIFO1 output register. If byte or word size is implemented on port B, only the first one or two bytes appear on the selected portion of the FIFO1 output register with the rest of the long word stored in auxiliary registers. In this case, subsequent FIFO1 reads with the same bus-size implementation output the rest of the long word to the FIFO1 output register in the order shown by Figure 1.

Each FIFO1 read with a new bus-size implementation automatically unloads data from the FIFO1 RAM to its output register and auxiliary registers. Therefore, implementing a new port-B bus size and performing a FIFO1 read before all bytes or words stored in the auxiliary registers have been read results in a loss of the unread long-word data.
When reading data from FIFO1 in byte or word format, the unused B0-B35 outputs remain inactive but static with the unused FIFO1 output register bits holding the last data value to decrease power consumption.

\section*{bus-matching FIFO2 writes}

Data is written to the FIFO2 RAM in 36-bit long-word increments. FIFO2 writes, with a long-word bus size, immediately store each long word in FIFO2 RAM. Data written to FIFO2 with a byte or word bus size stores the initial bytes or words in auxiliary registers. The CLKB rising edge that writes the fourth byte or the second word of long word to FIFO2 also stores the entire long word in FIFO2 RAM. The bytes are arranged in the manner shown in Figure 1.
Each FIFO2 write with a new bus-size implementation resets the state machine that controls the data flow from the auxiliary registers to the FIFO2 RAM. Therefore, implementing a new bus size and performing a FIFO2 write before bytes or words stored in the auxiliary registers have been loaded to FIFO2 RAM results in a loss of data.

\section*{\(64 \times 36 \times 2\) CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY WITH BUS MATCHING AND BYTE SWAPPING \\ SGBS308B-AUGUST 1995-REVISED FEBRUARY 1996}

\section*{port-B mall-reglster access}

In addition to selecting port-B bus sizes for FIFO reads and writes, the port-B bus size select (SIZO, SIZ1) inputs also access the mail registers. When both SIZO and SIZ1 are high, the mail1 register is accessed for a port-B long-word read and the mail2 register is accessed for a port-B long-word write. The mail register is accessed immediately and any bus-sizing operation that can be underway is unaffected by the the mail-register access. After the mail-register access is complete, the previous FIFO access can resume in the next CLKB cycle. The logic diagram in Figure 2 shows that the previous bus-size selection is preserved when the mail registers are accessed from port B. A port-B bus size is implemented on each rising CLKB edge according to the states of SIZO_Q, SIZ1_Q, and BE_Q.


Figure 2. Logic Diagram for SIZO, SIZ1, and \(\overline{\text { BE Register }}\)

\section*{byte swapping}

The byte-order arrangement of data read from FIFO1 or data written to FIFO2 can be changed synchronous to the rising edge of CLKB. Byte-order swapping is not available for mail-register data. Four modes of byte-order swapping (including no swap) can be done with any data-port-size selection. The order of the bytes are rearranged within the long word, but the bit order within the bytes remains constant.

Byte arrangement is chosen by the port-B swap select (SW0, SW1) inputs on a CLKB rising edge that reads a new long word from FIFO1 or writes a new long word to FIFO2. The byte order chosen on the first byte or first word of a new long-word read from FIFO1 or written to FIFO2 is maintained until the entire long word is transferred, regardless of the SW0 and SW1 states during subsequent writes or reads. Figure 3 is an example of the byte-order swapping available for long words. Performing a byte swap and bus size simultaneously for a FIFO1 read rearranges the bytes as shown in Figure 3, then outputs the bytes as shown in Figure 1. Simultaneous bus-sizing and byte-swapping operations for FIFO2 writes load the data according to Figure 1 , then swap the bytes as shown in Figure 3 when the long word is loaded to FIFO2 RAM.

\section*{\(64 \times 36 \times 2\) CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY} WITH BUS MATCHING AND BYTE SWAPPING
byte swapping (continued)
\begin{tabular}{|c|c|}
\hline SW1 & SW0 \\
\hline\(L\) & \(L\) \\
\hline
\end{tabular}

(a) NO SWAP

(b) BYTE SWAP

(c) WORD SWAP

(d) BYTE-WORD SWAP

Figure 3. Byte Swapping (Long-Word Size Example)

\section*{parity checking}

The port-A data inputs (AO-A35) and port-B data inputs (B0-B35) each have four parity trees to check the parity of incoming (or outgoing) data. A parity failure on one or more bytes of the port-A data bus is reported by a low level on the port-A parity-error flag ( \(\overline{\mathrm{PEFA}}\) ). A parity failure on one or more bytes of the port-B data inputs that are valid for the bus-size implementation is reported by a low level on the port-B parity-error flag ( \(\overline{\text { PEFB }}\) ). Oddor even-parity checking can be selected, and the parity-error flags can be ignored if this feature is not desired.
Parity status is checked on each input bus according to the level of the odd/even parity (ODD/EVEN) select input. A parity error on one or more valid bytes of a port is reported by a low level on the corresponding port parity-error flag ( \(\overline{\text { PEFA }}, \overline{\mathrm{PEFB}}\) ) output. Port-A bytes are arranged as A0-A8, A9-A17, A18-A26, and A27-A35. Port-B bytes are arranged as B0-B8, B9-B17, B18-B26, and B27-B35, and its valid bytes are those used in a port-B bus-size implementation. When odd/even parity is selected, a port parity-error flag ( \(\overline{\text { PEFA }}, \overline{\text { PEFB }}\) ) is low if any valid byte on the port has an odd/even number of low levels applied to the bits.

The four parity trees used to check the A0-A35 inputs are shared by the mail2 register when parity generation is selected for port-A reads (PGA = high). When a port-A read from the mail2 register with parity generation is selected with CSA low, ENA high, W/RA low, MBA high, and PGA high, the port-A parity-error flag (PEFA) is held high regardless of the levels applied to the A0-A35 inputs. Likewise, the parity trees used to check the B0-B35 inputs are shared by the mail1 register when parity generation is selected for port-B reads (PGB = high). When a port-B read from the mail1 register with parity generation is selected with CSB low, ENB high, and W/RB low, both SIZO and SIZ1 high, and PGB high, the port-B parity-error flag ( \(\overline{\text { PEFB }}\) ) is held high regardless of the levels applied to the B0-B35 inputs.

\section*{parity generation}

A high level on the port-A parity-generate select (PGA) or port-B parity-generate select (PGB) enables the SN54ABT3614 to generate parity bits for port reads from a FIFO or mailbox register. Port-A bytes are arranged as A0-A8, A9-A17, A18-A26, and A27-A35, with the most significant bit of each byte used as the parity bit. Port-B bytes are arranged as B0-B8, B9-B17, B18-B26, and B27-B35, with the most significant bit of each byte used as the parity bit. A write to a FIFO or mail register stores the levels applied to all nine inputs of a byte regardless of the state of the parity-generate select (PGA, PGB) inputs. When data is read from a port with parity generation selected, the lower eight bits of each byte are used to generate a parity bit according to the level on the ODD/EVEN select. The generated parity bits are substituted for the levels originally written to the most significant bits of each byte as the word is read to the data outputs.
Parity bits for FIFO data are generated after the data is read from SRAM and before the data is written to the output register; therefore, the port-A parity-generate select (PGA) and odd/even parity select (ODD/EVEN) have setup- and hold-time constraints to the port-A clock (CLKA) and the port-B parity generate select (PGB) and ODD/EVEN have setup and hold-time constraints to the port-B clock (CLKB). These timing constraints only apply for a rising clock edge used to read a new long word to the FIFO output register.
The circuit used to generate parity for the mail1 data is shared by the port-B bus ( \(B 0-B 35\) ) to check parity and the circuit used to generate parity for the mail2 data is shared by the port-A bus (A0-A35) to check parity. The shared parity trees of a port are used to generate parity bits for the data in a mail register when the port chip select ( \(\overline{C S A}, \overline{C S B}\) ) is low, enable (ENA, ENB) is high, write/read select (W/RA, W/RB) input is low, the mail register is selected (MBA is high for port A ; both SIZO and SIZ1 are high for port B ), and port parity-generate select (PGA, PGB) is high. Generating parity for mail register data does not change the contents of the register.


Figure 4. Device Reset Loading the \(X\) Register With the Value of Eight

\(\dagger\) Written to FIFO1
Figure 5. Port-A Write-Cycle Timing for FIFO1

\(\dagger\) SIZO \(=\mathrm{H}\) and \(\mathrm{SIZ1}=\mathrm{H}\) writes data to the mail2 register.
DATA SWAP TABLE FOR LONG-WORD WRITES TO FIFO2
\begin{tabular}{|cc|cccc|cccc|}
\hline \multicolumn{11}{|c|}{ SWAP MODE } & \multicolumn{4}{|c|}{ DATA WRITTEN TO FIFO2 } & \multicolumn{4}{c|}{ DATA READ FROM FIFO2 } \\
\hline SW1 & SW0 & B35-B27 & B26-B18 & B17-B9 & B8-B0 & A35-A27 & A26-A18 & A17-A9 & A8-A0 \\
\hline L & L & A & B & C & D & A & B & C & D \\
L & H & D & C & B & A & A & B & C & D \\
H & L & C & D & A & B & A & B & C & D \\
H & H & B & A & D & C & A & B & C & D \\
\hline
\end{tabular}

Figure 6. Port-B Long-Word Write-Cycle Timing for FIFO2

\(\dagger\) SIZO \(=H\) and SIZ1 \(=H\) writes data to the mail2 register.
NOTE A: \(\overline{\text { PEFB }}\) indicates parity error for the following bytes: B35-B27 and B26-B18 for big-endian bus, and B17-B9 and B8-B0 for littleendian bus.

DATA SWAP TABLE FOR WORD WRITES TO FIFO2
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[b]{2}{*}{SWAP MODE}} & \multirow{3}{*}{WRITE NO.} & \multicolumn{4}{|c|}{DATA WRITTEN TO FIFO2} & \multicolumn{4}{|c|}{\multirow[b]{2}{*}{DATA READ FROM FIFO2}} \\
\hline & & & \multicolumn{2}{|l|}{BIG ENDIAN} & \multicolumn{2}{|l|}{LITTLE ENDIAN} & & & & \\
\hline SW1 & SW0 & & B35-B27 & B26-B18 & B17-B9 & B8-B0 & A35-A27 & A26-A18 & A17-A9 & A8-A0 \\
\hline L & L & \[
\begin{aligned}
& 1 \\
& 2
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{A} \\
& \mathrm{C}
\end{aligned}
\] & \[
\begin{aligned}
& \hline \mathrm{B} \\
& \mathrm{D}
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{C} \\
& \mathrm{~A}
\end{aligned}
\] & \[
\begin{aligned}
& \hline \mathrm{D} \\
& \mathrm{~B}
\end{aligned}
\] & A & B & C & D \\
\hline L & H & \[
\begin{aligned}
& 1 \\
& 2
\end{aligned}
\] & \[
\begin{aligned}
& \hline \mathrm{D} \\
& \mathrm{~B}
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{C} \\
& \mathrm{~A}
\end{aligned}
\] & \[
\begin{aligned}
& \hline B \\
& D
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{A} \\
& \mathrm{C}
\end{aligned}
\] & A & B & C & D \\
\hline H & L & \[
\begin{aligned}
& 1 \\
& 2
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{C} \\
& \mathrm{~A}
\end{aligned}
\] & \[
\begin{aligned}
& \hline \mathrm{D} \\
& \mathrm{~B}
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{A} \\
& \mathrm{C}
\end{aligned}
\] & \[
\begin{aligned}
& \hline \mathrm{B} \\
& \mathrm{D}
\end{aligned}
\] & A & B & C & D \\
\hline H & H & \[
\begin{aligned}
& 1 \\
& 2 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \hline B \\
& D
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{A} \\
& \mathrm{C}
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{D} \\
& \mathrm{~B}
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{C} \\
& \mathrm{~A}
\end{aligned}
\] & A & B & C & D \\
\hline
\end{tabular}

Figure 7. Port-B Word Write-Cycle Timing for FIFO2

\(\dagger\) SIZO \(=\mathrm{H}\) and SIZ1 \(=\mathrm{H}\) writes data to the mail2 register.
NOTE A: \(\overline{\text { PEFB }}\) indicates parity error for the following bytes: B35-B27 for big-endian bus and B17-B9 for little-endian bus.
Figure 8. Port-B Byte Write-Cycle Timing for FIFO2
\(64 \times 36 \times 2\) CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
WITH BUS MATCHING AND BYTE SWAPPING
sgbs308B-AUGUST 1995 -REVISED FEBRUARY 1996
DATA SWAP TABLE FOR BYTE WRITES TO FIFO2
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[b]{2}{*}{SWAP MODE}} & \multirow{3}{*}{WRITE NO.} & \multicolumn{2}{|l|}{DATA WRITTEN TO FIFO2} & \multicolumn{4}{|c|}{\multirow[b]{2}{*}{DATA READ FROM FIFO2}} \\
\hline & & & \multirow[t]{2}{*}{\begin{tabular}{|c|}
\hline BIG \\
ENDIAN \\
\hline B35-B27 \\
\hline
\end{tabular}} & \multirow[t]{2}{*}{\begin{tabular}{l}
LITTLE \\
ENDIAN \\
B8-B0
\end{tabular}} & & & & \\
\hline SW1 & SW0 & & & & A35-A27 & A26-A18 & A17-A9 & A8-A0 \\
\hline L & L & \[
\begin{aligned}
& 1 \\
& 2 \\
& 3 \\
& 4
\end{aligned}
\] & \[
\begin{aligned}
& \hline A \\
& B \\
& C \\
& D
\end{aligned}
\] & \[
\begin{aligned}
& \hline \mathrm{D} \\
& \mathrm{C} \\
& \mathrm{~B} \\
& \mathrm{~A}
\end{aligned}
\] & A & B & C & D \\
\hline L & H & \[
\begin{aligned}
& 1 \\
& 2 \\
& 3 \\
& 4
\end{aligned}
\] & \[
\begin{aligned}
& \hline \mathrm{D} \\
& \mathrm{C} \\
& \mathrm{~B} \\
& \mathrm{~A} \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \hline \text { A } \\
& \text { B } \\
& \text { C } \\
& \text { D }
\end{aligned}
\] & A & B & C & D \\
\hline H & L & \[
\begin{aligned}
& 1 \\
& 2 \\
& 3 \\
& 4
\end{aligned}
\] & \[
\begin{aligned}
& \hline \mathrm{C} \\
& \mathrm{D} \\
& \mathrm{~A} \\
& \mathrm{~B}
\end{aligned}
\] & \[
\begin{aligned}
& \hline B \\
& A \\
& D \\
& C
\end{aligned}
\] & A & B & C & D \\
\hline H & H & \[
\begin{aligned}
& 1 \\
& 2 \\
& 3 \\
& 4
\end{aligned}
\] & \[
\begin{aligned}
& \hline B \\
& A \\
& D \\
& C
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{C} \\
& \mathrm{D} \\
& \mathrm{~A} \\
& \mathrm{~B}
\end{aligned}
\] & A & B & C & D \\
\hline
\end{tabular}

Figure 8. Port-B Byte Write-Cycle Timing for FIFO2 (continued)

\(\dagger \mathrm{SIZO}=\mathrm{H}\) and \(\mathrm{SIZ1}=\mathrm{H}\) selects the mail1 register for output on B0-B35.
\(\ddagger\) Data read from FIFO1
DATA SWAP TABLE FOR LONG-WORD READS FROM FIFO1
\begin{tabular}{|cccc|cc|cccc|}
\hline \multicolumn{4}{|c|}{ DATA WRITTEN TO FIFO1 } & \multicolumn{2}{c|}{ SWAP MODE } & \multicolumn{4}{c|}{ DATA READ FROM FIFO1 } \\
\hline A35-A27 & A26-A18 & A17-A9 & A8-A0 & SW1 & SW0 & B35-B27 & B26-B18 & B17-B9 & B8-B0 \\
\hline A & B & C & D & L & L & A & B & C & D \\
A & B & C & D & L & H & D & C & B & A \\
A & B & C & D & H & L & C & D & A & B \\
A & B & C & D & H & H & B & A & D & C \\
\hline
\end{tabular}

Figure 9. Port-B Long-Word Read-Cycle Timing for FIFO1

\(\dagger \mathrm{SIZO}=\mathrm{H}\) and \(\mathrm{SIZ1}=\mathrm{H}\) selects the mail1 register for output on BO-B35.
\(\ddagger\) Unused word B0-B17 or B18-B35 holds last FIFO1 output register data for word-size reads.
DATA SWAP TABLE FOR WORD READS FROM FIFO1
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{4}{|c|}{\multirow[b]{2}{*}{DATA WRITTEN TO FIFO1}} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{SWAP MODE}} & \multirow[b]{3}{*}{READ NO.} & \multicolumn{4}{|c|}{DATA READ FROM FIFO1} \\
\hline & & & & & & & \multicolumn{2}{|l|}{BIG ENDIAN} & \multicolumn{2}{|l|}{LITTLE ENDIAN} \\
\hline A35-A27 & A26-A18 & A17-A9 & A8-A0 & SW1 & SW0 & & B35-B27 & B26-B18 & B17-B9 & B8-B0 \\
\hline A & B & C & D & L & L & \[
\begin{aligned}
& 1 \\
& 2
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{A} \\
& \mathrm{C}
\end{aligned}
\] & \[
\begin{aligned}
& \hline \mathrm{B} \\
& \mathrm{D}
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{C} \\
& \mathrm{~A}
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{D} \\
& \mathrm{~B}
\end{aligned}
\] \\
\hline A & B & C & D & L & H & \[
\begin{aligned}
& 1 \\
& 2
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{D} \\
& \mathrm{~B}
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{C} \\
& \mathrm{~A}
\end{aligned}
\] & \[
\begin{aligned}
& \hline \mathrm{B} \\
& \mathrm{D}
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{A} \\
& \mathrm{C}
\end{aligned}
\] \\
\hline A & B & C & D & H & L & \[
\begin{aligned}
& 1 \\
& 2
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{C} \\
& \mathrm{~A}
\end{aligned}
\] & \[
\begin{aligned}
& \hline \mathrm{D} \\
& \mathrm{~B}
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{A} \\
& \mathrm{C}
\end{aligned}
\] & \[
\begin{aligned}
& \hline B \\
& D
\end{aligned}
\] \\
\hline A & B & C & D & H & H & \[
\begin{aligned}
& 1 \\
& 2
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{B} \\
& \mathrm{D}
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{A} \\
& \mathrm{C}
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{D} \\
& \mathrm{~B}
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{C} \\
& \mathrm{~A}
\end{aligned}
\] \\
\hline
\end{tabular}

Figure 10. Port-B Word Read-Cycle Timing for FIFO1

\(\dagger\) SIZO \(=\mathrm{H}\) and \(\mathrm{SIZ1}=\mathrm{H}\) selects the mail1 register for output on B0-B35.
NOTE A: Unused bytes hold last FIFO1 output register data for byte-size reads.
Figure 11. Port-B Byte Read-Cycle Timing for FIFO1
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{9}{|c|}{DATA SWAP TABLE FOR BYTE READS FROM FIFO1} \\
\hline \multicolumn{4}{|c|}{\multirow[b]{2}{*}{DATA WRITTEN TO FIFO1}} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{SWAP MODE}} & \multirow{3}{*}{\[
\begin{aligned}
& \text { READ } \\
& \text { NO. }
\end{aligned}
\]} & \multicolumn{2}{|l|}{DATA READ FROM FIFO1} \\
\hline & & & & & & & \[
\begin{gathered}
\text { BIG } \\
\text { ENDIAN }
\end{gathered}
\] & LITTLE ENDIAN \\
\hline A35-A27 & A26-A18 & A17-A9 & A8-A0 & SW1 & SW0 & & B35-B27 & B8-B0 \\
\hline A & B & C & D & L & L & \[
\begin{aligned}
& 1 \\
& 2 \\
& 3 \\
& 4
\end{aligned}
\] & \[
\begin{aligned}
& \hline \text { A } \\
& \text { B } \\
& \text { C } \\
& \text { D }
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{D} \\
& \mathrm{C} \\
& \mathrm{~B} \\
& \mathrm{~A}
\end{aligned}
\] \\
\hline A & B & C & D & L & H & \[
\begin{aligned}
& 1 \\
& 2 \\
& 3 \\
& 4
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{D} \\
& \mathrm{C} \\
& \mathrm{~B} \\
& \mathrm{~A}
\end{aligned}
\] & \[
\begin{aligned}
& \hline \mathrm{A} \\
& \mathrm{~B} \\
& \mathrm{C} \\
& \mathrm{D}
\end{aligned}
\] \\
\hline A & B & C & D & H & L & \[
\begin{aligned}
& 1 \\
& 2 \\
& 3 \\
& 4
\end{aligned}
\] & \[
\begin{aligned}
& \hline \mathrm{C} \\
& \mathrm{D} \\
& \mathrm{~A} \\
& \mathrm{~B}
\end{aligned}
\] & \[
\begin{aligned}
& \hline \mathrm{B} \\
& \mathrm{~A} \\
& \mathrm{D} \\
& \mathrm{C}
\end{aligned}
\] \\
\hline A & B & C & D & H & H & \[
\begin{aligned}
& 1 \\
& 2 \\
& 3 \\
& 4
\end{aligned}
\] & \[
\begin{aligned}
& \hline B \\
& A \\
& D \\
& C
\end{aligned}
\] & \[
\begin{aligned}
& \hline C \\
& D \\
& \text { A } \\
& \text { B }
\end{aligned}
\] \\
\hline
\end{tabular}

Figure 11. Port-B Byte Read-Cycle Timing for FIFO1 (continued)

\(\dagger\) Read from FIFO2
Figure 12. Port-A Read-Cycle Timing for FIFO2

\(\dagger_{t_{\text {sk } 1}}\) is the minimum time between a rising CLKA edge and a rising CLKB edge for \(\overline{\text { EFB }}\) to transition high in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than \(\mathrm{t}_{\mathrm{sk}}\), the transition of \(\overline{E F B}\) high may occur one CLKB cycle later than shown. NOTE A: Port-B size of long word is selected for FIFO1 read by \(\mathrm{SIZ1}=\mathrm{L}, \mathrm{SIZO}=\mathrm{L}\). If port-B size is word or byte, EFB is set low by the last word or byte read from FIFO1, respectively.

Figure 13. \(\overline{\text { EFB-Flag Timing and First Data Read When FIFO1 Is Empty }}\)

\(\dagger^{t_{s k 1}}\) is the minimum time between a rising CLKB edge and a rising CLKA edge for EFA to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than \(t_{s k 1}\), the transition of EFA high may occur one CLKA cycle later than shown. NOTE A: Port-B size of long word is selected for FIFO2 write by \(\mathrm{SIZ1}=\mathrm{L}, \mathrm{SIZO}=\mathrm{L}\). If port-B size is word or byte, \(\mathrm{t}_{\text {sk } 1}\) is referenced to the rising CLKB edge that writes the last word or byte of the long word, respectively.

Figure 14. EFA-Flag Timing and First Data Read When FIFO2 Is Empty

\(\dagger_{\text {sk1 }}\) is the minimum time between a rising CLKB edge and a rising CLKA edge for \(\overline{\text { FFA }}\) to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than tsk1, FFA may transition high one CLKA cycle later than shown.
NOTE A: Port-B size of long word is selected for the FIFO1 read by \(\mathrm{SIZ1}=\mathrm{L}, \mathrm{SIZO}=\mathrm{L}\). If port-B size is word or byte, \(\mathrm{t}_{\text {ski }}\) is referenced from the rising CLKB edge that reads the first word or byte of the long word, respectively.

Figure 15. \(\overline{\text { FFA-Flag Timing and First Avallable Write When FIFO1 Is Full }}\)

\(\dagger_{\text {sk1 }}\) is the minimum time between a rising CLKA edge and a rising CLKB edge for \(\overline{F F B}\) to transition high in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than \(t_{\text {sk } 1}\), FFB may transition high one CLKB cycle later than shown.
NOTE A: Port-B size of long word is selected for FIFO2 write by \(\mathrm{SIZ1}=\mathrm{L}, \mathrm{SIZO}=\mathrm{L}\). If port-B size is word or byte, \(\overline{\mathrm{FFB}}\) is set low by the last word or byte write of the long word, respectively.

Figure 16. \(\overline{\text { FFB-Flag Timing and First Avallable Write When FIFO2 Is Full }}\)

\(\dagger_{\text {tsk }}\) is the minimum time between a rising CLKA edge and a rising CLKB edge for \(\overline{A E B}\) to transition high in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than \(t_{s k 2}, \overline{\mathrm{AEB}}\) may transition high one CLKB cycle later than shown.
NOTES: A. FIFO1 write ( \(\overline{\mathrm{CSA}}=\mathrm{L}, \mathrm{W} / \overline{\mathrm{R}} A=H, M B A=L\) ), FIFO1 read ( \(\overline{\mathrm{CSB}}=\mathrm{L}, \mathrm{W} / \overline{\mathrm{R} B}=\mathrm{L}, \mathrm{MBB}=\mathrm{L}\) )
\(B\). Port-B size of long word is selected for FIFO1 read by \(\mathrm{SIZ1}=\mathrm{L}, \mathrm{SIZO}=\mathrm{L}\). If port-B size is word or byte, \(\overline{\mathrm{AEB}}\) is set low by the first word or byte read of the long word, respectively.

Figure 17. Timing for \(\overline{A E B}\) When FIFO1 Is Almost Empty

\(t^{t} t_{\text {sk2 }}\) is the minimum time between a rising CLKB edge and a rising CLKA edge for \(\overline{\mathrm{AEA}}\) to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than \(t_{\text {sk2 }}, \overline{A E A}\) may transition high one CLKA cycle later than shown.
NOTES: A. FIFO2 write ( \(\overline{\mathrm{CSB}}=\mathrm{L}, \mathrm{W} / \overline{\mathrm{R} B}=\mathrm{H}, \mathrm{MBB}=\mathrm{L}\) ), FIFO2 read ( \(\overline{\mathrm{CSA}}=\mathrm{L}, \mathrm{W} / \overline{\mathrm{R} A}=\mathrm{L}, \mathrm{MBA}=\mathrm{L})\)
B. Port-B size of long word is selected for FIFO2 write by \(S I Z 1=L, S I Z O=L\). If port-B size is word or byte, tsk2 is referenced from the rising CLKB edge that writes the last word or byte of the long word, respectively.

Figure 18. Timing for \(\overline{\text { AEA }}\) When FIFO2 Is Almost Empty

\section*{\(64 \times 36 \times 2\) CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY WITH BUS MATCHING AND BYTE SWAPPING \\ SGBS308B - AUGUST 1995 - REVISED FEBRUARY 1996}

\(\dagger_{\text {sk2 }}\) is the minimum time between a rising CLKA edge and a rising CLKB edge for \(\overline{\text { AFA }}\) to transition high in the next CLKA cycle. If the time between the rising CLKA edge and rising CLKB edge is less than \(\mathrm{t}_{\text {sk2 }}\), \(\overline{\text { AFA }}\) may transition high one CLKB cycle later than shown.
NOTES: A. FIFO1 write ( \(\overline{\mathrm{CSA}}=L, W / \overline{\mathrm{R}} A=H, M B A=L\) ), FIFO1 read ( \(\overline{\mathrm{CSB}}=L, W / \bar{R} B=L, M B B=L\) )
B. Port-B size of long word is selected for FIFO1 read by \(\mathrm{SIZ} 1=\mathrm{L}, \mathrm{SIZO}=\mathrm{L}\). If port- B size is word or byte, \(\mathrm{t}_{\text {sk2 }}\) is referenced from the first word or byte read of the long word, respectively.

Figure 19. Timing for \(\overline{\text { AFA }}\) When FIFO1 Is Almost Full

\(\dagger_{\text {sk2 }}\) is the minimum time between a rising CLKB edge and a rising CLKA edge for \(\overline{A F B}\) to transition high in the next CLKB cycle. If the tirne between the rising CLKB edge and rising CLKA edge is less than \(t_{\text {sk2 }}, \overline{\mathrm{AFB}}\) may transition high one CLKA cycle later than shown.
NOTES: A. FIFO2 write ( \(\overline{\mathrm{CSB}}=\mathrm{L}, \mathrm{W} / \overline{\mathrm{R} B}=\mathrm{H}, \mathrm{MBB}=\mathrm{L}\) ), FIFO2 read ( \(\overline{\mathrm{CSA}}=\mathrm{L}, \mathrm{W} / \overline{\mathrm{R} A}=\mathrm{L}, \mathrm{MBA}=\mathrm{L}\) )
B. Port-B size of long word is selected for \(\mathrm{FIFO2}\) write by \(\mathrm{SIZ} 1=\mathrm{L}, \mathrm{SIZO}=\mathrm{L}\). If port-B size is word or byte, \(\overline{\mathrm{AFB}}\) is set low by the last word or byte write of the long word, respectively.

Figure 20. Timing for \(\overline{\mathrm{AFB}}\) When FIFO2 Is Almost Full


NOTE A: Port-B parity generation off (PGB = L)
Figure 21. Timing for Mail1 Register and MBF1 Flag


NOTE A: Port-A parity generation off ( \(\mathrm{PGA}=\mathrm{L}\) )
Figure 22. Timing for Mall2 Register and MBF2 Flag


NOTE A: ENA is high and CSA is low.
Figure 23. ODD/EVEN, W/RA, MBA, and PGA to \(\overline{\text { PEFA }}\) Timing


NOTE A: ENB is high and \(\overline{\mathrm{CSB}}\) is low.
Figure 24. ODD/EVEN, W/RB, SIZ1, SIZO, and PGB to PEFB Timing


NOTE A: ENA is high.
Figure 25. Parity-Generation Timing When Reading From the Mail2 Register


NOTE A: ENB is high.
Figure 26. Parity-Generation Timing When Reading From the Mail1 Register
absolute maximum ratings over operating free-air temperature range (unless otherwise noted) \(\dagger\)
\begin{tabular}{|c|c|}
\hline Supply voltage range, \(\mathrm{V}_{\mathrm{CC}}\) & -0.5 V to 7 V \\
\hline Input voltage range, \(\mathrm{V}_{1}\) (see Note 1) & -0.5 V to \(\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}\) \\
\hline Output voltage range, \(\mathrm{V}_{\mathrm{O}}\) (see Note 1) & -0.5 V to \(\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}\) \\
\hline Input clamp current, \(\mathrm{I}_{\text {IK }}\left(\mathrm{V}_{1}<0\right.\) or \(\mathrm{V}_{1}>\mathrm{V}_{\text {CC }}\) ) & \(\pm 20 \mathrm{~mA}\) \\
\hline Output clamp current, \(\mathrm{IOK}\left(\mathrm{V}_{\mathrm{O}}<0\right.\) or \(\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}\) ) & \(\pm 50 \mathrm{~mA}\) \\
\hline Continuous output current, \(\mathrm{I}_{\mathrm{O}}\left(\mathrm{V}_{\mathrm{O}}=0\right.\) to \(\mathrm{V}_{\mathrm{CC}}\) ) & \(\pm 50 \mathrm{~mA}\) \\
\hline Continuous current through \(\mathrm{V}_{C C}\) or GND & \(\pm 500 \mathrm{~mA}\) \\
\hline Operating free-air temperature range, \(\mathrm{T}_{\mathrm{A}}\) & \(-55^{\circ} \mathrm{C}\) to \(125^{\circ} \mathrm{C}\) \\
\hline Storage temperature range, \(\mathrm{T}_{\text {stg }}\) & \(-65^{\circ} \mathrm{C}\) to \(150^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}
\(\dagger\) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: The input and output voltage ratings may be exceeded provided the input and output current ratings are observed.
recommended operating conditions
\begin{tabular}{|ll|r|c|}
\hline & & MIN & MAX \\
\hline \(\mathrm{V}_{\mathrm{CC}}\) & Supply voltage & 4.5 & 5.5 \\
\hline \(\mathrm{~V}_{\mathrm{IH}}\) & High-level input voltage & V \\
\hline \(\mathrm{V}_{\mathrm{IL}}\) & Low-level input voltage & 2 & V \\
\hline IOH & High-level output current & 0.8 & V \\
\hline IOL & Low-level output current & -4 & mA \\
\hline \(\mathrm{~T}_{\mathrm{A}}\) & Operating free-air temperature & -55 & 125 \\
\hline
\end{tabular}
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline PARAMETER & \multicolumn{4}{|c|}{TEST CONDITIONS} & MIN & TYP \(\ddagger\) & MAX & UNIT \\
\hline \(\mathrm{V}_{\mathrm{OH}}\) & \(\mathrm{V}_{C C}=4.5 \mathrm{~V}\), & \multicolumn{3}{|l|}{\(\mathrm{IOH}=-4 \mathrm{~mA}\)} & 2.4 & & & V \\
\hline V OL & \(\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}\), & \multicolumn{3}{|l|}{\(\mathrm{IOL}=8 \mathrm{~mA}\)} & & & 0.5 & V \\
\hline 1 & \(\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}\), & \multicolumn{3}{|l|}{\(\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}\) or 0} & & & \(\pm 50\) & \(\mu \mathrm{A}\) \\
\hline IOz & \(\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}\), & \multicolumn{3}{|l|}{\(\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}\) or 0} & & & \(\pm 50\) & \(\mu \mathrm{A}\) \\
\hline \multirow{3}{*}{\(1 \mathrm{cc}{ }^{\text {§ }}\)} & \multirow{3}{*}{\(V_{C C}=5.5 \mathrm{~V}\),} & \multirow{3}{*}{\(\mathrm{l}=0 \mathrm{~mA}\),} & \multirow{3}{*}{\(V_{l}=V_{C C}\) or GND} & Outputs high & & & 30 & \multirow{3}{*}{mA} \\
\hline & & & & Outputs low & & & 130 & \\
\hline & & & & Outputs disabled & & & 30 & \\
\hline \(\mathrm{C}_{\mathrm{i}}\) & \(\mathrm{V}_{1}=0\), & \multicolumn{3}{|l|}{\(\mathrm{f}=1 \mathrm{MHz}\)} & & 4 & & pF \\
\hline \(\mathrm{C}_{0}\) & \(\mathrm{V}_{\mathrm{O}}=0\), & \multicolumn{3}{|l|}{\(f=1 \mathrm{MHz}\)} & & 8 & & pF \\
\hline
\end{tabular}

\footnotetext{
\(\ddagger\) All typical values are at \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}\).
}
§ \(\mathrm{I}_{\mathrm{CC}}\) is measured in the A to B direction.
timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Figures 4 through 26)
\begin{tabular}{|c|c|c|c|c|}
\hline & & MIN & MAX & UNIT \\
\hline \(\mathrm{f}_{\text {clock }}\) & Clock frequency, CLKA or CLKB & & 50 & MHz \\
\hline \(\mathrm{t}_{\mathrm{c}}\) & Clock cycle time, CLKA or CLKB & 20 & & ns \\
\hline \({ }^{\text {tw }}\) (CLKH) & Pulse duration, CLKA and CLKB high & 8 & & ns \\
\hline \({ }^{\text {w }}\) (CLKL) & Pulse duration, CLKA and CLKB low & 8 & & ns \\
\hline \(\mathrm{t}_{\text {su( }}\) ( \({ }_{\text {d }}\) & Setup time, A0-A35 before CLKA \(\uparrow\) and B0-B35 before CLKB \(\uparrow\) & 5 & & ns \\
\hline \(\mathrm{t}_{\text {su }}\) (EN) & Setup time, \(\overline{C S A}, \mathrm{~W} / \overline{\mathrm{R}} \mathrm{A}, \mathrm{ENA}\), and MBA before CLKA \(\uparrow\); \(\overline{\mathrm{CSB}}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{B}\), and ENB before CLKB \(\uparrow\) & 5 & & ns \\
\hline \(\mathrm{t}_{\text {su(SZ }}\) & Setup time, SIZO, SIZ1, and \(\overline{\text { BE }}\) before CLKB \(\uparrow\) & 5 & & ns \\
\hline \(t_{\text {su }}\) (SW) & Setup time, SW0 and SW1 before CLKB \(\uparrow\) & 7 & & ns \\
\hline \(\mathrm{t}_{\text {su }}(\mathrm{PG})\) & Setup time, ODD/EVEN and PGA before CLKAT; ODD/EVEN and PGB before CLKB \(\uparrow \dagger\) & 6 & & ns \\
\hline \(\mathrm{t}_{\text {su }}\) (RS) & Setup time, \(\overline{\text { RST }}\) low before CLKA \(\uparrow\) or CLKB \(\uparrow \ddagger\) & 6 & & ns \\
\hline \(\mathrm{t}_{\text {su }}\) (FS) & Setup time, FS0 and FS1 before RST high & 6 & & ns \\
\hline th(D) & Hold time, A0-A35 after CLKA \(\uparrow\) and B0-B35 after CLKB \(\uparrow\) & 1 & & ns \\
\hline th(EN) & Hold time, \(\overline{C S A}, \mathrm{~W} / \overline{\mathrm{R}} \mathrm{A}, \mathrm{ENA}\), and MBA after CLKA \(\uparrow\); \(\overline{\mathrm{CSB}}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{B}\), and ENB after CLKB \(\uparrow\) & 1 & & ns \\
\hline th(SZ) & Hold time, SIZO, SIZ1, and BE after CLKB \(\uparrow\) & 2 & & ns \\
\hline th(SW) & Hold time, SW0 and SW1 after CLKB \(\uparrow\) & 7 & & ns \\
\hline th(PG) & Hold time, ODD/EVEN and PGA after CLKA \(\uparrow\); ODD/EVEN and PGB after CLKB \(\uparrow \dagger\) & 0 & & ns \\
\hline th(RS) & Hold time, \(\overline{\text { RST }}\) low after CLKA \(\uparrow\) or CLKB \(\uparrow \ddagger\) & 6 & & ns \\
\hline th(FS) & Hold time, FS0 and FS1 after RST high & 4 & & ns \\
\hline \(\mathrm{t}_{\text {sk1 }}{ }^{\text {§ }}\) & Skew time between CLKA \({ }^{\text {and }}\) CLKB \(\uparrow\) for \(\overline{\mathrm{EFA}}, \overline{\overline{E F B}}, \overline{\mathrm{FFA}}\), and \(\overline{\mathrm{FFB}}\) & 8 & & ns \\
\hline \(\mathrm{t}_{\text {sk }}{ }^{\text {§ }}\) & Skew time between CLKAT and CLKB \(\uparrow\) for \(\overline{\mathrm{AE}}, \overline{\mathrm{AEB}}, \overline{\mathrm{AFA}}\), and \(\overline{\mathrm{AFB}}\) & 16 & & ns \\
\hline
\end{tabular}
\(\dagger\) Only applies for a clock edge that does a FIFO read
\(\ddagger\) Requirement to count the clock edge as one of at least four needed to reset a FIFO
§ Skew time is not a timing constraint for proper device operation and is only included to illustrate the timing relationship between CLKA cycle and CLKB cycle.
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, \(\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}\) (see Figures 4 through 26)
\begin{tabular}{|c|c|c|c|c|}
\hline & PARAMETER & MIN & MAX & UNIT \\
\hline \(\mathrm{ta}_{\mathrm{a}}\) & Access time, CLKA \({ }^{\text {to }}\) A0-A35 and CLKB \(\uparrow\) to B0-B35 & 2 & 12 & ns \\
\hline tpd(C-FF) & Propagation delay time, CLKA \(\uparrow\) to \(\overline{F F A}\) and CLKB \(\uparrow\) to \(\overline{F F B}\) & 2 & 12 & ns \\
\hline \(t_{\text {pd }}(\mathrm{C}-\mathrm{EF})\) & Propagation delay time, CLKA to EFA and CLKB \({ }^{\text {a }}\) to \(\overline{E F B}\) & 2 & 12 & ns \\
\hline tpd(C-AE) & Propagation delay time, CLKA \(\uparrow\) to \(\overline{A E A}\) and CLKB \(\uparrow\) to \(\overline{A E B}\) & 2 & 12 & ns \\
\hline tpd(C-AF) & Propagation delay time, CLKA \(\uparrow\) to \(\overline{A F A}\) and CLKB \({ }^{\text {to }} \overline{A F B}\) & 2 & 12 & ns \\
\hline \(t_{\text {pd }}(C-M F)\) & Propagation delay time, CLKA个 to \(\overline{\mathrm{MBF1}}\) low or \(\overline{\text { MBF2 }}\) high and CLKBT to \(\overline{\mathrm{MBF}}\) low or \(\overline{\text { MBF1 }}\) high & 1 & 12 & ns \\
\hline \(\mathrm{t}_{\mathrm{pd}}(\mathrm{C}-\mathrm{MR})\) & Propagation delay time, CLKA \(\uparrow\) to \(\mathrm{B} 0-\mathrm{B} 35 \dagger\) and CLKB \(\uparrow\) to \(\mathrm{A} 0-\mathrm{A} 35 \ddagger\) & 3 & 13 & ns \\
\hline \(t^{\text {pd }}\) (C-PE) \({ }^{\text {® }}\) & Propagation delay time, CLKB \(\uparrow\) to \(\overline{\text { PEFB }}\) & 2 & 12 & ns \\
\hline \(t_{\text {pd }}(\mathrm{M}-\mathrm{DV})\) & Propagation delay time, MBA to \(\mathrm{A} 0-\mathrm{A} 35\) valid and SIZ1, SIZO to B0-B35 valid & 1 & 11.5 & ns \\
\hline \(t_{\text {pd ( }}\) D-PE) & Propagation delay time, A0-A35 valid to \(\overline{\text { PEFA }}\) valid; \(\mathrm{B} 0-\mathrm{B} 35\) valid to \(\overline{\mathrm{PEFB}}\) valid & 3 & 12.5 & ns \\
\hline \(t_{\text {pd }}(\mathrm{O}-\mathrm{PE})\) & Propagation delay time, ODD/EVEN to \(\overline{\text { PEFA }}\) and \(\overline{\text { PEFB }}\) & 3 & 12 & ns \\
\hline \(t_{\text {pd }}(\mathrm{O}-\mathrm{PB})^{\text {a }}\) & Propagation delay time, ODD/EVEN to parity bits (A8, A17, A26, A35) and (B8, B17, B26, B35) & 2 & 12 & ns \\
\hline \({ }^{t} \mathrm{pd}(\mathrm{E}-\mathrm{PE})\) & Propagation delay time, \(\overline{\mathrm{CSA}}, \mathrm{ENA}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{A}, \mathrm{MBA}\), or PGA to \(\overline{\mathrm{EEFA}} ; \overline{\mathrm{CS}} \overline{\mathrm{B}}, \mathrm{ENB}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{B}, \mathrm{SIZ1}, \mathrm{SIZ0}\), or PGB to \(\overline{\text { PEFB }}\) & 1 & 12 & ns \\
\hline \({ }^{\text {tpd }}\) (E-PB) \({ }^{\text {I }}\) & Propagation delay time, \(\overline{C S A}, ~ E N A, ~ W / \bar{R} A, ~ M B A, ~ o r ~ P G A ~ t o ~ p a r i t y ~ b i t s ~(A 8, ~ A 17, ~ A 26, ~ A 35) ; ~ \overline{C S B}\), ENB, W/RBB, SIZ1, SIZO, or PGB to parity bits (B8, B17, B26, B35) & 3 & 19 & ns \\
\hline \(\mathrm{tpd}_{\text {d }}(\mathrm{R}-\mathrm{F})\) & Propagation delay time, \(\overline{\mathrm{RST}}\) to ( \(\overline{\mathrm{MBF}}\), \(\overline{\mathrm{MBF} 2}\) ) high & 1 & 20 & ns \\
\hline ten & Enable time, \(\overline{\mathrm{CSA}}\) and \(\mathrm{W} / \overline{\mathrm{R}} \mathrm{A}\) low to \(\mathrm{A} 0-\mathrm{A} 35\) active and \(\overline{\mathrm{CSB}}\) low and W/R्RB high to B0-B35 active & 2 & 12 & ns \\
\hline \({ }^{\text {d dis }}\) & Disable time, \(\overline{C S A}\) or W/TARA high to A0-A35 at high impedance and \(\overline{\mathrm{CSB}}\) high or \(\mathrm{W} / \overline{\mathrm{R}} \mathrm{B}\) low to B0-B35 at high impedance & 1 & 9 & ns \\
\hline
\end{tabular}
\(\dagger\) Writing data to the mail1 register when the B0-B35 outputs are active and SIZ1, SIZO are high
\(\ddagger\) Writing data to the mail2 register when the AO-A35 outputs are active and MBA is high
§ Only applies when a new port-B bus size is implemented by the rising CLKB edge
T Only applies when reading data from a mail register

\section*{TYPICAL CHARACTERISTICS}

SUPPLY CURRENT
vs
CLOCK FREQUENCY


Figure 27

\section*{calculating power dissipation}

The \(\mathrm{I}_{\mathrm{CC}(f)}\) current for the graph in Figure 28 was taken while simultaneously reading and writing the FIFO on the SN54ACT3614 with CLKA and CLKB set to \(f_{\text {clock. }}\). All data inputs and data outputs change state during each clock cycle to consume the highest supply current. Data outputs were disconnected to normalize the graph to a zero-capacitance load. Once the capacitive load per data-output channel is known, the power dissipation can be calculated with the equation below.

With ICC(f) taken from Figure 28, the maximum power dissipation ( \(\mathrm{P}_{\mathrm{T}}\) ) of the SN54ABT3614 can be calculated by:
\[
\mathrm{P}_{\mathrm{T}}=\mathrm{V}_{\mathrm{CC}} \times \mathrm{I}_{\mathrm{CC}(\mathrm{f})}+\Sigma\left(\mathrm{C}_{\mathrm{L}} \times \mathrm{V}_{\mathrm{OH}}{ }^{2} \times \mathrm{f}_{\mathrm{o}}\right)
\]
where:
\[
\begin{aligned}
& \mathrm{C}_{\mathrm{L}}=\text { output capacitive load } \\
& \mathrm{f}_{\mathrm{O}}=\text { switching frequency of an output } \\
& \mathrm{V}_{\mathrm{OH}}=\text { high-level output voltage }
\end{aligned}
\]

When no reads or writes are occurring on the SN54ABT3614, the power dissipated by a single clock (CLKA or CLKB) input running at frequency \(f_{\text {clock }}\) is calculated by:
\[
\mathrm{P}_{\mathrm{T}}=\mathrm{V}_{\mathrm{CC}} \times \mathrm{f}_{\text {clock }} \times 0.29 \mathrm{~mA} / \mathrm{MHz}
\]

PARAMETER MEASUREMENT INFORMATION


NOTE A: Includes probe and jig capacitance
Figure 28. Load CIrcuit and Voltage Waveforms
- Free-Running CLKA and CLKB Can Be Asynchronous or Coincident
- Clocked FIFO Buffering Data From Port A to Port B
- Memory Size: \(1024 \times 36\)
- Synchronous Read-Retransmit Capability
- Mailbox Register in Each Direction
- Programmable Almost-Full and Almost-Empty Flags
- Microprocessor Interface Control Logic
- Input-Ready (IR) and Almost-Full ( \(\overline{\mathrm{AF}}\) ) Flags Synchronized by CLKA
- Output-Ready (OR) and Almost-Empty ( \(\overline{\text { AE }}\) ) Flags Synchronized by CLKB
- Low-Power 0.8-Micron Advanced CMOS Technology
- Supports Clock Frequencies up to 50 MHz
- Fast Access Times of 15 ns
- Released as DESC SMD (Standard Microcircuit Drawing) 5962-956080INXD
- PCB Package Qualified as Military Plastic Device Per MIL-PRF-38535 (QML)
- Available in Space-Saving 120-Pin Thin Quad Flat (PCB) Package

\section*{description}

The SN54ACT3641 is a high-speed, low-power, CMOS clocked FIFO memory. It supports clock frequencies up to 50 MHz and has read access times as fast as 15 ns . The \(1024 \times 36\) dual-port SRAM FIFO buffers data from port A to port B. The FIFO memory has retransmit capability, which allows previously read data to be accessed again. The FIFO has flags to indicate empty and full conditions and two programmable flags (almost full and almost empty) to indicate when a selected number of words is stored in memory. Communication between each port can take place with two 36-bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. Two or more devices can be used in parallel to create wider datapaths. Expansion is also possible in word depth.

The SN54ACT3641 is a clocked FIFO, which means each port employs a synchronous interface. All data transfers through a port are gated to the low-to-high transition of a continuous (free-running) port clock by enable signals. The continuous clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple interface between microprocessors and/or buses with synchronous control.

The input-ready (IR) flag and almost-full ( \(\overline{\mathrm{AF}}\) ) flag of the FIFO are two-stage synchronized to CLKA. The output-ready (OR) flag and almost-empty ( \(\overline{\mathrm{AE}}\) ) flag of the FIFO are two-stage synchronized to CLKB. Offset values for the almost-full and almost-empty flags of the FIFO can be programmed from port A or through a serial input.
The SN54ACT3641 is characterized for operation from \(-55^{\circ} \mathrm{C}\) to \(125^{\circ} \mathrm{C}\).
For more information on this device family, see the application reports FIFO Patented Synchronous Retransmit: Programmable DSP-Interface Application for FIR Filtering and FIFO Mailbox-Bypass Registers: Using Bypass Registers to Initialize DMA Control in the 1996 High-Performance FIFO Memories Designer's Handbook, literature number SCAA012A.

PCB PACKAGE
(TOP VIEW)


NC - No internal connection
functional block diagram


Terminal Functions
\begin{tabular}{|c|c|c|}
\hline TERMINAL NAME & I/O & DESCRIPTION \\
\hline A0-A35 & I/O & Port-A data. The 36-bit bidirectional data port for side A. \\
\hline \(\overline{\mathrm{AE}}\) & 0 & Almost-empty flag. Programmable flag synchronized to CLKB. \(\overline{A E}\) is low when the number of words in the FIFO is less than or equal to the value in the almost-empty offset register (X). \\
\hline \(\overline{\mathrm{AF}}\) & 0 & Almost-full flag. Programmable flag synchronized to CLKA. \(\overline{A F}\) is low when the number of empty locations in the FIFO is less than or equal to the value in the almost-full offiset register \((\mathrm{Y})\). \\
\hline B0-B35 & I/O & Port-B data. The 36-bit bidirectional data port for side B. \\
\hline CLKA & 1 & Port-A clock. CLKA is a continuous clock that synchronizes all data transfers through port A and can be asynchronous or coincident to CLKB. IR and \(\overline{\mathrm{AF}}\) are synchronous to the low-to-high transition of CLKA. \\
\hline CLKB & 1 & Port-B clock. CLKB is a continuous clock that synchronizes all data transfers through port B and can be asynchronous or coincident to CLKA. OR and \(\overline{\mathrm{AE}}\) are synchronous to the low-to-high transition of CLKB. \\
\hline \(\overline{\text { CSA }}\) & 1 & Port-A chip select. \(\overline{C S A}\) must be low to enable a low-to-high transition of CLKA to read or write data on port A. The AO-A35 outputs are in the high-impedance state when CSA is high. \\
\hline \(\overline{\text { CSB }}\) & 1 & Port-B chip select. \(\overline{\mathrm{CSB}}\) must be low to enable a low-to-high transition of CLKB to read or write data on port B. The B0-B35 outputs are in the high-impedance state when CSB is high. \\
\hline ENA & 1 & Port-A master enable. ENA must be high to enable a low-to-high transition of CLKA to read or write data on port A. \\
\hline ENB & 1 & Port-B master enable. ENB must be high to enable a low-to-high transition of CLKB to read or write data on port B. \\
\hline \[
\begin{aligned}
& \mathrm{FS} 1 / \overline{\mathrm{SEN}}, \\
& \mathrm{FS} 0 / \mathrm{SD}
\end{aligned}
\] & 1 & \begin{tabular}{l}
Flag offset select \(1 /\) serial enable, flag offset select 0/serial data. FS1/SEN and FS0/SD are dual-purpose inputs used for flag offset register programming. During a device reset, FS1/ \(\overline{\mathrm{SEN}}\) and FS0/SD select the flag offset programming method. Three offiset register programming methods are available: automatically load one of two preset values, parallel load from port A, and serial load. \\
When serial load is selected for flag offset register programming, FS1/ \(\overline{\mathrm{SEN}}\) is used as an enable synchronous to the low-to-high transition of CLKA. When FS1/SEN is low, a rising edge on CLKA loads the bit present on FSO/SD into the X and Y offset registers. The number of bit writes required to program the offset registers is 20 . The first bit write stores the Y-register MSB and the last bit write stores the X-register LSB.
\end{tabular} \\
\hline IR & 0 & Input-ready flag. IR is synchronized to the low-to-high transition of CLKA. When IR is low, the FIFO is full and writes to its array are disabled. When the FIFO is in retransmit mode, IR indicates when the memory has been filled to the point of the retransmit data and prevents further writes. IR is set low during reset and is set high after reset. \\
\hline MBA & 1 & Port-A mailbox select. A high level on MBA chooses a mailbox register for a port-A read or write operation. \\
\hline MBB & 1 & Port-B mailbox select. A high level on MBB chooses a mailbox register for a port-B read or write operation. When the B0-B35 outputs are active, a high level on MBB selects data from the mail1 register for output and a low level selects FIFO data for output. \\
\hline \(\overline{\mathrm{MBF} 1}\) & 0 & Mail1 register flag. \(\overline{\text { MBF1 }}\) is set low by the low-to-high transition of CLKA that writes data to the mail1 register. \(\overline{\text { MBF1 }}\) is set high by a low-to-high transition of CLKB when a port-B read is selected and MBB is high. MBF1 is set high by a reset. \\
\hline \(\overline{\mathrm{MBF}}\) & 0 & Mail2 register flag. \(\overline{\text { MBF2 }}\) is set low by the low-to-high transition of CLKB that writes data to the mail2 register. \(\overline{\text { MBF2 }}\) is set high by a low-to-high transition of CLKA when a port-A read is selected and MBA is high. MBF2 is set high by a reset. \\
\hline OR & 0 & Output-ready flag. OR is synchronized to the low-to-high transition of CLKB. When OR is low, the FIFO is empty and reads are disabled. Ready data is present in the output register of the FIFO when OR is high. OR is forced low during the reset and goes high on the third low-to-high transition of CLKB after a word is loaded to empty memory. \\
\hline RFM & 1 & Read from mark. When the FIFO is in retransmit mode, a high on RFM enables a low-to-high transition of CLKB to reset the read pointer to the beginning retransmit location and output the first selected retransmit data. \\
\hline \(\overline{\mathrm{RST}}\) & 1 & Reset. To reset the device, four low-to-high transitions of CLKA and four low-to-high transitions of CLKB must occur while \(\overline{\text { RST }}\) is low. The low-to-high transition of \(\overline{\text { RST }}\) latches the status of FSO and FS1 for \(\overline{\mathrm{AF}}\) and \(\overline{\mathrm{AE}}\) offset selection. \\
\hline RTM & 1 & Retransmit mode. When RTM is high and valid data is present in the FIFO output register (OR is high), a low-to-high transition of CLKB selects the data for the beginning of a retransmit and puts the FIFO in retransmit mode. The selected word remains the initial retransmit point until a low-to-high transition of CLKB occurs while RTM is low, taking the FIFO out of retransmit mode. \\
\hline
\end{tabular}

\section*{Terminal Functions (Continued)}
\begin{tabular}{|c|c|l|}
\hline \begin{tabular}{c} 
TERMINAL \\
NAME
\end{tabular} & I/O & \multicolumn{1}{c|}{ DESCRIPTION } \\
\hline W/ \(\bar{R} A\) & 1 & \begin{tabular}{l} 
Port-A write/read select. A high on W/प्RA selects a write operation and a low selects a read operation on port A for a \\
low-to-high transition of CLKA. The AO-A35 outputs are in the high-impedance state when W/RA is high.
\end{tabular} \\
\hline \(\bar{W} / R B\) & 1 & \begin{tabular}{l} 
Port-B write/read select. A low on \(\bar{W} / R B\) selects a write operation and a high selects a read operation on port B for a \\
low-to-high transition of CLKB. The B0-B35 outputs are in the high-impedance state when \(\bar{W} / R B\) is low.
\end{tabular} \\
\hline
\end{tabular}

\section*{detailed description \\ reset}

The SN54ACT3641 is reset by taking the reset ( \(\overline{\text { RST }}\) ) input low for at least four port-A clock (CLKA) and four port-B clock (CLKB) low-to-high transitions. The reset input can switch asynchronously to the clocks. A reset initializes the memory read and write pointers and forces the input-ready (IR) flag low, the output-ready (OR) flag low, the almost-empty ( \(\overline{\mathrm{AE}}\) ) flag low, and the almost-full ( \(\overline{\mathrm{AF}}\) ) flag high. Resetting the device also forces the mailbox flags (MBF1, MBF2) high. After a FIFO is reset, its input-ready flag is set high after at least two clock cycles to begin normal operation. A FIFO must be reset after power up before data is written to its memory.

\section*{almost-empty flag and almost-full flag offset programming}

Two registers in the SN54ACT3641 are used to hold the offset values for the almost-empty and almost-full flags. The almost-empty ( \(\overline{\mathrm{AE}}\) ) flag offset register is labeled X , and the almost-full ( \(\overline{\mathrm{AF}}\) ) flag offset register is labeled Y . The offset registers can be loaded with a value in three ways: one of two preset values are loaded into the offset registers, parallel load from port A, or serial load. The offset register programming mode is chosen by the flag select (FS1, FSO) inputs during a low-to-high transition on RST (see Table 1).

Table 1. Flag Programming
\begin{tabular}{|c|c|c|c|}
\hline FS1 & FSO & RST & X AND Y REGISTERS \(\boldsymbol{T}\) \\
\hline\(H\) & \(H\) & \(\uparrow\) & Serial load \\
H & L & \(\uparrow\) & 64 \\
L & \(H\) & \(\uparrow\) & 8 \\
L & L & \(\uparrow\) & Parallel load from port A \\
\hline
\end{tabular}
\(\dagger \mathrm{X}\) register holds the offiset for \(\overline{\mathrm{AE}} ; \mathrm{Y}\) register holds the offset for \(\overline{A F}\).

\section*{preset values}

If a preset value of 8 or 64 is chosen by FS1 and FS0 at the time of a \(\overline{\text { RST }}\) low-to-high transition according to Table 1, the preset value is automatically loaded into the \(X\) and \(Y\) registers. No other device initialization is necessary to begin normal operation, and the IR flag is set high after two low-to-high transitions on CLKA.

\section*{parallel load from port A}

To program the \(X\) and \(Y\) registers from port A, the device is reset with FSO and FS1 low during the low-to-high transition of RST. After this reset is complete, IR is set high after two low-to-high transitions on CLKA. The first two writes to the FIFO do not store data in its memory but load the offset registers in the order \(\mathrm{Y}, \mathrm{X}\). Each offset register of the SN54ACT3641 uses port-A inputs (A9-A0). Data input A9 is used as the most significant bit of the binary number. Each register value can be programmed from 1 to 1020. After both offset registers are programmed from port A, subsequent FIFO writes store data in the SRAM.

\section*{CLOCKED FIRST-IN, FIRST-OUT MEMORY}

SGBS309 - AUGUST 1995

\section*{serlal load}

To program the \(X\) and \(Y\) registers serially, the device is reset with FSO/SD and FS1/EEN high during the low-to-high transition of \(\overline{\text { RST. After this reset is complete, the } X \text { and } Y \text { register values are loaded bitwise through }}\) FSO/SD on each low-to-high transition of CLKA that FS1/SEN is low. Twenty-bit writes are needed to complete the programming. The first-bit write stores the most significant bit of the Y register, and the last-bit write stores the least significant bit of the the X register. Each register value can be programmed from 1 to 1020.

When the option to program the offset registers serially is chosen, IR remains low until all 20 bits are written. IR is set high by the low-to-high transition of CLKA after the last bit is loaded to allow normal FIFO operation.

\section*{FIFO write/read operation}

The state of the port-A data (AO-A35) outputs is controlled by the port-A chip select ( \(\overline{\mathrm{CSA}}\) ) and the port-A write/read select ( \(W / \bar{R} A\) ). The A0-A35 outputs are in the high-impedance state when either CSA or W/ \(\bar{R} A\) is high. The A0-A35 outputs are active when both \(\overline{C S A}\) and \(W / \bar{R} A\) are low.
Data is loaded into the FIFO from the AO-A35 inputs on a low-to-high transition of CLKA when CSA and the port-A mailbox select (MBA) are low, W/RA, the port-A enable (ENA), and the input-ready (IR) flag are high (see Table 2). Writes to the FIFO are independent of any concurrent FIFO reads.

Table 2. Port-A Enable Function Table
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline CSA & W/R̄A & ENA & MBA & CLKA & A0-A35 OUTPUTS & PORT FUNCTION \\
\hline H & X & X & X & X & In high-impedance state & None \\
L & H & L & X & X & In high-impedance state & None \\
L & H & H & L & \(\uparrow\) & In high-impedance state & FIFO write \\
L & H & H & H & \(\uparrow\) & In high-impedance state & Mail1 write \\
L & L & L & L & X & Active, mail2 register & None \\
L & L & H & L & \(\uparrow\) & Active, mail2 register & None \\
L & L & L & H & X & Active, mail2 register & None \\
L & L & H & H & \(\uparrow\) & Active, mail2 register & Mail2 read (set \(\overline{\text { MBF2 high) }}\) \\
\hline
\end{tabular}

The port-B control signals are identical to those of port \(A\) with the exception that the port- \(B\) write/read select ( \(\overline{\mathrm{W}} / \mathrm{RB}\) ) is the inverse of the port-A write/read select ( \(\mathrm{W} / \overline{\mathrm{R}} A\) ). The state of the port-B data ( \(\mathrm{BO} 0-\mathrm{B} 35\) ) outputs is controlled by the port-B chip select ( \(\overline{\mathrm{CSB}}\) ) and the port-B write/read select ( \(\overline{\mathrm{W}} / \mathrm{RB}\) ). The B0-B35 outputs are in the high-impedance state when either \(\overline{\mathrm{CSB}}\) is high or \(\overline{\mathrm{W}} / \mathrm{RB}\) is low. The \(\mathrm{BO}-\mathrm{B} 35\) outputs are active when \(\overline{\mathrm{CSB}}\) is low and \(\bar{W} / R B\) is high.
Data is read from the FIFO to its output register on a low-to-high transition of CLKB when CSB and the port-B mailbox select (MBB) are low, \(\overline{\text { W } / R B, ~ t h e ~ p o r t-B ~ e n a b l e ~(E N B), ~ a n d ~ t h e ~ o u t p u t-r e a d y ~(O R) ~ f l a g ~ a r e ~ h i g h ~(s e e ~}\) Table 3). Reads from the FIFO are independent of any concurrent FIFO writes.

\section*{FIFO write/read operation (continued)}

Table 3. Port-B Enable Function Table
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline\(\overline{\text { CSB }}\) & \(\overline{\text { W }} /\) RB & ENB & MBB & CLKB & B0-B35 OUTPUTS & PORT FUNCTION \\
\hline H & X & X & X & X & In high-impedance state & None \\
L & L & L & X & X & In high-impedance state & None \\
L & L & H & L & \(\uparrow\) & In high-impedance state & None \\
L & L & H & H & \(\uparrow\) & In high-impedance state & Mail2 write \\
L & H & L & L & X & Active, FIFO output register & None \\
L & H & H & L & \(\uparrow\) & Active, FIFO output register & FIFO read \\
L & H & L & H & X & Active, mail1 register & None \\
L & H & H & H & \(\uparrow\) & Active, mail1 register & Mail1 read (set MBF1 high) \\
\hline
\end{tabular}

The setup- and hold-time constraints to the port clocks for the port-chip selects and write/read selects are only for enabling write and read operations and are not related to high-impedance control of the data outputs. If a port enable is low during a clock cycle, the port-chip select and write/read select can change states during the setup- and hold-time window of the cycle.
When OR is low, the next data word is sent to the FIFO output register automatically by the CLKB low-to-high transition that sets the output-ready flag high. When OR is high, an available data word is clocked to the FIFO output register only when a FIFO read is selected by the port-B chip select ( \(\overline{C S B}\) ), write/read select ( \(\overline{\mathrm{W}} / \mathrm{RB}\) ), enable (ENB), and mailbox select (MBB).

\section*{synchronized FIFO flags}

Each FIFO is synchronized to its port clock through at least two flip-flop stages. This is done to improve the flags' reliability by reducing the probability of metastable events on their outputs when CLKA and CLKB operate asynchronously to one another (see the application report Metastability Performance of Clocked FIFOs in the 1996 High-Performance FIFO Memories Data Book, literature number SCADOO3C). OR and \(\overline{\mathrm{AE}}\) are synchronized to CLKB. IR and \(\overline{\mathrm{AF}}\) are synchronized to CLKA. Table 4 shows the relationship of each flag to the number of words stored in memory.

Table 4. FIFO Flag Operation
\begin{tabular}{|c|cc|cc|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
NUMBER OF WORDS IN \\
FIFOt \(\ddagger\)
\end{tabular}} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
SYNCHRONIZED \\
TO CLKB
\end{tabular}} & \multicolumn{2}{|c|}{\begin{tabular}{c} 
SYNCHRONIZED \\
TO CLKA
\end{tabular}} \\
\cline { 2 - 5 } & OR & \(\overline{\text { AE }}\) & \(\overline{\text { AF }}\) & IR \\
\hline 0 & L & L & H & H \\
1 to \(X\) & H & L & H & H \\
\((X+1)\) to \([1024-(Y+1)]\) & H & H & H & H \\
\((1024-Y)\) to 1023 & H & H & L & H \\
1024 & H & H & L & L \\
\hline
\end{tabular}
\(\dagger X\) is the almost-empty offset for \(\overline{A E} . Y\) is the almost-full offset for \(\overline{\mathrm{AF}}\).
\(\ddagger\) When a word is present in the FIFO output register, its previous memory location is free.

\section*{output-ready flag (OR)}

The output-ready flag of a FIFO is synchronized to the port clock that reads data from its array (CLKB). When the output-ready flag is high, new data is present in the FIFO output register. When OR is low, the previous data word is present in the FIFO output register and attempted FIFO reads are ignored.
A FIFO read pointer is incremented each time a new word is clocked to its output register. The state machine that controls an output-ready flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is empty, empty +1 , or empty +2 . From the time a word is written to a FIFO, it can be shifted to the FIFO output register in a minimum of three cycles of CLKB; therefore, an output-ready flag is low if a word in memory is the next data to be sent to the FIFO output register and three CLKB cycles have not elapsed since the time the word was written. The output-ready flag of the FIFO remains low until the third low-to-high transition of CLKB occurs, simultaneously forcing OR high and shifting the word to the FIFO output register.

A low-to-high transition on CLKB begins the first synchronization cycle of a write if the clock transition occurs at time \(\mathrm{t}_{\mathrm{sk}(1)}\), or greater, after the write. Otherwise, the subsequent CLKB cycle can be the first synchronization cycle (see Figure 6).

\section*{input-ready flag (IR)}

The input-ready flag of a FIFO is synchronized to the port clock that writes data to its array (CLKA). When IR is high, a memory location is free in the SRAM to write new data. No memory locations are free when the input-ready flag is low and attempted writes to the FIFO are ignored.
Each time a word is written to a FIFO, its write pointer is incremented. The state machine that controls an input-ready flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is full, full-1, or full-2. From the time a word is read from a FIFO, its previous memory location is ready to be written in a minimum of three cycles of CLKA. Therefore, IR is low if less than two cycles of CLKA have elapsed since the next memory write location has been read. The second low-to-high transition on CLKA after the read sets IR high, and data can be written in the following cycle.
A low-to-high transition on CLKA begins the first synchronization cycle of a read if the clock transition occurs at time \(\mathrm{t}_{\mathrm{sk}(1)}\), or greater, after the read. Otherwise, the subsequent CLKA cycle can be the first synchronization cycle (see Figure 7).

\section*{almost-empty flag ( \(\overline{\text { AE }}\) )}

The almost-empty flag of a FIFO is synchronized to the port clock that reads data from its array (CLKB). The state machine that controls an almost-empty flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is almost empty, almost empty +1 , or almost empty +2 . The almost-empty state is defined by the contents of register X. This register is loaded with a preset value during a FIFO reset, programmed from port A, or programmed serially (see almost-empty flag and almost-full flag offset programming). \(\overline{\mathrm{AE}}\) is low when the FIFO contains X or less words and is high when the FIFO contains \((\mathrm{X}+1)\) or more words. A data word present in the FIFO output register has been read from memory.
Two low-to-high transitions of CLKB are required after a FIFO write for the almost-empty flag to reflect the new level of fill. Therefore, the almost-empty flag of a FIFO containing \((X+1)\) or more words remains low if two cycles of CLKB have not elapsed since the write that filled the memory to the \((X+1)\) level. \(\overline{A E}\) is set high by the second low-to-high transition of CLKB after the FIFO write that fills memory to the \((X+1)\) level. A low-to-high transition of CLKB begins the first synchronization cycle if it occurs at time \(\mathrm{t}_{\text {sk( } 2 \text { ( })}\), or greater, after the write that fills the FIFO to \((X+1)\) words. Otherwise, the subsequent CLKB cycle can be the first synchronization cycle (see Figure 8).

14-120

\section*{almost-full flag ( \(\overline{\text { AF }}\) )}

The almost-full flag of a FIFO is synchronized to the port clock that writes data to its array (CLKA). The state machine that controls an almost-full flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is almost full, almost full-1, or almost full-2. The almost-full state is defined by the contents of register Y. This register is loaded with a preset value during a FIFO reset, programmed from port A, or programmed serially (see almost-empty flag and almost-full flag offset programming). \(\overline{\mathrm{AF}}\) is low when the number of words in the FIFO is greater than or equal to (1024-Y). \(\overline{\text { AF }}\) is high when the number of words in the FIFO is less than or equal to [1024-(Y+1)]. A data word present in the FIFO output register has been read from memory.
Two low-to-high transitions of CLKA are required after a FIFO read for its almost-full flag to reflect the new level of fill. Therefore, the almost-full flag of a FIFO containing [1024-(Y+1)] or less words remains low if two cycles of CLKA have not elapsed since the read that reduced the number of words in memory to [1024-( \(Y+1)\) ]. \(\overline{A F}\) is set high by the second low-to-high transition of CLKA after the FIFO read that reduces the number of words in memory to [1024-(Y+1)]. A low-to-high transition of CLKA begins the first synchronization cycle if it occurs at time \(\mathrm{t}_{\mathrm{sk}(2)}\), or greater, after the read that reduces the number of words in memory to [1024-(Y+1)]. Otherwise, the subsequent CLKA cycle can be the first synchronization cycle (see Figure 9).

\section*{synchronous retransmit}

The synchronous-retransmit feature of the SN54ACT3641 allows FIFO data to be read repeatedly starting at a user-selected position. The FIFO is first put into retransmit mode to select a beginning word and prevent on-going FIFO write operations from destroying retransmit data. Data vectors with a minimum length of three words can retransmit repeatedly starting at the selected word. The FIFO can be taken out of retransmit mode at any time and allow normal device operation.
The FIFO is put in retransmit mode by a low-to-high transition on CLKB when the retransmit-mode (RTM) input is high and OR is high. This rising CLKB edge marks the data present in the FIFO output register as the first retransmit data. The FIFO remains in retransmit mode until a low-to-high transition occurs while RTM is low.
When two or more reads have been done past the initial retransmit word, a retransmit is initiated by a low-to-high transition on CLKB when the read-from-mark (RFM) input is high. This rising CLKB edge shifts the first retransmit word to the FIFO output register and subsequent reads can begin immediately. Retransmit loops can be done endlessly while the FIFO is in retransmit mode. RFM must be low during the CLKB rising edge that takes the FIFO out of retransmit mode.
When the FIFO is put into retransmit mode, it operates with two read pointers. The current read pointer operates normally, incrementing each time a new word is shifted to the FIFO output register and used by the OR and \(\overline{A E}\) flags. The shadow read pointer stores the SRAM location at the time the device is put into retransmit mode and does not change until the device is taken out of retransmit mode. The shadow read pointer is used by the IR and \(\overline{\mathrm{AF}}\) flags. Data writes can proceed while the FIFO is in retransmit mode, but \(\overline{\mathrm{AF}}\) is set low by the write that stores ( 102 - Y) words after the first retransmit word. The IR flag is set low by the 1024th write after the first retransmit word.
When the FIFO is in retransmit mode and RFM is high, a rising CLKB edge loads the current read pointer with the shadow read-pointer value and the OR flag reflects the new level of fill immediately. If the retransmit changes the FIFO status out of the almost-empty range, up to two CLKB rising edges after the retransmit cycle are needed to switch \(\overline{A E}\) high (see Figure 11). The rising CLKB edge that takes the FIFO out of retransmit mode shifts the read pointer used by the IR and \(\overline{A F}\) flags from the shadow to the current read pointer. If the change of read pointer used by IR and \(\overline{\mathrm{AF}}\) should cause one or both flags to transition high, at least two CLKA synchronizing cycles are needed before the flags reflect the change. A rising CLKA edge after the FIFO is taken out of retransmit mode is the first synchronizing cycle of IR if it occurs at time \(\mathrm{t}_{\mathrm{sk}(1)}\), or greater, after the rising CLKB edge (see Figure 12). A rising CLKA edge after the FIFO is taken out of retransmit mode is the first synchronizing cycle of \(\overline{\mathrm{AF}}\) if it occurs at time \(\mathrm{t}_{\mathrm{sk}(2)}\), or greater, after the rising CLKB edge (see Figure 14).

INSTRUMENTS

\section*{SN54ACT3641 \(1024 \times 36\) \\ CLOCKED FIRST-IN, FIRST-OUT MEMORY \\ SGBS309 - AUGUST 1995}
mailbox registers
Two 36-bit bypass registers are on the SN54ACT3641 to pass command and control information between port A and port B. The mailbox-select (MBA, MBB) inputs choose between a mail register and a FIFO for a port data transfer operation. A low-to-high transition on CLKA writes A0-A35 data to the mail1 register when a port A write is selected by \(\overline{C S A}, W / \bar{R} A\), and ENA with MBA high. A low-to-high transition on CLKB writes BO-B35 data to the mail2 register when a port-B write is selected by \(\overline{C S B}, \bar{W} / R B\), and \(E N B\) with MBB high. Writing data to a mail register sets its corresponding flag (MBF1 or MBF2) low. Attempted writes to a mail register are ignored while its mail flag is low.
When the port-B data (B0-B35) outputs are active, the data on the bus comes from the FIFO output register when the port-B mailbox select (MBB) input is low and from the mail1 register when MBB is high. Mail2 data is always present on the port-A data (AO-A35) outputs when they are active. The mail1 register flag (MBF1) is set high by a low-to-high transition on CLKB when a port-B read is selected by \(\overline{C S B}, \bar{W} / R B\), and ENB with MBB high. The mail2 register flag (MBF2) is set high by a low-to-high transition on CLKA when a port-A read is selected by \(\overline{C S A}, W / \bar{R} A\), and ENA with MBA high. The data in a mail register remains intact after it is read and changes only when new data is written to the register.


Figure 1. FIFO Reset Loading \(X\) and \(Y\) With a Preset Value of Eight


NOTE A: \(\overline{C S A}=L, W / \bar{R} A=H, M B A=L\). It is not necessary to program offset register on consecutive clock cycles.
Figure 2. Programming the Almost-Full Flag and Almost-Empty Flag Offset Values From Port A


NOTE A: It is not necessary to program offset register bits on consecutive clock cycles. FIFO write attempts are ignored until IR is set high.
Figure 3. Programming the Almost-Full Flag and Almost-Empty Flag Offset Values Serially

\section*{CLOCKED FIRST-IN, FIRST-OUT MEMORY}

SGBS309 - AUGUST 1995


Figure 4. FIFO Write-Cycle Timing


Figure 5. FIFO Read-Cycle Timing

\(\dagger_{t_{\text {sk }}(1)}\) is the minimum time between a rising CLKA edge and a rising CLKB edge for OR to transition high and to clock the next word to the FIFO output register in three CLKB cycles. If the time between the rising CLKA edge and rising CLKB edge is less than \({ }_{\text {sk }}(1)\), the transition of OR high and the first word load to the output register can occur one CLKB cycle later than shown.

Figure 6. OR-Flag Timing and First-Data-Word Fallthrough When the FIFO Is Empty

\(\dagger_{\text {sk }}(1)\) is the minimum time between a rising CLKB edge and a rising CLKA edge for IR to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than \(t_{s k}(1)\), IR can transition high one CLKA cycle later than shown.

Figure 7. IR-Flag Timing and First Available Write When the FIFO Is Full

\(\dagger_{\mathrm{t} k}(2)\) is the minimum time between a rising CLKA edge and a rising CLKB edge for \(\overline{\mathrm{AE}}\) to transition high in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than \(\mathrm{t}_{\text {sk }}(2), \overline{\mathrm{AE}}\) can transition high one CLKB cycle later than shown. NOTE A: FIFO write ( \(\overline{C S A}=L, W / \bar{R} A=H, M B A=L\) ), FIFO read ( \(\overline{C S B}=L, \bar{W} / R B=H, M B B=L\) )

Figure 8. Timing for \(\overline{A E}\) When FIFO Is Almost Empty

\(\dagger_{t_{s k}(2)}\) is the minimum time between a rising CLKA edge and a rising CLKB edge for \(\overline{\mathrm{AF}}\) to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than \(t_{s k(2)}, \overline{\mathrm{AF}}\) can transition high one CLKA cycle later than shown. NOTE A: FIFO write ( \(\overline{C S A}=L, W / \bar{R} A=H, M B A=L\) ), FIFO read ( \(\overline{C S B}=L, \bar{W} / R B=H, M B B=L\) )

Figure 9. Timing for \(\overline{A F}\) When FIFO Is Almost Full

\section*{CLOCKED FIRST-IN, FIRST-OUT MEMORY \\ SGBS309-AUGUST 1995}


NOTE A: \(\overline{C S B}=L, \bar{W} / R B=H, M B B=L\). No input enables other than RTM and RFM are needed to control retransmit mode or begin a retransmit. Other enables are shown only to relate retransmit operations to the FIFO output register.

Figure 10. Retransmit Timing Showing Minimum Retransmit Length


NOTE A: X is the value loaded in the almost-empty flag offset register.
Figure 11. \(\overline{A E}\) Maximum Latency When Retransmit Increases the Number of Stored Words Above \(X\)

\(\dagger_{t_{s k}(1)}\) is the minimum time between a rising CLKB edge and a rising CLKA edge for IR to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than \(\mathrm{t}_{\mathbf{s k}}(1)\), IR can transition high one CLKA cycle later than shown.

Figure 12. IR Timing From the End of Retransmit Mode When One or More Write Locations Are Available

\(\dagger_{\mathrm{t} k}(2)\) is the minimum time between a rising CLKB edge and a rising CLKA edge for \(\overline{\mathrm{AF}}\) to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than \(t_{s k}(2), \overline{A F}\) can transition high one CLKA cycle later than shown. NOTE A: \(Y\) is the value loaded in the almost-full flag offset register.

Figure 13. \(\overline{\mathrm{AF}}\) Timing From the End of Retransmit Mode When \((\mathbf{Y}+1)\) or More Write Locations Are Available

SN54ACT3641
\(1024 \times 36\)
CLOCKED FIRST-IN, FIRST-OUT MEMORY
SGBS309-AUGUST 1995


Figure 14. Timing for Mail1 Register and MBF1 Flag


Figure 15. Timing for Mail2 Register and MBF2 Flag

\section*{absolute maximum ratings over operating free-air temperature range (unless otherwise noted) \(\dagger\)}
\begin{tabular}{|c|c|}
\hline Supply voltage & 5 V to 7 V \\
\hline Input voltage range, \(\mathrm{V}_{1}\) (see Note 1) & 0.5 V to \(\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}\) \\
\hline Output voltage range, \(\mathrm{V}_{\mathrm{O}}\) (see Note 1) & -0.5 V to \(\mathrm{V}_{\mathrm{Cc}}+0.5 \mathrm{~V}\) \\
\hline Input clamp current, \(\mathrm{I}_{\mathrm{I}}\left(\mathrm{V}_{1}<0\right.\) or \(\left.\mathrm{V}_{1}>\mathrm{V}_{\text {CC }}\right)\) & \(\pm 20 \mathrm{~mA}\) \\
\hline Output clamp current, \(\mathrm{l}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right.\) or \(\left.\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}\right)\) & \(\pm 50 \mathrm{~mA}\) \\
\hline Continuous output current, \(\mathrm{IO}_{0}\left(\mathrm{~V}_{\mathrm{O}}=0\right.\) to \(\mathrm{V}_{\mathrm{CC}}\) ) & \(\pm 50 \mathrm{~mA}\) \\
\hline Continuous current through \(\mathrm{V}_{C C}\) or GND & \(\pm 400 \mathrm{~mA}\) \\
\hline Operating free-air temperature range, \(\mathrm{T}_{\mathrm{A}}\) & \(-55^{\circ} \mathrm{C}\) to \(125^{\circ} \mathrm{C}\) \\
\hline Storage temperature range, \(\mathrm{T}_{\text {stg }}\) & \(-65^{\circ} \mathrm{C}\) to \(150^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}
\(\dagger\) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: The input and output voltage ratings may be exceeded provided the input and output current ratings are observed.

\section*{recommended operating conditions}
\begin{tabular}{|ll|r|c|}
\hline & & MIN & MAX \\
\hline \(\mathrm{V}_{\mathrm{CC}}\) & UNIT \\
\hline \(\mathrm{V}_{\mathrm{IH}}\) & High-level voltage & 4.5 & 5.5 \\
\hline \(\mathrm{~V}_{\mathrm{IL}}\) & Low-level input voltage voltage & 2 & V \\
\hline IOH & High-level output current & V \\
\hline IOL & Low-level output current & 0.8 & V \\
\hline \(\mathrm{~T}_{\mathrm{A}}\) & Operating free-air temperature & -4 & mA \\
\hline
\end{tabular}
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline PARAMETER & \multicolumn{3}{|l|}{TEST CONDITIONS} & MIN & TYP \(\ddagger\) MAX & UNIT \\
\hline \(\mathrm{V}_{\mathrm{OH}}\) & \multicolumn{3}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \quad \mathrm{IOH}=-4 \mathrm{~mA}\)} & 2.4 & & V \\
\hline VOL & \multicolumn{3}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \quad 1 \mathrm{OL}=8 \mathrm{~mA}\)} & & 0.5 & V \\
\hline 1 & \multicolumn{3}{|l|}{\(\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}, \quad \mathrm{~V}_{1}=\mathrm{V}_{\text {CC }}\) or 0} & & \(\pm 5\) & \(\mu \mathrm{A}\) \\
\hline Ioz & \multicolumn{3}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}\) or 0} & & \(\pm 5\) & \(\mu \mathrm{A}\) \\
\hline \(1 \mathrm{CC}{ }^{\text {§ }}\) & \multicolumn{3}{|l|}{\(V_{C C}=5.5 \mathrm{~V}, \quad V_{1}=V_{C C}-0.2 \mathrm{~V}\) or 0} & & 400 & \(\mu \mathrm{A}\) \\
\hline \multirow{5}{*}{\(\Delta \mathrm{lcc}{ }^{\text {® }}\)} & \multirow{5}{*}{\[
\begin{aligned}
& \mathrm{V}_{C C}=5.5 \mathrm{~V}, \quad \text { One input at } 3.4 \mathrm{~V} \text {, } \\
& \text { Other inputs at } \mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND}
\end{aligned}
\]} & \(\overline{C S A}=V_{1 H}\) & A0-A35 & & 0 & \multirow{5}{*}{mA} \\
\hline & & \(\overline{C S B}=V_{\text {IH }}\) & B0-B35 & & 0 & \\
\hline & & \(\overline{\mathrm{CSA}}=\mathrm{V}_{\text {IL }}\) & A0-A35 & & 1 & \\
\hline & & \(\overline{\mathrm{CSB}}=\mathrm{V}_{\mathrm{IL}}\) & B0-B35 & & 1 & \\
\hline & & \multicolumn{2}{|l|}{All other inputs} & & 1 & \\
\hline \(\mathrm{C}_{\mathrm{i}}\) & \multicolumn{3}{|l|}{\(\mathrm{V}_{1}=0, \quad \mathrm{f}=1 \mathrm{MHz}\)} & & 4 & pF \\
\hline \(\mathrm{C}_{0}\) & \multicolumn{3}{|l|}{\(\mathrm{V}_{\mathrm{O}}=0, \quad \mathrm{f}=1 \mathrm{MHz}\)} & & 8 & pF \\
\hline
\end{tabular}

\footnotetext{
\(\ddagger\) All typical values are at \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
}
§ICC is measured in the \(A\) to \(B\) direction.
IThis is the supply current when each input is at one of the specified TTL voltage levels rather than 0 V or \(\mathrm{V}_{\mathrm{CC}}\).

\section*{timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Figures 1 through 15)}
\begin{tabular}{|c|c|c|c|c|}
\hline & & MIN & MAX & UNIT \\
\hline \({ }^{\text {c }}\) clock & Clock frequency, CLKA or CLKB & & 50 & MHz \\
\hline \(\mathrm{t}_{\mathrm{c}}\) & Clock cycle time, CLKA or CLKB & 20 & & ns \\
\hline \({ }^{\text {tw }}\) (CH) & Pulse duration, CLKA and CLKB high & 8 & & ns \\
\hline \({ }^{\text {w }}\) (CL) & Pulse duration, CLKA and CLKB low & 8 & & ns \\
\hline \(\mathrm{t}_{\text {su }}(\mathrm{D})\) & Setup time, A0-A35 before CLKA \({ }^{\text {and }}\) B0-B35 before CLKB \(\uparrow\) & 6 & & ns \\
\hline \(\mathrm{t}_{\text {su(EN1) }}\) & Setup time, ENA to CLKA \(\uparrow\); ENB to CLKB \(\uparrow\) & 6 & & ns \\
\hline \multirow[b]{2}{*}{\(\mathrm{t}_{\text {su (EN2) }}\)} & Setup time, \(\overline{C S A}, \mathrm{~W} / \overline{\mathrm{R} A}\), and MBA to CLKA \(\uparrow\); \(\overline{\mathrm{CSB}}, \overline{\mathrm{W}} / \mathrm{RB}\), and MBB to CLKB \(\uparrow\) & 7.5 & & \multirow[b]{2}{*}{ns} \\
\hline & W/RA to CLKA \(\uparrow\) & 9 & & \\
\hline \(\mathrm{t}_{\text {su }}\) (RM) & Setup time, RTM and RFM to CLKB \(\uparrow\) & 6.5 & & ns \\
\hline \(\mathrm{t}_{\text {su }}\) (RS) & Setup time, \(\overline{\mathrm{RST}}\) low before CLKA \(\uparrow\) or CLKB¢ \(\dagger\) & 6 & & ns \\
\hline \(\mathrm{t}_{\text {su }}\) (FS) & Setup time, FS0 and FS1 before \(\overline{\text { RST }}\) high & 10 & & ns \\
\hline \(\mathrm{t}_{\text {su }}(\mathrm{SD})^{\ddagger}\) & Setup time, FS0/SD before CLKA \(\uparrow\) & 6 & & ns \\
\hline \(\mathrm{t}_{\text {Su }}\) (SEN) \({ }^{\ddagger}\) & Setup time, FS1/SEN before CLKA \(\uparrow\) & 6 & & ns \\
\hline th(D) & Hold time, A0-A35 after CLKA \(\uparrow\) and B0-B35 after CLKB \(\uparrow\) & 0 & & ns \\
\hline \(\mathrm{t}_{\mathrm{n}}(\mathrm{EN} 1)\) & Hold time, ENA after CLKA \(\uparrow\); ENB atter CLKB \(\uparrow\) & 0 & & ns \\
\hline \(t_{n}\) (EN2) & Hold time, \(\overline{C S A}, ~ W / \bar{R} A\), and MBA after CLKAT; \(\overline{C S B}, \bar{W} / R B\), and MBB after CLKB \(\uparrow\) & 0 & & ns \\
\hline \(\operatorname{tn}\) (RM) & Hold time, RTM and RFM after CLKB \(\uparrow\) & 0 & & ns \\
\hline \(\mathrm{th}_{\mathrm{h}} \mathrm{RS}\) ) & Hold time, \(\overline{\text { RST }}\) low after CLKA \(\uparrow\) or CLKB \(\dagger\) & 6 & & ns \\
\hline th(FS) & Hold time, FS0 and FS1 after \(\overline{\text { RST }}\) high & 0 & & ns \\
\hline \(\left.\mathrm{th}_{\text {( }} \mathrm{SP}\right)^{\ddagger}\) & Hold time, FS1/SEN high after \(\overline{\text { RST }}\) high & 0 & & ns \\
\hline th(SD) \({ }^{\ddagger}\) & Hold time, FSO/SD after CLKA \(\uparrow\) & 0 & & ns \\
\hline \(\mathrm{th}^{\text {(SEN }}{ }^{\ddagger}\) & Hold time, FS1/SEN after CLKA \(\uparrow\) & 0 & & ns \\
\hline \(\mathrm{t}_{\text {sk(1) }}{ }^{\text {§ }}\) & Skew time between CLKA \(\uparrow\) and CLKB \(\uparrow\) for OR and IR & 11 & & ns \\
\hline \(\mathrm{t}_{\text {sk }}(2)^{\text {§ }}\) & Skew time between CLKA \(\uparrow\) and CLKB \(\uparrow\) for \(\overline{\mathrm{AE}}\) and \(\overline{\mathrm{AF}}\) & 16 & & ns \\
\hline
\end{tabular}
\(\dagger\) Requirement to count the clock edge as one of at least four needed to reset a FIFO
\(\ddagger\) Only applies when serial load method is used to program flag offset registers
§ Skew time is not a timing constraint for proper device operation and is only included to illustrate the timing relationship between CLKA cycle and CLKB cycle.

\section*{CLOCKED FIRST-IN, FIRST-OUT MEMORY}

SGBS309 - AUGUST 1995
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, \(\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}\) (see Figures 1 through 15)
\begin{tabular}{|c|c|c|c|c|}
\hline & PARAMETER & MIN & MAX & UNIT \\
\hline \(\mathrm{t}_{\mathrm{a}}\) & Access time, CLKB \(\uparrow\) to B0-B35 & 3 & 15 & ns \\
\hline \(t_{\text {pd }}(\mathrm{C}-\mathrm{IR})\) & Propagation delay time, CLKA \(\uparrow\) to IR & 1 & 10 & ns \\
\hline \(t^{\text {pd }}\) (C-OR) & Propagation delay time, CLKB \(\uparrow\) to OR & 1 & 10 & ns \\
\hline \(t_{\text {pd }}(\mathrm{C}-\mathrm{AE})\) & Propagation delay time, CLKB \(\uparrow\) to \(\overline{\mathrm{AE}}\) & 1 & 10 & ns \\
\hline \(t_{\text {pd }}(\mathrm{C}-\mathrm{AF})\) & Propagation delay time, CLKA \(\uparrow\) to \(\overline{\mathrm{AF}}\) & 1 & 10 & ns \\
\hline \({ }^{\text {tpd }}\) (C-MF) & Propagation delay time, CLKAT to \(\overline{\text { MBF1 }}\) low or \(\overline{\text { MBF2 }}\) high and CLKBT to MBF2 low or MBF1 high & 0 & 10 & ns \\
\hline \(t_{\text {pd }}(C-M R)\) & Propagation delay time, CLKA \(\uparrow\) to \(\mathrm{B0}-\mathrm{B35} \dagger\) and CLKB \(\uparrow\) to \(\mathrm{A} 0-\mathrm{A} 35 \ddagger\) & 3 & 15 & ns \\
\hline \(t_{\text {pd }}(M-D V)\) & Propagation delay time, MBB to B0-B35 valid & 3 & 15 & ns \\
\hline \(t_{p d}(R-F)\) & Propagation delay time, \(\overline{\mathrm{RST}}\) low to \(\overline{\mathrm{AE}}\) low and \(\overline{\mathrm{AF}}\) high & 1 & 20 & ns \\
\hline ten & Enable time, \(\overline{\mathrm{CSA}}\) and \(\mathrm{W} / \overline{\mathrm{R}} A\) low to AO -A35 active and \(\overline{\mathrm{CSB}}\) low and \(\overline{\mathrm{W}} / \mathrm{RB}\) high to \(\mathrm{BO}-\mathrm{B} 35\) active & 2 & 13 & ns \\
\hline \({ }^{\text {d }}\) dis & Disable time, \(\overline{\text { CSA }}\) or W/信A high to A0-A35 at high impedance and \(\overline{C S B}\) high or \(\bar{W} / R B\) low to \(B 0-B 35\) at high impedance & 1 & 10 & ns \\
\hline
\end{tabular}
\(\dagger\) Writing data to the mail1 register when the B0-B35 outputs are active and MBB is high
\(\ddagger\) Writing data to the mail2 register when the AO-A35 outputs are active and MBA is high

\section*{TYPICAL CHARACTERISTICS}

SUPPLY CURRENT
vs
CLOCK FREQUENCY


Figure 16

\section*{calculating power dissipation}

The \(\mathrm{I}_{\mathrm{CC}}^{(f)}\) current in Figure 16 was taken while simultaneously reading and writing the FIFO on the SN54ACT 3641 with CLKA and CLKB set to \(\mathrm{f}_{\text {clock. }}\). All data inputs and data outputs change state during each clock cycle to consume the highest supply current. Data outputs are disconnected to normalize the graph to a zero-capacitance load. Once the capacitive load per data-output channel and the number of SN54ACT3641 inputs driven by TTL high levels are known, the power dissipation can be calculated with the equation below.
With ICC(f) taken from Figure 16, the maximum power dissipation ( \(\mathrm{P}_{\mathrm{T}}\) ) of the SN54ACT3641 can be calculated by:
\[
P_{T}=V_{C C} \times\left[l_{C C}(f)+\left(N \times \Delta l_{C C} \times d c\right)\right]+\sum\left(C_{L} \times V_{C C}{ }^{2} \times f_{0}\right)
\]
where:
\(\mathrm{N}=\) number of inputs driven by TTL levels
\(\Delta I_{C C}=\) increase in power supply current for each input at a \(T T L\) high level
dc = duty cycle of inputs at a TTL high level of 3.4 V
\(C_{L}=\) output capacitive load
\(\mathrm{f}_{0} \quad=\) switching frequency of an output
When no reads or writes are occurring on the SN54ACT3641, the power dissipated by a single clock (CLKA or CLKB) input running at frequency \(f_{\text {clock }}\) is calculated by:
\[
\mathrm{P}_{\mathrm{T}}=\mathrm{V}_{\mathrm{CC}} \times \mathrm{f}_{\text {clock }} \times 0.29 \mathrm{~mA} / \mathrm{MHz}
\]

\section*{PARAMETER MEASUREMENT INFORMATION}



NOTE A: Includes probe and jig capacitance
Figure 17. Load Circult and Voltage Waveforms
General Information ..... 1
Telecom Single-Bit FIFOs ..... 2
Reduced-Width FIFOs ..... 3
9-Bit Clocked/Strobed FIFOs ..... 4
8- and 9-Bit Asynchronous FIFOs ..... 5
9-Bit Synchronous FIFOs ..... 6
18-Bit Clocked FIFOs ..... 7
18-Bit Strobed FIFOs8
Multi-Q \({ }^{\text {TM }}\) 18-Bit FIFO9
3.3-V Low-Powered 18-Bit FIFOs ..... 10
DSP 32- and 36-Bit Clocked FIFOs ..... 11
Internetworking 36-Bit Clocked FIFOs ..... 12
High-Bandwidth Computing 36-Bit Clocked FIFOs ..... 13
Military FIFOs ..... 14
Application Reports ..... 15
Mechanical Data ..... 16

\section*{Contents}
Page
FIFO Solutions for Increasing Clock Rates and Data Widths ..... 15-5
FIFO Surface-Mount Package Information ..... 15-15
FIFO Memories: Fine-Pitch Surface-Mount Manufacturability ..... 15-25
Metastability Performance of Clocked FIFOs ..... 15-35
FIFO Memories: Solution to Reduce FIFO Metastability ..... 15-47
Multiple-Queue First-In, First-Out Memory SN74ACT53861 ..... 15-53

\section*{INTRODUCTION}

This section of application reports complements the information contained in the Texas Instruments 1996 High-Performance FIFO Memories Designer's Handbook (literature number SCAA012A) which provides an expanded series of FIFO application reports and complete list of available very high-speed integrated circuits (VHSIC) hardware-description language (VHDL) models. This section of the FIFO data book contains information that is useful to the designer, such as sample power-dissipation calculations, mechanical packaging data, thermal resistance data, and quality/reliability assurance information.
For further information on Texas Instrument FIFO products or applications, please contact the Advanced System Logic hotline at 903-868-5202.

\title{
FIFO Solutions for Increasing Clock Rates and Data Widths
}

\title{
First-In, First-Out Technology
}

\author{
Kam Kittrell \\ Advanced System Logic - Semiconductor Group
}

SZZA001A

\section*{IMPORTANT NOTICE}

Texas Instruments ( TI ) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.
Contents
Title ..... Page
Introduction ..... 15-9
Clocked FIFOs ..... 15-9
Flag Synchronization ..... 15-9
Compact Packaging ..... 15-11
New Clocked FIFOs ..... 15-12
Conclusion ..... 15-13
List of Illustrations
Figure Title Page
1 Triggering a Metastable Event With a One-Stage Synchronizer ..... 15-10
2 Two-Stage Synchronizer ..... 15-10
3 Storage Oscilloscope Plots Taken Over a 15-Hour Duration ..... 15-11
4 Surface-Mount Package Area Comparison ..... 15-12
5 Bidirectional Configuration for the SN74ACT7803 ..... 15-13

\section*{Introduction}

Steady increases in microprocessor operating frequencies and bus widths over recent years have challenged system designers to find FIFO memories that meet their needs. To assist the designer, new FIFOs from Texas Instruments (TI) are available with features that complement these microprocessor trends.

Higher data-transfer rates have dictated the need for FIFOs to evolve into clocked architecture wherein data is moved in and out of the device with synchronous controls. Each synchronous control of the clocked FIFO uses enable signals that synchronize the data exchange to a free-running (continuous) clock.

Since the continuous clocks on each port of a clocked FIFO can operate asynchronously to each other, internal status signals indicating when the FIFO is empty or full can change with respect to either clock. To use a status signal for port control, it is synchronized to the port's clock on a clocked FIFO. Synchronization of these signals with flip-flops introduces metastability failures that increase with clock frequency. TI uses two-stage flag synchronization to greatly improve reliability.

Higher clock frequencies augment raw speed, but greater bandwidth is also achieved by increasing the data width. Wider datapaths can have the associated cost of large board area due to increased package sizes. New compact packages for TI's FIFOs reduce this cost.

\section*{Clocked FIFOs}

Clocked FIFOs have become popular for relieving bottlenecks in high-speed data traffic. Data transfers for many systems are synchronized to a central clock with read and write enables. These free-running clocks can be input directly to a clocked FIFO with the same enables controlling its data transfer on the low-to-high transition of the clock.

Reducing the number of clocks keeps the interface simple and easy to manage. Extra logic is needed to produce a gated pulse when using a FIFO that accepts a clock only for a data transfer request. The generated clock signal is a derivative of the master clock with a margin of timing uncertainty. At high clock frequencies, this timing uncertainty is not tolerable and costly adjustments are needed.
Additional logic also is conserved by implementing flag synchronization on the clocked FIFO. Tracking is done to generate flags that indicate when the memory is empty or full. In many applications, the input and output to the FIFO are asynchronous and the flag signals must be synchronized for use as control. A read is not completed on the FIFO if no data is ready, so the EMPTY signal is synchronized to the read clock. This synchronous output-ready (OR) flag is useful for controlling read operations. Likewise, the \(\overline{\text { FULL }}\) signal is synchronized to the write clock, producing the input-ready (IR) flag.

\section*{Flag Synchronization}

As previously explained, one of the advantages of the clocked FIFO is the on-board synchronization of the EMPTY and \(\overline{\text { FULL }}\) status flags when the input and output are asynchronous. In one method of synchronization, a single flip-flop captures the asynchronous flag's value (see Figure 1). With this method, the rising transition of data can violate the flip-flop's setup time and produce a metastable event (metastability is a malfunction of a flip-flop wherein the latch hangs between high and low states for an indefinite period of time).


Figure 1. Triggering a Metastable Event With a One-Stage Synchronizer
Once a metastable event is triggered, the probability of the output recovering to a high or low level increases exponentially with increased resolve time ( \(\mathrm{t}_{\mathrm{r}}\) ). The expected time until the output of a single flip-flop with asynchronous data has a metastable event that lasts \(t_{r}\) or longer is characterized by the following mean time between failures (MTBF) equation:
\[
\text { MTBF }_{1}=\frac{\exp \left(\frac{t_{\mathrm{r}}}{\tau}\right)}{\mathrm{t}_{\mathrm{o}} \mathrm{f}_{\mathrm{c}} \mathrm{f}_{\mathrm{d}}}
\]

Where:
\(t_{0}=\) flip-flop constant representing the time window during which changing data invokes a failure
\(\mathrm{t}_{\mathrm{r}}=\) resolve time allowed in excess of the normal propagation delay
\(\mathrm{t}=\) flip-flop constant related to the settling time of a metastable event
\(\mathrm{f}_{\mathrm{c}}=\) clock frequency
\(f_{d}=\) asynchronous data frequency. For OR-flag analysis, it is the frequency at which data is written to empty memory. For IR-flag analysis, it is the frequency at which data is read from full memory.

The MTBF decreases as clock and data frequency increase and as the time allowed for a metastable event to settle \(\left(\mathrm{t}_{\mathrm{r}}\right)\) decreases.
Metastability failures are a formidable issue for short-clock cycle times. Increasing the clock frequency linearly increases the number of metastable events triggered, but the shortened available resolve time exponentially increases the failure rate. It is impossible to eliminate the possibility of a metastable event under these conditions, but solutions exist to reliably increase the expected time between failures.


Figure 2. Two-Stage Synchronizer

TI increases the metastable MTBF by several orders of magnitude for IR and OR flags by employing two-stage synchronization (see Figure 2). For the output of the second stage to be metastable, the first stage must have a metastable event that lingers until it encroaches upon the setup time of the second stage. Adding another stage to a single flip-flop synchronizer is statistically equivalent to increasing its resolve time by the clock period minus its propagation delay. The mean time between failures for a two-stage synchronizer is given by:
\[
\left.\mathrm{MTBF}_{2}=\frac{\exp \left(\frac{\mathrm{t}_{\mathrm{r}}+\frac{1}{f_{\mathrm{c}}}-t_{\mathrm{p}}}{\tau}\right.}{\mathrm{t}_{\mathrm{o}} \mathrm{f}_{\mathrm{c}} \mathrm{f}_{\mathrm{d}}}\right)
\]

Where:
\[
\mathrm{t}_{\mathrm{p}}=\text { propagation delay of the first flip-flop }
\]


Figure 3. Storage Oscilloscope Plots Taken Over a 15-Hour Duration
Figure 3 compares the two synchronization methods previously discussed. Both plots were taken at room temperature and nominal \(\mathrm{V}_{\mathrm{CC}}\) while each data transition violated setup time. Figure 3(a) shows the performance of an \(\overline{E M P T Y}\) flag synchronizer using only one flip-flop, while Figure 3(b) is the IR flag of an SN74ACT7807 with the write clock operating at maximum frequency.

\section*{Compact Packaging}

Microprocessor bus widths have continuously doubled every few years to maximize their performance. Bus widths of 32 and 64 bits are commonplace today, whereas they were almost unheard of a few years ago. The downside to the increased bit count is that each subordinate device in the system must match this width with corresponding increases in board size.

New shrink packages for TI's clocked FIFOs provide a solution to this problem. Multiple-byte datapaths can be buffered while covering only a fraction of the area of conventional packages. These new FIFO packages are presently available in \(56-, 64-\), and 80-pin configurations. Dubbed shrink quad flat package (SQFP), the 64 -pin package is used for 9-bit-wide FIFOs, and the 80-pin package is used for 18 -bit-wide FIFOs. Both SQFP packages have a lead pitch of 0.5 mm . The 56 -pin shrink small-outline package has a 0.025 -inch lead pitch and also houses 18 -bit-wide FIFOs. A variety of TI's FIFOs are offered in these new packages (see Table 1).

Table 1. FIFOs Avallable in Space-Efficient Packages
\begin{tabular}{|c|c|c|c|c|}
\hline DEVICE & CLOCKED & ORGANIZATION & \begin{tabular}{c} 
CLOCK CYCLE \\
TIME (ns)
\end{tabular} & PACKAGES \\
\hline SN74ACT2235 & No & \(1 \mathrm{~K} \times 9 \times 2\) & \(20,3040,50\) & \begin{tabular}{c}
64 TQFP \\
44 PLCC
\end{tabular} \\
\hline SN74ACT7802 & No & \(1 \mathrm{~K} \times 18\) & \(25,40,60\) & \begin{tabular}{l}
80 TQFP \\
68 PLCC
\end{tabular} \\
\hline SN74ACT7811 & Yes & \(1 \mathrm{~K} \times 18\) & \(15,18,20,25\) & \begin{tabular}{l}
80 TQFP \\
68 PLCC
\end{tabular} \\
\hline \begin{tabular}{l} 
SN74ACT7803 \\
SN74ACT7805 \\
SN74ACT7813
\end{tabular} & Yes & \begin{tabular}{l}
\(512 \times 18\) \\
\(256 \times 18\) \\
\(64 \times 18\)
\end{tabular} & \(15,20,25,40\) & 56 SSOP \\
\hline \begin{tabular}{l} 
SN74ACT7804 \\
SN74ACT7806 \\
SN74ACT7814
\end{tabular} & No & \begin{tabular}{l}
\(512 \times 18\) \\
\(256 \times 18\) \\
\(64 \times 18\)
\end{tabular} & \(20,25,40\) & 56 SSOP \\
\hline SN74ACT7807 & Yes & \(2 K \times 9\) & \(15,20,25,40\) & \begin{tabular}{l}
64 TQFP \\
44 PLCC
\end{tabular} \\
\hline SN74ACT7808 & No & \(2 K \times 9\) & \(20,25,30,40\) & \begin{tabular}{l}
64 TQFP \\
44 PLCC
\end{tabular} \\
\hline
\end{tabular}

Figure 4 compares the space savings of the new compact packages compared to competitive surface-mount solutions. A 4-byte path constructed with four clocked FIFOs in 32-pin PLCC packages occupies 1.16 in \(^{2}\), while two 56 -pin SSOP packages occupy only \(0.59 \mathrm{in}^{2}\).


Figure 4. Surface-Mount Package Area Comparison

\section*{New Clocked FIFOs}

Four new CMOS clocked FIFOs from TI offer a variety of memory depths. All four can match applications that require maximum clock frequencies of 67 MHz and access times of 12 ns . Suited for buffering long packets, the \(2 \mathrm{~K} \times 9 \mathrm{SN} 74 \mathrm{ACT} 7807\) is the deepest of the four and is available in the 44-pin PLCC or 64-pin TQFP. The SN74ACT7803, SN74ACT7805, and SN74ACT7813 are organized as \(512 \times 18,256 \times 18\), and \(64 \times 18\), respectively, and have the same pin arrangement in the 56-pin SSOP. Every TI
clocked FIFO is easily expanded in word width, and the SN74ACT7803/05/13 can also be arranged to form a bidirectional FIFO. With the two FIFOs connected as in Figure 5, no extra logic is needed for bidirectional operation.


Figure 5. Bidirectional Configuration for the SN74ACT7803
Silicon is currently available for a bidirectional clocked FIFO fabricated in TI's Advanced BiCMOS (ABT) process. The SN74ABT7819 is organized as \(512 \times 18 \times 2\) with two internal independent FIFOs. Each port has a continuous free-running clock, a chip select \((\overline{\mathrm{CS}})\), a read/write select \((\overline{\mathrm{R}} / \mathrm{W})\), and two separate read and write enables for control. It supports clock frequencies in excess of 80 MHz and a maximum access time below 10 ns . This device is packaged in the 80-pin QFP and 80-pin SQFP.

\section*{Conclusion}

Several semiconductor manufacturers, including TI, have responded to customer needs by providing clocked FIFOs whose synchronous interfaces conform to the requirements of many high-performance systems. Capitalizing on the available continuous system clocks, this architecture limits the amount of necessary glue logic and the number of timing constraints.

Flag synchronization is important for clocked FIFOs buffering between asynchronous systems. Flip-flop synchronizers used for this task have a metastable failure rate that grows exponentially with clock frequency. TI employs two stages of synchronization that improve the flags' reliability significantly.

Finally, providing a FIFO buffer for wide buses has historically consumed large amounts of board area. Designers seeking relief from this problem can find it in the packaging options offered for TI's FIFOs. Used to house 9 - and 18 -bit devices, these packages require only about \(50 \%\) of the space required for conventional surface-mount packages.

\title{
FIFO Surface-Mount Package Information
}

First-In, First-Out Technology

\author{
Tom Jackson and Mary Helmick \\ Advanced System Logic - Semiconductor Group
}

SSPA001A

\section*{IMPORTANT NOTICE}

Texas Instruments ( TI ) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.
Contents
Title ..... Page
Introduction ..... 15-19
Thermal Resistance ..... 15-19
Package Moisture Sensitivity ..... 15-20
Shipping Methods/Quantities/Dry Pack ..... 15-21
Package Dimensions and Area Comparison ..... 15-21
Test Sockets ..... 15-23

\section*{Introduction}

Texas Instruments provides seven types of plastic surface-mount packages for CMOS FIFO memory devices. These packages and the data bus width that each package can provide are listed in Table 1.

Table 1. Plastic Surface-Mount FIFO Packages
\begin{tabular}{|c|c|}
\hline PACKAGE & NO. OF DATA BITS \\
\hline 44 -pin PLCC & 9 \\
\hline 64 -pin TQFP & 9 \\
\hline 56 -pin SSOP & 18 \\
\hline 68 -pin PLCC & 18 \\
\hline 80 -pin TQFP & 18 \\
\hline 80 -pin QFP & 18 \\
\hline 120 -pin TQFP & 32 or 36 \\
\hline
\end{tabular}

SSOP = shrink small-outline package
PLCC \(=\) plastic leaded chip carrier
TQFP \(=\) thin quad flat package
QFP = quad flat package
This application report discusses several topics concerning the FIFO packages listed in Table 1:
- The thermal resistance, \(\mathrm{R}_{\Theta J A}\), and the chip junction temperature of the device
- The need for dry packing to maintain safe moisture levels inside the package
- The three methods used by Texas Instruments for shipping FIFOs to customers
- The package dimensions, including two-dimensional drawings that show areas, heights, and lead pitches
- The area comparison of surface-mount packages used for commercial FIFO memories
- The test sockets available for surface-mount FIFO packages

\section*{Thermal Resistance}

Thermal resistance is defined as the ability of a package to dissipate heat generated by an electronic device and is characterized by \(R_{\Theta J A} . R_{\Theta J A}\) is the thermal resistance from the integrated circuit chip junction to the free air (ambient). Units for this parameter are in degrees Celsius per watt. Table 2 lists \(\mathrm{R}_{\Theta \mathrm{JA}}\) for SSOP, PLCC, TQFP, and QFP packages under five different air-flow environments: \(0,100,200,250\), and 500 linear feet/minute. The chip junction temperature \(\left(\mathrm{T}_{\mathrm{J}}\right)\) can be determined using equation 1.
\[
\begin{equation*}
\mathrm{T}_{\mathrm{J}}=\mathrm{R}_{\Theta \mathrm{JA}} \times \mathrm{P}_{\mathrm{T}}+\mathrm{T}_{\mathrm{A}} \tag{1}
\end{equation*}
\]

Where:
\(\mathrm{T}_{\mathrm{J}} \quad=\) chip junction temperature \(\left({ }^{\circ} \mathrm{C}\right)\)
\(\mathrm{R}_{\text {©JA }}=\) thermal resistance, junction to free-air ( \({ }^{\circ} \mathrm{C} /\) watt \()\)
\(\mathrm{P}_{\mathrm{T}}=\) total power dissipation of the device (watts)
\(\mathrm{T}_{\mathrm{A}}=\) free-air (ambient) temperature in the particular environment in which the device is operating \(\left({ }^{\circ} \mathrm{C}\right)\)

Table 2. Thermal Resistance, R \(_{\text {©JA }}\), for FIFO Packages
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PACKAGE} & \multirow[t]{2}{*}{LEAD FRAME} & \multicolumn{5}{|c|}{\(\mathrm{R}_{\text {©JA }}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)\)} \\
\hline & & 0 LFPM & 100 LFPM & 200 LFPM & 250 LFPM & 500 LFPM \\
\hline 56-pin SSOP & Copper & 94.2 & 82.2 & N/A & 70 & 57.8 \\
\hline 44-pin PLCC & Copper & 65 & N/A & N/A & N/A & N/A \\
\hline 68-pin PLCC & Copper & 47.2 & 43.4 & N/A & 32.7 & 27.8 \\
\hline 64-pin TQFP & Copper & 92.5 & 87.8 & N/A & 72.9 & 57.8 \\
\hline 80-pin TQFP & Copper & 87.8 & 79.1 & N/A & 67.3 & 54.2 \\
\hline 120-pin TQFP \(\dagger\) & Copper & 49.6 & 44.3 & N/A & 38.3 & 28.6 \\
\hline 80-pin QFP & Alloy 42 & 80 & 67 & 61 & N/A & N/A \\
\hline
\end{tabular}
\(\dagger\) Heat slug molded inside the package
\(\mathrm{N} / \mathrm{A}=\) not available
The \(\mathrm{R}_{\Theta J A}\) generally increases with decreasing package size; however, this is not true with the 120-pin SQFP package. A heat slug molded inside the package absorbs a large amount of heat dissipated by the device. As a result, this package provides a relatively low \(\mathrm{R}_{\Theta J A}\).

\section*{Package Moisture Sensitivity}

When a plastic surface-mount package is exposed to temperatures typical of furnace reflow, infrared (IR) soldering, or wave soldering ( \(215^{\circ} \mathrm{C}\) or higher), the moisture absorbed by the package turns to steam and expands rapidly. The stress caused by this expanding moisture results in internal and external cracking of the package that leads to reliability failures. Possible damage includes the delamination of the plastic from the chip surface and lead frame, damaged bonds, cratering beneath the bonds, and external package cracks.
To prevent potential damage, packages that are susceptible to the effects of moisture expansion undergo a process called dry pack. This dry pack process helps to reduce moisture levels inside the package. The process consists of a 24 -hour bake at \(125^{\circ} \mathrm{C}\) followed by sealing of the packages in moisture-barrier bags with desiccant to prevent reabsorption of moisture during the shipping and storage processes. These moisture-barrier bags allow a shelf storage of 12 months from the date of seal. Once the moisture-barrier bag is opened, the devices in it must be handled by one of the following four methods, listed in order of preference:

The devices may be mounted within 48 hours in an atmospheric environment of less than \(60 \%\) relative humidity and less than \(30^{\circ} \mathrm{C}\).

The devices may be stored outside the moisture-barrier bag in a dry-atmospheric environment of less than \(20 \%\) relative humidity until future use.

The devices may be resealed in the moisture-barrier bag adding new fresh desiccant to the bag. When the bag is opened again, the devices should be used within the 48 -hour time limit or resealed again with fresh desiccant.
The devices may be resealed in the moisture-barrier bag using the original desiccant. This method does not allow the floor life of the devices to be extended. The cumulative exposure time before reflow must not exceed a total of 48 hours.
All plastic surface-mount FIFO devices are tested for moisture sensitivity in accordance with Texas Instruments JESD A112 procedure.

\section*{Shipping Methods/Quantities/Dry Pack}

Three methods are used by Texas Instruments for shipping FIFOs to customers. These methods are tubes, tape/reel, and trays. The quantities for each of the shipping methods are listed in Table 3. The shipping quantity is defined as the maximum number of packages that can be packed in a single shipping unit (e.g., the maximum number of 56-pin SSOP packages that can be packed in a tube is 20 ). Whether or not the packages require dry pack before shipping is noted in the dry-pack column.

Table 3. Shipping Methods and Quantities
\begin{tabular}{|l|c|c|c|c|}
\hline \multirow{2}{*}{ PACKAGE } & \multicolumn{3}{|c|}{ SHIPPING METHOD } & \multirow{2}{*}{ DRY PACK } \\
\cline { 2 - 4 } & TUBE \(\dagger\) & TAPE/REEL \(\dagger\) & TRAYS \(\dagger\) & \\
\hline 56 -pin SSOP & 20 & 500 & N/A & No \\
\hline 44 -pin PLCC & 27 & 500 & N/A & No \\
\hline 68-pin PLCC & \(18 / 19 \ddagger\) & 250 & N/A & Yes \\
\hline 64 -pin TQFP & N/A & N/A & 160 & Yes \\
\hline 80 -pin TQFP & N/A & N/A & 119 & Yes \\
\hline 120-pin TQFP & N/A & N/A & 90 & Yes \\
\hline 80 -pin TQFP & N/A & N/A & 50 & Yes \\
\hline
\end{tabular}
\(\dagger\) Toxas instruments reserves the right to change any of the shipping quantties at any time without notice.
\(\ddagger\) Eighteen packages can be packed in a single tube when pin is used as a tap or nineteen packages can be packed in a tube when plug is used as a tap.
N/A = not applicable

\section*{Package Dimensions and Area Comparison}

Figure 1 contains two-dimensional drawings of the seven available surface-mount FIFO packages. For detailed mechanical drawings of these packages, please refer to the mechanical drawing section of the 1994 High-Performance FIFO Memories Data Book, literature \#SCAD003B.


Figure 1. Package Dimensions

Figure 2 shows the area comparison of surface-mount packages for FIFOs from Texas Instruments and other FIFO vendors.


Figure 2. Surface-Mount Package Area Comparison

\section*{Test Sockets}

For prototype development of a system, it is often an advantage to have sockets for surface-mount products. Test sockets available for use with Texas Instruments FIFO packages are listed in Table 4. Only one manufacturer is listed for each socket type, although other vendors may offer comparable sockets.

Table 4. Test Sockets for FIFO Packages
\begin{tabular}{|l|c|c|c|}
\hline \multicolumn{1}{|c|}{ PACKAGE } & MANUFACTURER & NUMBER & DESCRIPTION \\
\hline 56-pin SSOP & Yamaichi & IC51-0562-1387 & Solder through hole \\
\hline 44-pin PLCC & NEY & 6044 & Solder through hole \\
\hline 68-pin PLCC & NEY & 6068 & Solder through hole \\
\hline 64-pin TQFP & Yamaichi & IC51-0644-807 & Solder through hole \\
\hline 80-pin TQFP & Yamaichi & IC51-0804-808 & Solder through hole \\
\hline 120-pin TQFP & Yamaichi & IC51-1204-1596 & Solder through hole \\
\hline 80-pin QFP & Yamaichi & IC51-0804-394 & Solder through hole \\
\hline
\end{tabular}

\title{
FIFO Memories: Fine-Pitch Surface-Mount Manufacturability
}

\author{
First-In, First-Out Technology
}

\author{
Tom Jackson \\ Advanced System Logic - Semiconductor Group
}

SCZA003A

InsTRUMENTS

\section*{IMPORTANT NOTICE}

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.
Contents
Title Page
Introduction ..... 15-29
Improved Function Density ..... 15-29
Manufacturing ..... 15-29
Palladium-Plated Lead Frames ..... 15-31
Testability ..... 15-32
Design/Preproduction Considerations ..... 15-32
Conclusion ..... 15-33
References ..... 15-33
List of Tables
Table Title Page
1 Fine-Pitch Packages ..... 15-29
2 Defect Causes and Effects ..... 15-30
3 Results of Soldered Joint Strength ..... 15-31
4 Lead-Frame Platings by Package Type ..... 15-32
5 Available Fine-Pitch Test Sockets and Mechanical Packages ..... 15-33

\section*{Introduction}

Recent advances in semiconductor processing and packaging have produced highly integrated, fine-pitch devices to satisfy the demand for smaller systems. With the trend towards higher chip complexity occupying less board space, device manufacturers must increase bit density while decreasing package size. To accommodate these requirements, manufacturers have two choices: increase bit density, keeping the number of pins constant while reducing pitch and area, or reduce the package lead pitch, keeping area constant while increasing pin count. Manufacturers of hand-held and laptop computers and data communications and telecommunications equipment require the use of fine-pitch packages to build and maintain a competitive advantage.

\section*{Improved Function Density}

Texas Instruments (TI) provides five types of fine-pitch plastic surface-mount packages for its FIFO product line (see Table 1). Each of these surface-mount packages has lead-to-lead spacing less than or equal to \(0.635 \mathrm{~mm}(0.025 \mathrm{in}\).). All of these packages offer designers critical board-space savings that is required for advanced systems. Compared to the commonly used 68-pin plastic leaded chip carrier (PLCC) for 18 -bit FIFOs, TI's Widebus \({ }^{\text {TM }}\) package, in either the 56 -pin shrink small-outline package (SSOP) or the 80 -pin thin quad flat package (TQFP), reduces board space by \(70 \%\). A \(67 \%\) saving of board space is available with TI's 36-bit FIFO family in the 120 -pin TQFP compared to the 132 -pin plastic quad flat package ( PQFP ).

Table 1. Fine-Pitch Packages
\begin{tabular}{|l|c|c|c|c|c|}
\hline \multicolumn{5}{|c|}{ THIN QUAD FLAT PACKAGE (TQFP) } & \begin{tabular}{c} 
THIN SHRINK \\
SMALL-OUTLINE \\
PACKAGE (SSOP)
\end{tabular} \\
\hline Pin count & 64 & 80 & 120 & 132 & 56 \\
Lead pitch (mm) & 0.5 & 0.5 & 0.4 & 0.635 & 0.635 \\
Footprint (mm) & \(12 \times 12\) & \(14 \times 14\) & \(16 \times 16\) & \(28 \times 28\) & \(10.35 \times 18.42\) \\
Board area \(\left(\mathrm{mm}^{2}\right)\) & 144 & 196 & 256 & 784 & 190.6 \\
Package suffix & PM & PN & PCB & PQ & DL \\
\hline
\end{tabular}

\section*{Manufacturing}

Manufacturers are currently employing high-volume board-assembly techniques using standard lead pitches of 0.5 mm ( 20 mils ) and greater. However, as lead pitch continues to decrease, questions must be asked of both the manufacturer and the supplier:

Are fine-pitch packaging capabilities available?
Does production equipment have sufficient accuracy to produce high-volume, high-quality parts?
Do the manufacturing personnel have experience in high-volume, high-quality production using fine-pitch packaging?
Have the testability issues of fine-pitch packaging been considered?
Standard processing techniques such as those used with surface-mount rigid-lead packages become difficult with fine-pitch packaging. Manufacturing issues may arise from compromises in screen-printing techniques, solder board/lead coplanarity, placement-accuracy requirements of components, and solder deposition methods (e.g., mass reflowing). All of these factors can result in shorts or opens due to poor placement, too much solder, or not enough solder. These issues influence the overall yield and reliability of the product.

Equipment for the placement of fine-pitch packaging must feature a highly accurate positioning system. Placement accuracy for fine-pitch packages must increase as lead pitch decreases. Misaligned packages and boards greatly reduce production yields as well as throughput. Systems that feature state-of-the-art machine vision, align and inspect leads, and calculate registration with an extremely high degree of accuracy and repeatability, ensure high production yields. There must also be careful control over the Z -axis pressure when placing these fine-pitch packages to protect the lead coplanarity. Currently, there are systems available with accurate placement as fine as \(0.1-\mathrm{mm}\) pitch.

One of the most critical issues facing the manufacturer is the reliability of the footprint design. Constraints include the length and width of the footprint and the amount of solder paste used to produce a good joint. If too much solder is used, the footprint can bridge, causing a short (see Table 2). The minute dimensions associated with fine-pitch packages require that the footprint be drawn to the highest level of accuracy in order to ensure consistent reliability. Board assemblers must be able to match the footprint with the same level of accuracy and repeatability.

Table 2. Defect Causes and Effects
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ DEFECT } & \multicolumn{1}{c|}{ CONTROL } \\
\hline Solder bridging & Control the solder-paste quantity \\
Open circuits & Control solder-paste thickness and maintain lead coplanarity \\
Shorts and opens & Control equipment accuracy in the placement of parts \\
\hline
\end{tabular}

As previously discussed, the key to ensuring high yield is an accurate footprint pattern. Many manufacturers request footprint patterns and dimensions to assist in their board assembly. There are several factors to consider when designing a footprint pattern to ensure reliability:
- Device design - JEDEC or EIAJ Standard
- PWB - foil thickness, number of layers, supplier's capabilities
- Solder paste - type, solder mesh
- Printer - manufacturer, standoff control, squeegee pressure
- Print mask - type (stencil/mesh), tension, bias
- Reflow process - preheat, temperature, dwell, etc.

The key dimensions for designing an accurate footprint layout are shown in Figure 1.


Figure 3. Footprint Diagram

\section*{Palladium-Plated Lead Frames}

Another area for manufacturers to investigate is metallization, or bonding of the leads to the circuit board with solder. There are several widely used localized reflow techniques including hand soldering, hot bar, focused infrared (IR), and laser. With each technique, heat is applied to the leads until the solder melts. When the heat source is removed, the solder cools forming the joint. Each manufacturer must make the choice between precision point-to-point systems (one chip at a time) and the speed of gang bonding (multiple chip bonding). Another area of metallization to consider is preplating of the leads by the device manufacturer. TI has begun to implement palladium (Pd) lead plating on many fine-pitch packages. These efforts began with joint testing of palladium-plated leads with several large computer and telecom customers in 1987. Since then, TI has begun high-volume manufacturing with over five billion palladium-plated devices in the field.
Palladium preplating is essentially a nickel- ( Ni ) plated lead frame that has a minimum of 3 micro inches ( 0.076 micron) of Pd. The Pd finish protects the Ni from oxidation and eliminates the need for silver spotting. Silver (Ag) spots are used to attach the fine wires from the die to the lead frames. However, the silver can migrate over time to form extraneous electrical contacts that greatly impact reliability. Many problems associated with fine-pitch manufacturing can be eliminated with palladium preplating:
- Reduces excess solder
- Excellent Pd wetting characteristics
- Reduced handling
- Improved package integrity
- Reduced mechanical damage
- Tarnish resistant
- Compatible with existing assembly processes
- Excellent adhesion to mold compounds

Table 3 shows the results of a solder-joint strength test comparing Pd solder joints to traditional solder joints. The results demonstrate an equal performance between the two techniques. Palladium preplating also exhibits adhesion to most mold compounds, which reduces moisture ingress and plastic-to-lead-frame delimitation.

Table 3. Results of Soldered Joint Strength
\begin{tabular}{|l|c|c|c|c|}
\hline \multirow{2}{*}{ SAMPLE } & \multicolumn{4}{|c|}{ HOURS OF HEAT AGING } \\
\cline { 2 - 5 } & 0 HR & 8 HR & 16 HR & 24 HR \\
\hline 3 microinches Pd & 5.17 lbf & 5.95 lbf & 5.85 lbf & 4.71 lbf \\
Solder dip & 5.07 lbf & 4.51 lbf & 5.55 lbf & 5.50 lbf \\
\hline
\end{tabular}

In many cases, the cause for shorts and opens can be attributed to lead coplanarity, or the extent to which all leads lie in a single plane. This holds especially true for fine-pitch packaging due to the smaller geometries and delicate leads. Traditional solder-dipped leads tend to have more pin-to-pin alignment problems than the Pd-plated leads. The Pd-preplated leads have a more conformal and uniform coating than those that are solder dipped since the plating is performed prior to the packaging process (see Figure 4). An increase in coplanarity improves overall circuit reliability. The excellent wetting characteristics of Pd improve the wicking effects of solder and form a better solder joint/fillet. The thin Pd coating and minimal handling reduce the chance of coplanarity problems (i.e., shorts and opens) and also produce uniform solder joints with a minimum amount of solder. Table 4 lists TI's fine-pitch packages that implement Pd plating.


Figure 4. Coplanarity Results
Table 4. Lead-Frame Platings by Package Type
\begin{tabular}{|c|c|c|}
\hline PACKAGE & SUFFIX & LEAD FRAME \\
\hline 132-pin PQFP & PQ & Palladium \\
120-pin TQFP & PCB & Palladium \\
80-pin TQFP & PN & Solder \\
64-pin TQFP & PM & Solder \\
56-pin SSOP & DL & Palladium \\
\hline
\end{tabular}

Testability
Another issue introduced by the onset of fine-pitch surface-mount packages involves testing circuit boards. With denser printed-circuit boards heavily populated with fine-pitch surface-mount packages, the issues involved with functional testing should be addressed. One of the most cost-effective solutions is the implementation of boundary-scan methodology defined by the joint test action group (JTAG) and adopted by the IEEE 1149.1 committee. JTAG devices incorporate on-chip test points called boundary-scan cells and utilize a serial-scan protocol through the device. Devices with JTAG can be designed into the datapath and provide the controllability and observability needed to troubleshoot manufacturing defects.

\section*{Design/Preproduction Considerations}

For designers who wish to implement fine-pitch packaging, TI provides an easy alternative for the development of prototypes and breadboarding. TI has worked with several test-socket manufacturers who provide accurate and easy-to-use through-hole test sockets for all of their surface-mount packaging. In addition to test sockets, TI also offers mechanical packages. These are packages that include lead frames without the silicon and meet all mechanical specifications. Mechanical packages provide an inexpensive means for manufacturing capability studies, machine setup, personnel training, and process-development work (see Table 5).

Table 5. Avallable Fine-PItch Test Sockets and Mechanical Packages
\begin{tabular}{|l|c|c|c|}
\hline \begin{tabular}{c} 
SOCKET \\
TYPE
\end{tabular} & MANUFACTURER & PART NUMBER & DESCRIPTION \\
\hline 64-pin TQFP & Yamaichi & IC51-0644-807 & Through hole \\
56-pin SSOP & Yamaichi & IC51-0562-1514 & Through hole \\
80-pin TQFP & Yamaichi & IC51-0804-808 & Through hole \\
120-pin TQFP & Yamaichi & IC51-1204-1596 & Through hole \\
132-pin PQFP & Yamaichi & IC51-828-KS12338 & Through hole \\
\hline
\end{tabular}
\begin{tabular}{|l|c|}
\hline \multicolumn{1}{|c|}{ PACKAGE } & TI PART NUMBER \\
\hline 64-pin TQFP & SN700870PM \\
56-pin SSOP & SN250011DLR \\
80-pin TQFP & SN700871PN \\
120-pin TQFP & SN700782PCB \\
\hline
\end{tabular}

\section*{Conclusion}

Designs that incorporate fine-pitch packages have the advantage of critical board-space reduction. As designers continue to implement higher levels of integration, board space remains at a premium. With the implementation of concurrent engineering practices from design to test to manufacturing, many packaging difficulties can be overcome. Fine-pitch packaging is the designers' easiest option to reduce critical board space without the loss of higher chip integration.

\section*{References}

Abbott, D.C., Brook, R.M., McLelland, N., Wiley, J.S., "Palladium as a Lead Finish for Surface Mount Integrated Circuit Packages," IEEE Transaction on Components, Hybrid Manufacturing Tech., Vol. 14, No. 3, Sept. 1991.

Romm, D., McLellan, N., "Evaluation of Water Soluble and No-Clean Solder Pastes with Palladium Plated and Solder Plated SMT Devices."

\title{
Metastability Performance of Clocked FIFOs
}

First-In, First-Out Technology

\author{
Chris Wellheuser \\ Advanced System Logic - Semiconductor Group
}

SCZA004A

\section*{IMPORTANT NOTICE}

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

Tl warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with Tl's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

\section*{TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.}

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.
Contents
Title Page
Introduction ..... 15-39
Metastability ..... 15-39
TI Clocked FIFOs ..... 15-41
Test Setup for Measuring FIFO Flag Metastability ..... 15-42
Test Results ..... 15-44
MTBF Comparisons ..... 15-45
Conclusion ..... 15-46
References ..... 15-46

\section*{Introduction}

This report is intended to help the user understand more clearly the issues relating to the metastable performance of Texas Instruments (TI) clocked FIFOs in asynchronous-system applications. It discusses basic metastable-operation theory, shows the equations used to calculate metastable failure rates for one and two stages of synchronization, and describes the approach TI has used for synchronizing the status flags on its series of clocked FIFOs. Additionally, a test setup for measuring the failure rate of a device to determine its metastability parameters is shown and results are given for both an advanced BiCMOS (ABT) FIFO and an advanced CMOS (ACT) FIFO. Using these parameters, calculations of MTBF under varying conditions are performed.

\section*{Metastability}

Metastability in digital systems occurs when two asynchronous signals combine in such a way that their resulting output goes to an indeterminate state. A common example is the case of data violating the setup and hold specifications of a latch or a flip-flop. In a synchronous system, the data always has a fixed relationship with respect to the clock. When that relationship obeys the setup and hold requirements for the device, the output goes to a valid state within its specified propagation delay time. However, in an asynchronous system, the relationship between data and clock is not fixed; therefore, occasional violations of setup and hold times can occur. When this happens, the output may go to an intermediate level between its two valid states and remain there for an indefinite amount of time before resolving itself or it may simply be delayed before making a normal transition 1 . In either case, a metastable event has occurred.

Metastable events can occur in a system without causing a problem, so it is necessary to define what constitutes a failure before attempting to calculate a failure rate. For a simple CMOS latch, as shown in Figure 1, valid data must be present on the input for a specified period of time before the clock signal arrives (setup time) and must remain valid for a specified period of time after the clock transition (hold time) to assure that the output functions predictably. This leaves a small window of time with respect to the clock ( \(\mathrm{t}_{0}\) ) during which the data is not allowed to change. If a data edge occurs within this aperture, the output may go to an intermediate level and remain there for an indefinite amount of time before resolving itself either high or low, as illustrated in Figure 2. This metastable event can cause a failure only if the output has not resolved itself by the time that it must be valid for use (for example, as an input to another stage); therefore, the amount of resolve time allowed a device plays a large role in calculating its failure rate.


Figure 1. A Simple CMOS Latch


Figure 2. Output at Intermediate Level Due to Data Edge Within \(\mathrm{t}_{0}\) Aperture

The probability of a metastable state persisting longer than a time, \(\mathrm{t}_{\mathrm{p}}\), decreases exponentially as \(\mathrm{t}_{\mathrm{r}}\) increases \({ }^{2}\). This relationship can be characterized by equation 1 :
\[
\begin{equation*}
f_{(r)}=e^{\left(-t_{r} / \tau\right)} \tag{1}
\end{equation*}
\]
where the function \(f(r)\) is the probability of nonresolution as a function of resolve time allowed, \(t_{p}\), and the circuit time constant \(\tau\) (which has also been shown to be inversely proportional to the gain-bandwidth product of the circuit) \({ }^{3,4}\).
For a single-stage synchronizer with a given clock frequency and an asynchronous data edge that has a uniform probability density within the clock period, the rate of generation of metastable events can be calculated by taking the ratio of the setup and hold time window previously described to the time between clock edges and multiplying by the data edge frequency. This generation rate of metastable events coupled with the probability of nonresolution of an event as a function of the time allowed for resolution gives the failure rate for that set of conditions. The inverse of the failure rate is the mean time between failure (MTBF) of the device and is calculated with the formula shown in equation 2:
\[
\begin{equation*}
\frac{1}{\text { failure rate }}=\mathrm{MTBF}_{1}=\frac{e^{\left(\mathrm{t}_{\mathrm{r}} / \tau\right)}}{\mathrm{t}_{0} \mathrm{f}_{\mathrm{c}} \mathrm{f}_{\mathrm{d}}} \tag{2}
\end{equation*}
\]

Where:
\(\mathrm{t}_{\mathrm{r}}=\) resolve time allowed in excess of the normal propagation delay time of the device
\(\mathrm{t}=\) metastability time constant for a flip-flop
\(t_{0}=a\) constant related to the width of the time window or aperture wherein a data edge triggers a metastable event
\(f_{c}=\) clock frequency
\(\mathrm{f}_{\mathrm{d}}=\) asynchronous data edge frequency
The parameters \(t_{0}\) and \(t\) are constants that are related to the electrical characteristics of the device in question. The simplest way to determine their values is to measure the failure rate of the device under specified conditions and solve for them directly. If the failure rate of a device is measured at different resolve times and plotted, the result is an exponentially decaying curve. When plotted on a semilogarithmic scale, this becomes a straight line the slope of which is equal to \(\tau\); therefore, two data points on the line are sufficient to calculate the value of \(\tau\) using equation 3 :
\[
\begin{equation*}
\tau=\frac{\mathrm{t}_{\mathrm{r} 2}-\mathrm{t}_{\mathrm{r} 1}}{\ln (\mathrm{~N} 1 / \mathrm{N} 2)} \tag{3}
\end{equation*}
\]

Where:
\(\mathrm{t}_{\mathrm{r} 1}=\) resolve time 1
\(\mathrm{t}_{\mathrm{r} 2}=\) resolve time 2
\(\mathrm{N} 1=\) number of failures relative to \(\mathrm{t}_{\mathrm{r} 1}\)
\(\mathrm{N} 2=\) number of failures relative to \(\mathrm{t}_{\mathrm{t}}\)
After determining the value for \(\tau, t_{0}\) may be solved for directly.
The formula for calculating the MTBF of a two-stage synchronizer, equation 4, is merely an extension of equation 2 :
\[
\begin{equation*}
\mathrm{MTBF}_{2}=\frac{e^{\left(\mathrm{t}_{\mathrm{r} 1} / \tau\right)}}{\mathrm{t}_{0} \mathrm{f}_{\mathrm{c}} \mathrm{f}_{\mathrm{d}}} \times e^{\left(\mathrm{t}_{\mathrm{r} 2} / \tau\right)} \tag{4}
\end{equation*}
\]

Where:
\(\mathrm{t}_{\mathrm{r} 1}=\) resolve time allowed for the first stage of the synchronizer
\(\mathrm{t}_{\mathrm{r} 2}=\) resolve time allowed in excess of the normal propagation delay
\(f_{c}, f_{d}, t\) and \(t_{0}\) are as previously defined, with \(t\) and \(t_{0}\) assumed to be the same for both stages.

The first term calculates the MTBF of the first stage of the synchronizer, which in effect becomes the generation rate of metastable events for the next stage. The second term then calculates the probability that the metastable event will be resolved based on the value of \(\mathrm{t}_{\mathrm{r} 2}\), the resolve time allowed external to the synchronizer. The product of the two terms gives the overall MTBF for the two-stage synchronizer.

\section*{TI Clocked FIFOs}

The TI clocked FIFOs are designed to reduce the occurrence of metastable errors due to asynchronous operation. This is achieved through the use of two- and three-stage synchronizing circuits that generate the status-flag outputs input ready (IR) and output ready (OR). In a typical application, words may be written to and then read from the FIFO at varying rates independent of one another, resulting in asynchronous flag-signal generation (internally) at the boundary conditions of full and empty; for example, the operation when the FIFO is at the full boundary condition with writes taking place faster than and asynchronous to reads. The IR flag is low, signifying that the FIFO is full and can accept no more words. When a read occurs, the FIFO is no longer completely full. This causes an internal flag signal to go high, allowing another write to take place. Since the exit from the full state happens asynchronously to the write clock (WRTCLK) of the FIFO, this flag is not useful as a system write-enable signal. The solution is to synchronize this internal flag to the write clock through two D-type flip-flop stages and output this synchronized signal as the IR flag (see Figure 3). The OR status flag is generated in a similar manner at the empty boundary condition and is synchronized to the read clock through a three-stage synchronizing circuit.


Figure 3. IR-Flag Synchronizer
The remainder of this report pertains to the metastability performance of the two-stage IR synchronizer, which is the limiting case of the two in terms of MTBF characteristics. The internal flag signal that goes high on a read and low on a write is synchronized to the write clock through two D-type flip-flop stages. Since this results in the IR flag status of the FIFO being delayed for two clock cycles, a predictive circuit is used to clock the status into the synchronizer at (full minus two) words so that the action of the IR flag going low coincides with the actual full status of the FIFO. However, once the FIFO is full and IR is low, a read that causes the internal flag to go high is not reflected in the status of the IR flag until two write clocks occur.

With the FIFO full and the IR flag low, a read causes the internal flag signal to go high. This signal is clocked into the first stage of the two-stage synchronizer on the next write clock. Because these two signals are asynchronous to one another, the potential for the output of the first stage of the synchronizer to go to a metastable state exists. If this condition persists until the next write clock rising edge, a metastable condition could be generated in the second stage and reflected on the IR flag output. This metastable condition manifests itself as a delay in propagation time and is considered a failure only if it exceeds the maximum delay allowed in a design.

The effectiveness of the two-stage synchronizer becomes apparent when attempting to generate failures at a rate high enough to count in a reasonable period of time. A metastable event generated in the first stage must persist until the next write clock, i.e., when that data is transferred to the second stage. The resolve time for the first stage is governed by the frequency or period of the write clock. At slower frequencies, the failure rate of the first stage is very low, resulting in a low metastable generation rate to the second stage. The second stage of the synchronizer further reduces the probability of a metastable failure based on the resolve time allowed at the output. The overall failure rate of the device may be affected by increasing the initial asynchronous data generation rate (adding jitter to the data centered about the setup and hold window), by decreasing the resolve time of the first stage (increasing the write clock frequency), and by reducing the external resolve time at the output.

\section*{Test Setup for Measuring FIFO Flag Metastability}

The failure rate of a device is measured on a test fixture as shown in Figure 4. The input waveforms used on this setup are also shown in Figure 4. Rising data is jittered asynchronously about the setup and hold aperture of the device under test (DUT) in a \(\pm 400\)-ps window with respect to the device clock (CLK). The output of the DUT is then clocked into two separate flip-flops, FF1 and FF2, by two different clock signals, CLK1 and CLK2. The resolve time, \(\mathrm{t}_{\mathrm{r}}\), is set by the relationship between CLK1 and CLK and is measured as the delta between the normal output transition time and the rising edge of CLK1 minus the setup time required for FF1. CLK2 occurs long enough after CLK1 to allow sufficient time for the DUT to have resolved itself to a valid state. The outputs of FF1 and FF2 are compared by the exclusive OR gate, the output state of which is latched into FF3 by CLK3. When a metastable failure occurs, the output of the exclusive OR gate goes high caused by FF1 and FF2 having opposite data due to the DUT not having resolved itself by time \(\mathrm{t}_{\mathrm{r}}\). On the next cycle, low data is clocked into the DUT and FF1 and FF2 in order to reset the status latch, FF3. Failures are counted for different resolve times, and \(\tau\) is then calculated using equation 3.

Using the test setup in Figure 4, failure rates are measured for both an SN74ABT7819, \(512 \times 18 \times 2\) clocked FIFO, and an SN74ACT7807, \(2 \mathrm{~K} \times 9\) clocked FIFO. The device is initially written full to set IR low at the boundary condition. A read clock is generated to send the internal flag high, and a jitter signal is superimposed on it to sweep asynchronously with respect to the write clock in an 800 -ps-wide envelope and centered such that the IR flag goes high alternately on the second and third write clocks. The nominal write-clock frequency of the test setup is 40 MHz , but to increase the failure rate to an observable level, a pulse is injected into the write-clock stream just after the read clock occurs such that the first and second write clocks (the ones that clock the status through the synchronizer) are only 5.24 ns apart. This increases the effective write clock frequency to 191 MHz , reducing the resolve time allowed in the first stage and increasing the failure rate.
This test setup and these actions together create the necessary conditions to generate a metastable occurrence on the IR output that is seen after the second write clock and manifests itself as a delay in propagation time. In this instance, the write clock is the synchronizing clock and the read clock generates the asynchronous internal data signal. CLK1 is adjusted to vary the external resolve time, \(\mathrm{t}_{\mathrm{r} 2}\), and the resulting failure rates are recorded (see Table 1).


Figure 4. Metastable Event Counter and Input Waveforms

\section*{Test Results}

Table 1. SN74ABT7819 Failure Rates \({ }^{\dagger}\)
\begin{tabular}{|c|c|c|c|}
\hline \begin{tabular}{c} 
RESOLVE TIME; \\
tr2 (ns)
\end{tabular} & \begin{tabular}{c} 
NUMBER OF \\
FAILURES/HOUR
\end{tabular} & \begin{tabular}{c} 
NUMBER OF \\
FAILURES/SECOND
\end{tabular} & \begin{tabular}{c} 
MTBF \\
(seconds)
\end{tabular} \\
\hline 0.27 & 890 & 0.2472 & 4.04 \\
\hline 0.39 & 609 & 0.1692 & 5.91 \\
\hline 0.53 & 396 & 0.1101 & 9.08 \\
\hline
\end{tabular}
\(+V_{C C}=4.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)

After measuring the metastable performance of the SN74ABT7819, some assumptions must be made to calculate the parameters \(\tau\) and \(\mathrm{t}_{0}\). Because the individual flip-flops comprising the two-stage synchronizer cannot be measured separately, it is first assumed that the values for \(\tau\) and \(t_{0}\) are the same for both. This is a safe assumption, as these constants are driven by the process technology and because the schematics are identical. The other assumption made involves determining the resolve time allowed in the first stage of the synchronizer. The clock period is set at 5.24 ns , but the delay through the flip-flop and the setup time to the next stage must be subtracted from the clock period to arrive at the true resolve time ( \(\mathrm{t}_{\mathrm{r}}\) ). These values could not be measured directly and were, therefore, estimated from SPICE analysis to be 1.3 ns .

Using equation 4 and the measured failure rates to calculate \(\tau\) results in a value of 0.33 ns for the conditions given. The following values from the test setup must be used to solve for \(\mathrm{t}_{0}\) :
Where:
\begin{tabular}{ll}
\(\mathrm{t}_{\mathrm{r} 1}\) & \(=3.94 \mathrm{~ns}\) (5.24-ns clock period - 1.3-ns setup and delay time) \\
\(\mathrm{t}_{\mathrm{r} 2}\) & \(=0.27 \mathrm{~ns}\) (set externally at IR output by CLK1) \\
\(\mathrm{f}_{\mathrm{c}}\) & \(=40 \mathrm{MHz}\) \\
\(\mathrm{f}_{\mathrm{d}}\) & \(=125 \mathrm{MHz}\) (4-MHz input adjusted by \(25 / 0.8\) jitter ratio) \\
\(\mathrm{MTBF}^{2}\) & \(=4.04 \mathrm{~s}\)
\end{tabular}

Substituting these values into equation 4 and solving for \(t_{0}\) yields a value of 16.9 ps .
Table 2 summarizes the results for the SN74ABT7819 and SN74ACT7807 clocked FIFOs. An internal setup and delay time of 1.8 ns was assumed for the SN74ACT7807.

Table 2. Values of \(\tau\) and \(\mathrm{t}_{0}\) for SN74ABT7819 and SN74ACT7807
\begin{tabular}{|c|r|c|c|c|c|}
\hline \multirow{2}{*}{\(\mathrm{T}_{\mathbf{A}}\)} & \multirow{2}{*}{\(\mathbf{V}_{\mathbf{C C}}\)} & \multicolumn{2}{|c|}{\(\mathbf{S N 7 4 A B T 7 8 1 9}\)} & \multicolumn{2}{c|}{ SN74ACT7807 } \\
\cline { 3 - 6 } & \(\tau(\mathrm{ns})\) & \(\mathrm{t}_{\mathbf{O}}(\mathrm{ps})\) & \(\tau(\mathrm{ns})\) & \(t_{0}(\mathrm{ps})\) \\
\hline \multirow{3}{*}{\(25^{\circ} \mathrm{C}\)} & 4.5 V & 0.33 & 16.9 & 0.50 & 1.13 \\
\cline { 2 - 6 } & 5 V & 0.30 & 7 & 0.40 & 2.05 \\
\cline { 2 - 6 } & 5.5 V & 0.23 & 28.8 & 0.30 & 9.40 \\
\hline
\end{tabular}

These numbers indicate the performance of only a few devices and are not intended to represent a fully characterized parameter. However, they should be valid for the purpose of relative performance comparisons, and the values do fall within the expected range given the circuit configuration and process technology in which the devices are fabricated.

\section*{MTBF Comparisons}

With the constants \(\tau\) and \(t_{0}\) now known, calculations of the MTBF of the device under different operating conditions may be performed. First, however, consider an example of the metastability performance of a single-stage synchronizer using equation 1 and the circuit constants \(\tau\) and \(t_{0}\) from Table 2. Assume an application running with a \(33-\mathrm{MHz}\) write clock, an \(8-\mathrm{MHz}\) read clock, a 9-ns maximum propagation delay time for the IR path, and a \(5-\mathrm{ns}\) setup time for \(\operatorname{IR}\) to the next device. Therefore:
\[
\begin{aligned}
& \mathrm{t}_{\mathrm{r}}=16 \mathrm{~ns}\left(30-\mathrm{ns} \text { clock period }-9 \text {-ns propagation delay }-5-\mathrm{ns} \mathrm{t}_{\mathrm{su}}\right) \\
& \mathrm{f}_{\mathrm{c}}=33 \mathrm{MHz} \\
& \mathrm{f}_{\mathrm{d}}=8 \mathrm{MHz}
\end{aligned}
\]

Using equation 2 to calculate the MTBF gives 2.55 y \(10^{17}\) seconds or a little bit more than 8 billion years.
The reliability of a one-stage synchronizer degrades as operating frequency increases. With a \(50-\mathrm{MHz}\) write clock, a \(12-\mathrm{MHz}\) read clock, a 9 -ns maximum delay, and a 5 -ns setup time:
\[
\begin{aligned}
& \mathrm{t}_{\mathrm{r}}=6 \mathrm{~ns}\left(20-\mathrm{ns} \text { clock period }-9-\mathrm{ns} \text { propagation delay }-5-\mathrm{ns} \mathrm{t}_{\mathrm{su}}\right) \\
& \mathrm{f}_{\mathrm{c}}=50 \mathrm{MHz} \\
& \mathrm{f}_{\mathrm{d}}=12 \mathrm{MHz}
\end{aligned}
\]

Substituting these values into equation 2 yields an MTBF of about 2 hours. This performance is unacceptable, even with a device fabricated in the \(0.8-\mathrm{mm}\) BiCMOS process, which is more resistant to metastability than other processes.
The benefits of two-stage synchronization become evident with the next example. Using the conditions stated in the last example:
\[
\begin{aligned}
& \mathrm{t}_{\mathrm{r} 1}=18.7 \mathrm{~ns}(20-\mathrm{ns} \text { clock period }-1.3 \text {-ns setup and delay time }) \\
& \mathrm{t}_{\mathrm{r} 2}=6 \mathrm{~ns}\left(20-\mathrm{ns} \text { clock period }-9-\mathrm{ns} \text { propagation delay }-5-\mathrm{ns} \mathrm{t}_{\mathrm{su}}\right) \\
& \mathrm{f}_{\mathrm{c}}=50 \mathrm{MHz} \\
& \mathrm{f}_{\mathrm{d}}=12 \mathrm{MHz}
\end{aligned}
\]

Using equation 4 to calculate the MTBF gives 3.16 y \(10^{28}\) seconds or 1.00 y \(10^{21}\) years.
Table 3 gives a performance summary of both one- and two-stage synchronizing solutions under different conditions.
Table 3. MTBF Comparisons \(\dagger\)
\begin{tabular}{|c|c|r|r|r|}
\hline CONDITIONS & ACT 1 STAGE & ABT 1 STAGE & ACT 2 STAGE & ABT 2 STAGE \\
\hline \(\mathrm{f}_{\mathrm{c}}=33 \mathrm{MHz}, \quad \mathrm{f}_{\mathrm{d}}=8 \mathrm{MHz}\) & 8400 years & \(8.1 \times 10^{9}\) years & \(2.62 \times 10^{28}\) years & \(4.77 \times 10^{47}\) years \\
\hline \(\mathrm{f}_{\mathrm{c}}=40 \mathrm{MHz}, \mathrm{f}_{\mathrm{d}}=10 \mathrm{MHz}\) & 92 days & 1400 years & \(3.56 \times 10^{19}\) years & \(2.18 \times 10^{34}\) years \\
\hline \(\mathrm{f}_{\mathrm{c}}=50 \mathrm{MHz}, \quad \mathrm{f}_{\mathrm{d}}=12 \mathrm{MHz}\) & & 2 hours & \(4.90 \times 10^{10}\) years & \(1.00 \times 10^{21}\) years \\
\hline \(\mathrm{f}_{\mathrm{c}}=67 \mathrm{MHz}, \quad \mathrm{f}_{\mathrm{d}}=16 \mathrm{MHz}\) & & & 417 years & \(1.28 \times 10^{9}\) years \\
\hline \(\mathrm{f}_{\mathrm{c}}=80 \mathrm{MHz}, \quad \mathrm{f}_{\mathrm{d}}=20 \mathrm{MHz}\) & & & & 2900 years \\
\hline
\end{tabular}
\(\dagger\) Assumptions for the MTBF comparisons:
- The values for \(t_{0}\) and \(\tau\) are those given previously for both the \(A B T\) and \(A C T\) devices with \(\mathrm{V}_{C C}=4.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
- Flag propagation delay time (IR or OR) is assumed to be 9 ns.
-Setup times to the next device are 5 ns (up to \(50-\mathrm{MHz}\) operation), 4 ns (up to \(67-\mathrm{MHz}\) operation), and 3 ns (up to \(80-\mathrm{MHz}\) operation).

\section*{Conclusion}

Metastability failures must be accounted for in the design of asynchronous digital circuits. These failures become increasingly prevalent at higher operating frequencies. When higher frequencies are used, extreme care must be taken to ensure that system reliability is not adversely affected due to inadequate synchronization methods.

Clocked FIFOs from TI provide a solution to this problem by synchronizing the boundary flags with at least two flip-flop stages to improve the metastable MTBF over one-stage synchronization. This architecture allows designers to utilize the high-throughput performance of the memory without endangering the reliability of their end products.

\section*{References}
1. J. Horstmann, H. Eichel, and R. Coates, "Metastability Behavior of CMOS ASIC Flip-Flops in Theory and Test," p. 146, IEEE Journal of Solid State Circuits, February 1989.
2. H. Veendrick, "The Behavior of Flip-Flops Used as Synchronizers and Prediction of Their Failure Rate," p. 169, IEEE Journal of Solid State Circuits, April 1980.
3. S. T. Flannagan, "Synchronization Reliability in CMOS Technology," p. 880, IEEE Journal of Solid State Circuits, August 1985.
4. T. Kacprzak and A. Albicki, "Analysis of Metastable Operation in RS CMOS Flip-Flops," p. 59, IEEE Journal of Solid State Circuits, February 1987.
5. L. Kleeman and A. Cantoni, "Metastable Behavior in Digital Systems," p. 4, IEEE Design and Test of Computers, December 1987.

\title{
FIFO Memories: Solution to Reduce FIFO Metastability
}

\title{
First-In, First-Out Technology
}

\author{
Tom Jackson \\ Advanced System Logic - Semiconductor Group
}

SCAA011A

\section*{IMPORTANT NOTICE}

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

\section*{TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.}

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of Tl covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

As system operating frequencies continue to increase in excess of 33 MHz , designers must begin to address the issues of overall system reliability due to increased chance of a metastable event occurring. A metastable event is defined as the time period when the output of a logic device is neither at a logic high nor at a logic low but rather in an indeterminate level. The chance of a metastable occurrence is exponentially increased if single-stage synchronization is employed, as in the case of the '722xx synchronous-style devices versus the two-stage synchronization that is implemented by Texas Instruments (TI) (see Figure 1). The following information assists designers in understanding and improving upon the metastable characteristics of '722xx synchronous-style devices and their reliability.


Figure 1. MTBF for Metastability as a Function of Frequency
Metastability may occur when using a FIFO to synchronize two digital signals operating at different frequencies. This type of application is a familiar one to many design engineers. Triggering a metastable event is common in single-stage (single flip-flop) synchronized FIFOs that are used to synchronize different clock signals (see Figure 2). With this method, the asynchronous input might change states too close to the clock transition, violating the flip-flop's setup and hold times. This causes an increase in resolve time ( \(\mathrm{t}_{\mathrm{r}}\) ) which then results in an overall increase in propagation delay ( \(\mathrm{t}_{\mathrm{pd}}\) ). Once a metastable event is triggered, the probability of the output recovering to a high or low level increases exponentially with the increased resolve time. The expected time until the output of a single flip-flop with asynchronous data has a metastable event is described by the mean time between failure (MTBF) equation (see equation 1). The first term of the equation is the probability that the asynchronous data will trigger a metastable event. The second term is the data rate. The third and final term is the probability of the metastable event recovering given the resolve time. A linear increase in resolve time exponentially increases the MTBF of a metastable event.


Figure 2. Single-Stage Synchronizer
\[
\begin{equation*}
\mathrm{MTBF}_{1}=\frac{1}{t_{o} f_{c}} \times \frac{1}{f_{d}} \times \exp \left(\frac{t_{r}}{\tau}\right) \tag{2}
\end{equation*}
\]

Where:
\(t_{0}=\) flip-flop constant representing the time window during which changing data invokes a failure
\(\mathrm{t}_{\mathrm{r}}=\) resolve time allowed in excess of the normal propagation delay
\(\tau=\) flip-flop constant related to the settling time of a metastable event
\(\mathrm{f}_{\mathrm{c}}=\) clock frequency
\(f_{d}=\) asynchronous data frequency (for OR-flag analysis, it is the frequency at which data is written to empty memory; for IR-flag analysis, it is the frequency at which data is read from full memory).

TI has increased the metastable MTBF by several orders of magnitude over single-stage synchronization with its advanced FIFO family by employing two-stage synchronization (see Figure 3). The output of the first flip-flop is clocked into the second flip-flop on the next clock cycle. For the output of the second stage to become metastable, the first stage must have a metastable event that lasts long enough to encroach upon the setup time of the second stage. The addition of the second flip-flop to the single-stage synchronizer allows the flip-flops more time to resolve any metastable output. This is statistically equivalent to increasing its resolve time by the clock period minus its propagation delay. MTBF for a two-stage synchronizer is given in equation 2 . All terms, except for the third one, are the same as in equation 1 . The third term represents the additional propagation delay through the added flip-flop.
\[
\begin{equation*}
\mathrm{MTBF}_{2}=\frac{1}{t_{0} f_{c}} \times \frac{1}{f_{d}} \times \exp \left[\frac{\frac{1}{f_{c}}-t_{p d}}{\tau}\right] \times \exp \left(\frac{t_{r}}{\tau}\right) \tag{3}
\end{equation*}
\]
\(\mathrm{t}_{\mathrm{pd}}=\) propagation delay through the first flip-flop
\(\mathrm{MTBF}_{2}=\mathrm{MTBF}_{1}\)
Where:
\[
\mathrm{t}_{\mathrm{r}} \quad=\mathrm{t}_{\mathrm{r}}+\left(1 / \mathrm{f}_{\mathrm{c}}-\mathrm{t}_{\mathrm{pd}}\right)
\]


Figure 3. Two-Stage Synchronizer
The functional block diagram in Figure 4 illustrates the connections necessary to add the second-stage synchronization to the ' 72211 synchronous FIFO. A quick and inexpensive schematic to resolve metastability of a synchronous FIFO is shown in Figure 5. In this case, the FIFO is the '72211LJ and, by implementing a single TI SN74F74 D-type positive-edge-triggered flip-flop and a TI SN74F08 two-input positive AND gate, the metastability characteristics of this circuit can be dramatically improved. The TI SN74F74 acts as the second stage for this circuit, increasing the resolve time as described in the previous paragraphs. The TI SN74F08 is implemented to act as the control-empty and control-full flags to the receiving device. These control lines of the first-stage and second-stage synchronized flags are then ANDed together to create the control flags (control empty and control full). The control lines are essentially read enables that ensure the synchronization of the device. As is shown in the logic diagram and truth table, synchronization is complete only when the empty flags ( \(\overline{\mathrm{EF}}\) ) of both the second stage (truth table input A) and the device (truth table input B) are high. The empty flag is used for read control and the full flag ( \(\overline{\mathrm{FF}}\) ) is used for write control. If either flag from the synchronizer or the device is held low or becomes metastable, a read is not permitted (truth table output Y ) until the write flag is synchronized.
As can be seen in today's digital systems, synchronous and asynchronous operations can and will produce random errors due to metastability in single-stage FIFO designs like those of the '722xx synchronous FIFO family. The described method of implementing a second stage for flag synchronization is extremely useful for clock speeds that are either approaching or exceeding 33 MHz . Metastability can be virtually eliminated in the ' 722 xx synchronous FIFO family by the simple addition of a second flip-flop. The second-stage synchronizer greatly reduces metastability, thereby increasing the MTBF and allowing designers to use faster microprocessors and higher data-transfer rates for greater overall system performance and reliability.
To reduce metastability and improve system reliability, TI offers a complete line of high-performance FIFO memory devices. TI's FIFOs have dual-stage synchronization designed onto each chip. This eliminates the need for any external discrete solution and reduces critical board space by fully utilizing TI's family of fine-pitch surface-mount packaging.


Figure 4. Connecting the Second-Stage Synchronizer to the '72211 Synchronous FIFO


Figure 5. Resolving Metastability of a Synchronous FIFO

\title{
Multiple-Queue First-In, First-Out Memory SN74ACT53861
}

\author{
Peter Forstner \\ Semiconductor Group
}

SCAA026A

\section*{IMPORTANT NOTICE}

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with Tl's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.
Contents
Title Page
Introduction ..... 15-57
Main Areas of Application ..... 15-58
The Multi-Q FIFO ..... 15-59
Construction of the Multi-Q FIFO ..... 15-59
Configuration Registers ..... 15-61
Allocation of Queues ..... 15-61
Cells Instead of Words of Data ..... 15-62
Flags ..... 15-64
Programming ..... 15-65
Extension of Word Width ..... 15-67
Programming Examples ..... 15-71
Applications ..... 15-73
Summary ..... 15-76

\section*{List of Illustrations}
Figure Title Page
1 FIFO Data Flow ..... 15-57
2 ATM Telecommunications Exchange System Block Diagram ..... 15-58
3 ATM-Header Structure ..... 15-59
4 Multi-Q FIFO Functional Block Diagram ..... 15-60
5 Data Stream With Odd Cell Size ..... 15-62
6 Writing Cells Into the FIFO ..... 15-63
7 Faulty Writing of Cells Into the FIFO: ISOC Comes Too Soon ..... 15-63
8 Faulty Writing of Cells Into the FIFO: ISOC Comes Too Late or Not at All ..... 15-63
9 Reading Cells Out of the FIFO ..... 15-64
10 Hysteresis of the PF1 Flags With Configuration Registers PF1_W and PF1_R ..... 15-65
11 Connection of a Microcontroller to the Auxiliary Bus ..... 15-65
12 Extension of Word Width With 18-Bit or 36-Bit Input and/or Output Data ..... 15-68
13 Extension of Word With 9-Bit Input Data ..... 15-69
14 Data Flow of an ATM Data Stream in Two Multi-Q FIFOs ..... 15-70
15 ATM-Exchange Receiving Unit ..... 15-73
16 ATM-Exchange Transmitting Unit ..... 15-73
17 Connection of a Multi-Q FIFO to a Receiving Unit Using an 8-Bit or 16-Bit UTOPIA Interface With One Queue ..... 15-74
18 Priority-Controlled Connection of a Multi-Q FIFO to a Receiving Unit Using an 8-Bit or 16-Bit UTOPIA Interface ..... 15-74
19 Connection of a Multi-Q FIFO to a Transmitting Unit Using an 8-Bit or 16-Bit UTOPIA Interface With One Queue ..... 15-75
20 Priority-Controlled Connection of a Multi-Q FIFO to a Transmitting Unit Using an 8-Bit or 16-Bit UTOPIA Interface ..... 15-75
21 Switching Matrix With Bottleneck Between Two Switching Elements ..... 15-76
List of Tables
Title
Title Page Page Table
15-60
15-60
1 Selecting the Queue When Reading the FIFO
1 Selecting the Queue When Reading the FIFO
15-61
15-61
2 Configuration Registers
2 Configuration Registers ..... 15-62
4 Multi-Q FIFO Flags ..... 15-64
5 Configuration-Registers Access Order ..... 15-66
6 Example of Configuration Registers Programming: 18-Bit Write, 18-Bit Read ..... 15-71
7 Example of Configuration Registers Programming: 9-Bit Write, 18-Bit Read ..... 15-71
8 Example of Configuration Registers Programming: 18-Bit Write, 9-Bit Read ..... 15-72

\section*{Introduction}

This application report presents a detailed description of the versatile functions of the SN74ACT53861 multiple-queue (Multi- \({ }^{\text {TM }}\) ) first-in, first-out (FIFO) memory. Examples of circuits show how the device can be controlled and cascaded. Typical application examples show how the device can be used in asynchronous transfer mode (ATM) telecommunications exchange systems.

Memories are indispensable circuit components of digital-system subassemblies. There are a large number of memories in various configurations for many application requirements. Each memory is suited for specific and specialized applications.
One of these specialized memories is the FIFO memory, which provides intermediate storage of data being transferred between two electronic systems. The designation FIFO indicates how the data flows. A FIFO has separate data input and data output; however, the first word of data written into the memory is the first to leave when it is read (see Figure 1). Within the FIFO, words of data wait in a data queue. If a FIFO is configured between two systems that are working asynchronously, the FIFO must be able to manage the synchronization of the data flow to both systems to prevent metastable situations.


Figure 1. FIFO Data Flow
FIFOs differ from one another in their word widths, memory capacity, and in the way they are controlled. Texas Instruments (TI) offers FIFOs with word widths from 1 to 36 bits and memory capacities from 64 to 4096 words. Because FIFOs have alternative methods of control, TI offers strobed FIFOs and clocked FIFOs. A detailed description of the various methods of controlling FIFOs can be found in other TI application reports. The various word widths and memory capacities available are described in the 1996 High-Performance FIFO Memories Data Book, literature number SCAD003C.

In addition to standard FIFOs, versions for special purposes have been designed for specific applications. The TI Multi-Q FIFO is an application-specific FIFO designed for ATM telecommunications exchange systems.

Multi-Q is a trademark of Texas Instruments Incorporated.

\section*{Main Areas of Application}

The SN74ACT53861 Multi-Q FIFO is designed specifically for ATM telecommunications exchange systems.
As shown in Figure 2, ATM telecommunications exchange systems can have three functional parts:
- Receiving unit (one per channel)
- Switching matrix
- Transmitting unit (one per channel)

The ATM used for data transmission supplies the receiving unit with digital information, which is usually apportioned in cells having a length of 53 bytes. Each cell consists of a 5-byte cell header and a 48-byte payload. The cell header includes:
- Ultimate destination: virtual channel identifier (VCI)
- Immediate next destination, i.e., the next ATM exchange installation through which the ultimate destination is reached: virtual path identifier (VPI)
- The type of information contained in the cell: payload type (PT)
- The importance, or priority, of the cell: cell-loss-priority (CLP) bit
- Error-correction controller: header error control (HEC)

In certain applications, extending the cell header by one to two bytes provides the ATM exchange installation with internal information (tagged cells) (see Figure 3).


Figure 2. ATM Telecommunications Exchange System Block Diagram


Figure 3. ATM-Header Structure
If delays occur because transmission channels in the ATM exchange are not available, the Multi-QFIFO allocates cell priorities, known as quality of service (QOS), by interpreting the PT information and the CLP bit in the cell header. Data that is critical as to the time taken for transmission, such as audio or video signals, is swept more rapidly through the ATM exchange than, for example, less critical computer data. If the CLP bit is set to 0 , the cell contains important data that must reach its destination; whereas cells with the CLP bit set to 1 can be deleted. In a digital ATM exchange system, a priority control for cell transmission must be implemented.
The cells being received arrive asynchronously to the clock signal of the exchange system; therefore, synchronization of the input data stream to the system clock is necessary.

The Multi-Q FIFO solves synchronization problems and controls transmission priority with minimal complexity. The architecture of this FIFO, unlike conventional FIFOs, is not based on words of data but on cells. This device can control up to three priorities. The writing of the input data can be performed completely asynchronously with respect to the reading of the output data.

\section*{The Multi-Q FIFO}

The most remarkable feature of the Multi-Q FIFO is that memory can be allocated to three independent queues. These queues allow the implementation of three QOS priorities.

\section*{Construction of the Multi-Q FIFO}

Figure 4 shows the functional block diagram of the Multi-Q FIFO, which is clocked; i.e., it has inputs for free-running write and read clocks. Write accesses occur at the rising edges of the write clock when one of the three write-enable-x, (WRTENx) ( \(x=\) 1,2 , or 3 ) lines is set. Read accesses are implemented at the rising edges of the read clock by setting the read-enable (RDEN) line. Reading or writing stops when a low level is applied to WRTENx or RDEN. For writing operations, the three control lines, WRTENx per queue, are individually brought out. The control lines for write accesses are operated by a multiplexer. The desired queue is chosen with MUX0 and MUX1 selecting access to the chosen queue using RDEN (see Table 1).

Before use, this device must be reset by four rising edges of the write clock (WRTCLK) and four rising edges of the read clock (RDCLK) while the reset input ( \(\overline{\mathrm{RST}}\) ) is high.

Table 1. Selecting the Queue When Reading the FIFO
\begin{tabular}{|c|c|c|}
\hline MUX1 & MUX0 & SELECTED QUEUE \\
\hline 0 & 0 & Queue 1 \\
0 & 1 & Queue 1 \\
1 & 0 & Queue 2 \\
1 & 1 & Queue 3 \\
\hline
\end{tabular}


FIgure 4. Multl-Q FIFO Functional Block Dlagram

\section*{Configuration Registers}

Eleven configuration registers allow matching the FIFO to requirements of a particular application (see Table 2). These configuration registers can be written to and read from using a microcontroller through the auxiliary-bus control interface.

Table 2. Configuration Registers
\begin{tabular}{|c|l|c|c|c|l|}
\hline \begin{tabular}{c} 
REGISTER \\
SYMBOL
\end{tabular} & REGISTER NAME & \begin{tabular}{c} 
NO. OF \\
BITS
\end{tabular} & \begin{tabular}{c} 
DEFAULT \\
VALUE
\end{tabular} & PROGRAMMABLE RANGE & FUNCTION \\
\hline PORT & Port control & 5 & 0 & Bit-slice control & \begin{tabular}{l} 
Chooses the data input and output bus size and \\
format. Controls output byte destuffing.
\end{tabular} \\
\hline QL1 & Queue 1 length & 5 & 8 & \(0-16\) & \begin{tabular}{l} 
Defines the number of \(256 \times 18\) memory blocks \\
for Queue 1
\end{tabular} \\
\hline QL2 & Queue 2 length & 4 & 6 & \begin{tabular}{l} 
Defines the number of \(256 \times 18\) memory blocks \\
for Queue 2
\end{tabular} \\
\hline QL3 & Queue 3 length & 4 & 2 & \(0-15\) & \begin{tabular}{l} 
Defines the number of \(256 \times 18\) memory blocks \\
for Queue 3
\end{tabular} \\
\hline CLSZ & Cell size & 6 & 27 & \(10-32\) & Defines the cell size in 18-bit words \\
\hline PF1_W & \begin{tabular}{l} 
Programmable flag 1, \\
write threshold
\end{tabular} & 9 & 71 & \(0-409\) & \begin{tabular}{l} 
Defines the number of cells in Queue 1 to set \\
PF1 low
\end{tabular} \\
\hline PF1_R & \begin{tabular}{l} 
Programmable flag 1, \\
read threshold
\end{tabular} & 9 & 70 & \begin{tabular}{l} 
Defines the number of cells in Queue 1 to set \\
PF1 high
\end{tabular} \\
\hline PF2_W & \begin{tabular}{l} 
Programmable flag 2, \\
write threshold
\end{tabular} & 9 & 51 & \begin{tabular}{l} 
Defines the number of cells in Queue 2 to set \\
PF2 low
\end{tabular} \\
\hline PF2_R & \begin{tabular}{l} 
Programmable flag 2, \\
read threshold
\end{tabular} & 9 & 50 & \begin{tabular}{l} 
Defines the number of cells in Queue 2 to set \\
PF2 high
\end{tabular} \\
\hline PF3_W & \begin{tabular}{l} 
Programmable flag 3, \\
write threshold
\end{tabular} & 8 & 13 & \(1-383\) & \begin{tabular}{l} 
Defines the number of cells in Queue 3 to set \\
PF3 low
\end{tabular} \\
\hline PF3_R & \begin{tabular}{l} 
Programmable flag 3, \\
read threshold
\end{tabular} & 8 & 12 & \(0-382\) & \begin{tabular}{l} 
Defines the number of cells in Queue 3 to set \\
PF3 high
\end{tabular} \\
\hline
\end{tabular}

\section*{Allocation of Queues}

The Multi-Q FIFO memory consists of 4096 18-bit words that have a maximum of three independent queues. These queues can be called up to control up to three QOS priorities of ATM cells. Using configuration registers QL1, QL2, and QL3, the sizes of the individual queues can be allocated in steps of 25618 -bit words. The initial value of \(\mathrm{QL} 1=8\) if Queue 1 has a size of \(8 \times 256\) \(=204818\)-bit words. The development engineer has access only to configuration registers QL1 and QL2 and can only determine the size of the first two queues; after that, the Multi-Q FIFO automatically reserves the part of the memory that is still available for the third queue. Programming queue lengths of zero allocates the memory to one or two queues.

The word width of the memory is 18 bits; however, the development engineer can choose between 9 -bit and 18 -bit access when reading and writing. In these cases, the bus widths for reading and writing operations can be different. For example, it is possible to write with 9-bit access but implement the reading cycle with a word width of 18 bits. If the 9 -bit access is chosen, the FIFO can write the first 9-bit word to the lower significant half of the 18 -bit memory and the second 9 -bit word to the higher significant half (little endian). Alternatively, this order can be reversed (big endian). The programming for write accesses is performed in the configuration register PORT using bits INSIZ, OUTSIZ, and INBE (see Table 3). With read accesses, the 9-bit data word is output on bits Q8-Q0 in little-endian data format and on the bits Q17-Q9 in big-endian format. In this case, the hardware wiring determines the data format; whereas with the input data, the software programming determines the data format.

Table 3. Port-Control Register PORT
\begin{tabular}{|c|c|c|c|c|l|}
\hline \begin{tabular}{c} 
OUTSTF \\
BIt 4
\end{tabular} & \begin{tabular}{c} 
OUTSIZ \\
BIt 3
\end{tabular} & \begin{tabular}{c} 
INST \\
Bit 2
\end{tabular} & \begin{tabular}{c} 
INBE \\
BIt 1
\end{tabular} & \begin{tabular}{c} 
INSIZ \\
BIt 0
\end{tabular} & \multicolumn{1}{c|}{ FUNCTION } \\
\hline X & X & X & X & 0 & \begin{tabular}{l} 
18-bit input bus \\
9-bit input bus with an even number of bytes per cell in \\
X
\end{tabular} \\
X & X & 0 & 0 & 1 & \begin{tabular}{l} 
little-endian data format \\
9-bit input bus with an even number of bytes per cell in \\
big-endian data format
\end{tabular} \\
X & X & 1 & 0 & 1 & \begin{tabular}{l} 
9-bit input bus with an odd number of bytes per cell in litt- \\
le-endian data format
\end{tabular} \\
X & X & 1 & 1 & 1 & \begin{tabular}{l} 
9-bit input bus with an odd number of bytes per cell in bi- \\
g-endian data format
\end{tabular} \\
X & 0 & X & X & X & \begin{tabular}{l} 
18-bit output bus \\
0
\end{tabular} \\
1 & 1 & X & X & X & \begin{tabular}{l} 
9-bit output bus with an even number of bytes per cell \\
9-bit output bus with an odd number of bytes per cell
\end{tabular} \\
\hline
\end{tabular}

\section*{Cells Instead of Words of Data}

The Multi-Q FIFO flags (e.g., empty, full, etc.) indicate the presence or the absence of complete cells. The cell size can be set with the configuration register CLSZ in the range of 10 to 32 18-bit words to allow a cell size of 20 to 64 bytes. The Multi-QFIFO can also be programmed to odd cell sizes (e.g., 53 bytes) with 9 -bit writing access by byte stuffing and with 9 -bit reading access by removing the stuffing bytes (see Figure 5). This property can be chosen in the configuration register PORT with the help of bits INST and OUTSTF (see Table 3).


Figure 5. Data Stream With Odd Cell Size
When writing into a cell, the Multi-Q FIFO must be informed of the beginning of a cell with the input start-of-cell (ISOC) signal, as shown in Figure 6. At the rising clock-pulse edge when the first data word of a cell is written into the FIFO, both ISOC and the valid data word must be set high. If a cell has been written completely into the FIFO, ISOC must again be set with the beginning of the next cell. The FIFO compares the beginning of a cell, which has been indicated, with the expected cell beginning in accordance with the previously implemented programming of the cell size and indicates any fault at the alarm (ALER) output (see Figure 7 and Figure 8). If a fault of this kind occurs and \(\overline{\operatorname{ALER}}\) is low, the fault must be reset with the abort ( \(\overline{\mathrm{ABRT}}\) ) input signal before further cells can be written into the FIFO.
When reading from cells, the output start-of-cell (OSOC) signal indicates the beginning of a cell. OSOC can be used to control subsequent parts of the circuit (see Figure 9).


Figure 6. Writing Cells Into the FIFO


Figure 7. Faulty Writing of Cells Into the FIFO: ISOC Comes Too Soon


Figure 8. Faulty Writing of Cells Into the FIFO: ISOC Comes Too Late or Not at All


Figure 9. Reading Cells Out of the FIFO

\section*{Flags}

Table 4 defines the functions of flags that indicate the extent to which the memory is filled in the Multi-Q FIFO. A form of hysteresis is implemented with the programmable flags PF1, PF2, and PF3. The number of required cells in Queue 1 to set PF1 low is determined using the configuration register. At subsequent readout, PF 1 is reset to high as soon as the number of the cells still remaining in the memory reaches the value PF1_R in the configuration register. The extent to which the FIFO is filled can be set with configuration register PF1_W. From that point, ATM cells whose CLP bit is set to 1 are erased and no longer written into the FIFO. Only when the FIFO is again filled below the value in configuration register PF1_R does an external cell-priority logic accept the writing in of cells whose CLP bit has a value of 1.

The purpose of adjustable hysteresis is explained using as an example a standard FIFO having only one simply programmable almost-full (AF) flag without hysteresis. If the FIFO is filled to the predetermined value, the FIFO displays this at the AF flag output. This process is repeated when the FIFO again exceeds the predetermined value and ignores CLP = 1 cells. As a result of the reading out of a cell, the AF flag is reset and the external cell-priority logic immediately allows the storage of \(C L P=1\) cells. At this point, the external cell-priority logic switches between acceptance and rejection of CLP \(=1\) cells.

The implementation of hysteresis in the Multi-Q FIFO allows the user to suppress continuous switching between acceptance and rejection of CLP = 1 cells (see Figure 10).

Hysteresis can be suppressed by an appropriate choice of threshold values for \(\mathrm{PF} 1 \_\mathrm{W}\) and \(\mathrm{PF} 1 \_\mathrm{R}\).
Table 4. Multi-Q FIFO Flags
\begin{tabular}{|c|c|l|}
\hline FLAG & SYNCHRONIZED TO & \\
\hline DWRDY & WRTCLK & Data write ready. DWRDY must be high before data can be written into the FIFO. \\
\hline FF1 & WRTCLK & Full flag, Queue 1. When FF1 is low, there is no more room for an additional cell in Queue 1. \\
\hline PF1 & WRTCLK & \begin{tabular}{l} 
Programmable flag, Queue 1. Indicates the extent to which Queue 1 is occupied, as previously \\
defined with configuration registers PF1_W and PF1_R
\end{tabular} \\
\hline\(\overline{\text { FF2 }}\) & WRTCLK & Full flag, Queue 2. When FF2 is low, there is no more room for an additional cell in Queue 2. \\
\hline PF2 & WRTCLK & \begin{tabular}{l} 
Programmable flag, Queue 2. Indicates the extent to which Queue 2 is occupied, as previously \\
defined with configuration registers PF2_W and PF2_R
\end{tabular} \\
\hline\(\overline{\text { FF3 }}\) & WRTCLK & Full flag, Queue 3. When FF3 is low, there is no more room for an additional cell in Queue 3. \\
\hline PF3 & WRTCLK & \begin{tabular}{l} 
Programmable flag, Queue 3. Indicates the extent to which Queue 3 is occupied, as previously \\
defined with configuration registers PF3_W and PF3_R
\end{tabular} \\
\hline CR1 & RDCLK & Cell ready, Queue 1. If there is at least a complete cell in Queue 1, CR1 is high. \\
\hline CR2 & RDCLK & Cell ready, Queue 2. If there is at least a complete cell in Queue 2, CR2 is high. \\
\hline CR3 & RDCLK & Cell ready, Queue 3. If there is at least a complete cell in Queue 3, CR3 is high. \\
\hline
\end{tabular}


Figure 10. Hysteresis of the PF1 Flags With Configuration Registers PF1_W and PF1_R

\section*{Programming}

The Multi-Q FIFO can be set up to meet the requirements of a particular application after resetting and before writing in the first word of data with the configuration registers. These registers are written to and read from using a microcontroller via the auxiliary-bus control interface (see Figure 11).


Figure 11. Connection of a Microcontroller to the Auxiliary Bus

Table 5. Configuration-Registers Access Order
\begin{tabular}{|c|c|l|c|c|c|}
\hline \begin{tabular}{c} 
ACCESS \\
ORDER
\end{tabular} & \begin{tabular}{c} 
REGISTER \\
SYMBOL
\end{tabular} & \multicolumn{1}{|c|}{ REGISTER NAME } & \multicolumn{3}{|c|}{ PROGRAM BUS } \\
\cline { 4 - 6 } & & \multicolumn{2}{|c|}{ BIT WIDTH } & MSB & LSB \\
\hline 1 & PORT & Port control & 5 & P4 & P0 \\
\hline 2 & QL1 & Queue 1 length & 5 & P4 & P0 \\
\hline 3 & QL2 & Queue 2 length & 4 & P3 & P0 \\
\hline 4 & CLSZ & Cell size & 6 & P5 & P0 \\
\hline 5 & PF1_W & Programmable flag 1, write threshold & 9 & P7 & P0 \\
\hline 6 & PF1_R & Programmable flag 1, read threshold & 9 & P7 & P0 \\
\hline 7 & PF2_W & Programmable flag 2, write threshold & 9 & P7 & P0 \\
\hline 8 & PF2_R & Programmable flag 2, read threshold & 9 & P7 & P0 \\
\hline 9 & PF3_W & Programmable flag 3, write threshold & 8 & P7 & P0 \\
\hline 10 & PF3_R & Programmable flag 3, read threshold & 8 & P7 & P0 \\
\hline
\end{tabular}

The writing into the configuration registers is performed sequentially (see Table 5). Access to register QL3 is unnecessary because the content of this register always consists of the memory size of the Multi-Q FIFO of 4096 words of data minus the values of registers QL1 and QL2.
To open access to the configuration registers, the bus request ( \(\overline{\mathrm{BREQ}}\) ) signal must be low. As a result, the data write ready (DWRDY) output replies with a low level after two rising edges of the write clock (WRTCLK). DWRDY indicates an active data access. When DWRDY is high, access to the FIFO is through the D inputs. When DWRDY is low, access is through the \(P\) terminals to the configuration registers (see Figure 4). At every falling edge of the data strobe ( \(\overline{\mathrm{DS}}\) ) signal, the FIFO writes an 8 -bit data word from the P terminals in sequence to the configuration registers. If all ten configuration registers from Table 5 are filled with values, the FIFO ignores all further write accesses. Only after a renewed reset of the device are write accesses to the configuration registers again possible.

The following rules apply for the values that are permitted to be written into the configuration registers.
Rules for the length of the queues QL1, QL2, QL3 are:
- The minimum value is 0 .
- For QL1, the maximum value is 16 .
- For QL2 or QL3, the maximum value is 15 .
- The sum of QL1 and QL2 must not exceed a value of 16; it can be less than 16 .
- Only QL1 and QL2 can be programmed by the user. The value of QL3 is determined by the Multi-Q FIFO in that it is informed of the length of the memory that is still available.
Rules for the cell-size (CLSZ) register are:
- The minimum value is 10 .
- The maximum value is 32 .

Rules for programmable flag values PF1_W, PF2_W, and PF3_W are:
- The minimum value is 1 .
- The value may not be larger than the number of whole cells for which there is room in the queue.
- The PF1_W, PF2_W, and PF3_W registers are nine bits. The higher-valued eight bits are programmable by the development engineer. The least significant bit (LSB) is always 1 . Accordingly, all PFx_W values are odd numbers.
Rules for programmable flag values PF1_R, PF2_R, and PF3_R are:
- The minimum value is 1 .
- The value must be smaller than the value of the corresponding PFx_W register.
- The PF1_R, PF2_R, and PF3_R registers each consist of nine bits. The higher-valued eight bits are programmable by the development engineer. The LSB is always 0 . Accordingly, all \(\mathrm{PFx} \_\mathrm{R}\) values are even numbers.

\section*{Extension of Word WIdth}

An extension of word width is possible with a 36-bit access. As shown in Figure 12 (36-bit access), all input control lines must be switched in parallel while the flag outputs are connected together with AND or OR gates. In theory, both FIFOs must have the same internal state and, accordingly, signal-identical flags; however, when there is unfavorable overlapping, the flag of one device can change one clock cycle later than the other device. This does not cause differences in the contents of memory or loss of data. The flag synchronization can decide on a clock-pulse edge sooner or later, resulting in differences in the display. In this case, the connection with AND or OR gates ensures reliable results.

If an 18-bit access is desired with an extension of word width, this can be achieved as shown in Figure 12. The only difference, in this case, is that both FIFOs are programmed for 9-bit access and only nine data lines per FIFO (D8-D0 and Q8-Q0) are used.


Figure 12. Extension of Word Width With 18-Bit or 36-Bit Input and/or Output Data


Figure 13. Extension of Word With 9-BIt Input Data
If a 9-bit access to two Multi-QFIFOs having extended word width is desired, these devices must be provided with external logic to control them in accordance with the ping-pong principle. In Figure 13, WRTEN and ISOC control lines demonstrate the ping-pong principle; i.e., the first 9-bit word is read into FIFO1 and the second 9-bit word is read into FIFO2. In this case, ISOC must also be generated for the second 9 -bit data word, because this data word represents the beginning of a cell of FIFO2. The order in which the 9-bit words are read into the two FIFOs is shown in Figure 14.


W3 \(=9\)-Bit Data Word, Third Word of ATM Data Stream
=Stuffing Byte
NOTE A: Two Multi-Q FIFOs are connected as a 36-bit-wide FIFO with 9-bit data access.
Figure 14. Data Flow of an ATM Data Stream in Two Multi-Q FIFOs

\section*{Programming Examples}

Before use, the Multi-Q FIFO must be reset and programmed to perform the desired function using the configuration registers (see Table 2). Table 6, Table 7, and Table 8 show examples of register programming.

Table 6. Example of Configuration Registers Programming: 18-Bit Write, 18-Bit Read
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline Function: & \multicolumn{3}{|l|}{\begin{tabular}{l}
Cell size: \\
Write access: \\
Read access: \\
Size of Queue 1: \\
Size of Queue 2: \\
Size of Queue 3: \\
PF1_W: \\
PF1-R: \\
PF2-W: \\
PF2_R: \\
PF3-W: \\
PF3_R:
\end{tabular}} & \multicolumn{6}{|r|}{```
53 bytes \(\rightarrow 27\) 18-bit words
18 bit
18 bit
75 ATM cells \(\rightarrow 2048\) 18-bit words
56 ATM cells \(\rightarrow 1536\) 18-bit words
18 ATM cells \(\rightarrow 512\) 18-bit words
65 ATM cells
55 ATM cells
50 ATM cells
40 ATM cells
15 ATM cells
10 ATM cells
```} & \\
\hline REGISTER & P7 & P6 & P5 & P4 & P3 & P2 & P1 & P0 & HEX & DESCRIPTION \\
\hline PORT & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 00 & PO \(=0 \rightarrow 18\)-bit input bus P3 \(=0 \rightarrow 18\)-bit output bus \\
\hline QL1 & 0 & 0 & 0 & 0 & 1 & 0 & 0 & 0 & 08 & \(8 \times 256=204818\)-bit words \\
\hline QL2 & 0 & 0 & 0 & 0 & 0 & 1 & 1 & 0 & 06 & \(6 \times 256=153618\)-bit words \\
\hline CLSZ & 0 & 0 & 0 & 1 & 1 & 0 & 1 & 1 & 1B & 53 cells \(\rightarrow 27\) 18-bit words \\
\hline PF1_W & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 1 & 41 & 65 ATM cells \\
\hline PF1_R & 0 & 0 & 1 & 1 & 0 & 1 & 1 & 1 & 37 & 55 ATM cells \\
\hline PF2_W & 0 & 0 & 1 & 1 & 0 & 0 & 1 & 0 & 32 & 50 ATM cells \\
\hline PF2_R & 0 & 0 & 1 & 0 & 1 & 0 & 0 & 0 & 28 & 40 ATM cells \\
\hline PF3_W & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & OF & 15 ATM cells \\
\hline PF3_R & 0 & 0 & 0 & 0 & 1 & 0 & 1 & 0 & A & 10 ATM cells \\
\hline
\end{tabular}

Table 7. Example of Configuration Registers Programming: 9-Bit Write, 18-Bit Read
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline Function: & \multicolumn{3}{|l|}{\begin{tabular}{l}
Cell size: \\
Write access: \\
Read access: \\
Size of Queue 1: \\
Size of Queue 2: \\
Size of Queue 3: \\
PF1_W: \\
PF1_R: \\
PF2-W: \\
PF2-R: \\
PF3_W: \\
PF3_R:
\end{tabular}} & \multicolumn{6}{|r|}{\begin{tabular}{l}
53 bytes \(\rightarrow 27\) 18-bit words \\
9 bit, little endian \\
18 bit \\
66 ATM cells \(\rightarrow 1792\) 18-bit words \\
56 ATM cells \(\rightarrow 1536\) 18-bit words \\
28 ATM cells \(\rightarrow 768\) 18-bit words \\
60 ATM cells \\
50 ATM cells \\
50 ATM cells \\
40 ATM cells \\
24 ATM cells \\
16 ATM cells
\end{tabular}} & \\
\hline REGISTER & P7 & P6 & P5 & P4 & P3 & P2 & P1 & P0 & HEX & DESCRIPTION \\
\hline PORT & 0 & 0 & 0 & 0 & 0 & 1 & 0 & 1 & 00 & \[
\begin{aligned}
& \mathrm{P} 0=1 \rightarrow 9 \text {-bit input bus } \\
& \mathrm{P} 1=0 \rightarrow \text { little endian } \\
& \mathrm{P} 2=1 \rightarrow \text { odd-numbered cell size } \\
& \mathrm{P} 3=0 \rightarrow 18 \text {-bit output bus } \\
& \hline
\end{aligned}
\] \\
\hline QL1 & 0 & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 07 & \(7 \times 256=179218\)-bit words \\
\hline QL2 & 0 & 0 & 0 & 0 & 0 & 1 & 1 & 0 & 06 & \(6 \times 256=153618\)-bit words \\
\hline CLSZ & 0 & 0 & 0 & 1 & 1 & 0 & 1 & 1 & 1B & 53 cells \(\rightarrow 27\) 18-bit words \\
\hline PF1_W & 0 & 0 & 1 & 1 & 1 & 1 & 0 & 0 & 3C & 60 ATM cells \\
\hline PF1_R & 0 & 0 & 1. & 1 & 0 & 0 & 1 & 0 & 32 & 50 ATM cells \\
\hline PF2_W & 0 & 0 & 1 & 1 & 0 & 0 & 1 & 0 & 32 & 50 ATM cells \\
\hline PF2_R & 0 & 0 & 1 & 0 & 1 & 0 & 0 & 0 & 28 & 40 ATM cells \\
\hline PF3_W & 0 & 0 & 0 & 1 & 1 & 0 & 0 & 0 & 18 & 24 ATM cells \\
\hline PF3_R & 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 & 10 & 16 ATM cells \\
\hline
\end{tabular}

Table 8. Example of Configuration Registers Programming: 18-Bit Write, 9-Bit Read
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline Function: & \multicolumn{3}{|l|}{\begin{tabular}{l}
Cell size: \\
Write access: \\
Read access: \\
Size of Queue 1: \\
Size of Queue 2: \\
Size of Queue 3: \\
PF1_W: \\
PF1-R: \\
PF2_W: \\
PF2_R: \\
PF3_W: \\
PF3_R:
\end{tabular}} & \multicolumn{6}{|r|}{\begin{tabular}{l}
54 bytes \(\rightarrow \mathbf{2 7}\) 18-bit words \\
18 bit \\
9 bit \\
56 ATM cells \(\rightarrow 1536\) 18-bit words \\
56 ATM cells \(\rightarrow 1536\) 18-bit words \\
37 ATM cells \(\rightarrow 1024\) 18-bit words \\
50 ATM cells \\
40 ATM cells \\
50 ATM cells \\
40 ATM cells \\
30 ATM cells \\
20 ATM cells
\end{tabular}} & \\
\hline Register & P7 & P6 & P5 & P4 & P3 & P2 & P1 & P0 & HEX & Description \\
\hline PORT & 0 & 0 & 0 & 0 & 1 & 0 & 0 & 0 & 00 & \begin{tabular}{l}
\(\mathrm{PO}=0 \rightarrow 18\)-bit input bus P3 \(=1 \rightarrow 9\)-bit output bus \\
P4 \(=0 \rightarrow\) even-numbered cell size
\end{tabular} \\
\hline QL1 & 0 & 0 & 0 & 0 & 0 & 1 & 1 & 0 & 07 & \(6 \times 256=153618\)-bit words \\
\hline QL2 & 0 & 0 & 0 & 0 & 0 & 1 & 1 & 0 & 06 & \(6 \times 256=153618\)-bit words \\
\hline CLSZ & 0 & 0 & 0 & 1 & 1 & 0 & 1 & 1 & 1B & 54 cells \(\rightarrow 27\) 18-bit words \\
\hline PF1_W & 0 & 0 & 1 & 1 & 0 & 0 & 1 & 0 & 32 & 50 ATM cells \\
\hline PF1_R & 0 & 0 & 1 & 0 & 1 & 0 & 0 & 0 & 28 & 40 ATM cells \\
\hline PF2_W & 0 & 0 & 1 & 1 & 0 & 0 & 1 & 0 & 32 & 50 ATM cells \\
\hline PF2_R & 0 & 0 & 1 & 0 & 1 & 0 & 0 & 0 & 28 & 40 ATM cells \\
\hline PF3_W & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 0 & 1E & 30 ATM cells \\
\hline PF3_R & 0 & 0 & 0 & 1 & 0 & 1 & 0 & 0 & 14 & 20 ATM cells \\
\hline
\end{tabular}

\section*{Applications}

The Multi-Q FIFO provides several alternatives for arranging the priority control of various QOS classes. A common implementation is the priority control in the receiving unit (see Figure 15) and transmitting unit (see Figure 16) of an ATM exchange. If the content of the transmitted ATM cells in the receiving unit is larger than the capacity of the switching matrix, a priority control must be installed and cells of less importance put in a waiting queue or eliminated completely. The same phenomenon can arise with the transmitting unit when the capacity of the outgoing line cannot accept the cells received from the switching matrix. In both cases, use of a Multi-Q FIFO is recommended.


PHY = Physical Interface
Figure 15. ATM-Exchange Receiving Unit


PHY = Physical Interface
Figure 16. ATM-Exchange Transmitting Unit

The universal test and operations physical interface to ATM (UTOPIA) in 8-bit and 16-bit bus widths has become the preferred interface between the physical interface (PHY) and the subsequent or preceding stages. Figure 17 shows the connection of the Multi-Q FIFO on the receiving side to a PHY with a UTOPIA interface when one queue is used. When priority control of the ATM cells is implemented, an arrangement as shown in Figure 18 can be used. Similarly, the connection on the transmitting side to a PHY with a UTOPIA interface can be implemented as shown in Figure 19 and Figure 20.


Figure 17. Connection of a Multi-Q FIFO to a Receiving Unit Using an 8-Bit or 16-Bit UTOPIA Interface With One Queue


Figure 18. Priority-Controlled Connection of a Multi-Q FIFO to a Receiving Unit Using an 8-Bit or 16-Bit UTOPIA Interface


Figure 19. Connection of a Multi-Q FIFO to a Transmitting Unit Using an 8-Bit or 16-Bit UTOPIA Interface With One Queue


PHY = Physical interface
Figure 20. Priority-Controlled Connection of a Multi-Q FIFO to a Transmitting Unit Using an 8-Bit or 16-Bit UTOPIA Interface


Figure 21. Switching Matrix With Bottleneck Between Two Switching Elements
There are different versions of the switching matrix. A simple example is shown in Figure 21. In this case, a bottleneck arises between the next-to-last and the last switching elements. This problem can be solved by increasing the transmission bandwidth of this part of the transmission path to double that of an input channel or by installing a priority control for the ATM cells to be transmitted. A Multi-Q FIFO is a suitable device for implementing this priority control.

In view of the many ways in which an ATM exchange system can be implemented, there are certainly a large number of potential applications for the Multi-Q FIFO. When the priority control of up to three QOS classes is required, the Multi-Q FIFO is the logical choice.

\section*{Summary}

The Multi-Q FIFO is designed to fulfill the particular requirements of ATM telecommunications exchange systems by:
- Buffering ATM cells until they are passed on to the switching matrix
- Matching asynchronous rates of data flow between a transmission line and the switching matrix
- Managing up to three different priorities (QOS classes) of ATM cells
- Matching the bus width (for example, from a 9-bit input bus to a 36-bit output bus, or vice versa)

Programming the device by using ten configuration registers allows it to be used in a variety of applications. The TI SN74ACT53861 Multi-Q FIFO is an outstanding component that fulfills the requirements of telecommunications applications.
General Information ..... 1
Telecom Single-Bit FIFOs ..... 2
Reduced-Width FIFOs ..... 3
9-Bit Clocked/Strobed FIFOs ..... 4
8- and 9-Bit Asynchronous FIFOs ..... 5
9-Bit Synchronous FIFOs ..... 6
18-Bit Clocked FIFOs ..... 7
18-Bit Strobed FIFOs ..... 8
Multi-Q \({ }^{\text {TM }} 18\)-Bit FIFO ..... 9
3.3-V Low-Powered 18-Bit FIFOs ..... 10
DSP 32- and 36-Bit Clocked FIFOs ..... 11
Internetworking 36-Bit Clocked FIFOs ..... 12
High-Bandwidth Computing 36-Bit Clocked FIFOs ..... 13
Military FIFOs ..... 14
Application Reports ..... 15
Mechanical Data ..... 16

\section*{Contents}
Page
Ordering Information ..... 16-3
Mechanical Data ..... 16-5

Electrical characteristics presented in this data book, unless otherwise noted, apply for the circuit type(s) listed in the page heading regardless of package. The availability of a circuit function in a particular package is denoted by an alphabetical reference above the pin-connection diagram(s). These alphabetical references refer to mechanical outline drawings shown in this section.
Factory orders for circuits described in this catalog should include a four-part type number as explained in the following example.


Valid for surface-mount packages only. All orders for tape and reel must be for whole reels.


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed \(0.006(0,15)\).


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Falls within JEDEC MO-059


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed \(0.006(0,15)\).
D. Falls within JEDEC MS-013

FK (S-CQCC-N**)
LEADLESS CERAMIC CHIP CARRIER 28 TERMINAL SHOWN


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. This package can be hermetically sealed with a metal lid.
D. The terminals are gold plated.
E. Falls within JEDEC MS-004

FN (S-PQCC-J**)
PLASTIC J-LEADED CHIP CARRIER 20 PIN SHOWN


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Falls within JEDEC MS-018

GA-GB (S-CPGA-P9 X 9)

\begin{tabular}{|l|l|l|l|}
\hline DIM & \multicolumn{1}{|c|}{ MIN } & MAX & Notes \\
\hline A & \(0.940(23,88)\) & \(0.980(24,89)\) & \begin{tabular}{l} 
Large \\
Outline
\end{tabular} \\
\hline A1 & \(0.880(22,35)\) & \(0.935(23,75)\) & \begin{tabular}{l} 
Small \\
Outline
\end{tabular} \\
\hline B & \(0.110(2,79)\) & \(0.205(5,21)\) & \begin{tabular}{l} 
Cavity \\
Up
\end{tabular} \\
\hline B1 & \(0.095(2,41)\) & \(0.205(5,21)\) & \begin{tabular}{l} 
Cavity \\
Down
\end{tabular} \\
\hline C & \(0.040(1,02)\) & \(0.060(1,52)\) & \begin{tabular}{l} 
Cavity \\
Up
\end{tabular} \\
\hline C1 & \(0.025(0,63)\) & \(0.060(1,52)\) & \begin{tabular}{l} 
Cavity \\
Down
\end{tabular} \\
\hline \multicolumn{4}{|c|}{ MAXIMUM PINS WITHIN MATRIX -81 } \\
\hline
\end{tabular}

4040114-2/B 10/94

NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Index mark may appear on top or bottom depending on package vendor.
D. Pins are located within \(0.005(0,13)\) radius of true position relative to each other at maximum material condition and within \(0.015(0,38)\) radius relative to the center of the ceramic.
E. This package can be hermetically sealed with metal lids or with ceramic lids using glass frit.
F. The pins can be gold plated or solder dipped.
G. Falls within MIL-STD-1835 CMGA1-PN and CMGA13-PN and JEDEC MO-067AA and MO-066AA, respectively

\begin{tabular}{|l|l|l|l|}
\hline DIM & MIN & MAX & Notes \\
\hline A & \(1.140(28,96)\) & \(1.180(29,97)\) & \begin{tabular}{l} 
Large \\
Outline
\end{tabular} \\
\hline A1 & \(1.080(27,43)\) & \(1.135(28,83)\) & \begin{tabular}{l} 
Small \\
Outline
\end{tabular} \\
\hline B & \(0.110(2,79)\) & \(0.205(5,21)\) & \begin{tabular}{l} 
Cavity \\
Up
\end{tabular} \\
\hline B1 & \(0.095(2,41)\) & \(0.205(5,21)\) & \begin{tabular}{l} 
Cavity \\
Down
\end{tabular} \\
\hline C & \(0.040(1,02)\) & \(0.060(1,52)\) & \begin{tabular}{l} 
Cavity \\
Up
\end{tabular} \\
\hline C1 & \(0.025(0,63)\) & \(0.060(1,52)\) & \begin{tabular}{l} 
Cavity \\
Down
\end{tabular} \\
\hline \multicolumn{4}{|c|}{ MAXIMUM PINS WITHIN MATRIX -121} \\
\hline
\end{tabular}

4040114-4/B 10/94

NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Index mark may appear on top or bottom depending on package vendor.
D. Pins are located within \(0.005(0,13)\) radius of true position relative to each other at maximum material condition and within \(0.015(0,38)\) radius relative to the center of the ceramic.
E. This package can be hermetically sealed with metal lids or with ceramic lids using glass frit.
F. The pins can be gold plated or solder dipped.
G. Falls within MIL-STD-1835 CMGA3-PN and CMGA15-PN and JEDEC MO-067AC and MO-066AC, respectively


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Index mark may appear on top or bottom depending on package vendor.
D. Pins are located within \(0.005(0,13)\) radius of true position relative to each other at maximum material condition and within \(0.015(0,38)\) radius relative to the center of the ceramic.
E. This package can be hermetically sealed with metal lids or with ceramic lids using glass frit.
F. The pins can be gold plated or solder dipped.
G. Falls within MIL-STD-1835 CMGA6-PN and CMGA18-PN and JEDEC MO-067AF and MO-066AF, respectively


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Falls within JEDEC MS-001 ( 20 pin package is shorter then MS-001.)


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Falls within JEDEC MS-010

NP (R-PDIP-T28)


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body dimemsions do not include mold flash or protrusion.
D. Falls within JEDEC MO-095

NT (R-PDIP-T**)
PLASTIC DUAL-IN-LINE PACKAGE
24 PIN SHOWN


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Falls within JEDEC MO-136


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Falls within JEDEC MO-136
D. Thermally enhanced molded plastic package with a heat slug (HSL)


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.

PM (S-PQFP-G64)


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Falls within JEDEC MO-136


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Falls within JEDEC MO-136

\begin{tabular}{|l|l|l|l|}
\hline \multirow{2}{*}{ DIM } & LEADS *** & 100 & 132 \\
\hline \multirow{2}{*}{ "D" } & MAX & \(0.890(22,61)\) & \(1.090(27,69)\) \\
\cline { 2 - 4 } & MIN & \(0.870(22,10)\) & \(1.070(27,18)\) \\
\hline \multirow{2}{*}{ "D1" } & MAX & \(0.766(19,46)\) & \(0.966(24,54)\) \\
\cline { 2 - 4 } & MIN & \(0.734(18,64)\) & \(0.934(23,72)\) \\
\hline \multirow{2}{*}{ "D2" } & MAX & \(0.912(23,16)\) & \(1.112(28,25)\) \\
\cline { 2 - 4 } & MIN & \(0.888(22,56)\) & \(1.088(27,64)\) \\
\hline "D3" & NOM & \(0.600(15,24)\) & \(0.800(20,32)\) \\
\hline
\end{tabular}

NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Falls within JEDEC MO-069


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Falls within JEDEC MO-136


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion.

\section*{TI Worldwide Sales and Representative Offices}

AUSTRALIA / NEW ZEALAND: Texas instruments Australia Ltd.:
Melbourne [61] 3-696-1211, Fax 3-696-4446; Sydney 2-910-3100, Fax 2-805-1186.
BELGIUM: Texas Instruments Belgium S.A./N.V.: Brussels [32] (02) 726 75 80, Fax (02) 7267276.
BRAZIL: Texas Instrumentos Electronicos do Brasil Ltda.: Sao Paulo [55] 11-535-5133.
CANADA: Texas Instruments Canada Ltd.: Montreal (514) 421-2750; Ottawa (613) 726-3201; Fax 726-6363; Toronto (905) 884-9181; Fax 8840062.

DENMARK: Texas Instruments A/S: Ballerup [45] (44) 687400.
FRANCE/MIDDLE EAST/AFRICA: Texas Instruments France: VelizyVillacoublay [33] (1) 307010 01, Fax (1) 30701054.
GERMANY: Texas Instruments Deutschland GmbH.: Frelsing [49] (08161)
800, Fax (08161) 8045 16; Hannover (0511) 9049 60, Fax (0511) 6490
331; Ostfildern (0711) 340 30, Fax (0711) 3403257.
HONG KONG: Texas Instruments Hong Kong Ltd.: Kowloon [852] 29567288, Fax 2956-2200.
HUNGARY: Texas Instruments Representation: Budapest [36] (1) 26983 10, Fax (1) 2671357.
IRELAND: Texas Instruments Ireland Ltd.: Dublin [353] (01) 47552 33, Fax (01) 4781463.
ITALY: Texas Instruments Italia S.p.A.: Agrate Brianza [39] (039) 684 21, Fax (039) 68429 12; Rome (06) 6572651.
JAPAN: Texas Instruments Japan Ltd.: Kanazawa [81] 0762-23-5471, Fax 0762-23-1583; Kita Kanto 0485-22-2440, Fax 0485-23-5787; Kyoto 075-341-7713, Fax 075-341-7724; Kyushu 0977-73-1557, Fax 0977-73-1583;
Matsumoto 0263-33-1060, Fax 0263-35-1025; Nagoya 052-232-5601, Fax 052-232-7888; Osaka 06-204-1881, Fax 06-204-1895; Tachikawa 0425-276760, Fax 0425-27-6426; Tokyo 03-3769-8700, Fax 03-3457-6777; Yokohama 045-338-1220, Fax 045-338-1255.
KOREA: Texas Instruments Korea Ltd.: Seoul [82] 2-551-2804, Fax 2-551-2828.
MAINLAND CHINA: Texas Instruments China Inc.: Beiling [86] 10-5002255, Ext. 3750, Fax 10-500-2705.
MALAYSIA: Texas Instruments Malaysia Sdn Bhd: Kuala Lumpur [60] 3-208-6001, Fax 3-230-6605.
MEXICO: Texas Instruments de Mexico S.A. de C.V.: Colonia del Valle [52] 5-639-9740.
NORWAY: Texas Instruments Norge A/S: Oslo [47] (02) 2647570.
PHILIPPINES: Texas Instruments Asia Ltd.: Metro Manila [63] 2-636-0980, Fax 2-631-7702.
SINGAPORE (\& INDIA, INDONESIA, THAILAND): Texas Instruments Singapore (PTE) Ltd.: Singapore [65] 390-7100, Fax 390-7062.
SPAIN/PORTUGAL: Texas Instruments Espafia S.A.: Madrid [34] (1) 372 80 51, Fax (1) 3076864.
SUOMI/FINLAND: Texas Instruments/OY: Espoo [358] (0) 43542033 , Fax (0) 467323.
SWEDEN: Texas Instruments International Trade Corporation (Sverigefllialen): Kista [46] (08) 75258 00, Fax (08) 7519715.
SWITZERLAND: Texas Instruments Switzerland AG: Dietikon [41] 886-23771450.

TAIWAN: Texas Instruments Taiwan Limited: Taipei [886] 2-378-6800, Fax 2-377-2718.
THE NETHERLANDS: Texas Instruments Holland, B.V. Amsterdam [31] (020) 54698 00, Fax (020) 6463136.

UNITED KINGDOM: Texas Instruments Ltd.: Northampton [44] (01604) 66 3000 , Fax (01604) 663001.

UNITED STATES: Texas Instruments incorporated: ALABAMA: Huntsville (205) 430-0114; ARIZONA: Phoenix (602) 224-7800; CALIFORNIA: Irvine (714) 660-1200; Los Angeles (818) 704-8100; San Dlego (619) 278-9600; San Jose (408) 894-9000; COLORADO: Denver (303) 488-9300; CONNECTICUT: Wallingford (203) 269-0074; FLORIDA: Fort Lauderdale (214) 644-5580 Orlando (407) 667-5308; Tampa (813) 573-0331; GEORGIA: Atlanta (770) 662-7967; ILLINOIS: Chicago (708) 517-4500; INDIANA Indianapolis (317) 573-6400; KANSAS: Kansas Cliy (913) 451-4511; MARYLAND: Baltimore (410) 312-7900; MASSACHUSETTS: Boston (617) 895-9100; MICHIGAN: Detroit (810) 305-5700; MINNESOTA: Minneapolis (612) 828-9300; NEW JERSEY: Edison (908) 906-0033; NEW MEXICO: Albuquerque (505) 345-2555; NEW YORK; Long Island (516) 454-6600; Poughkeepsle (914) 897-2900; Rochester (716) 385-6770; NORTH CAROLINA: Charlotte (704) 522-5487; Raleigh (919) 876-2725; OHIO: Cleveland (216) 328-2149; Dayton (513) 427-6200; OREGON: Portland (503) 643-6758; PENNSYLVANIA: Philadelphia (610) 825-9500; PUERTO RICO: Hato Rey (809) 753-8700; TEXAS: Austin (512) 250-6769; Dallas (214) 917-1264; Houston (713) 778-6592; Midland (915)561-6521; WISCONSIN: Mllwaukee (414) 798-5021.

\section*{North American Authorized Distributors}

COMMERCIAL
\begin{tabular}{ll} 
Almac / Arrow & \(800-426-1410 / 800-452-9185\) Oregon only \\
Anthem Electronics & \(800-826-8436\) \\
Arrow / Schweber & \(800-777-2776\) \\
Future Electronics (Canada) & \(800-388-8731\) \\
Hamilton Hallmark & \(800-332-8638\) \\
Marshall Industries & \(800-522-0084\) or www.marshall.com \\
Wyle & \(800-414-4144\) \\
OBSOLETE PRODUCTS & \\
Rochester Electronics & \(508-462-9332\) \\
MILITARY & \\
Alliance Electronics Inc & \(800-608-9494\) \\
Future Electronics (Canada) & \(800-388-8731\) \\
Hamilton Hallmark & \(800-332-8638\) \\
Zeus, An Arrow Company & \(800-524-4735\) \\
TI DIE PROCESSORS & \\
Chip Supply & \((407)\) \\
Elmo Semiconductor & \((818) 768-7100\) \\
Minco Technology Labs & \((512)\) \\
CATALOG & \\
Allied Electronics & \(800-433-5700\) \\
Arrow Advantage & \(800-777-2776\) \\
Newark Electonics & \(800-367-3573\)
\end{tabular}

For Distributors outside North America, contact your local Sales Office.

Important Notice: Texas instuments (T) reserves the right to make changes to or to discontinue any product or service identified in this publication without notice. Tl advises its customers to obtain the lates version of the relevant information to verity, before placing orders, that the intormation being relied upon is current.
Piease be advised that TI warrants its semiconductor products and related sottware to the speciications applicable at the time of sale in accordance with Tl's standard warranty. Tl assumes no liability for applications assistance, software performance, or third-party product information, or for inftingement of patents or sevvices described in this publication. Tl assumes no responsibility for customers' applications or product designs.
© 1996 Texas instruments Incorporated
Printed in the USA```


[^0]:    $\ddagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
    § This is the supply current when each input is at one of the specified TTL voltage levels rather than 0 V or $\mathrm{V}_{\mathrm{CC}}$.

[^1]:    $\dagger$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[^2]:    IMPACT is a trademark of Texas Instruments Incorporated.

[^3]:    $\dagger$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
    $\ddagger$ The IR output pulse occurs when the FIFO is full, SI is high, and SO is pulsed (see Figure 4).
    §The OR output pulse occurs when the FIFO is empty, SO is high, and SI is pulsed (see Figure 3).
    I Data throughput or fall-through times

[^4]:    $\dagger$ All typical values are at $\mathrm{V}_{C C}=5 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}$.
    $\ddagger$ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, los.

[^5]:    $\mp$ To permit the clock pulse to be utilized for reset purposes

[^6]:    $\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

[^7]:    $\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

[^8]:    $\ddagger \overline{\mathrm{XI}}$ is connected to $\overline{\mathrm{XO}} / \overline{\mathrm{HF}}$ of the previous device in the daisy chain (see Figure 15).

