

1994

Linear Circuits 3-V Family

4



Linear Products

General Information	1
Operational Amplifiers	2
Comparators	3
Voltage Regulators	4
P-Channel MOSFETs	5
Analog-to-Digital Converters	6
Line Driver/Receiver	7
Mechanical Data	8



Linear Circuits Data Book

3-V Family







IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1994, Texas Instruments Incorporated

INTRODUCTION

Texas Instruments offers the industry's first dedicated family of linear integrated circuits (ICs) that are specifically designed, characterized, and tested for operation at 3.3 V or less. This revised edition of the 3-V data book is expanded to include analog data converters and multichannel RS232 circuits, in addition to new offerings of operational amplifiers and comparators.

Many of the 3-V devices are available in the thin-scaled small-outline package (TSSOP), and all are available in the JEDEC-standard small-outline or through-hole packages. The TSSOP surface-mount package is just 1.1-mm (max) thick and can be a real space saver in densely packed designs.

While this manual offers information only on the 3-V analog devices available now from Texas Instruments, complete technical data for upcoming 3-V devices or any other TI semiconductor product is available from your nearest TI Field Sales Office, local authorized TI distributor, or by writing directly to:

Texas Instruments Incorporated Literature Response Center P.O. Box 809066 Dallas, Texas 75380-9066

We feel that this revised 3-V Family Data Book will be a significant addition to your library of technical literature from Texas Instruments.

v



General Information	1
Operational Amplifiers	2
Comparators	3
Voltage Regulators	4
P-Channel MOSFETs	5
Analog-to-Digital Converters	6
Line Driver/Receiver	7
Mechanical Data	8



ALPHANUMERIC INDEX

SN75LV4735	
TLV1393	
TLV1393Y 3–3	
TLV1543C 6–3	
TLV1543M 6-3	
TLV1549C 6-2	
TLV2217-33 4–3	
TLV2217-33Y 4–3	
TLV2262	
TLV2262A	
TLV2262Y	
TLV2264 2–3	3
TLV2264A	3
TLV2264Y	3
TLV23221	3
TLV2322Y	3
TLV2324I	7
TLV2324Y	7
TLV2332I	-
TLV2332Y	•••
TLV2334	
TLV2334Y	
TLV23411	- r
TLV2341Y	••
TLV23421	
TLV2342Y	
TLV23441	
TLV2344Y	
TLV2352I	
TLV2352Y	•
TLV23541	•
TLV2354Y	-
TLV23621	-
TLV2362Y	
	÷ •
TLV2393	
TLV2393Y	
TPS1100	
TPS1101 5–1	1





operational amplifiers

DEVICE	V(ж /)	V _{IO} (mV)	ICC (μA)	l _{IB} (pA)	CMRR (dB)	V <u>n</u> (nV/√Hz)	S/R (V/μs)	GBW (kHz)	DESCRIPTION		
	MIN	MAX	MAX	MAX	TYP	TYP	TYP	TYP	TYP			
TLV2262	2.7	8	2.5	250	1	75	12	0.55	800	Dual, low noise, micropower, rail-to-rail		
TLV2262A	2.7	8	0.95	250	1	77	12	0.55	800	Dual, precision, low noise, micropower, rail-to-rail		
TLV2264	2.7	8	2.5	250	1	75	12	0.55	800	Quad, low noise, micropower, rail-to-rail		
TLV2264A	2.7	8	0.95	250	1	77	12	0.55	800	Dual, precision, low noise, micropower, rail-to-rai		
TLV2322	2	8	9	17	0.6	88	68	0.02	27	Quad, micropower		
TLV2332	2	8	9	250	0.6	92	32	0.38	300	Dual, low power		
TLV2342	2	8	9	1500	0.6	78	25	2.1	790	Dual, high speed		
TLV2324	2	8	10	17	0.6	88	68	0.02	27	Quad, micropower		
TLV2334	2	8	10	250	0.6	92	32	0.38	300	Quad, low power		
TLV2344	2	8	10	1500	0.6	78	25	2.1	790	Quad, high speed		
TLV2341	2	8	8	1500	0.6	78	25	2.1	790	Single, programmable power (high bias)		
TLV2341	2	8	8	250	0.6	92	32	0.38	300	Single, programmable power (medium bias)		
TLV2341	2	8	8	17	0.6	88	68	0.02	27	Single, programmable power (low bias)		
TLV2362	±1	±2.5	6	2250	2000	75	9	2.5	6000	Dual, low noise, high-speed		

comparators

DEVICE) ()	V _{IO} (mV)	I _{CC} (μΑ)	l _{IB} (nA)	^I OL (mA)	^t pd (ns)	DESCRIPTION			
	MIN	MAX	MAX	MAX	TYP	MIN	TYP				
TLV1393	2	7	5	125	40	0.5	650	Dual, low power			
TLV2352	2	8	5	125	0.005	6	640	Dual, general purpose			
TLV2254	2	8	5	250	0.005	6	640	Quad, general purpose			
TLV2393	2	7	5	300	100	4	450	Dual, high speed			

voltage regulators

DEVICE	V0 (V)	IO (mA)	lO (mA)	DROPOUT VOLTAGE (mV)	TOLERANCE (±%)	DESCRIPTION	
	TYP	MAX	TYP	MAX			
TLV2217-33	3.3	500	2	500	1	Fixed 3.3 V, low dropout	

p-channel MOSFETs

DEVICE	V _{DS} (V)	^r DS(on) (V _{GS} = -10 V) Ω	rDS(on) (V _{GS} = -4.5 V) Ω	rDS(on) (V _{GS} = -2.7 V) Ω	I _D (A)	DESCRIPTION		
	MAX	ТҮР	ТҮР	ТҮР	MAX			
TPS1100	-15	0.18	0.291	0.606	±1.58	Single p-channel enhancement-mode MOSFET		
TPS1101	- 15	0.09	0.134	0.232	±2.12	Single p-channel enhancement-mode MOSFET		



data acquisition and conversion

DEVICE	ADDRESS AND DATA I/O FORMAT	ANALOG SIGNAL INPUTS	RESOLUTION (BITS)	CONVERSION SPEED (μs)	TOTAL ERROR	DESCRIPTION
TLV1543	Serial	11	10	21	±1 LSB	10-bit analog-to-digital converter
TLV1549	Serial	1	10	21	±1 LSB	10-bit analog-to-digital converter

data-transmission circuits

DEVICE	APPLICATION	BUS I/O	DRIVERS/RECEIVERS PER PACKAGE	DESCRIPTION
SN75LV4735	EIA Standard RS-232-D	Single ended	3/5	Multichannel RS232 line driver/receiver



General Information	1	
Operational Amplifiers	2	
Comparators	3	
Voltage Regulators	4	
P-Channel MOSFETs	5	
Analog-to-Digital Converters	6	
Line Driver/Receiver	7	
Mechanical Data	8	

å




available features

- Output Swing Includes Both Supply Rails
- Low Noise . . . 12 nV/ \sqrt{Hz} Typ at f = 1 kHz
- Low Input Bias Current . . . 1 pA Typ
- Fully Specified for Both Single-Supply and Split-Supply Operation
- Low Power . . . 500 μA Max

description

The TLV2262 and TLV2262A are dual operational amplifiers manufactured using Texas Instruments Advanced LinCMOS™ process. These devices are optimized and fully specified for single-supply 3-V and 5-V operation. For this low-voltage operation combined with upower dissipation levels, the input noise voltage performance has been dramatically improved using optimized design techniques for CMOS-type amplifiers. Another added benefit is that these amplifiers exhibit rail-to-rail output swing. Figure 1 graphically depicts the high-level output voltage for different levels of output current for a 3-V single supply. The output dynamic range can be extended using the TLV2262 with loads referenced midway between the rails. The common-mode input voltage range is wider than typical standard CMOS-type amplifiers. To take advantage of this improvement in performance and to make this device available for a wider range of applications, VICR is specified with a larger maximum input offset voltage test limit of ± 5 mV,

- Common-Mode Input Voltage Range
 Includes Negative Rail
- Low Input Offset Voltage 950 μV Max at T_A = 25°C
- Wide Supply Voltage Range 2.7 V to 8 V
- Macromodel Included



allowing a minimum of 0 to 2-V common-mode input voltage range for a 3-V supply. Furthermore, at 200 μ A (typical) of supply current per amplifier, the TLV2262 family can achieve input offset voltage levels as low as 950 μ V, outperforming existing CMOS amplifiers. The Advanced LinCMOS process uses a silicon-gate technology to obtain input offset voltage stability with temperature and time that far exceeds that obtainable using metal-gate technology. This technology also makes possible input-impedance levels that meet or exceed levels offered by top-gate JFET and expensive dielectric-isolated devices.

۸	N	۸	II.	۵	RI	E I	o	РТ	.16	2N	1S	
	١.	-		~			v	- 1		-	•••	

		PACKAGED DE	VICES		
TA	V _{IO} max AT 25°C	SMALL OUTLINE (D)	PLASTIC DIP (P)	(Y)	
-40°C to 85°C	950 μV 2.5 mV	TLV2262AID TLV2262ID	TLV2262AIP TLV2262IP	TLV2262AIPWLE	TLV2262Y

The D packages are available taped and reeled. Add R suffix to device type, (e.g., TLV2262IDR). The PW package is available only left-end taped and reeled. Chips are tested at 25°C.

Advanced LinCMOS™ is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication data. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1994, Texas Instruments Incorporated

description (continued)

The TLV2262 and TLV2262A, exhibiting high input impedance and low noise, are excellent for small-signal conditioning for high-impedance sources such as piezoelectric transducers. Because of the low power dissipation levels combined with 3-V operation, these devices work well in hand-held monitoring and remote-sensing applications. In addition, the rail-to-rail output feature with single or split supplies makes these devices great choices when interfacing directly to ADCs. All of these features combined with its temperature performance make the TLV2262 family ideal for remote pressure sensors, temperature control, active VR sensors, accelerometers, hand-held metering, and many other applications.


The device inputs and outputs are designed to withstand a 100-mA surge current without sustaining latch-up. In addition, internal ESD-protection circuits prevent functional failures up to 2000 V as tested under MIL-STD-883C, Method 3015.2; however, care should be exercised when handling these devices as exposure to ESD may result in degradation of the device parametric performance. Additional care should be exercised to prevent V_{DD+} supply-line transients under powered conditions. Transients of greater than 20 V can trigger the ESD-protection structure, inducing a low-impedance path to V_{DD-}/GND. Should this condition occur, the sustained current supplied to the device must be limited to 100 mA or less. Failure to do so could result in a latched condition and device failure.






TLV2262Y chip information

This chip, when properly assembled, displays characteristics similar to the TLV2262. Thermal compression or ultrasonic bonding may be used on the doped aluminum bonding pads. The chip may be mounted with conductive epoxy or a gold-silicon preform.







absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Quere have been a V () (and Nate d)	0.)/
Supply voltage, V _{DD} (see Note 1)	
Differential input voltage, VID (see Note 2)	±V _{חס}
Input voltage range, V ₁ (any input, see Note 1)	
Input current, I _I (each input)	
Output current, I _O	±50 mA
Total current into V _{DD+}	±50 mA
Total current out of VDD	±50 mA
Duration of short-circuit current (at or below) 25°C (see Note 3)	unlimited
Continuous total dissipation	. See Dissipation Rating Table
Operating free-air temperature range, T _A	
Storage temperature range	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential voltages, are with respect to VDD -.

- Differential voltages are at the noninverting input with respect to the inverting input. Excessive current flows if input is brought below VDD- 0.3 V.
- The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded.

DISSIPATION RATING TABLE								
PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 85°C POWER RATING					
D	725 mW	5.8 mW/°C	377 mW					
Р	1000 mW	8.0 mW/°C	520 mW					
PW	525 mW	4.2 mW/°C	273 mW					

recommended operating conditions

	MIN	MAX	UNIT
Supply voltage, V _{DD±} (see Note 1)	2.7	8	V
Input voltage range, VI	V _{DD} -	V _{DD+} -1.3	v
Common-mode input voltage, VIC	V _{DD} -	V _{DD+} -1.3	V
Operating free-air temperature, T _A	-40	85	°C

NOTE 1: All voltage values, except differential voltages, are with respect to VDD -.



electrical characteristics at specified free-air temperature, V_{DD} = 3 V (unless otherwise noted)

)	DA DAMETED	TEOT				Т	LV2262/	1	1150		
	PARAMETER	TEST CON	DITIONS	TAT	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
Via	Input offset voltage	-		25°C		300	2500		300	950	μV
VIO	input onset voltage			Full range		,	3000			1500	μv
αVIO	Temperature coefficient of input offset voltage			25°C to 85°C		2			2		μV/°(
	Input offset voltage long-term drift (see Note 4)	$V_{DD\pm} = \pm 1.5 V,$ $V_{O} = 0,$	V _{IC} = 0, R _S = 50 Ω	25°C		0.003			0.003		μV/m
10	Input offset current			25°C		0.5			0.5	ta an	рA
-iO				Full range			150			150	
IB	Input bias current			25°C	1.1	<u></u> 1			1	1.1.1	рA
				Full range			150			150	
	Common-mode input	D. 50.0		25°C	0 to 2	-0.3 to 2.2		0 to 2	-0.3 to 2.2		
VICR	voltage range	R _S = 50 Ω,	V _{IO} ≤5 mV	Full range	0 to 1.7			0 to 1.7			V
		IOH = -20 μA		25°C		2.99			2.99		
High lovel output			25°C	2.85			2.85				
Vон	High-level output voltage	I _{OH} = -100 μA		Full range	2.825	1.1		2.825			° ∨
Voltage	. c	I _{OH} = -200 μA		25°C	2.7			2.7			
1			1 - E - B - E - B - E - B - E - B - E - B - E - B - E - B - E - B - E - B - E - B - E - B - E - B - B	Full range	2.65			2.65			1 - 1 - 1 - 1 - 1
		V _{IC} = 1.5 V,	IOL = 50 μA	25°C		10			10		1.1
	Low-level output	V _{IC} = 1.5 V,	l _{OL} = 500 μA	25°C	200 - 1995 1995	100			100		m∨
VOL	voltage			Full range			150	e sulta e su		150	
		$V_{IC} = 1.5 V_{1}$	IOL = 1 mA	25°C		200			200		
				Full range			300			300	
	Large-signal differential	V _{IC} = 1.5 V,	$R_L = 50 k\Omega^{\ddagger}$	25°C	60	100		60	100		
AVD	voltage amplification	$V_0 = 1 V \text{ to } 2 V$		Full range	30			30			V/m
			R _L = 1 MΩ [‡]	25°C		100			100		
rid	Differential input resistance			25°C		1012			1012	a di kati Manggi	Ω
rj	Common-mode input resistance			25°C		1012			1012		Ω
ci	Common-mode input capacitance	f = 10 kHz,	P package	25°C		8			8		pF
zo	Closed-loop output impedance	f = 100 kHz,	Ay = 10	25°C	4. 4.	270			270		Ω
CMRR	Common-mode	$V_{IC} = 0$ to 1.7 V,		25°C	65	75		65	77		dB
	rejection ratio	$V_0 = 1.5 V_0$	R _S = 50 Ω	Full range	60			60			
ksvr	Supply voltage VDD =		3 V,	25°C	80	95		80	100		dB
··ovn	(ΔV _{DD} /ΔV _{IO})	No load, V	$V_{IC} = V_{DD}/2$	Full range	80			80]
1		Vo 15V	No load	25°C		400	500		400	500	<u> </u>
DD	Supply current	V _O = 1.5 V,	NO IOAD	Full range	1		500	1		500	μA

[†] Full range is – 40°C to 85°C.

[‡]Referenced to 1.5 V

NOTE 4: Typical values are based on the input offset voltage shift observed through 500 hours of operating life test at $T_A = 150^{\circ}C$ extrapolated to $T_A = 25^{\circ}C$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.



		TEAT AGUD	TIONO			TLV2262		Т	LV2262A	1	UNIT	
PARAMETER		TEST COND	ITIONS	TAT	MIN	TYP	MAX	MIN	TYP	MAX	UNIT	
		V- 11V/010V		25°C	0.35	0.55		0.35	0.55			
SR	Slew rate at unity gain	$V_{O} = 1.1 V \text{ to } 1.9 V,$ $R_{L} = 50 \text{ k}\Omega^{\ddagger},$	C _L = 100 pF‡	Full range	0.3			0.3			V/µs	
	Equivalent input	f = 10 Hz		25°C		43			43			
Vn	noise voltage	f = 1 kHz		25°C		12			12		nV/√Hz	
	Peak-to-peak	f = 0.1 Hz to 1 Hz		25°C		0.6			0.6			
VN(PP)	noise voltage	uivalent input ise voltage f = 0.1 Hz to 10 Hz 25		25°C		1			1		μV	
In	Equivalent input noise current			25°C		0.6			0.6		fA /√Hz	
THD + N	Total harmonic	$V_{O} = 0.5 V \text{ to } 2.5 V,$ f = 20 kHz.	A _V = 1	25°C		0.03%			0.03%			
	distortion plus noise	$R_{L} = 50 \text{ k}\Omega^{\ddagger}$	A _V = 10	250		0.05%			0.05%			
	Gain-bandwidth product	f = 1 kHz, C _L = 100 pF‡	R _L = 50 kه,	25°C		0.67			0.67		MHz	
Вом	Maximum output- swing bandwidth	V _{O(PP)} = 1 V, R _L = 50 kΩ [‡] ,	Av = 1, CL = 100 pF‡	25°C		300			300		kHz	
	Settling time	$A_V = -1$, Step = 1 V to 2 V,	To 0.1%	25°C		5.6			5.6		μs	
		R _L = 50 kΩ [‡] , C _L = 100 pF [‡]	To 0.01%	23 0		12.5			12.5		μο	
φm	Phase margin at unity gain	R _L = 50 kΩ [‡] ,	C _L = 100 pF‡	25°C		61°			61°			
	Gain margin			25°C		14			14		dB	

operating characteristics at specified free-air temperature, V_{DD} = 3 V

[†] Full range is – 40°C to 85°C.

‡ Referenced to 1.5 V



electrical characteristics at specified free-air temperature, V_{DD} = 5 V (unless otherwise noted)

		TEAT OO		- +	1	FLV2262		Т	LV2262	A	
	PARAMETER	TEST CON	IDITIONS	TAT	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
				25°C		300	2500		300	950	
VIO	Input offset voltage			Full range			3000			1500	μV
αVIO	Temperature coefficient of input offset voltage			25°C to 85°C		2			2		μV/°
	Input offset voltage long- term drift (see Note 4)	V _{DD±} = ±2.5 V, V _O = 0,	$V_{IC} = 0,$ R _S = 50 Ω	25°C		0.003			0.003		μV/m
	Input offset current			25°C		0.5			0.5		рА
10	input onset current			Full range			150		1	150	μA
lun	Input bias current			25°C		1			1		рА
IB	input bias current			Full range			150			150	
Vion	Common-mode input	Vi⊖ ≤5 mV	R _S = 50 Ω	25°C	0 to 4	-0.3 to 4.2		0 to 4	-0.3 to 4.2		
VICR	voltage range	INIO1 22 IIIN	ng = 50 22	Full range	0 to 3.5			0 to 3.5			v
-		I _{OH} = -20 μA		25°C		4.99			4.99		
		I _{OH} = – 100 µА		25°C	4.85	4.94		4.85	4.94		
ИОН	OH High-level output voltage	OH = -100 mA		Full range	4.82			4.82			v
		l _{OH} = -200 μA		25°C	4.7	4.85		4.7	4.85		
		10H = -200 mA		Full range	4.6			4.6		<u>.</u>	
		V _{IC} = 2.5 V,	l _{OL} = 50 μA	25°C		0.01			0.01		
		V _{IC} = 2.5 V,	I _{OL} = 500 μA	25°C		0.09	0.15		0.09	0.15	_
VOL	Low-level output voltage	10 - 2.0 1,		Full range			0.15			0.15	
		V _{IC} = 2.5 V,	$I_{OL} = 1 \text{ mA}$	25°C		0.2	0.3		0.2	0.3	
		. 10 - 1.0 1,	·OL	Full range	1 - 2 		0.3			0.3	
	Large-signal differential	V _{IC} = 2.5 V,	RL = 50 kه	25°C	80	170		80	170		
AVD	voltage amplification	$V_{O} = 1 V \text{ to } 4 V$		Full range	55			55			V/m
			$R_L = 1 M\Omega^{\ddagger}$	25°C		550			550		1.1
^r id	Differential input resistance		· · · · · · · · · · · · · · · · · · ·	25°C		1012			1012	-	Ω
ri	Common-mode input resistance			25°C		1012			1012		Ω
¢i	Common-mode input capacitance	f = 10 kHz,	P package	25°C		8			8		pF
zo	Closed-loop output impedance	f = 100 kHz,	A _V = 10	25°C		240			240		Ω
CMRR	Common-mode	V _{IC} = 0 to 2.7 V,		25°C	70	83		70	83		dE
	rejection ratio	V _O = 2.5 V,	R _S = 50 Ω	Full range	70			70			
ksvr	Supply voltage rejection	$V_{DD} = 4.4 \text{ V to 8}$		25°C	80	95		80	95		dE
	ratio (ΔV _{DD} /ΔV _{IO})	No load,	$V_{IC} = V_{DD}/2$	Full range	80			80			
ססו	Supply current	V _O = 2.5 V,	No load	25°C		400	500		400	500	μA
.00		1.0-2.0.1,		Full range			500			500	μ ^μ

[†] Full range is – 40°C to 85°C.

‡ Referenced to 2.5 V

NOTE 4: Typical values are based on the input offset voltage shift observed through 500 hours of operating life test at $T_A = 150^{\circ}C$ extrapolated to $T_A = 25^{\circ}C$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.



-		TEAT CONDI		- +		FLV2262		Т	LV2262A		
PARAMETER		TEST CONDITIONS		T₄Ť	MIN TYP MAX		MAX	MIN TYP MAX		MAX	1 011
			D salet	25°C	0.35	0.55		0.35	0.55		
SR	Slew rate at unity gain	V _O = 1.5 V to 3.5 V, C _L = 100 pF‡	R _L = 50 kΩ [‡] ,	Full range	0.3			0.3			V/µs
v	Equivalent input	f = 10 Hz	3	25°C		40			40		nV/√Hz
vn	noise voltage	f = 1 kHz		25°C		12			12		nv/vHz
	Peak-to-peak equivalent input	f = 0.1 Hz to 1 Hz		25°C		0.7			0.7		
VN(PP)	noise voltage	f = 0.1 Hz to 10 Hz		25°C		1.3			1.3		μV
I _n	Equivalent input noise current			25°C		0.6			0.6		fA /√Hz
THD + N	Total harmonic distortion plus	V _O = 0.5 V to 2.5 V, f = 20 kHz,	A _V = 1	25°C		0.017%		C	0.017%		
	noise	$R_{L} = 50 \text{ k}\Omega^{\ddagger}$	Ay = 10	25'0		0.03%			0.03%		
	Gain-bandwidth product	f = 50 kHz, C _L = 100 pF‡	RL = 50 kه,	25°C		0.71			0.71		MHz
Вом	Maximum output- swing bandwidth	V _{O(PP)} = 2 V, R _L = 50 kΩ [‡] ,	Av = 1, CL = 100 pF‡	25°C		185			185		kHz
	Settling time	A _V = -1, Step = 0.5 V to 2.5 V,	To 0.1%	25°C		6.4			6.4		μs
		R _L = 50 kΩ [‡] , C _L = 100 pF [‡]	To 0.01%	200		14.1			14.1		μ۵
Φm	Phase margin at unity gain	R _L = 50 kΩ [‡] ,	C _L = 100 pF‡	25°C		63°			63°		
	Gain margin	1 -		25°C		14			14		dB

operating characteristics at specified free-air temperature, V_{DD} = 5 V

[†] Full range is – 40°C to 85°C.

[‡]Referenced to 2.5 V



electrical characteristics at $V_{D} = 3 V$. T_A = 25°C (unless otherwise noted)

		TEOT	CONDITION	• • • • • • • • • • • • • • • • • • •	T	LV2262)	1	
	PARAMETER	IESI	TEST CONDITIONS			TYP	MAX	UNI
VIO	Input offset voltage					300	2500	μV
10	Input offset current	$V_{DD} \pm = \pm 1.5 V,$ $V_{O} = 0,$	V _{IC} = 0, R _S = 50 Ω			0.5	150	рA
l _{IB}	Input bias current	v0=0,	115 - 00 22			1	150	рA
VICR	Common-mode input voltage range	V _{IO} ≤5 mV,	R _S = 50 Ω		0 to 2	-0.3 to 2.2		v
. ,		i _{OH} = -20 μA				2.99		
VOH	High-level output voltage	I _{OH} = -200 μA			2.7	2.75	2	V
	· · · · · · · · · · · · · · · · · · ·	V _{IC} = 0 V,	loL = 50 μA			10		
VOL	Low-level output voltage	V _{IC} = 0 V,	l _{OL} = 500 μ.	A		100	125	v
		V _{IC} = 0 V,	I _{OL} = 1 mA			200	250	
	Large-signal differential	V 414-01	$R_{\rm L} = 50 k\Omega^{\dagger}$		60	100		\//\
AVD	voltage amplification	$V_0 = 1 V \text{ to } 2 V$	$R_L = 1 M\Omega^{\dagger}$	• 		100		V/mV
rid	Differential input resistance					1012		Ω
rj -	Common-mode input resistance	and the state of the state of the				1012		Ω
ci	Common-mode input capacitance	f = 10 kHz				8		pF
z _o	Closed-loop output impedance	f = 100 kHz,	A _V = 10	1		270	1.10	Ω
CMRR	Common-mode rejection ratio	V _{IC} = 0 to 1.7 V,	V _O = 0,	R _S = 50 Ω	65	77		dB
ksvr	Supply voltage rejection ratio $(\Delta V_{DD} / \Delta V_{IO})$	V _{DD} = 2.7 V to 8 V,	No load,	V _{IC} = 0	80	100		dB
DD	Supply current	V _O = 0,	No load		1.1	400	500	μA

[†]Referenced to 1.5 V



			CONDITIONS	Т	LV22621	1	T
	PARAMETER	TEST	CONDITIONS	MIN TYP		MAX	UNIT
VIO	Input offset voltage				300	2500	μV
10	Input offset current	$V_{DD\pm} = \pm 2.5 V,$ $V_{O} = 0,$	V _{IC} = 0, R _S = 50 Ω		0.5	150	pА
Iв	Input bias current	V() ≡ 0,	HS = 50 22		1	150	pА
VICR	Common-mode input voltage range	V _{IO} ≤5 mV,	R _S = 50 Ω	0 to 4	-0.3 to 4.2		v
		I _{OH} = -20 μA			4.99		
∨он	High-level output voltage	lOH = -100 μA		4.85	4.94		v
		I _{OH} = −200 µA		4.7	4.85		
		V _{IC} = 2.5 V,	l _{OL}		0.01		
VOL	Low-level output voltage	V _{IC} = 2.5 V,	lOL = 500 μA		0.09	0.15	v
		V _{IC} = 2.5 V,	I _{OL} = 1 mA		0.2	0.3	
A	Large-signal differential	V _{IC} = 2.5 V,	$R_L = 50 k\Omega^{\dagger}$	80	170		\//m>\/
AVD	voltage amplification	$V_{O} = 1 V \text{ to } 4 V$	$R_L = 1 M\Omega^{\dagger}$		550		V/mV
^r id	Differential input resistance		······································		1012		Ω
rj	Common-mode input resistance				1012		Ω
ci	Common-mode input capacitance	f = 10 kHz			8		pF
zo	Closed-loop output impedance	f = 100 kHz,	A _V = 10		240		Ω
CMRR	Common-mode rejection ratio	V _{IC} = 0 to 2.7 V,	V_{O} = 2.5 V, R_{S} = 50 Ω	70	83		dB
^k SVR	Supply voltage rejection ratio $(\Delta V_{DD} / \Delta V_{IO})$	V _{DD} = 4.4 V to 8 V,	No load, $V_{IC} = V_{DD}/2$	80	95		dB
IDD	Supply current	V _O = 2.5 V,	No load		400	500	μΑ

electrical characteristics at V_{DD} = 5 V, T_A = 25°C (unless otherwise noted)

[†]Referenced to 2.5 V




TYPICAL CHARACTERISTICS

Table of Graphs

			FIGURE
Vio	Input offset voltage	Distribution	2, 3
VIO		vs Common-mode voltage	4, 5
ανιο	Input offset voltage temperature coefficient	Distribution	6, 7
IB/IO	Input bias and input offset currents	vs Free-air temperature	8
.		vs Supply voltage	9
VI	Input voltage	vs Free-air temperature	10
Vон	High-level output voltage	vs High-level output current	11, 14
VOL	Low-level output voltage	vs Low-level output current	12, 13, 15
VO(PP)	Maximum peak-to-peak output voltage	vs Frequency	16
		vs Supply voltage	17
IOS	Short-circuit output current	vs Free-air temperature	18
VID	Differential input voltage	vs Output voltage	19, 20
		vs Load resistance	21
AVD	Differential voltage amplification	vs Frequency	22, 23
		vs Free-air temperature	24, 25
zo	Output impedance	vs Frequency	26, 27
CMRR		vs Frequency	28
CMRR	Common-mode rejection ratio	vs Free-air temperature	29
leas in	Supply voltage valuation votio	vs Frequency	30, 31
KSVR	Supply-voltage rejection ratio	vs Free-air temperature	32
DD	Supply current	vs Free-air temperature	33
SR	Slew rate	vs Load capacitance	34
эп	Siew rate	vs Free-air temperature	35
Vo	Large-signal pulse response	vs Time	36, 37, 38, 39
Vo	Small-signal pulse response	vs Time	40, 41, 42, 43
٧ _n	Equivalent input noise voltage	vs Frequency	44, 45
	Noise voltage (referred to input)	Over a 10-second period	46
	Integrated noise voltage	vs Frequency	47
THD + N	Total harmonic distortion plus noise	vs Frequency	48
	Gain handwidth product	vs Free-air temperature	49
1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 -	Gain-bandwidth product	vs Supply voltage	50
· · · · · ·	Phase marrin	vs Frequency	22, 23
Φm	Phase margin	vs Load capacitance	51
	Gain margin	vs Load capacitance	52
B ₁	Unity-gain bandwidth	vs Load capacitance	53
	Overestimation of phase margin	vs Load capacitance	54








[†] For all curves where V_{DD} = 5 V, all loads are referenced to 2.5 V. For all curves where V_{DD} = 3 V, all loads are referenced to 1.5 V.






TYPICAL CHARACTERISTICS[†]

[†] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.




TYPICAL CHARACTERISTICS^{†‡}




[†] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices. [‡] For all curves where V_{DD} = 5 V, all loads are referenced to 2.5 V. For all curves where V_{DD} = 3 V, all loads are referenced to 1.5 V.




TYPICAL CHARACTERISTICS[†]











LOW-LEVEL OUTPUT VOLTAGE








⁺ For all curves where V_{DD} = 5 V, all loads are referenced to 2.5 V. For all curves where V_{DD} = 3 V, all loads are referenced to 1.5 V.






TYPICAL CHARACTERISTICS^{†‡}


[†] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices. [‡] For all curves where V_{DD} = 5 V, all loads are referenced to 2.5 V. For all curves where V_{DD} = 3 V, all loads are referenced to 1.5 V.






TYPICAL CHARACTERISTICS[†]






[†] For all curves where V_{DD} = 5 V, all loads are referenced to 2.5 V. For all curves where V_{DD} = 3 V, all loads are referenced to 1.5 V.





[†] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices. [‡] For all curves where V_{DD} = 5 V, all loads are referenced to 2.5 V. For all curves where V_{DD} = 3 V, all loads are referenced to 1.5 V.






† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.
‡ For all curves where V_{DD} = 5 V, all loads are referenced to 2.5 V. For all curves where V_{DD} = 3 V, all loads are referenced to 1.5 V.




TYPICAL CHARACTERISTICS^{†‡}



[†] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices. [‡] For all curves where $V_{DD} = 5 V$, all loads are referenced to 2.5 V. For all curves where $V_{DD} = 3 V$, all loads are referenced to 1.5 V.



TLV2262, TLV2262A, TLV2262Y Advanced LinCMOS[™] RAIL-TO-RAIL DUAL OPERATIONAL AMPLIFIERS SLOS129B - AUGUST 1993 - REVISED FEBRUARY 1994



TYPICAL CHARACTERISTICS^{†‡}


.

[†] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices. [‡] For all curves where V_{DD} = 5 V, all loads are referenced to 2.5 V. For all curves where V_{DD} = 3 V, all loads are referenced to 1.5 V.



TLV2262, TLV2262A, TLV2262Y Advanced LinCMOS[™] RAIL-TO-RAIL DUAL OPERATIONAL AMPLIFIERS SLOS129B - AUGUST 1993 - REVISED FEBRUARY 1994






[†] For all curves where V_{DD} = 5 V, all loads are referenced to 2.5 V. For all curves where V_{DD} = 3 V, all loads are referenced to 1.5 V.



TLV2262, TLV2262A, TLV2262Y Advanced LinCMOS[™] RAIL-TO-RAIL DUAL OPERATIONAL AMPLIFIERS SLOS129B – AUGUST 1993 – REVISED FEBRUARY 1994






⁺ For all curves where V_{DD} = 5 V, all loads are referenced to 2.5 V. For all curves where V_{DD} = 3 V, all loads are referenced to 1.5 V.



TLV2262, TLV2262A, TLV2262Y Advanced LinCMOS[™] RAIL-TO-RAIL DUAL OPERATIONAL AMPLIFIERS SLOS129B-AUGUST 1993 - REVISED FEBRUARY 1994

TYPICAL CHARACTERISTICS^{†‡}




[†] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices. [‡] For all curves where V_{DD} = 5 V, all loads are referenced to 2.5 V. For all curves where V_{DD} = 3 V, all loads are referenced to 1.5 V.



TLV2262, TLV2262A, TLV2262Y Advanced LinCMOS[™] RAIL-TO-RAIL DUAL OPERATIONAL AMPLIFIERS SLOS129B - AUGUST 1993 - REVISED FEBRUARY 1994

TYPICAL CHARACTERISTICS






Figure 54



APPLICATION INFORMATION

loading considerations

The TLV2262 is a low-voltage, low-power version of the TLC2272 with the appropriate design changes relative to the lower power level. The output drive performance to the negative rail for the TLV2262 is similar to the TLC2272 and is capable of driving several milliamperes.

The design topology used for the TLV2262 or the TLV2272 limits the drive to the positive rail to a value very close to the I_{DD} for the amplifier. While the TLV2272 is capable of greater than 1-mA drive from the positive rail, the TLV2262 is capable of only a few hundred microamperes. When designing with lower impedance loads (less than 50 k Ω) with the TLV2262, the lower drive capability to the positive rail needs to be taken into consideration. Although the TLV2262 topology provides lower drive to the positive rail than other high-output-drive rail-to-rail operational amplifiers, it is a more stable topology.

driving large capacitive loads

The TLV2262 is designed to drive larger capacitive loads than most CMOS operational amplifiers. Figure 51 and Figure 52 illustrate its ability to drive loads greater than 400 pF while maintaining good gain and phase margins ($R_{null} = 0$).

A smaller series resistor (R_{null}) at the output of the device (see Figure 55) improves the gain and phase margins when driving large capacitive loads. Figure 51 and Figure 52 show the effects of adding series resistances of 10 Ω , 20 Ω , 50 Ω , and 100 Ω . The addition of this series resistor has two effects: the first is that it adds a zero to the transfer function and the second is that it reduces the frequency of the pole associated with the output load in the transfer function.

The zero introduced to the transfer function is equal to the series resistance times the load capacitance. To calculate the improvement in phase margin, equation (1) can be used.

$$\Delta \theta_{m1} = \tan^{-1} \left(2 \times \pi \times \text{UGBW} \times \text{R}_{\text{null}} \times \text{C}_{\text{L}} \right)$$

where : $\Delta \theta_{m1}$ = improvement in phase margin

UGBW = unity-gain bandwidth frequency

R_{pull} = output series resistance

 $C_1 = load capacitance$

The unity-gain bandwidth (UGBW) frequency decreases as the capacitive load increases (see Figure 53). To use equation (1), UGBW must be approximated from Figure 53.

Using equation (1) alone overestimates the improvement in phase margin, as illustrated in Figure 54. The overestimation is caused by the decrease in the frequency of the pole associated with the load, providing additional phase shift and reducing the overall improvement in phase margin. The pole associated with the load is reduced by the factor calculated in equation (2).

$$F = \frac{1}{1 + g_m \times R_{null}}$$

(2)

(1)

where : F = factor reducing frequency of pole

 g_m = small-signal output transconductance (typically 4.83 × 10⁻³ mhos)

R_{null} = output series resistance



TLV2262, TLV2262A, TLV2262Y Advanced LinCMOS[™] RAIL-TO-RAIL DUAL OPERATIONAL AMPLIFIERS SLOS129B - AUGUST 1993 - REVISED FEBRUARY 1994

APPLICATION INFORMATION

driving large capacitive loads (continued)

For the TLV2262, the pole associated with the load is typically 6 MHz with 100-pF load capacitance. This value varies inversely with C_L : at C_L = 10 pF, use 60 MHz, at C_L = 1000 pF, use 600 kHz, and so on.

Reducing the pole associated with the load introduces phase shift, thereby reducing phase margin. This results in an error in the increase in phase margin expected by considering the zero alone [equation (1)]. Equation (3) approximates the reduction in phase margin due to the movement of the pole associated with the load. The result of this equation can be subtracted from the result of the equation (1) to better approximate the improvement in phase margin.

$$\Delta \theta_{m2} = \tan^{-1} \left[\frac{UGBW}{(F \times P_2)} \right] - \tan^{-1} \left(\frac{UGBW}{P_2} \right)$$

where : $\Delta \theta_{m2}$ = reduction in phase margin

UGBW = unity-gain bandwidth frequency

F = factor from equation (2)

P₂ = unadjusted pole (60 MHz @ 10 pF, 6 MHz @ 100 pF, etc.)

Using these equations with Figure 54 and Figure 55 enables the designer to choose the appropriate output series resistance to optimize the design of circuits driving large capacitive loads.




Figure 55. Series-Resistance Circuit



(3)


APPLICATION INFORMATION

macromodel information

Macromodel information provided is derived using $PSpice^{\textcircled{B}}$ PartsTM model generation software. The Boyle macromodel and subcircuit in Figure 56 are generated using the TLV2262 typical electrical and operating characteristics at T_A = 25°C. Using this information, output simulations of the following key parameters can be generated to a tolerance of 20% (in most cases):

- Maximum positive output voltage swing
- Maximum negative output voltage swing
- Slew rate
- Quiescent power dissipation
- Input bias current
- Open-loop voltage amplification

- Unity-gain frequency
- Common-mode rejection ratio
- Phase margin
- DC output resistance
- AC output resistance
- Short-circuit output current limit






Figure 56. Boyle Macromodel and Subcircuit

PSpice is a registered trademark of MicroSim Corporation. *Parts* is a trademark of MicroSim Corporation.






available features

- Output Swing Includes Both Supply Rails
- Low Noise . . . 12 nV/ \sqrt{Hz} Typ at f = 1 kHz
- Low Input Bias Current . . . 1 pA Typ
- Fully Specified for Both Single-Supply and Split-Supply Operation
- Low Power . . . 1 mA Max

description

The TLV2264 and TLV2264A are guad operational amplifiers manufactured using Texas Instruments Advanced LinCMOS™ process. These devices are optimized and fully specified for single-supply 3-V and 5-V operation. For this low-voltage operation combined with upower dissipation levels, the input noise voltage performance has been dramatically improved using optimized design techniques for CMOStype amplifiers. Another added benefit is that these amplifiers exhibit rail-to-rail output swing. Figure 1 graphically depicts the high-level output voltage for different levels of output current for a 3-V single supply. The output dynamic range can be extended using the TLV2264 with loads referenced midway between the rails. The common-mode input voltage range is wider than typical standard CMOS-type amplifiers. To take advantage of this improvement in performance and to make this device available for a wider range of applications, VICB is specified with a larger maximum input offset voltage test limit of

- Common-Mode Input Voltage Range
 Includes Negative Rail
- Low Input Offset Voltage 950 μV Max at T_A = 25°C
- Wide Supply Voltage Range
 2.7 V to 8 V
- Macromodel Included



 \pm 5 mV, allowing a minimum of 0 to 2-V common-mode input voltage range for a 3-V supply. Furthermore, at 200 μ A (typical) of supply current per amplifier, the TLV2264 family can achieve input offset voltage levels as low as 950 μ V outperforming existing CMOS amplifiers. The Advanced LinCMOS process uses a silicon-gate technology to obtain input offset voltage stability with temperature and time that far exceeds that obtainable using metal-gate technology. This technology also makes possible input-impedance levels that meet or exceed levels offered by top-gate JFET and expensive dielectric-isolated devices.

AVAILABLE OPTIONS

		PACKAGED DE	VICES		
Тд	V _{IO} max AT 25°C	SMALL OUTLINE (D)	PLASTIC DIP (N)	TSSOP (PW)	(Y)
-40°C to 85°C	950 μV 2.5 mV	TLV2264AID TLV2264ID	TLV2264AIN TLV2264IN	TLV2264AIPWLE —	TLV2264Y

The D packages are available taped and reeled. Add R suffix to device type, (e.g., TLV2264IDR). The PW package is available only left-end taped and reeled. Chips are tested at 25°C.

Advanced LinCMOS™ is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.





Copyright © 1994, Texas Instruments Incorporated

description (continued)

The TLV2264 and TLV2264A, exhibiting high input impedance and low noise, are excellent for small-signal conditioning for high-impedance sources such as piezoelectric transducers. Because of the low power-dissipation levels combined with 3-V operation, these devices work well in hand-held monitoring and remote-sensing applications. In addition, the rail-to-rail output feature with single or split supplies makes these devices great choices when interfacing directly to analog-to-digital converters (ADCs). All of these features, combined with its temperature performance make the TLV2264 family ideal for remote pressure sensors, temperature control, active VR sensors, accelerometers, hand-held metering, and many other applications.

The device inputs and outputs are designed to withstand a 100-mA surge current without sustaining latch-up. In addition, internal ESD-protection circuits prevent functional failures up to 2000 V as tested under MIL-STD-883C, Method 3015.2. Care should be exercised in handling these devices as exposure to ESD may result in degradation of the device parametric performance. Additional care should be exercised to prevent V_{DD+} supply-line transients under powered conditions. Transients of greater than 20 V can trigger the ESD-protection structure, inducing a low-impedance path to V_{DD-}/GND. Should this condition occur, the sustained current supplied to the device must be limited to 100 mA or less. Failure to do so could result in a latched condition and device failure.









TLV2264Y chip information

This chip, when properly assembled, displays characteristics similar to the TLV2264. Thermal compression or ultrasonic bonding may be used on the doped aluminum bonding pads. The chip may be mounted with conductive epoxy or a gold-silicon preform.







absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{DD} (see Note 1) Differential input voltage, V _{ID} (see Note 2)	
Input voltage range, V _I (any input, see Note 1)	V _{DD} 0.3 V to V _{DD+}
Input current, I _I (each input)	
Output current, IO	
Total current into V _{DD+} Total current out of V _{DD-}	
Duration of short-circuit current at (or below) 25°C (see Note 3)	
Continuous total dissipation	See Dissipation Rating Table
Operating free-air temperature range, T _A	
Storage temperature range	
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds	260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to VDD -.
 - Differential voltages are at the noninverting input with respect to the inverting input. Excessive current flows if input is brought below VDD- - 0.3 V.
 - The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded.

	DISSIPATION RATING TABLE								
$\begin{array}{llllllllllllllllllllllllllllllllllll$									
D	950 mW	7.6 mW/°C	494 mW						
N	1150 mW	9.2 mW/°C	598 mW						
PW	700 mW	5.6 mW/°C	364 mW						

recommended operating conditions

	MIN	MAX	UNIT
Supply voltage, V _{DD±} (see Note 1)	2.7	8	V
Input voltage range, VI	V _{DD} _	V _{DD+} -1.3	V
Common-mode input voltage, VIC	V _{DD} _	V _{DD+} -1.3	V
Operating free-air temperature, T _A	-40	85	°C

NOTE 1: All voltage values, except differential voltages, are with respect to VDD ---



electrical characteristics at specified free-air temperature, V_{DD} = 3 V (unless otherwise noted)

					-	FLV2264		T	LV2264/	۱	
	PARAMETER	TEST CON	DITIONS	TAT	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
				25°C		300	2500		300	950	
VIO	Input offset voltage			Full range			3000			1500	μV
αVIO	Temperature coefficient of input offset voltage			25°C to 85°C		2			2		μV/°0
	Input offset voltage long-term drift (see Note 4)	$V_{DD\pm} = \pm 1.5 V,$ $V_{O} = 0,$	V _{IC} = 0, R _S = 50 Ω	25°C		0.003	· · · · · · · · · · · · · · · · · · ·		0.003		μV/m
lio	Input offset current			25°C		0.5			0.5		рA
10				Full range			150			150	- 'P''
Iв	Input bias current			25°C	т. Т.	1			1		pА
-10				Full range			150			150	P/1
·	Common-mode input			25°C	0 to 2	-0.3 to 2.2		0 to 2	-0.3 to 2.2		
VICR	voltage range	R _S = 50 Ω,	V _{IO} ≤5 mV	Full range	0 to 1.7			0 to 1.7			V
		l _{OH} = -20 μA		25°C		2.99		1	2.99		
				25°C	2.85			2.85			
۷он	High-level output voltage	lOH = -100 μA	1	Full range	2.825			2.825			v
	voltage	I _{OH} = -200 µA		25°C	2.7			2.7		1.1	
		10H = -200 mA		Full range	2.65	1. ¹ . 19		2.65			
		V _{IC} = 1.5 V,	l _{OL} = 50 μA	25°C		10	-		10		
	Low-level output	VIC = 1.5 V,	I _{OL} = 500 μA	25°C		100			100	· .	
VOL	voltage			Full range			150			150	mV
	in the second second	V _{IC} = 1.5 V,	IOL = 1 mA	25°C		200			200		
			-OL	Full range			300			300	
	Large-signal differential	V _{IC} = 1.5 V,	$R_{I} = 50 k\Omega^{\ddagger}$	25°C	60	100		60	100		
AVD	voltage amplification	$V_0 = 1 V \text{ to } 2 V$	-	Full range	30			30	100		V/m
	D /// // //		R _L = 1 MΩ [‡]	25°C		100			100		
rid	Differential input resistance			25°C		1012			1012		Ω
ri -	Common-mode input resistance			25°C		1012			1012		Ω
¢i	Common-mode input capacitance	f = 10 kHz,	N package	25°C		8			8		pF
z _o	Closed-loop output impedance	f = 100 kHz,	Ay = 10	25°C		270			270	-	Ω
0100	Common-mode	V _{IC} = 0 to 1.7 V,	V _O = 1.5 V,	25°C	65	75		65	77		
CMRR	rejection ratio	R _S = 50 Ω	-	Full range	60			60		· .	dB
ksvr	Supply voltage rejection ratio	V _{DD} = 2.7 V to 8 No load,	3 V,	25°C	80	95		80	100		dB
	$(\Delta V_{DD} / \Delta V_{IO})$	No load,	$V_{IC} = V_{DD}/2$	Full range 25°C	80		1.	80			
DD	Supply current	V _O = 1.5 V,	o = 1.5 V, No load			0.8	· 1		0.8	1	mA
00	(four amplifiers)	1.0.1,		Full range			1			1	l ''''

[†] Full range is – 40°C to 85°C.

[‡]Referenced to 1.5 V

NOTE 4: Typical values are based on the input offset voltage shift observed through 500 hours of operating life test at T_A = 150°C extrapolated to T_A = 25°C using the Arrhenius equation and assuming an activation energy of 0.96 eV.



-											
D	ARAMETER	TEST COND		T. +		TLV2264		Т	LV2264A	1	UNIT
P/	ARAMETER	TESTCOND	TIONS	TAT	MIN	TYP	MAX	MIN TYP MAX		UNIT	
	Slew rate at unity		$R_1 = 50 k\Omega^{\ddagger}$	25°C	0.35	0.55		0.35	0.55		
SR	gain	V _O = 0.7 V to 1.7 V, C _L = 100 pF [‡]	η _μ = 50 κ ₂₂ τ,	Full range	0.3			0.3			V/µs
V	Equivalent input	f = 10 Hz		25°C		43			43		nV/√Hz
Vn	noise voltage	f = 1 kHz		25°C		12			12		
	Peak-to-peak equivalent input	f = 0.1 Hz to 1 Hz		25°C		0.6			0.6		μV
V _{N(PP)}			25°C		1			1		μν	
I _n	Equivalent input noise current			25°C		0.6			0.6		fA /√Hz
THD + N	Total harmonic distortion plus	V _O = 0.5 V to 2.5 V, f = 20 kHz,	A _V = 1	25°C		0.03%			0.03%		
	noise	$R_{L} = 50 \text{ k}\Omega^{\ddagger}$	A _V = 10	25.0		0.05%			0.05%		
	Gain-bandwidth product	f = 1 kHz, C _L = 100 pF‡	$R_L = 50 k\Omega^{\ddagger},$	25°C		0.67			0.67		MHz
BOM	Maximum output- swing bandwidth	VO(PP) = 1 V, R _L = 50 kΩ [‡] ,	Av = 1, CL = 100 pF‡	25°C		300			300		kHz
•	Settling time	$A_V = -1$, Step = 1 V to 2 V,	To 0.1%	25°C		5.6			5.6		μs
ts		R _L = 50 kΩ [‡] , C _L = 100 pF [‡]	To 0.01%	250		12.5			12.5		μο
φm	Phase margin at unity gain	R _L = 50 kه,	C _L = 100 pF‡	25°C		61°			61°		
	Gain margin] _	_	25°C		14			14		dB

operating characteristics at specified free-air temperature, V_{DD} = 3 V

[†] Full range is – 40°C to 85°C.

‡ Referenced to 1.5 V



electrical characteristics at specified free-air temperature, V_{DD} = 5 V (unless otherwise noted)

		7000 0000				FLV2264		Т	LV2264/		
	PARAMETER	TEST CONDITIONS		TAT	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
				25°C		300	2500		300	950	
٧IO	Input offset voltage			Full range			3000	1.14		1500	μV
	Temperature coefficient			25°C					× .		
¤VIO	of input offset voltage			to 85°C		2			2		μV/°C
-	Input offset voltage long-term drift (see Note 4)	$V_{DD\pm} = \pm 2.5 V,$ $V_O = 0,$	$V_{IC} = 0,$ R _S = 50 Ω	25°C		0.003			0.003		μV/m
IIO	Input offset current			25°C	- H 1	0.5			0.5		pА
				Full range			150			150	
IB	Input bias current			25°C		1			1		pА
- D				Full range			150			150	
					0	-0.3		0	-0.3		
	Oranization and shared			25°C	to 4	to 4.2		to 4	to 4.2		
VICR	Common-mode input voltage range	V _{IO} ≤5 mV,	R _S = 50 Ω			4.2			4.2		V
	Voltage range			Full range	0 to			0 to			
			i un range	3.5			3.5				
		I _{OH} = -20 μA		25°C		4.99		- 14 14	4.99	•	
				25°C	4.85	4.94		4.85	4.94		
۷он	High-level output	IOH = -100 μA		Full range	4.82			4.82			v
0.1	voltage			25°C	4.7	4.85		4.7	4.85		
		I _{OH} = -200 μA		Full range	4.6			4.6			
		V _{IC} = 2.5 V,	l _{OL} = 50 μA	25°C		0.01			0.01		
				25°C		0.09	0.15		0.09	0.15	·
VOL	Low-level output voltage	V _{IC} = 2.5 V,	IOL = 500 μA	Full range			0.15			0.15]. v
	vollage	N	· · ·	25°C		0.2	0.3		0.2	0.3	
		V _{IC} = 2.5 V,	$I_{OL} = 1 \text{ mA}$	Full range			0.3			0.3	
			D salet	25°C	80	170		80	170		
Avd	Large-signal differential voltage amplification	V _{IC} = 2.5 V, V _O = 1 V to 4 V	RL = 50 kه	Full range	55			55			۷/m۱
	vonage amplinication	VU= 1 V 10 4 V	$R_L = 1 M\Omega^{\ddagger}$	25°C		550			550		
rid	Differential input resistance			25°C		1012			1012		Ω
ri	Common-mode input resistance			25°C		1012			1012		Ω
ci	Common-mode input capacitance	f = 10 kHz,	N package	25°C		8			8		pF
z _o	Closed-loop output impedance	f = 100 kHz,	A _V = 10	25°C		240			240		Ω
CMRR	Common-mode	$V_{IC} = 0$ to 2.7 V,	V _O = 2.5 V,	25°C	70	83		70	83		dB
JWINH	rejection ratio	R _S = 50 Ω		Full range	70			70			ub
ksvr	Supply voltage rejection ratio	$V_{DD} = 4.4 \text{ V to 8}$		25°C	80	95		80	95		dB
	$(\Delta V_{DD}/\Delta V_{IO})$	1 100 1020 110	$V_{IC} = V_{DD}/2$	Full range	80			80			
DD	Supply current	V _O = 2.5 V,	No load	25°C		0.8	1		0.8	. 1	mA
-00	(four amplifiers)	-2.0 0,	110 1044	Full range			1			1	

[†] Full range is – 40°C to 85°C.

[‡]Referenced to 2.5 V

NOTE 4: Typical values are based on the input offset voltage shift observed through 500 hours of operating life test at $T_A = 150^{\circ}C$ extrapolated to $T_A = 25^{\circ}C$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.



-		7507 0010	TIONO			FLV2264		т	LV2264A		
PA	RAMETER	TEST CONDITIONS		T∧†	MIN	MIN TYP MAX		MIN TYP MAX		MAX	UNIT
			D. Fallot	25°C	0.35	0.55		0.35	0.55		
SR	Slew rate at unity gain	VO = 1.4 V to 2.6 V, CL = 100 pF‡	$R_L = 50 k\Omega^{\ddagger},$	Full range	0.3			0.3			V/µs
	Equivalent input	f = 10 Hz		25°C		40			40		N 11 11 1
۷n	noise voltage	f = 1 kHz		25°C		12			12		nV/√Hz
Vices	Peak-to-peak equivalent input	f = 0.1 Hz to 1 Hz		25°C		0.7			0.7		
VN(PP)	noise voltage	f = 0.1 Hz to 10 Hz		25°C		1.3			1.3		μV
1 _n	Equivalent input noise current			25°C		0.6			0.6		fA /√Hz
THD + N	Total harmonic distortion plus	V _O = 0.5 V to 2.5 V, f = 20 kHz,	Ay = 1	25°C		0.017%		(0.017%		
1 HU + N	noise	$R_{L} = 50 \text{ k}\Omega^{\ddagger}$	A _V = 10	250		0.03%			0.03%		
	Gain-bandwidth product	f = 50 kHz, CL = 100 pF‡	R _L = 50 kه,	25°C		0.71			0.71		MHz
Вом	Maximum output- swing bandwidth	V _{O(PP)} = 2 V, R _L = 50 kΩ [‡] ,	Av = 1, C _L = 100 pF‡	25°C		185			185		kHz
ts	Settling time	Av = -1, Step = 0.5 V to 2.5 V,	To 0.1%	25°C		6.4			6.4		μs
' S		R _L = 50 kΩ [‡] , C _L = 100 pF [‡]	To 0.01%	250		14.1			14.1		μο
Φm	Phase margin at unity gain	R _L = 50 kΩ [‡] ,	CL = 100 pF‡	25°C		63°			63°		
	Gain margin]		25°C		14			14		dB

operating characteristics at specified free-air temperature, V_{DD} = 5 V

[†] Full range is - 40°C to 85°C.

‡ Referenced to 2.5 V



electrical characteristics at V_{DD} = 3 V, T_A = 25°C (unless otherwise noted)

	DADAMETED	TEOT			TI	V2264)	1	UNIT
	PARAMETER	TEST	CONDITIONS		MIN	TYP	MAX	UNIT
VIO	Input offset voltage					300	2500	μV
10	Input offset current	$V_{DD\pm} = \pm 1.5 V,$ $V_{O} = 0,$	V _{IC} = 0, R _S = 50 Ω			0.5	150	pА
IB	Input bias current	v ⁰ = 0,	HS = 00 22			1	150	pА
VICR	Common-mode input voltage range	V _{IO} ≤5 mV,	R _S = 50 Ω		0 to 2	-0.3 to 2.2		v
		I _{OH} = -20 μA				2.99		
VOH	High-level output voltage	I _{OH} = -200 μA			2.7	2.75		v
		V _{IC} = 0,	l _{OL} = 50 μA			10		
VOL	Low-level output voltage	V _{IC} = 0,	IOL = 500 μA	1		100	125	v
		V _{IC} = 0,	l _{OL} = 1 mA			200	250	
A	Large-signal differential	V- 1V-0V	$R_L = 50 k\Omega^{\dagger}$		60	100		\//ma\
AVD	voltage amplification	$V_{O} = 1 V \text{ to } 2 V$	$R_L = 1 M\Omega^{\dagger}$	e e l'e		100		V/m\
rid	Differential input resistance				1. A.	1012		Ω
rj	Common-mode input resistance	and the second		1		1012		Ω
Ci	Common-mode input capacitance	f = 10 kHz				8		pF
z _o	Closed-loop output impedance	f = 100 kHz,	Ay = 10			270		Ω
CMRR	Common-mode rejection ratio	V _{IC} = 0 to 1.7 V,	V _O = 0,	R _S = 50 Ω	65	77		dB
ksvr	Supply voltage rejection ratio $(\Delta V_{DD} / \Delta V_{IO})$	V _{DD} = 2.7 V to 8 V,	No load,	V _{IC} = 0	80	100		dB
DD	Supply current (four amplifiers)	V _O = 0,	No load			0.8	1	mA

[†]Referenced to 1.5 V



				Т	LV2264)	1	
	PARAMETER	TEST	CONDITIONS	MIN	TYP	MAX	UNIT
VIO	Input offset voltage				300	2500	μV
10	Input offset current	$V_{DD\pm} = \pm 2.5 V,$ $V_{O} = 0,$	V _{IC} = 0, R _S = 50 Ω		0.5	150	pА
Iв	Input bias current		HQ = 00 22		1	150	pА
VICR	Common-mode input voltage range	V _{IO} ≤5 mV,	R _S = 50 Ω	0 to 4	-0.3 to 4.2		v
	· · · · · · · · · · · · · · · · · · ·	I _{OH} = -20 µА			4.99		
Vон	High-level output voltage	I _{OH} = -100 μA		4.85	4.94		v
		I _{OH} =200 μA		4.7	4.85		
	·	V _{IC} = 2.5 V,	l _{OL} = 50 μA		0.01		
VOL	Low-level output voltage	V _{IC} = 2.5 V,	l _{OL} = 500 μA		0.09	0.15	v
		V _{IC} = 2.5 V,	IOL = 1 mA		0.2	0.3	
	Large-signal differential	V _{IC} = 2.5 V,	$R_L = 50 k\Omega^{\dagger}$	80	170		N//N/
AVD	voltage amplification	$V_{O} = 1 V \text{ to } 4 V$	$R_L = 1 M\Omega^{\dagger}$		550		V/mV
rid	Differential input resistance				1012		Ω
rj –	Common-mode input resistance				1012		Ω
ci	Common-mode input capacitance	f = 10 kHz			8		pF
zo	Closed-loop output impedance	f = 100 kHz,	Ay = 10		240		Ω
CMRR	Common-mode rejection ratio	V _{IC} = 0 to 2.7 V,	$V_{O} = 2.5 V$, $R_{S} = 50 \Omega$	70	83		dB
^k SVR	Supply voltage rejection ratio $(\Delta V_{DD}/\Delta V_{IO})$	V _{DD} = 4.4 V to 8 V,	No load, $V_{IC} = V_{DD}/2$	80	95		dB
DD	Supply current (four amplifiers)	$V_{O} = 2.5 V_{i}$	No load		0.8	1	mA

electrical characteristics at V_{DD} = 5 V, T_A = 25°C (unless otherwise noted)

[†]Referenced to 2.5 V




TYPICAL CHARACTERISTICS

			FIGURE
		Distribution	2, 3
VIO	Input offset voltage	vs Common-mode voltage	4,5
αVIO	Input offset voltage temperature coefficient	Distribution	6, 7
IB/IO	Input bias and input offset currents	vs Free-air temperature	8
	les duelle se	vs Supply voltage	9
VI	Input voltage	vs Free-air temperature	10
VOH	High-level output voltage	vs High-level output current	11, 14
VOL	Low-level output voltage	vs Low-level output current	12, 13, 15
VO(PP)	Maximum peak-to-peak output voltage	vs Frequency	16
		vs Supply voltage	17
os	Short-circuit output current	vs Free-air temperature	18
VID	Differential input voltage	vs Output voltage	19, 20
		vs Load resistance	21
AVD	Differential voltage amplification	vs Frequency	22, 23
		vs Free-air temperature	24, 25
zo	Output impedance	vs Frequency	26, 27
CMRR	Oceanies mode velocities set	vs Frequency	28
CMRR	Common-mode rejection ratio	vs Free-air temperature	29
		vs Frequency	30, 31
KSVR	Supply-voltage rejection ratio	vs Free-air temperature	32
DD	Supply current	vs Free-air temperature	33
SR	Claurate	vs Load capacitance	34
on .	Slew rate	vs Free-air temperature	35
Vo	Large-signal pulse response	vs Time	36, 37, 38, 39
Vo	Small-signal pulse response	vs Time	40, 41, 42, 43
Vn	Equivalent input noise voltage	vs Frequency	44, 45
	Noise voltage (referred to input)	Over a 10-second period	46
	Integrated noise voltage	vs Frequency	47
THD + N	Total harmonic distortion plus noise	vs Frequency	48
	Cain handwidth product	vs Free-air temperature	49
	Gain-bandwidth product	vs Supply voltage	50
.	Phase margin	vs Frequency	22, 23
[¢] m	Phase margin	vs Load capacitance	51
	Gain margin	vs Load capacitance	52
B ₁	Unity-gain bandwidth	vs Load capacitance	53
	Overestimation of phase margin	vs Load capacitance	54

Table of Graphs






TYPICAL CHARACTERISTICS[†]

[†] For all curves where V_{DD} = 5 V, all loads are referenced to 2.5 V. For all curves where V_{DD} = 3 V, all loads are referenced to 1.5 V.






TYPICAL CHARACTERISTICS[†]

[†] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.




TYPICAL CHARACTERISTICS^{†‡}




[†] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices. [‡] For all curves where $V_{DD} = 5 V$, all loads are referenced to 2.5 V. For all curves where $V_{DD} = 3 V$, all loads are referenced to 1.5 V.















LOW-LEVEL OUTPUT VOLTAGE



12







Figure 17

[†] For all curves where V_{DD} = 5 V, all loads are referenced to 2.5 V. For all curves where V_{DD} = 3 V, all loads are referenced to 1.5 V.




TYPICAL CHARACTERISTICS[†]



TYPICAL CHARACTERISTICS^{†‡}


[†] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices. [‡] For all curves where $V_{DD} = 5 V$, all loads are referenced to 2.5 V. For all curves where $V_{DD} = 3 V$, all loads are referenced to 1.5 V.














[†] For all curves where V_{DD} = 5 V, all loads are referenced to 2.5 V. For all curves where V_{DD} = 3 V, all loads are referenced to 1.5 V.




TYPICAL CHARACTERISTICS^{†‡}





[†] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices. [‡] For all curves where V_{DD} = 5 V, all loads are referenced to 2.5 V. For all curves where V_{DD} = 3 V, all loads are referenced to 1.5 V.





TYPICAL CHARACTERISTICS^{†‡}





100

[†] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices. [‡] For all curves where V_{DD} = 5 V, all loads are referenced to 2.5 V. For all curves where V_{DD} = 3 V, all loads are referenced to 1.5 V.




CMRR – Common-Mode Rejection Ratio – dB

TYPICAL CHARACTERISTICS^{†‡} SUPPLY-VOLTAGE REJECTION RATIO SUPPLY CURRENT vs vs FREE-AIR TEMPERATURE **FREE-AIR TEMPERATURE** 110 1200 V_{DD} = 2.7 V to 8 V k_{SVR} – Supply-Voltage Rejection Ratio – dB $V_{IC} = V_O = V_{DD}/2$ 1000 105 DD - Supply Current - µA Vo = 2.5 V 100 800 V_{DD} = 3 V $V_0 = 1.5 V$ 95 600 90 400 -25 -50 0 25 50 75 100 -50 -25 0 25 50 75 100 T_A – Free-Air Temperature – °C TA - Free-Air Temperature - °C Figure 32 Figure 33 SLEW RATE **SLEW RATE** VS vs LOAD CAPACITANCE FREE-AIR TEMPERATURE 1.2 SR-1 0.8 SR SR – Slew Rate – V/µ s SR – Slew Rate – V/µ s 0.8 SR+ 0.6 0.6 SR 0. 0.4 V_{DD} = 5 V 0.2 0.2 $R_L = 50 k\Omega$ $V_{DD} = 5 V$ CL = 100 pF Ay = -1TA = 25°C Ay = 10 0 101 102 103 -50 -25 0 25 50 75 100 104 CL - Load Capacitance - pF TA - Free-Air Temperature - °C Figure 34 Figure 35

[†] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices. [‡] For all curves where V_{DD} = 5 V, all loads are referenced to 2.5 V. For all curves where V_{DD} = 3 V, all loads are referenced to 1.5 V.











VOLTAGE-FOLLOWER LARGE-SIGNAL

PULSE RESPONSE










[†] For all curves where V_{DD} = 5 V, all loads are referenced to 2.5 V. For all curves where V_{DD} = 3 V, all loads are referenced to 1.5 V.



TYPICAL CHARACTERISTICS[†]




[†] For all curves where V_{DD} = 5 V, all loads are referenced to 2.5 V. For all curves where V_{DD} = 3 V, all loads are referenced to 1.5 V.




20

20








104

105

vs

FREQUENCY




⁺ For all curves where V_{DD} = 5 V, all loads are referenced to 2.5 V. For all curves where V_{DD} = 3 V, all loads are referenced to 1.5 V.



Noise Voltage – nV


TYPICAL CHARACTERISTICS^{†‡}




[†] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices. [‡] For all curves where V_{DD} = 5 V, all loads are referenced to 2.5 V. For all curves where V_{DD} = 3 V, all loads are referenced to 1.5 V.



TYPICAL CHARACTERISTICS



OVERESTIMATION OF PHASE MARGINT



[†]See application information

Figure 54



APPLICATION INFORMATION

loading considerations

The TLV2264 is a low-voltage, low-power version of the TLC2274 with the appropriate design changes relative to the lower power level. The output drive performance to the negative rail for the TLV2264 is similar to the TLC2274 and is capable of driving several milliamperes.

The design topology used for the TLV2264 or the TLC2274 limits the drive to the positive rail to a value very close to the I_{DD} for the amplifier. While the TLC2274 is capable of greater than 1-mA drive from the positive rail, the TLV2264 is capable of only a few hundred microamperes. When designing with lower impedance loads (less than 50 k Ω) with the TLV2264, the lower drive capability to the positive rail needs to be taken into consideration. Although the TLV2264 topology provides lower drive to the positive rail than other high-output-drive rail-to-rail operational amplifiers, it is a more stable topology.

driving large capacitive loads

The TLV2264 is designed to drive larger capacitive loads than most CMOS operational amplifiers. Figure 51 and Figure 52 illustrate its ability to drive loads greater than 400 pF while maintaining good gain and phase margins ($R_{null} = 0$).

A smaller series resistor (R_{null}) at the output of the device (see Figure 55) improves the gain and phase margins when driving large capacitive loads. Figure 51 and Figure 52 show the effects of adding series resistances of 10 Ω , 20 Ω , 50 Ω , and 100 Ω . The addition of this series resistor has two effects: the first is that it adds a zero to the transfer function and the second is that it reduces the frequency of the pole associated with the output load in the transfer function.

The zero introduced to the transfer function is equal to the series resistance times the load capacitance. To calculate the improvement in phase margin, equation (1) can be used.

$$\Delta \theta_{m1} = \tan^{-1} \left(2 \times \pi \times \text{UGBW} \times \text{R}_{null} \times \text{C}_{L} \right)$$

where : $\Delta \theta_{m1}$ = improvement in phase margin

UGBW = unity-gain bandwidth frequency

R_{null} = output series resistance

 $C_1 = load capacitance$

The unity-gain bandwidth (UGBW) frequency decreases as the capacitive load increases (see Figure 53). To use equation (1), UGBW must be approximated from Figure 53.

Using equation (1) alone overestimates the improvement in phase margin, as illustrated in Figure 54. The overestimation is caused by the decrease in the frequency of the pole associated with the load, providing additional phase shift and reducing the overall improvement in phase margin. The pole associated with the load is reduced by the factor calculated in equation (2).

$$\mathsf{F} = \frac{1}{1 + \mathsf{g}_{\mathsf{m}} \times \mathsf{R}_{\mathsf{null}}}$$

(2)

(1)

where : F = factor reducing frequency of pole

 g_m = small-signal output transconductance (typically 4.83×10^{-3} mhos)

R_{null} = output series resistance



TLV2264, TLV2264A, TLV2264Y Advanced LinCMOS™ RAIL-TO-RAIL QUAD OPERATIONAL AMPLIFIERS

SLOS132B - DECEMBER 1993 - REVISED FEBRUARY 1994

APPLICATION INFORMATION

driving large capacitive loads (continued)

For the TLV2264, the pole associated with the load is typically 6 MHz with 100-pF load capacitance. This value varies inversely with C_L : at C_L = 10 pF, use 60 MHz, at C_L = 1000 pF, use 600 kHz, and so on.

Reducing the pole associated with the load introduces phase shift, thereby reducing phase margin. This results in an error in the increase in phase margin expected by considering the zero alone [equation (1)]. Equation (3) approximates the reduction in phase margin due to the movement of the pole associated with the load. The result of this equation can be subtracted from the result of the equation (1) to better approximate the improvement in phase margin.

$$\Delta \theta_{m2} = \tan^{-1} \left[\frac{UGBW}{(F \times P_2)} \right] - \tan^{-1} \left(\frac{UGBW}{P_2} \right)$$

where : $\Delta \theta_{m2}$ = reduction in phase margin

UGBW = unity-gain bandwidth frequency

F = factor from equation (2)

P₂ = unadjusted pole (60 MHz @ 10 pF, 6 MHz @100 pF, etc.)

Using these equations with Figure 54 and Figure 55 enables the designer to choose the appropriate output series resistance to optimize the design of circuits driving large capacitive loads.




Figure 55. Series-Resistance Circuit



(3)


APPLICATION INFORMATION

macromodel information

Macromodel information provided is derived using $PSpice^{\textcircled{B}}$ PartsTM model generation software. The Boyle macromodel and subcircuit in Figure 56 are generated using the TLV2264 typical electrical and operating characteristics at T_A = 25°C. Using this information, output simulations of the following key parameters can be generated to a tolerance of 20% (in most cases):

- Maximum positive output voltage swing
- Maximum negative output voltage swing
- Slew rate
- Quiescent power dissipation
- Input bias current
- Open-loop voltage amplification

- Unity-gain frequency
- Common-mode rejection ratio
- Phase margin
- DC output resistance
- AC output resistance
- Short-circuit output current limit






Figure 56. Boyle Macromodel and Subcircuit

PSpice is a registered trademark of MicroSim Corporation. *Parts* is a trademark of MicroSim Corporation.





D OR P PACKAGE

SLOS109 - MAY 1992

- Wide Range of Supply Voltages Over **Specified Temperature Range:** $T_{\Delta} = -40^{\circ}C$ to $85^{\circ}C \dots 2V$ to 8V
- Fully Characterized at 3 V and 5 V
- Single-Supply Operation
- Common-Mode Input Voltage Range Extends Below the Negative Rail and up to V_{DD} –1 V at T_A = 25°C
- Output Voltage Range Includes Negative Rail
- High Input Impedance . . . 10¹² Ω Typical
- ESD-Protection Circuitry
- Designed-In Latch-Up Immunity

description

The TLV2322 dual operational amplifier is one of a family of devices that has been specifically designed for use in low-voltage single-supply applications. This amplifier is especially well suited to ultra-low-power systems that require devices to consume the absolute minimum of supply currents. Each amplifier is fully functional down to a minimum supply voltage of 2 V, is fully characterized, tested, and specified at both 3-V and 5-V power supplies. The common-mode input voltage range includes the negative rail and extends to within 1 V of the positive rail.

These amplifiers are specifically targeted for use in very low-power, portable, battery-driven applications with the maximum supply current per operational amplifier specified at only 27 µA over its full temperature range of -40°C to 85°C.

Low-voltage and low-power operation has been made possible by using the Texas Instruments

silicon-gate LinCMOS™ technology. The LinCMOS process also features extremely high input impedance and ultra-low bias currents making these amplifiers ideal for interfacing to high-impedance sources such as sensor circuits or filter applications.

AVAILABLE OPTIONS										
	Viemer	PAC	KAGED DEVICE	S	CHIP FORM					
TA	V _{IO} max AT 25°C	SMALL OUTLINE (D)	PLASTIC DIP (P)	TSSOP (PW)	(Y)					
-40°C to 85°C	9 mV	TLV2322ID	TLV2322IP	TLV2322IPWLE	TLV2322Y					


....

The D package is available taped and reeled. Add R suffix to the device type (e.g., TLV2322IDR). The PW package is only available left-end taped and reeled (e.g., TLV2322IPWLE).

LinCMOS™ is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.





TA - Free-Air Temperature - °C

Copyright © 1992, Texas Instruments Incorporated


description (continued)

To facilitate the design of small portable equipment, the TLV2322 is made available in a wide range of package options, including the small-outline and thin-shrink small-outline packages (TSSOP). The TSSOP package has significantly reduced dimensions compared to a standard surface-mount package. Its maximum height of only 1.1 mm makes it particularly attractive when space is critical.


The device inputs and outputs are designed to withstand –100-mA currents without sustaining latch-up. The TLV2322 incorporates internal ESD-protection circuits that prevent functional failures at voltages up to 2000 V as tested under MIL-STD 883C, Method 3015.2; however, care should be exercised in handling these devices as exposure to ESD can result in the degradation of the device parametric performance.

TLV2322Y chip information

This chip, when properly assembled, displays characteristics similar to the TLV2322I. Thermal compression or ultrasonic bonding may be used on the doped aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.



SLOS109 - MAY 1992



TLV2322I equivalent schematic (each amplifier)

† Includes both, amplifiers and all ESD, bias, and trim circuitry



absolute maximum ratings over operating free-air temperature (unless otherwise noted)[†]

Supply voltage, V _{DD} (see Note 1)	8 V
Differential input voltage (see Note 2)	V _{DD} ±
Input voltage range, V _I (any input)	
Input current, I	±5 mĀ
Output current, IO	±30 mA
Duration of short-circuit current at (or below) T _A = 25°C (see Note 3)	unlimited
Continuous total dissipation	. See Dissipation Rating Table
Operating free-air temperature range, T _A	–40°C to 85°C
Storage temperature range	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D, P, or PW	package 260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential voltages, are with respect to network ground.

- 2. Differential voltages are at the noninverting input with respect to the inverting input.
- The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded (see application section).

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 85°C POWER RATING
D	725 mV	5.8 mW/°C	377 mW
Р	1000 mV	8.0 mW/°C	520 mW
PW	525 mV	4.2 mW/°C	273 mW

recommended operating conditions

		MIN	MAX	UNIT
Supply voltage, V _{DD}		2	8	V
Common-mode input voltage, VIC	V _{DD} = 3 V	-0.2	1.8	¹ V
Common Prinode input voltage, VIC	V _{DD} = 5 V	-0.2	3.8	· •
Operating free-air temperature, TA		-40	85	°C



SLOS	109 -	MAY	1992

	-			TLV23221						
PARAMETER		TEST CONDITIONS	TAT	V _{DD} = 3 V			v	DD = 5 \	1	
				MIN	TYP	MAX	MIN	TYP	MAX	
VIO	Input offset voltage	V _O = 1 V, V _{IC} = 1 V,	25°C		1.1	9		1.1	9	mV
10		R _S = 50 Ω, R _L = 1 MΩ	Full range			11			11	
αVIO	Average temperature coefficient of input offset voltage		25°C to 85°C		1			1.1		μV/°C
li o	Input offset current (see Note 4)	V _O = 1 V,	25°C		0.1			0.1		- 1
10		V _{IC} = 1 V	85°C		22	1000		24	1000	рA
IB	Input bias current (see Note 4)	V _O = 1 V,	25°C		0.6			0.6		pА
-10		V _{IC} = 1 V	85°C		175	2000		200	2000	
	Common-mode input		25°C	-0.2 to 2	-0.3 to 2.3		-0.2 to 4	-0.3 to 4.2		v
VICR	voltage range (see Note 5)		Full range	-0.2 to 1.8			-0.2 to 3.8			v
		$V_{IC} = 1 V,$	25°C	1.75	1.9		3.2	3.8		v
VOH	High-level output voltage	age $V_{ID} = 100 \text{ mV},$ $I_{OH} = -1 \text{ mA}$	Full range	1.7			3			
VOL	Low-level output voltage	V _{IC} = 1 V, V _{ID} = -100 mV,	25°C		115	150		95	150	mV
VOL .	Low level output tomage	$I_{OL} = 1 \text{ mA}$	Full range			190			190	iiiv
A	Large-signal differential	$V_{\rm IC} = 1 V,$ R _I = 1 MΩ,	25°C	50	400		50	520		V/mV
AVD	voltage amplification	See Note 6	Full range	50			50			V/IIIV
CMRR	Common-mode rejection ratio	V _O = 1 V, V _{IC} = V _{ICB} min,	25°C	65	88		65	94		dB
		$R_{S} = 50 \Omega$	Full range	60			60			чb
ksvr	Supply-voltage rejection ratio	$V_{IC} = 1 V, V_{O} = 1 V,$	25°C	70	86		70	86		dB
5411	(ΔV _{DD} /ΔV _{IO})	R _S = 50 Ω	Full range	65			65			
DD	Supply current	$V_{O} = 1 V, V_{IC} = 1 V,$	25°C		12	34		20	34	μA
00		No load	Full range			54			54	μ ι (

electrical characteristics at specified free-air temperature

[†] Full range is -40°C to 85°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA are determined mathematically.

5. This range also applies to each input individually. 6. At $V_{DD} = 5 V$, $V_{O(PP)} = 0.25 V$ to 2 V; at $V_{DD} = 3 V$, $V_{O} = 0.5 V$ to 1.5



operating characteristics at specified free-air temperature, V_{DD} = 3 V

				-	TLV23221			114117	
	PARAMETER	TEST CONDITIONS		TA	MIN	TYP	MAX	UNIT	
SR	Slew rate at unity gain	$V_{IC} = 1 V,$ $R_{I} = 1 M\Omega,$				0.02		V/µs	
эп	See Figure 30		85°C		0.02		ν/μs		
Vn	Equivalent input noise voltage	f = 1 kHz, See Figure 31	R _S = 100 Ω,	25°C		68	• •	nV/√Hz	
D		Vo = Voh,	CL = 20 pF,	25°C		2.5		Lel. Jan	
BOM	Maximum output swing bandwidth	$R_L = 1 M\Omega$,	See Figure 30	85°C	$= 1 - 1_{\rm A}$	2	21.1	kHz	
в.		Vi = 10 mV,	C ₁ = 20 pF,	25°C		27		61.1-	
B1	Unity-gain bandwidth	$R_L = 1 M\Omega$,	See Figure 32	85°C		21		kHz	
		Vi = 10 mV,	f= B ₁ ,	-40°C		39°			
φm	Phase margin	C _L = 20 pF,	$R_{L} = 1 M\Omega$,	25°C		34°		1	
	-	See Figure 32		85°C		28°	,	1	

operating characteristics at specified free-air temperature, V_{DD} = 5 V

		7507.0		-	Т	LV23221			
	PARAMETER	IESIC	ONDITIONS	TA	MIN	TYP	MAX	UNIT	
		V _{IC} = 1 V,		25°C		0.03			
SR	Slow rate at unity gain	Slew rate at unity gain $V_{IC} = 1 V, V_{I(PP)} = 1 V$ $R_{L} = 1 M\Omega,$ $C_{L} = 20 \text{ pF},$ See Figure 30 $V_{I(PP)} = 2.5 \text{ V}$		85°C		0.03	e se t	Mue	
on	Siew rate at unity gain			CL = 20 pF,	25°C		0.03		V/µs
				85°C		0.02			
V _n	Equivalent input noise voltage	f = 1 kHz, See Figure 31	R _S = 100 Ω,	25°C		68		nV/√Hz	
		Vo = Voh,	$C_{1} = 20 \text{pF},$	25°C	1.00	5	- 	La la	
ВОМ	Maximum output swing bandwidth	$R_{L} = 1 M\Omega$,	See Figure 30	85°C	4			kHz	
D		V _I = 10 mV,	C _L = 20 pF,	25°C		85		1.1.1-	
B ₁	Unity-gain bandwidth	$R_L = 1 M\Omega$,	See Figure 32	85°C		55		kHz	
		$V_{1} = 10 \text{ mV}$ f = B1.	$V_{1} = 10 \text{ mV}$ f = B ₁ .	$V_{I} = 10 \text{ mV}, f = B_{1},$	-40°C		38°		
Φm	Phase margin	C _L = 20 pF,	$R_{L} = 1 M\Omega$,	25°C		34°			
1. S. S.	See Figur			85°C		28°	김 교험		



Sι	.os	109	- M	AY	1992

					TLV2	322Y			
PARAMETER		TEST CONDITIONS	v	V _{DD} = 3 V			V _{DD} = 5 V		
			MIN	TYP	MAX	MIN	TYP	MAX	
VIO	Input offset voltage	$V_{O} = 1 V, V_{IC} = 1 V,$ R _S = 50 Ω, R _L = 1 MΩ		1.1	9		1.1	9	mV
10	Input offset current (see Note 4)	V _O = 1 V, V _{IC} = 1 V		0.1			0.1		pА
Iв	Input bias current (see Note 4)	V _O = 1 V, V _{IC} = 1 V		0.6			0.6		pА
VICR	Common-mode input voltage range (see Note 5)		-0.2 to 2	-0.3 to 2.3		-0.2 to 4	-0.3 to 4.2		v
VOH	High-level output voltage	$V_{IC} = 1 V$, $V_{ID} = -100 mV$ $I_{OH} = -1 mA$, 1.75	1.9		3.2	3.8		ν
VOL	Low-level output voltage	$V_{IC} = 1 V$, $V_{ID} = 100 mV$, $I_{OL} = 1 mA$		115	150		95	150	mV
A _{VD}	Large-signal differential voltage amplification	$V_{IC} = 1 V$, $R_L = 1 M\Omega$, See Note 6	50	400		50	520		V/mV
CMRR	Common-mode rejection ratio	$V_O = 1 V, V_{IC} = V_{ICR} min,$ R _S = 50 Ω	65	88		65	94		dB
^k SVR	Supply-voltage rejection ratio $(\Delta V_{DD} / \Delta V_{ID})$		70	86		70	86		dB
IDD	Supply current	$V_{O} = 1 V, V_{IC} = 1 V,$ No load		12	34		20	34	μA

electrical characteristics, $T_{\Delta} = 25^{\circ}C$

NOTES: 4. The typical values of input bias current offset current below 5 pA are determined mathematically.
5. This range also applies to each input individually.
6. At V_{DD} = 5 V, V_O = 0.25 V to 2 V; at V_{DD} = 3 V, V_O = 0.5 V to 1.5 V.

1



TYPICAL CHARACTERISTICS


			FIGURE
VIO	Input offset voltage	Distribution	1,2
ανιο	Input offset voltage temperature coefficient	Distribution	3, 4
		vs Output current	5
VOH	High-level output voltage	vs Supply voltage	6
		vs Temperature	7
		vs Common-mode input voltage	8
V.	Low-level output voltage	vs Temperature	9, 11
VOL	Low-level output voltage	vs Differential input voltage	10
		vs Low-level output current	12
A	Lavra signal differential voltage emplification	vs Supply voltage	13
AVD	Large-signal differential voltage amplification	vs Temperature	14
IIB/IIO	Input bias and offset currents	vs Temperature	15
VIC	Common-mode input voltage	vs Supply voltage	16
1	Supply current	vs Supply voltage	17
DD		vs Temperature	18
SR	Slew rate	vs Supply voltage	19
эп		vs Temperature	20
VO(PP)	Maximum peak-to-peak output voltage	vs Frequency	21
D		vs Temperature	22
B ₁	Unity-gain bandwidth	vs Supply voltage	23
Avd	Large-signal differential voltage amplification	vs Frequency	24, 25
		vs Supply voltage	26
φm	Phase margin	vs Temperature	27
		vs Load capacitance	28
Vn	Equivalent input noise voltage	vs Frequency	29
	Phase shift	vs Frequency	24, 25

Table of Graphs



SLOS109 - MAY 1992







TLV2322I. TLV2322Y LinCMOS[™] LOW-VOLTAGE LOW-POWER DUAL OPERATIONAL AMPLIFIERS

SLOS109 - MAY 1992




Figure 7




Figure 8

2-72


SLOS109 - MAY 1992








SLOS109 - MAY 1992




INSTRUMENTS POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

TYPICAL CHARACTERISTICS










SLEW RATE







Figure 20




TLV2322I, TLV2322Y LinCMOS[™] LOW-VOLTAGE LOW-POWER **DUAL OPERATIONAL AMPLIFIERS**

SLOS109 - MAY 1992








UNITY-GAIN BANDWIDTH

Figure 21


Figure 22

UNITY-GAIN BANDWIDTH vs





TYPICAL CHARACTERISTICS









Figure 25



TYPICAL CHARACTERISTICS






PARAMETER MEASUREMENT INFORMATION

single-supply versus split-supply test circuits

Because the TLV2322 is optimized for single-supply operation, circuit configurations used for the various tests often present some inconvenience since the input signal, in many cases, must be offset from ground. This inconvenience can be avoided by testing the device with split supplies and the output load tied to the negative rail. A comparison of single-supply versus split-supply test circuits is shown below. The use of either circuit gives the same result.









Figure 30. Unity-Gain Amplifier









Figure 31. Noise Test Circuits







PARAMETER MEASUREMENT INFORMATION

input bias current

Because of the high input impedance of the TLV2322 operational amplifier, attempts to measure the input bias current can result in erroneous readings. The bias current at normal ambient temperature is typically less than 1 pA, a value that is easily exceeded by leakages on the test socket. Two suggestions are offered to avoid erroneous measurements:

- Isolate the device from other potential leakage sources. Use a grounded shield around and between the device inputs (see Figure 33). Leakages that would otherwise flow to the inputs are shunted away.
- Compensate for the leakage of the test socket by actually performing an input bias current test (using a
 picoammeter) with no device in the test socket. The actual input bias current can then be calculated by
 subtracting the open-socket leakage readings from the readings obtained with a device in the test
 socket.

Many automatic testers as well as some bench-top operational amplifier testers use the servo-loop technique with a resistor in series with the device input to measure the input bias current (the voltage drop across the series resistor is measured and the bias current is calculated). This method requires that a device be inserted into a test socket to obtain a correct reading; therefore, an open-socket reading is not feasible using this method.




Figure 33. Isolation Metal Around Device Inputs (P Package)

low-level output voltage

To obtain low-level supply-voltage operation, some compromise is necessary in the input stage. This compromise results in the device low-level output voltage being dependent on both the common-mode input voltage level as well as the differential input voltage level. When attempting to correlate low-level output readings with those quoted in the electrical specifications, these two conditions should be observed. If conditions other than these are to be used, please refer to the Typical Characteristics section of this data sheet.

input offset voltage temperature coefficient

Erroneous readings often result from attempts to measure the temperature coefficient of input offset voltage. This parameter is actually a calculation using input offset voltage measurements obtained at two different temperatures. When one (or both) of the temperatures is below freezing, moisture can collect on both the device and the test socket. This moisture results in leakage and contact resistance that can cause erroneous input offset voltage readings. The isolation techniques previously mentioned have no effect on the leakage since the moisture also covers the isolation metal itself, thereby rendering it useless. These measurements should be performed at temperatures above freezing to minimize error.

full-power response

Full-power response, the frequency above which the operational amplifier slew rate limits the output voltage swing, is often specified two ways: full-linear response and full-peak response. The full-linear response is



PARAMETER MEASUREMENT INFORMATION

generally measured by monitoring the distortion level of the output while increasing the frequency of a sinusoidal input signal until the maximum frequency is found above which the output contains significant distortion. The full-peak response is defined as the maximum output frequency, without regard to distortion, above which full peak-to-peak output swing cannot be maintained.

Because there is no industry-wide accepted value for significant distortion, the full-peak response is specified in this data sheet and is measured using the circuit of Figure 30. The initial setup involves the use of a sinusoidal input to determine the maximum peak-to-peak output of the device (the amplitude of the sinusoidal wave is increased until clipping occurs). The sinusoidal wave is then replaced with a square wave of the same amplitude. The frequency is then increased until the maximum peak-to-peak output can no longer be maintained (Figure 34). A square wave is used to allow a more accurate determination of the point at which the maximum peak-to-peak output is reached.




Figure 34. Full-Power-Response Output Signal

test time


Inadequate test time is a frequent problem, especially when testing CMOS devices in a high-volume, short-test-time environment. Internal capacitances are inherently higher in CMOS than in bipolar and BiFET devices and require longer test times than their bipolar and BiFET counterparts. The problem becomes more pronounced with reduced supply levels and lower temperatures.

APPLICATION INFORMATION

single-supply operation

While the TLV2322 performs well using dualpower supplies (also called balanced or split supplies), the design is optimized for singlesupply operation. This includes an input commonmode voltage range that encompasses ground as well as an output voltage range that pulls down to ground. The supply voltage range extends down to 2 V, thus allowing operation with supply levels commonly available for TTL and HCMOS.

Many single-supply applications require that a voltage be applied to one input to establish a reference level that is above ground. This virtual ground can be generated using two large resistors, but a preferred technique is to use a virtual-ground generator such as the TLE2426. The TLE2426 supplies an accurate voltage equal to $V_{DD}/2$, while consuming very little power and is suitable for supply voltages of greater than 4 V.








APPLICATION INFORMATION

single-supply operation (continued)

The TLV2322 works well in conjunction with digital logic; however, when powering both linear devices and digital logic from the same power supply, the following precautions are recommended:

- Power the linear devices from separate bypassed supply lines (see Figure 36); otherwise, the linear device supply rails can fluctuate due to voltage drops caused by high switching currents in the digital logic.
- Use proper bypass techniques to reduce the probability of noise-induced errors. Single capacitive decoupling is often adequate; however, RC decoupling may be necessary in high-frequency applications.



(b) SEPARATE-BYPASSED SUPPLY RAILS (PREFERRED)

Figure 36. Common Versus Separate Supply Rails

input characteristics

The TLV2322 is specified with a minimum and a maximum input voltage that, if exceeded at either input, could cause the device to malfunction. Exceeding this specified range is a common problem, especially in single-supply operation. Note that the lower the range limit includes the negative rail, while the upper range limit is specified at $V_{DD} - 1$ V at $T_A = 25^{\circ}$ C and at $V_{DD} - 1.2$ V at all other temperatures.

The use of the polysilicon-gate process and the careful input circuit design gives the TLV2322 very good input offset voltage drift characteristics relative to conventional metal-gate processes. Offset voltage drift in CMOS devices is highly influenced by threshold voltage shifts caused by polarization of the phosphorus dopant implanted in the oxide. Placing the phosphorus dopant in a conductor (such as a polysilicon gate) alleviates the polarization problem, thus reducing threshold voltage shifts by more than an order of magnitude. The offset voltage drift with time has been calculated to be typically 0.1 μ V/month, including the first month of operation.

Because of the extremely high input impedance and resulting low bias-current requirements, the TLV2322 is well suited for low-level signal processing; however, leakage currents on printed-circuit boards and sockets can easily exceed bias-current requirements and cause a degradation in device performance. It is good practice to include guard rings around inputs (similar to those of Figure 33 in the Parameter Measurement Information section). These guards should be driven from a low-impedance source at the same voltage level as the common-mode input (see Figure 37).

The inputs of any unused amplifiers should be tied to ground to avoid possible oscillation.



APPLICATION INFORMATION

input characteristics (continued)





Figure 37. Guard-Ring Schemes

noise performance

The noise specifications in operational amplifier circuits are greatly dependent on the current in the first-stage differential amplifier. The low input bias current requirements of the TLV2322 result in a very low noise current, which is insignificant in most applications. This feature makes the device especially favorable over bipolar devices when using values of circuit impedance greater than 50 k Ω , since bipolar devices exhibit greater noise currents.

feedback

Operational amplifier circuits nearly always employ feedback, and since feedback is the first prerequisite for oscillation, caution is appropriate. Most oscillation problems result from driving capacitive loads and ignoring stray input capacitance. A small-value capacitor connected in parallel with the feedback resistor is an effective remedy (see Figure 38). The value of this capacitor is optimized empirically.



electrostatic-discharge protection

Figure 38. Compensation for Input Capacitance

The TLV2322 incorporates an internal electrostatic-discharge (ESD)-protection circuit

that prevents functional failures at voltages up to 2000 V as tested under MIL-STD-883C, Method 3015.2. Care should be exercised, however, when handling these devices as exposure to ESD can result in the degradation of the device parametric performance. The protection circuit also causes the input bias currents to be temperature dependent and have the characteristics of a reverse-biased diode.

latch-up

Because CMOS devices are susceptible to latch-up due to their inherent parasitic thyristors, the TLV2322 inputs and outputs are designed to withstand –100-mA surge currents without sustaining latch-up; however, techniques should be used to reduce the chance of latch-up whenever possible. Internal protection diodes should not by design be forward biased. Applied input and output voltage should not exceed the supply voltage



APPLICATION INFORMATION

by more than 300 mV. Care should be exercised when using capacitive coupling on pulse generators. Supply transients should be shunted by the use of decoupling capacitors (0.1 μ F typical) located across the supply rails as close to the device as possible.

The current path established if latch-up occurs is usually between the positive supply rail and ground and can be triggered by surges on the supply lines and/or voltages on either the output or inputs that exceed the supply voltage. Once latch-up occurs, the current flow is limited only by the impedance of the power supply and the forward resistance of the parasitic thyristor and usually results in the destruction of the device. The chance of latch-up occurring increases with increasing temperature and supply voltages.

output characteristics

The output stage of the TLV2322 is designed to sink and source relatively high amounts of current (see Typical Characteristics). If the output is subjected to a short-circuit condition, this high-current capability can cause device damage under certain conditions. Output current capability increases with supply voltage.

Although the TLV2322 possesses excellent high-level output voltage and current capability methods are available for boosting this capability, if needed. The simplest method involves the use of a pullup resistor (RP) connected from the output to the positive supply rail (see Figure 39). There are two disadvantages to the use of this circuit. First, the NMOS pulldown transistor N4 (see equivalent schematic) must sink a comparatively large amount of current. In this circuit, N4 behaves like a linear resistor with an on resistance between approximately 60 Ω and 180 Ω depending on how hard the operational amplifier input is driven. With very low values of Rp. a voltage offset from 0 V at the output occurs. Secondly, pullup resistor RP acts as a drain load to N4 and the gain of the operational amplifier is reduced at output voltage levels where N5 is not supplying the output current.

All operating characteristics of the TLV2322 are measured using a 20-pF load. The device drives




Figure 39. Resistive Pullup to Increase VOH




Figure 40. Test Circuit for Output Characteristics

higher capacitive loads; however, as output load capacitance increases, the resulting response pole occurs at lower frequencies, thereby causing ringing, peaking, or even oscillation (see Figure 41). In many cases, adding some compensation in the form of a series resistor in the feedback loop alleviates the problem.



APPLICATION INFORMATION

output characteristics (continued)




Figure 41. Effect of Capacitive Loads






- Wide Range of Supply Voltages Over **Specified Temperature Range:** $T_A = -40^{\circ}C$ to 85°C . . . 2 V to 8 V
- Fully Characterized at 3 V and 5 V
- Single-Supply Operation
- Common-Mode Input-Voltage Range Extends Below the Negative Rail and up to V_{DD} -1 V at 25°C
- Output Voltage Range Includes Negative Rail
- High Input Impedance . . . 10¹² Ω Typical
- ESD-Protection Circuitry
- Designed-In Latch-Up Immunity

description

The TLV2324 guad operational amplifier is one of a family of devices that has been specifically designed for use in low-voltage single-supply applications. This amplifier is especially well suited to ultra-low power systems that require devices to consume the absolute minimum of supply currents. Each amplifier is fully functional down to a minimum supply voltage of 2 V, is fully characterized, tested, and specified at both 3-V and 5-V power supplies. The common-mode input-voltage range includes the negative rail and extends to within 1 V of the positive rail.

These amplifiers are specifically targeted for use in very low-power, portable, battery-driven applications with the maximum supply current per operational amplifier is specified at only 27 µA over its full temperature range of -40°C to 85°C.

Low-voltage and low-power operation has been made possible by using the Texas Instruments LinCMOS[™] technology. silicon-gate. The LinCMOS process also features extremely high input impedance and ultra-low bias currents making them ideal for interfacing to highimpedance sources such as in sensor circuits or filter applications.



0

TA – Free-Air Temperature – °C

AVAILABLE OPTIONS

DD – Supply Current – μ A

	Viener	PAC	CHIP FORM				
TA	V _{IO} max AT 25°C	SMALL OUTLINE (D)					
-40°C to 85°C	10 mV	TLV2324ID	TLV2324IN	TLV2324IPWLE	TLV2324Y		

The D package is available taped and reeled. Add R suffix to the device type (e.g., TLV2324IDR). The PW package is only available left-end taped and reeled (e.g., TLV2324IPWLE).

LinCMOS™ is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1992, Texas Instruments Incorporated


description (continued)

To facilitate the design of small portable equipment, the TLV2324 is made available in a wide range of package options, including the small-outline and thin-shrink small-outline package (TSSOP). The TSSOP package has significantly reduced dimensions compared to a standard surface-mount package. Its maximum height of only 1.1 mm makes it particularly attractive when space is critical.

The device inputs and outputs are designed to withstand –100-mA currents without sustaining latch-up. The TLV2324 incorporates internal ESD-protection circuits that prevent functional failures at voltages up to 2000 V as tested under MIL-STD 883C, Method 3015.2; however, care should be exercised in handling these devices as exposure to ESD may result in the degradation of the device parametric performance.


TLV2324Y chip information

This chip, when properly assembled, display characteristics similar to the TLV2324I. Thermal compression or ultrasonic bonding may be used on the doped aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.





LinCMOS™ LOW-VOLTAGE LOW-POWER QUAD OPERATIONAL AMPLIFIERS SLOS111 - MAY 1992



COMPONENT COUNT	rt
Transistors	108
Diodes	8
Resistors	28
Capacitors	4
+	FOD

[†] Includes all amplifiers, ESD, bias, and trim circuitry



absolute maximum ratings over operating free-air temperature (unless otherwise noted)[†]

8 V
V _{DD±}
–0.3 V to V _{DD}
±5 mÅ
±30 mA
unlimited
See Dissipation Rating Table
–40°C to 85°C
65°C to 150°C
PW package 260°C

[†]Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential voltages, are with respect to network ground.

2. Differential voltages are at the noninverting input with respect to the inverting input.

The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded (see application section).

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 85°C POWER RATING
D	950 mV	7.6 mW/°C	494 mW
N N	1575 mV	12.6 mW/°C	819 mW
PW	700 mV	5.6 mW/°C	364 mW

recommended operating conditions

				MIN	MAX	UNIT
Supply voltage, V _{DD}	1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 -			2	8	V
Common mode input veltage V/c	V _{DD} = 3 V			-0.2	1.8	V
Common-mode input voltage, VIC	V _{DD} = 5 V	· · · · · ·		-0.2	3.8	v
Operating free-air temperature, TA	e e de la second		1. A.	-40	85	°C



TLV2324I, TLV2324Y LinCMOS™ LOW-VOLTAGE LOW-POWER **QUAD OPERATIONAL AMPLIFIERS**

SLOS111 - MAY 1992

							3241			
	PARAMETER	TEST CONDITIONS	T₄†	V _{DD} = 3 V			V _{DD} = 5 V			
				MIN	TYP	MAX	MIN	TYP	MAX	
VIO	Input offset voltage	V _O = 1 V, V _{IC} = 1 V,	25°C		1.1	10		1.1	10	mV
VIO	input onset voltage	$R_{S} = 50 \Omega,$ $R_{L} = 1 M\Omega$ Full range			12			12		
αVIO	Average temperature coefficient of input offset voltage		25°C to .85°C		1			1.1		μV/°C
line .	Input offset current (see Note 4)	V _O = 1 V,	25°C		0.1			0.1		pA
IIO		$V_{IC} = 1 V$	85°C		22	1000		24	1000	pA
IIB	Input bias current (see Note 4)	V _O = 1 V,	25°C		0.6			0.6		рА
		VIC = 1 V	85°C		175	2000		200	2000	
	Common-mode input		25°C	-0.2 to 2	-0.3 to 2.3		-0.2 to 4	-0.3 to 4.2		v
VICR	voltage range (see Note 5)		Full range	-0.2 to 1.8			-0.2 to 3.8			v
		V _{IC} = 1 V,	25°C	1.75	1.9		3.2	3.8		
VOH	High-level output voltage	V _{ID} = 100 mV, I _{OH} = -1 mA	Full range	1.7			3			V
.,		$V_{IC} = 1 V,$	25°C		115	150		95	150	
VOL	Low-level output voltage	V _{ID} = -100 mV, I _{OL} = 1 mA	Full range			190			190	mV
	Large-signal differential	$V_{IC} = 1 V,$	25°C	50	400		50	520		
AVD	voltage amplification	R _L = 1 MΩ, See Note 6	Full range	50			50			V/m\
CMRR		V _O = 1 V, V _{IC} = V _{ICR} min,	25°C	65	88		65	94		dB
		$R_{S} = 50 \Omega$	Full range	60			60			
ksvr	Supply-voltage rejection ratio	$V_{\rm IC} = 1 V, V_{\rm O} = 1 V,$	25°C	70	86		70	86		dB
	(ΔV _{DD} /ΔV _{IO})	R _S = 50 Ω	Full range	65			65			
DD	Supply current	$V_{O} = 1 V, V_{IC} = 1 V,$	25°C		24	68		39	68	μA
.00	esper, ouron	No load Full range				108			108	^س ا

electrical characteristics at specified free-air temperature

[†] Full range is -40°C to 85°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA are determined mathematically.

5. This range also applies to each input individually. 6. At V_{DD} = 5 V, V_O(PP) = 0.25 V to 2 V; at V_{DD} = 3 V, V_O = 0.5 V to 1.5 V.



TLV2324I, TLV2324Y LinCMOS™ LOW-VOLTAGE LOW-POWER QUAD OPERATIONAL AMPLIFIERS

SLOS111 - MAY 1992

operating characteristics at specified free-air temperature, V_{DD} = 3 V

		7507.0		-	Т	LV2324		
	PARAMETER	TEST C	ONDITIONS	TA	MIN	TYP	MAX	UNIT
0.0	01	$V_{IC} = 1 V,$	VI(PP) = 1 V,	25°C		0.02		
SR Slew ra	Slew rate at unity gain	$R_L = 1 M\Omega$, See Figure 30	C _L = 20 pF,	85°C		0.02		V/µs
Vn	Equivalent input noise voltage	f = 1 kHz, See Figure 31	R _S = 100 Ω,	25°C		68		nV√/Hz
D .		V _O = V _{OH} , R _L = 1 MΩ,	C ₁ = 20 pF,	25°C		2.5		
BOM	Maximum output swing bandwidth		See Figure 30	85°C	1.5	2		kHz
D		Vi = 10 mV,	CL = 20 pF,	25°C		27		kHz
B ₁	Unity-gain bandwidth	$R_L = 1 M\Omega$,	See Figure 32	85°C		21		
		Vi = 10 mV,	f = B ₁ ,	-40°C		39°		· · ·
φm	Phase margin		$R_L = 1 M\Omega$,	25°C		34°		
		See Figure 32		85°C		28°]

operating characteristics at specified free-air temperature, V_{DD} = 5 V

		7507.0		_	Т	LV2324		
	PARAMETER	TEST CONDITIONS		TA	MIN TYP		MAX	UNIT
		$V_{IC} = 1 V_{i}$	V	25°C		0.03		
		$R_{L} = 1 M\Omega$	V _{I(PP)} = 1 V	85°C		0.03		Mina
SR	Slew rate at unity gain	C _L = 20 pF,	V	25°C		0.03		V/µs
		See Figure 30	V _{I(PP)} = 2.5 V	85°C		0.02		
v _n	Equivalent input noise voltage	f = 1 kHz, See Figure 31	R _S = 100 Ω,	25°C		68		nV/√Hz
		V _O = V _{OH} ,	C _I = 20 pF,	25°C		5		
BOM	Maximum output swing bandwidth	$R_L = 1 M\Omega$,	See Figure 30	85°C		. 4		kHz
_		Vi = 10 mV,	CL = 20 pF,	25°C		85		1.1.1
B ₁	Unity-gain bandwidth	$R_L = 1 M\Omega$,	See Figure 32	85°C		55		kHz
		VI = 10 mV,	f = B ₁ ,	-40°C		38°		
Φm	Phase margin	CL = 20 pF,	R _L = 1 MΩ,	25°C		34°		[
1		See Figure 32		85°C		28°		



TLV2324I, TLV2324Y LinCMOS™ LOW-VOLTAGE LOW-POWER QUAD OPERATIONAL AMPLIFIERS

SLOS11	- MA	Y 1992
--------	------	--------

						TLV2	32 <mark>4</mark> Y			
PARAMETER		TEST CONDITIONS		V _{DD} = 3 V			V _{DD} = 5 V			
				MIN	TYP	MAX	MIN	TYP	MAX	
VIO	Input offset voltage	V _O = 1 V, R _S = 50 Ω,	V _{IC} = 1 V, R _L = 1 MΩ		1.1	10		1.1	10	mV
10	Input offset current (see Note 4)	V _O = 1 V,	V _{IC} = 1 V		0.1			0.1		pА
IВ	Input bias current (see Note 4)	V _O = 1 V,	V _{IC} = 1 V		0.6			0.6		pА
VICR	Common-mode input voltage range (see Note 5)			-0.2 to 2	-0.3 to 2.3		-0.2 to 4	-0.3 to 4.2		v
Vон	High-level output voltage	V _{IC} = 1 V, I _{OH} = -1 mA	V _{ID} = 100 mV,	1.75	1.9		3.2	3.8		v
VOL	Low-level output voltage	V _{IC} = 1 V, I _{OL} = 1 mA	V _{ID} = 100 mV,		115	150		95	150	mV
Avd	Large-signal differential voltage amplification	V _{IC} = 1 V, (see Note 6)	R _L = 1 MΩ,	50	400		50	520		V/mV
CMRR	Common-mode rejection ratio	V _O = 1 V, R _S = 50 Ω	$V_{IC} = V_{ICR}min$,	65	88		65	94		dB
^k svr	Supply-voltage rejection ratio $(\Delta V_{DD}/\Delta V_{ID})$	$V_{O} = 1 V,$ R _S = 50 Ω	V _{IC} = 1 V,	70	86		70	86		dB
DD	Supply current	V _O = 1 V, No load	V _{IC} = 1 V,		24	68		39	68	μA

electrical characteristics.T_A = 25°C

NOTES: 4. The typical values of input bias current offset current below 5 pA are determined mathematically.

5. This range also applies to each input individually. 6. At $V_{DD} = 5 V$, $V_O = 0.25 V$ to 2 V; at $V_{DD} = 3 V$, $V_O = 0.5 V$ to 1.5 V.



TLV2324I, TLV2324Y LinCMOSTM LOW-VOLTAGE LOW-POWER QUAD OPERATIONAL AMPLIFIERS SLOS111 - MAY 1992


TYPICAL CHARACTERISTICS

			FIGURE
VIO	Input offset voltage	Distribution	1, 2
ανιο	Input offset voltage temperature coefficient	Distribution	3, 4
		vs Output current	5
VOH	High-level output voltage	vs Supply voltage	6
		vs Temperature	7
· .		vs Common-mode input voltage	8
Voi		vs Temperature	9, 11
VOL	Low-level output voltage	vs Differential input voltage	10
	· · · · · · · · · · · · · · · · · · ·	vs Low-level output current	12
Ave	Large-signal differential voltage amplification	vs Supply voltage	13
AVD	Large-signal unterential voltage amplification	vs Temperature	14
IIB/IIO	Input bias and offset currents	vs Temperature	15
VIC	Common-mode input voltage	vs Supply voltage	16
	Supply surrent	vs Supply voltage	17
DD	Supply current	vs Temperature	18
SR	Slew rate	vs Supply voltage	19
31		vs Temperature	20
VO(PP)	Maximum peak-to-peak output voltage	vs Frequency	21
		vs Temperature	22
B ₁	Unity-gain bandwidth	vs Supply voltage	23
Avd	Large-signal differential voltage amplification	vs Frequency	24, 25
		vs Supply voltage	26
۹m	Phase margin	vs Temperature	27
		vs Load capacitance	28
Vn	Equivalent input noise voltage	vs Frequency	29
	Phase shift	vs Frequency	24, 25

Table of Graphs




TYPICAL CHARACTERISTICS





TLV2324I, TLV2324Y LinCMOSTM LOW-VOLTAGE LOW-POWER QUAD OPERATIONAL AMPLIFIERS SLOS111 - MAY 1992






TLV2324I, TLV2324Y LinCMOS™ LOW-VOLTAGE LOW-POWER QUAD OPERATIONAL AMPLIFIERS

SLOS111 - MAY 1992








TLV2324I, TLV2324Y LinCMOS™ LOW-VOLTAGE LOW-POWER QUAD OPERATIONAL AMPLIFIERS

SLOS111 - MAY 1992



TLV2324I, TLV2324Y LinCMOS™ LOW-VOLTAGE LOW-POWER **QUAD OPERATIONAL AMPLIFIERS** SLOS111 - MAY 1992

TYPICAL CHARACTERISTICS

,




Figure 20


75

100 125




100 125

TLV2324I, TLV2324Y LinCMOSTM LOW-VOLTAGE LOW-POWER QUAD OPERATIONAL AMPLIFIERS SLOS111 - MAY 1992




TYPICAL CHARACTERISTICS



UNITY-GAIN BANDWIDTH



TLV2324I, TLV2324Y LinCMOS™ LOW-VOLTAGE LOW-POWER QUAD OPERATIONAL AMPLIFIERS









Figure 25




TLV2324I, TLV2324Y LinCMOS[™] LOW-VOLTAGE LOW-POWER QUAD OPERATIONAL AMPLIFIERS SLOS111 - MAY 1992

TYPICAL CHARACTERISTICS















STRUMENTS H P POST OFFICE BOX 655303
 DALLAS, TEXAS 75265

TLV2324I, TLV2324Y LinCMOS™ LOW-VOLTAGE LOW-POWER QUAD OPERATIONAL AMPLIFIERS


PARAMETER MEASUREMENT INFORMATION

single-supply versus split-supply test circuits


Because the TLV2324 is optimized for single-supply operation, circuit configurations used for the various tests often present some inconvenience since the input signal, in many cases, must be offset from ground. This inconvenience can be avoided by testing the device with split supplies and the output load tied to the negative rail. A comparison of single-supply versus split-supply test circuits is shown below. The use of either circuit gives the same result.





(a) SINGLE SUPPLY













(a) SINGLE SUPPLY









TLV2324I, TLV2324Y LinCMOS™ LOW-VOLTAGE LOW-POWER QUAD OPERATIONAL AMPLIFIERS

SLOS111 - MAY 1992

PARAMETER MEASUREMENT INFORMATION

input bias current

Because of the high input impedance of the TLV2324 operational amplifier, attempts to measure the input bias current can result in erroneous readings. The bias current at normal ambient temperature is typically less than 1 pA, a value that is easily exceeded by leakages on the test socket. Two suggestions are offered to avoid erroneous measurements:

- Isolate the device from other potential leakage sources. Use a grounded shield around and between the device inputs (see Figure 33). Leakages that would otherwise flow to the inputs are shunted away.
- Compensate for the leakage of the test socket by actually performing an input bias current test (using a
 picoammeter) with no device in the test socket. The actual input bias current can then be calculated by
 subtracting the open-socket leakage readings from the readings obtained with a device in the test
 socket.

Many automatic testers as well as some bench-top operational amplifier testers use the servo-loop technique with a resistor in series with the device input to measure the input bias current (the voltage drop across the series resistor is measured and the bias current is calculated). This method requires that a device be inserted into a test socket to obtain a correct reading; therefore, an open-socket reading is not feasible using this method.




Figure 33. Isolation Metal Around Device Inputs (N Package)

low-level output voltage

To obtain low-level supply-voltage operation, some compromise is necessary in the input stage. This compromise results in the device low-level output voltage being dependent on both the common-mode input voltage level as well as the differential input voltage level. When attempting to correlate low-level output readings with those quoted in the electrical specifications, these two conditions should be observed. If conditions other than these are to be used, refer to the Typical Characteristics section of this data sheet.

input offset voltage temperature coefficient

Erroneous readings often result from attempts to measure temperature coefficient of input offset voltage. This parameter is actually a calculation using input offset voltage measurements obtained at two different temperatures. When one (or both) of the temperatures is below freezing, moisture can collect on both the device and the test socket. This moisture results in leakage and contact resistance which can cause erroneous input offset voltage readings. The isolation techniques previously mentioned have no effect on the leakage since the moisture also covers the isolation metal itself, thereby rendering it useless. These measurements should be performed at temperatures above freezing to minimize error.

full-power response

Full-power response, the frequency above which the operational amplifier slew rate limits the output voltage swing, is often specified two ways: full-linear response and full-peak response. The full-linear response is



PARAMETER MEASUREMENT INFORMATION

generally measured by monitoring the distortion level of the output while increasing the frequency of a sinusoidal input signal until the maximum frequency is found above which the output contains significant distortion. The full-peak response is defined as the maximum output frequency, without regard to distortion, above which full peak-to-peak output swing cannot be maintained.

Because there is no industry-wide accepted value for significant distortion, the full-peak response is specified in this data sheet and is measured using the circuit of Figure 30. The initial setup involves the use of a sinusoidal input to determine the maximum peak-to-peak output of the device (the amplitude of the sinusoidal wave is increased until clipping occurs). The sinusoidal wave is then replaced with a square wave of the same amplitude. The frequency is then increased until the maximum peak-to-peak output can no longer be maintained (Figure 34). A square wave is used to allow a more accurate determination of the point at which the maximum peak-to-peak output is reached.




Figure 34. Full-Power-Response Output Signal

test time


Inadequate test time is a frequent problem, especially when testing CMOS devices in a high-volume, short-test-time environment. Internal capacitances are inherently higher in CMOS than in bipolar and BiFET devices and require longer test times than their bipolar and BiFET counterparts. The problem becomes more pronounced with reduced supply levels and lower temperatures.

APPLICATION INFORMATION

single-supply operation

While the TLV2324 performs well using dualpower supplies (also called balanced or split supplies), the design is optimized for singlesupply operation. This includes an input commonmode voltage range that encompasses ground as well as an output voltage range that pulls down to ground. The supply voltage range extends down to 2 V, thus allowing operation with supply levels commonly available for TTL and HCMOS.

Many single-supply applications require that a voltage be applied to one input to establish a reference level that is above ground. This virtual ground can be generated using two large resistors, but a preferred technique is to use a virtual-ground generator such as the TLE2426. The TLE2426 supplies an accurate voltage equal to $V_{DD}/2$, while consuming very little power and is suitable for supply voltages of greater than 4 V.








TLV2324I, TLV2324Y LinCMOSTM LOW-VOLTAGE LOW-POWER QUAD OPERATIONAL AMPLIFIERS SLOS111 - MAY 1992

APPLICATION INFORMATION

single-supply operation (continued)

The TLV2324 works well in conjunction with digital logic; however, when powering both linear devices and digital logic from the same power supply, the following precautions are recommended:

- Power the linear devices from separate bypassed supply lines (see Figure 36); otherwise, the linear device supply rails can fluctuate due to voltage drops caused by high switching currents in the digital logic.
- Use proper bypass techniques to reduce the probability of noise-induced errors. Single capacitive decoupling is often adequate; however, RC decoupling may be necessary in high-frequency applications.



(b) SEPARATE-BYPASSED SUPPLY RAILS (PREFERRED)



input characteristics

The TLV2324 is specified with a minimum and a maximum input voltage that, if exceeded at either input, could cause the device to malfunction. Exceeding this specified range is a common problem, especially in single-supply operation. Note that the lower range limit includes the negative rail, while the upper range limit is specified at $V_{DD} - 1$ V at $T_A = 25^{\circ}$ C and at $V_{DD} - 1.2$ V at all other temperatures.

The use of the polysilicon-gate process and the careful input circuit design gives the TLV2324 very good input offset voltage drift characteristics relative to conventional metal-gate processes. Offset voltage drift in CMOS devices is highly influenced by threshold voltage shifts caused by polarization of the phosphorus dopant implanted in the oxide. Placing the phosphorus dopant in a conductor (such as a polysilicon gate) alleviates the polarization problem, thus reducing threshold voltage shifts by more than an order of magnitude. The offset voltage drift with time has been calculated to be typically 0.1 µV/month, including the first month of operation.

Because of the extremely high input impedance and resulting low bias-current requirements, the TLV2324 is well suited for low-level signal processing; however, leakage currents on printed-circuit boards and sockets can easily exceed bias-current requirements and cause a degradation in device performance. It is good practice to include guard rings around inputs (similar to those of Figure 33 in the Parameter Measurement Information section). These guards should be driven from a low-impedance source at the same voltage level as the common-mode input (see Figure 37).

The inputs of any unused amplifiers should be tied to ground to avoid possible oscillation.



TLV2324I, TLV2324Y LinCMOS™ LOW-VOLTAGE LOW-POWER QUAD OPERATIONAL AMPLIFIERS SLOS111 - MAY 1992

APPLICATION INFORMATION

input characteristics (continued)




Figure 37. Guard-Ring Schemes

noise performance

The noise specifications in operational amplifier circuits are greatly dependent on the current in the first-stage differential amplifier. The low input bias current requirements of the TLV2324 results in a very low noise current, which is insignificant in most applications. This feature makes the device especially favorable over bipolar devices when using values of circuit impedance greater than 50 k Ω , since bipolar devices exhibit greater noise currents.

feedback

Operational amplifier circuits nearly always employ feedback, and since feedback is the first prerequisite for oscillation, caution is appropriate. Most oscillation problems result from driving capacitive loads and ignoring stray input capacitance. A small-value capacitor connected in parallel with the feedback resistor is an effective remedy (see Figure 38). The value of this capacitor is optimized empirically.




Figure 38. Compensation for Input Capacitance

electrostatic-discharge protection

The TLV2324 incorporates an internal electrostatic-discharge (ESD)-protection circuit that

prevents functional failures at voltages up to 2000 V as tested under MIL-STD-883C, Method 3015.2. Care should be exercised, however, when handling these devices as exposure to ESD may result in the degradation of the device parametric performance. The protection circuit also causes the input bias currents to be temperature dependent and have the characteristics of a reverse-biased diode.

latch-up

Because CMOS devices are susceptible to latch-up due to their inherent parasitic thyristors, the TLV2324 inputs and outputs are designed to withstand -100-mA surge currents without sustaining latch-up; however,



TLV2324I, TLV2324Y LinCMOSTM LOW-VOLTAGE LOW-POWER QUAD OPERATIONAL AMPLIFIERS SLOS111 - MAY 1992

APPLICATION INFORMATION

techniques should be used to reduce the chance of latch-up whenever possible. Internal protection diodes should not by design be forward biased. Applied input and output voltage should not exceed the supply voltage by more than 300 mV. Care should be exercised when using capacitive coupling on pulse generators. Supply transients should be shunted by the use of decoupling capacitors (0.1 µF typical) located across the supply rail as close to the device as possible.

The current path established if latch-up occurs is usually between the positive supply rail and ground and can be triggered by surges on the supply lines and/or voltages on either the output or inputs that exceed the supply voltage. Once latch-up occurs, the current flow is limited only by the impedance of the power supply and the forward resistance of the parasitic thyristor and usually results in the destruction of the device. The chance of latch-up occurring increases with the increasing temperature and supply voltages.

output characteristics

The output stage of the TLV2324 is designed to sink and source relatively high amounts of current (see Typical Characteristics). If the output is subjected to a short-circuit condition, this highcurrent capability can cause device damage under certain conditions. Output current capability increases with supply voltage.

Although the TLV2324 possesses excellent high-level output voltage and current capability, methods are available for boosting this capability if needed. The simplest method involves the use of a pullup resistor (Rp) connected from the output to the positive supply rail (see Figure 39). There are two disadvantages to the use of this circuit. First, the NMOS pulldown transistor N4 (see equivalent schematic) must sink a comparatively large amount of current. In this circuit, N4 behaves like a linear resistor with an on resistance between approximately 60Ω and 180Ω , depending on how hard the operational amplifier input is driven. With very low values of Rp, a voltage offset from 0 V at the output occurs. Secondly, pullup resistor Rp acts as a drain load to N4 and the gain of the operational amplifier is reduced at output voltage levels where N5 is not supplying the output current.




Figure 39. Resistive Pullup to Increase VOH




Figure 40. Test Circuit for Output Characteristics

All operating characteristics of the TLV2324 are measured using a 20-pF load. The device drives higher capacitive loads; however, as output load capacitance increases, the resulting response pole occurs at lower frequencies thereby causing ringing, peaking, or even oscillation (see Figure 41). In many cases, adding some compensation in the form of a series resistor in the feedback loop alleviates the problem.



TLV2324I, TLV2324Y LinCMOS™ LOW-VOLTAGE LOW-POWER QUAD OPERATIONAL AMPLIFIERS SLOS111 - MAY 1992

APPLICATION INFORMATION

output characteristics (continued)




Figure 41. Effect of Capacitive Loads






- Wide Range of Supply Voltages Over Specified Temperature Range: T_A = -40°C to 85°C . . . 2 V to 8 V
- Fully Characterized at 3 V and 5 V
- Single-Supply Operation
- Common-Mode Input-Voltage Range Extends Below the Negative Rail and up to V_{DD} -1 V at T_A = 25°C
- Output Voltage Range Includes Negative Rail
- High Input Impedance ... 10¹² Ω Typical
- ESD-Protection Circuitry
- Designed-In Latch-Up Immunity

description

The TLV2332 dual operational amplifier is one of a family of devices that has been specifically designed for use in low-voltage single-supply applications. Unlike the TLV2322 which is optimized for ultra-low power, the TLV2332 is



designed to provide a combination of low power and good ac performance. Each amplifier is fully functional down to a minimum supply voltage of 2 V, is fully characterized, tested, and specified at both 3-V and 5-V power supplies. The common-mode input-voltage range includes the negative rail and extends to within 1 V of the positive rail.

Having a maximum supply current of only 310 µA per amplifier over full temperature range, the TVL2332 devices offer a combination of good ac performance and microampere supply currents. From a 3-V power supply, the amplifier's typical slew rate is 0.38 V/µs and its bandwidth is 300 kHz. These amplifiers offer a level of ac performance greater than that of many other devices operating at comparable power levels. The TLV2332 operational amplifiers are especially well suited for use in low-current or battery-powered applications.

Low-voltage and low-power operation has been made possible by using the Texas Instruments silicon-gate LinCMOS™ technology. The LinCMOS process also features extremely high input impedance and ultra-low bias currents making these amplifiers ideal for interfacing to high-impedance sources such as sensor circuits or filter applications.

To facilitate the design of small portable equipment, the TLV2332 is made available in a wide range of package options, including the small-outline and thin-shrink small-outline package (TSSOP). The TSSOP package has significantly reduced dimensions compared to a standard surface-mount package. Its maximum height of only 1.1 mm makes it particularly attractive when space is critical.

		F	ACKAGED DE	VICES	01110
TA	V _{IO} max AT 25°C	SMALL OUTLINE (D)	PLASTIC DIP (P)	TSSOP (PW)	CHIP FORM (Y)
-40°C to 85°C	9 mV	TLV2332ID	TLV2332IP	TLV2332IPWLE	TLV2332Y

AVAILABLE OPTIONS

The D package is available taped and reeled. Add R suffix to the device type (e.g., TLV2332IDR). The PW package is only available left-end taped and reeled (e.g., TLV2332IPWLE).

LinCMOS™ is a trademark of Texas Instruments Incorporated.


PRODUCTION DATA information is current as of publication data. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1992, Texas Instruments Incorporated


description (continued)

The device inputs and outputs are designed to withstand –100-mA currents without sustaining latch-up. The TLV2332 incorporates internal ESD-protection circuits that prevents functional failures at voltages up to 2000 V as tested under MIL-STD 883C, Method 3015.2; however, care should be exercised in handling these devices as exposure to ESD may result in the degradation of the device parametric performance.




TLV2332Y chip information

This chip, when properly assembled, display characteristics similar to the TLV2332I. Thermal compression or ultrasonic bonding may be used on the doped aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.





SLOS112 - MAY 1992



ESD, bias, and trim circuitry



absolute maximum ratings over operating free-air temperature (unless otherwise noted)[†]

Supply voltage, V _{DD} (see Note 1)	
Differential input voltage, VID (see Note 2)	V _D +
Input voltage range, V ₁ (any input)	
Input current, I	±5 mÃ
Output current, IO	±30 mA
Duration of short-circuit current at (or below) $T_A = 25^{\circ}C$ (see Note 3)	unlimited
Continuous total dissipation	See Dissipation Rating Table
Operating free-air temperature range, TA	
Storage temperature range	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D, P, or P	W package 260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to network ground.
 - 2. Differential voltages are at the noninverting input with respect to the inverting input.
 - The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded (see application section).

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE $T_A = 25^{\circ}C$	T _A = 85°C POWER RATING
D	725 mW	5.8 mW/°C	377 mW
Р	1000 mW	8.0 mW/°C	520 mW
PW	525 mW	4.2 mW/°C	273 mW

recommended operating conditions

		MIN	MAX	UNIT
Supply voltage, VDD		2	8	V
Common mode institueltage Vie	V _{DD} = 3 V	-0.2	1.8	. M
Common-mode input voltage, V _{IC}	$V_{DD} = 5 V$	-0.2	3.8	v
Operating free-air temperature, TA		-40	85	°C



SLOS112 - MAY 1992

				TLV2332I						
	PARAMETER	TEST CONDITIONS	TAT	V _{DD} = 3 V			V _{DD} = 5 V			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
Vio	Input offset voltage	V _O = 1 V, V _{IC} = 1 V,	25°C		0.6	9		1.1	9	mV
۷Ю	niput onset voltage	R _S = 50 Ω, R _L = 100 kΩ	Full range			11			11	iiiv
αVIO	Average temperature coefficient of input offset voltage		25°C to 85°C		1			1.7		μV/°C
lie.	O Input offset current (see Note 4)	V _O = 1 V,	25°C		0.1			0.1		pА
10		VIC = 1 V	85°C		22	1000		24	1000	pΑ
Iв	Input bias current (see Note 4)	V _O = 1 V,	25°C		0.6			0.6		pА
-1B		VIC = 1 V	85°C		175	2000		200	2000	рл
	Common-mode input		25°C	-0.2 to 2	-0.3 to 2.3		-0.2 to 4	-0.3 to 4.2		V
VICR	voltage range (see Note 5)		Full range	-0.2 to 1.8			-0.2 to 3.8		a de la compañía de la	v
		V _{IC} = 1 V,	25°C	1.75	1.9		3.2	3.9		
VOH	High-level output voltage	V _{ID} = 100 mV, I _{OH} = -1 mA	Full range	1.7			3		, î	· V
	Low-level output voltage	$V_{IC} = 1 V,$ $V_{ID} = -100 \text{ mV},$	25°C		115	150		95	150	mV
VOL	Low-level output voltage	$I_{OL} = 1 \text{ mA}$	Full range			190			190	anv
A. (5	Large-signal differential	V _{IC} = 1 V, R _I = 100 kΩ,	25°C	25	83	4	25	170		V/m
AVD	voltage amplification	See Note 6	Full range	15			15			V/III
CMRR	Common-mode rejection ratio	V _O = 1 V, V _{IC} = V _{ICR} min,	25°C	65	92		65	91		dB
		$R_{S} = 50 \Omega$	Full range	60			60			ub
SVR	Supply-voltage rejection ratio	$V_{IC} = 1 V, V_{O} = 1 V,$	25°C	70	94		70	94		dB
- О И П	(ΔV _{DD} /ΔV _{IO})	R _S = 50 Ω	Full range	65			65			
DD	Supply current	$V_{O} = 1 V, V_{IC} = 1 V,$	25°C		160	500		210	560	μA
00	carbon contour	No load	Full range			620			800	

electrical characteristics at specified free-air temperature

[†] Full range is -40°C to 85°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA are determined mathematically.
5. This range also applies to each input individually.
6. At V_{DD} = 5 V, V_O = 0.25 V to 2 V; at V_{DD} = 3 V, V_O = 0.5 V to 1.5 V.



SLOS112 - MAY 1992

operating characteristics at specified free-air temperature, V_{DD} = 3 V

		PARAMETER TEST CONDITION		_	TLV2332I			T
	PARAMETER	TESTC	ONDITIONS	TA	MIN	TYP	MAX	UNIT
00	0 1	$V_{IC} = 1 V$,	V _{I(PP)} = 1 V, C _i = 20 pF,	25°C		0.38	· ·	
SR Sle	Slew rate at unity gain	$R_L = 100 k\Omega$, See Figure 30	Ο[= 20 μΓ,	85°C		0.29		V/µs
vn	Equivalent input noise voltage	f =1 kHz, See Figure 31	R _S = 100 Ω,	25°C		32		nV/√Hz
		Vo = Voh,	CL = 20 pF,	25°C		34		- kHz
BOM	Maximum output swing bandwidth	R _L = 100 kΩ,	See Figure 30	85°C	1	32		
n.		$V_{l} = 10 \text{ mV}, C_{l} = 20 \text{ pF},$	CL = 20 pF,	25°C		300		kHz
B1 .	Unity-gain bandwidth	RL = 100 kΩ,	See Figure 32	85°C		235		
		VI = 10 mV,	f = B ₁ ,	-40°C		42°		
φm	Phase margin	CL = 20 pF,	RL = 100 kΩ,	25°C		39°]
		See Figure 32		85°C		36°		1

operating characteristics at specified free-air temperature, V_{DD} = 5 V

				_	Т	LV23321		
	PARAMETER	TEST C	TA	MIN	MIN TYP MAX		UNIT	
		$V_{IC} = 1 V_{i}$	V 4V	25°C		0.43		
SR Slew rate at unity gain		$R_{\rm L} = 100 \rm k\Omega$,	VI(PP) = 1 V	85°C		0.35	4	V/µs
SH	Siew rate at unity gain	C _L = 20 pF,	Numeric O.F.V	25°C		0.40	1943	V/µs
		See Figure 30	V _{I(PP)} = 2.5 V	85°C	1.20	0.32		
Vn	Equivalent input noise voltage	f ≕1 kHz, See Figure 31	R _S = 100 Ω,	25°C		32		nV/√Hz
		Vo = Voh,	Ci = 20 pF,	25°C		55	•1.55 m	kHz
BOM	Maximum output swing bandwidth	R _L = 100 kΩ,	See Figure 30	85°C		45		KHZ
		VI = 10 mV,	C _I = 20 pF,	25°C		525		
B ₁	Unity-gain bandwidth	RL = 100 kΩ,	See Figure 32	85°C	1	370		kHz
		VI = 10 mV,	f = B ₁ ,	-40°C		43°		
¢m	Phase margin	C _L = 20 pF,	RL = 100 kΩ,	25°C		40°		
		See Figure 32		85°C		38°		



SLOS112 - MAY 1992

						TLV2	332Y			
PARAMETER		TEST CONDITIONS		V _{DD} = 3 V			V _{DD} = 5 V			
				MIN TYP		MAX	MIN	TYP	MAX	
VIO	Input offset voltage	$V_{O} = 1 V,$ R _S = 50 Ω ,	V _{IC} = 1 V, R _L = 100 kΩ		0.6	9		1.1	9	mV
10	Input offset current (see Note 4)	V _O = 1 V,	$V_{IC} = 1 V$		0.1			0.1		pА
Iв	Input bias current (see Note 4)	V _O = 1 V,	V _{IC} = 1 V		0.6			0.6		pА
VICR	Common-mode input voltage range (see Note 5)			-0.2 to 2	-0.3 to 2.3		-0.2 to 4	-0.3 to 4.2		v
VOH	High-level output voltage	V _{IC} = 1 V, I _{OH} = -1 mA	V _{ID} = 100 mV,	1.75	1.9		3.2	3.9		v
VOL	Low-level output voltage	$V_{IC} = 1 V,$ $I_{OL} = 1 mA$	V _{ID} = 100 mV,		115	150		95	150	mV
AVD	Large-signal differential voltage amplification	V _{IC} = 1 V, See Note 6	RL = 100 kΩ,	25	83		25	170		V/mV
CMRR	Common-mode rejection ratio	V _O = 1 V, R _S = 50 Ω	$V_{IC} = V_{ICR} \min$,	65	92		65	91		dB
^k SVR	Supply-voltage rejection ratio $(\Delta V_{DD}/\Delta V_{ID})$	$V_{O} = 1 V,$ R _S = 50 Ω	V _{IC} = 1 V,	70	94		70	94		dB
IDD	Supply current	V _O = 1 V, No load	V _{IC} = 1 V,		160	500		210	560	μA

electrical characteristics. $T_A = 25^{\circ}C$

NOTES: 4. The typical values of input bias current and input offset current below 5 pA are determined mathematically.
5. This range also applies to each input individually.
6. At V_{DD} = 5 V, V_O = 0.25 V to 2 V; at V_{DD} = 3 V, V_O = 0.5 V to 1.5 V.




TYPICAL CHARACTERISTICS


			FIGURE
Vio	Input offset voltage	Distribution	1, 2
αVIO	Input offset voltage temperature coefficient	Distribution	3, 4
		vs Output current	5
/он	High-level output voltage	vs Supply voltage	6
		vs Temperature	7
		vs Common-mode input voltage	8
N.	Low lovel output veltage	vs Temperature	9, 11
VOL	Low-level output voltage	vs Differential input voltage	10
	$= \frac{1}{2} \left(\frac{1}{2} - \frac{1}{2} \right) \left(\frac{1}{2} - \frac{1}{$	vs Low-level output current	12
Avd		vs Supply voltage	13
AVD	Large-signal differential voltage amplification	vs Temperature	14
IB /IO	Input bias and offset currents	vs Temperature	15
VIC	Common-mode input voltage	vs Supply voltage	16
	Standy automat	vs Supply voltage	17
DD	Supply current	vs Temperature	18
SR	Slow rote	vs Supply voltage	19
30	Slew rate	vs Temperature	20
VO(PP)	Maximum peak-to-peak output voltage	vs Frequency	21
		vs Temperature	22
B ₁	Unity-gain bandwidth	vs Supply voltage	23
AVD	Large-signal differential voltage amplification and phase shift	vs Frequency	24, 25
		vs Supply voltage	26
۹m	Phase margin	vs Temperature	27
		vs Load capacitance	28
Vn	Equivalent input noise voltage	vs Frequency	29
	Phase shift	vs Frequency	24, 25

Table of Graphs























SLOS112 - MAY 1992







SLOS112 - MAY 1992



TYPICAL CHARACTERISTICS

UNITY-GAIN BANDWIDTH vs SUPPLY VOLTAGE





Figure 23











Figure 25





TYPICAL CHARACTERISTICS



PHASE MARGIN







Figure 28






Figure 29




LinCMOS™ LOW-VOLTAGE MEDIUM-POWER DUAL OPERATIONAL AMPLIFIERS

SLOS112 - MAY 1992


PARAMETER MEASUREMENT INFORMATION

single-supply versus split-supply test circuits


Because the TLV2332 is optimized for single-supply operation, circuit configurations used for the various tests often present some inconvenience since the input signal, in many cases, must be offset from ground. This inconvenience can be avoided by testing the device with split supplies and the output load tied to the negative rail. A comparison of single-supply versus split-supply test circuits is shown below. The use of either circuit gives the same result.





(a) SINGLE SUPPLY












(b) SPLIT SUPPLY











SLOS112 - MAY 1992

PARAMETER MEASUREMENT INFORMATION

input bias current

Because of the high input impedance of the TLV2332 operational amplifier, attempts to measure the input bias current can result in erroneous readings. The bias current at normal ambient temperature is typically less than 1 pA, a value that is easily exceeded by leakages on the test socket. Two suggestions are offered to avoid erroneous measurements:

- Isolate the device from other potential leakage sources. Use a grounded shield around and between the device inputs (see Figure 33). Leakages that would otherwise flow to the inputs are shunted away.
- Compensate for the leakage of the test socket by actually performing an input bias current test (using a
 picoammeter) with no device in the test socket. The actual input bias current can then be calculated by
 subtracting the open-socket leakage readings from the readings obtained with a device in the test
 socket.

Many automatic testers as well as some bench-top operational amplifier testers use the servo-loop technique with a resistor in series with the device input to measure the input bias current (the voltage drop across the series resistor is measured and the bias current is calculated). This method requires that a device be inserted into a test socket to obtain a correct reading; therefore, an open-socket reading is not feasible using this method.




Figure 33. Isolation Metal Around Device Inputs (P Package)

low-level output voltage

To obtain low-level supply-voltage operation, some compromise is necessary in the input stage. This compromise results in the device low-level output voltage being dependent on both the common-mode input voltage level as well as the differential input voltage level. When attempting to correlate low-level output readings with those quoted in the electrical specifications, these two conditions should be observed. If conditions other than these are to be used, please refer to the Typical Characteristics section of this data sheet.

input offset voltage temperature coefficient

Erroneous readings often result from attempts to measure temperature coefficient of input offset voltage. This parameter is actually a calculation using input offset voltage measurements obtained at two different temperatures. When one (or both) of the temperatures is below freezing, moisture can collect on both the device and the test socket. This moisture results in leakage and contact resistance which can cause erroneous input offset voltage readings. The isolation techniques previously mentioned have no effect on the leakage since the moisture also covers the isolation metal itself, thereby rendering it useless. These measurements should be performed at temperatures above freezing to minimize error.

full-power response

Full-power response, the frequency above which the operational amplifier slew rate limits the output voltage swing, is often specified two ways: full-linear response and full-peak response. The full-linear response is



PARAMETER MEASUREMENT INFORMATION

generally measured by monitoring the distortion level of the output while increasing the frequency of a sinusoidal input signal until the maximum frequency is found above which the output contains significant distortion. The full-peak response is defined as the maximum output frequency, without regard to distortion, above which full peak-to-peak output swing cannot be maintained.

Because there is no industry-wide accepted value for significant distortion, the full-peak response is specified in this data sheet and is measured using the circuit of Figure 30. The initial setup involves the use of a sinusoidal input to determine the maximum peak-to-peak output of the device (the amplitude of the sinusoidal wave is increased until clipping occurs). The sinusoidal wave is then replaced with a square wave of the same amplitude. The frequency is then increased until the maximum peak-to-peak output can no longer be maintained (Figure 34). A square wave is used to allow a more accurate determination of the point at which the maximum peak-to-peak output is reached.




Figure 34. Full-Power-Response Output Signal

test time


Inadequate test time is a frequent problem, especially when testing CMOS devices in a high-volume, short-test-time environment. Internal capacitances are inherently higher in CMOS than in bipolar and BiFET devices and require longer test times than their bipolar and BiFET counterparts. The problem becomes more pronounced with reduced supply levels and lower temperatures.

APPLICATION INFORMATION

single-supply operation

While the TLV2332 performs well using dualpower supplies (also called balanced or split supplies), the design is optimized for singlesupply operation. This includes an input commonmode voltage range that encompasses ground as well as an output voltage range that pulls down to ground. The supply voltage range extends down to 2 V, thus allowing operation with supply levels commonly available for TTL and HCMOS.

Many single-supply applications require that a voltage be applied to one input to establish a reference level that is above ground. This virtual ground can be generated using two large resistors, but a preferred technique is to use a virtual-ground generator such as the TLE2426. The TLE2426 supplies an accurate voltage equal to $V_{DD}/2$, while consuming very little power and is suitable for supply voltages of greater than 4 V.








SLOS112 - MAY 1992

APPLICATION INFORMATION

single-supply operation (continued)

The TLV2332 works well in conjunction with digital logic; however, when powering both linear devices and digital logic from the same power supply, the following precautions are recommended:

- Power the linear devices from separate bypassed supply lines (see Figure 36); otherwise, the linear device supply rails can fluctuate due to voltage drops caused by high switching currents in the digital logic.
- Use proper bypass techniques to reduce the probability of noise-induced errors. Single capacitive
 decoupling is often adequate; however, RC decoupling may be necessary in high-frequency
 applications.



(b) SEPARATE-BYPASSED SUPPLY RAILS (PREFERRED)

Figure 36. Common Versus Separate Supply Rails

input characteristics

The TLV2332 is specified with a minimum and a maximum input voltage that, if exceeded at either input, could cause the device to malfunction. Exceeding this specified range is a common problem, especially in single-supply operation. Note that the lower the range limit includes the negative rail, while the upper range limit is specified at $V_{DD} - 1$ V at $T_A = 25^{\circ}$ C and at $V_{DD} - 1.2$ V at all other temperatures.

The use of the polysilicon-gate process and the careful input circuit design gives the TLV2332 very good input offset voltage drift characteristics relative to conventional metal-gate processes. Offset voltage drift in CMOS devices is highly influenced by threshold voltage shifts caused by polarization of the phosphorus dopant implanted in the oxide. Placing the phosphorus dopant in a conductor (such as a polysilicon gate) alleviates the polarization problem, thus reducing threshold voltage shifts by more than an order of magnitude. The offset voltage drift with time has been calculated to be typically 0.1 μ V/month, including the first month of operation.


Because of the extremely high input impedance and resulting low bias-current requirements, the TLV2332 is well suited for low-level signal processing; however, leakage currents on printed-circuit boards and sockets can easily exceed bias-current requirements and cause a degradation in device performance. It is good practice to include guard rings around inputs (similar to those of Figure 33 in the Parameter Measurement Information section). These guards should be driven from a low-impedance source at the same voltage level as the common-mode input (see Figure 37).

The inputs of any unused amplifiers should be tied to ground to avoid possible oscillation.



APPLICATION INFORMATION

input characteristics (continued)






noise performance

The noise specifications in operational amplifiers circuits are greatly dependent on the current in the first-stage differential amplifier. The low input bias current requirements of the TLV2332 results in a very low noise current, which is insignificant in most applications. This feature makes the device especially favorable over bipolar devices when using values of circuit impedance greater than 50 k Ω , since bipolar devices exhibit greater noise currents.

feedback

Operational amplifiers circuits nearly always employ feedback, and since feedback is the first prerequisite for oscillation, caution is appropriate. Most oscillation problems result from driving capacitive loads and ignoring stray input capacitance. A small-value capacitor connected in parallel with the feedback resistor is an effective remedy (see Figure 38). The value of this capacitor is optimized empirically.



electrostatic-discharge protection



The TLV2332 incorporates an internal electrostatic-discharge (ESD)-protection circuit that prevents functional failures at voltages up to

2000 V as tested under MIL-STD-883C. Method 3015.2. Care should be exercised, however, when handling these devices as exposure to ESD may result in the degradation of the device parametric performance. The protection circuit also causes the input bias currents to be temperature dependent and have the characteristics of a reverse-biased diode.

latch-up

Because CMOS devices are susceptible to latch-up due to their inherent parasitic thyristors, the TLV2332 inputs and outputs are designed to withstand -100-mA surge currents without sustaining latch-up; however,



APPLICATION INFORMATION

techniques should be used to reduce the chance of latch-up whenever possible. Internal protection diodes should not by design be forward biased. Applied input and output voltage should not exceed the supply voltage by more than 300 mV. Care should be exercised when using capacitive coupling on pulse generators. Supply transients should be shunted by the use of decoupling capacitors (0.1 µF typical) located across the supply rails as close to the device as possible.

The current path established if latch-up occurs is usually between the positive supply rail and ground and can be triggered by surges on the supply lines and/or voltages on either the output or inputs that exceed the supply voltage. Once latch-up occurs, the current flow is limited only by the impedance of the power supply and the forward resistance of the parasitic thyristor and usually results in the destruction of the device. The chance of latch-up occurring increases with increasing temperature and supply voltages?

output characteristics

The output stage of the TLV2332 is designed to sink and source relatively high amounts of current (see Typical Characteristics). If the output is subjected to a short-circuit condition, this highcurrent capability can cause device damage under certain conditions. Output current capability increases with supply voltage.

Although the TLV2332 possesses excellent high-level output voltage and current capability. methods are available for boosting this capability if needed. The simplest method involves the use of a pullup resistor (RP) connected from the output to the positive supply rail (see Figure 39). There are two disadvantages to the use of this circuit. First, the NMOS pulldown transistor N4 (see equivalent schematic) must sink a comparatively large amount of current. In this circuit, N4 behaves like a linear resistor with an on resistance between approximately 60Ω and 180Ω , depending on how hard the operational amplifier input is driven. With very low values of Rp, a voltage offset from 0 V at the output occurs. Secondly, pullup resistor R_P acts as a drain load to N4 and the gain of the operational amplifier is reduced at output voltage levels where N5 is not supplying the output current.




Figure 39. Resistive Pullup to Increase VOH




Figure 40. Test Circuit for Output Characteristics

All operating characteristics of the TLV2332 are measured using a 20-pF load. The device drives higher capacitive loads; however, as output load capacitance increases, the resulting response pole occurs at lower frequencies thereby causing ringing, peaking, or even oscillation (see Figure 41). In many cases, adding some compensation in the form of a series resistor in the feedback loop alleviates the problem.



APPLICATION INFORMATION



(a) $C_L = 20 \text{ pF}$, $R_L = \text{NO LOAD}$

output characteristics (continued)






Figure 41. Effect of Capacitive Loads






- Wide Range of Supply Voltages Over Specified Temperature Range: T_A = −40°C to 85°C . . . 2 V to 8 V
- Fully Characterized at 3 V and 5 V
- Single-Supply Operation
- Common-Mode Input-Voltage Range Extends Below the Negative Rail and up to V_{DD} –1 V at T_A = 25°C
- Output Voltage Range Includes Negative Rail
- High Input Impedance ... 10¹² Ω Typical
- ESD-Protection Circuitry
- Designed-In Latch-Up Immunity

description

The TLV2344 quad operational amplifier is one of a family of devices that has been specifically designed for use in low-voltage, single-supply applications. Unlike the TLV2324 which is optimized for ultra-low power, the TLV2334 is designed to provide a combination of low power and good ac performance. Each amplifier is fully functional down to a minimum supply voltage of 2 V and is fully characterized, tested, and specified at both 3-V and 5-V power supplies over a temperature range of -40° C to 85° C. The common-mode input voltage range includes the negative rail and extends to within 1 V of the positive rail.

Having a maximum supply current of only $300 \ \mu A$ per amplifier over full temperature range, the TLV2334 devices offer a combination of good ac performance and microampere supply currents. From a 3-V power supply, the amplifier's typical slew rate is 0.38 V/ μ s and its bandwidth is 300 kHz. These amplifiers offer a level of ac performance greater than that of many other devices operating at comparable power levels.

The TLV2334 operational amplifiers are especially well suited for use in low current or battery-powered applications.



AVAILABLE OPTIONS

Differential Voltage Amplification

-Signal I

– Large

AVD

		P	ACKAGED DE	VICES	CHIP
TA	V _{IO} max AT 25°C	SMALL OUTLINE (D)	PLASTIC DIP (N)	TSSOP (PW)	FORM (Y)
-40°C to 85°C	10 mV	TLV2334ID	TLV2334IN	TLV2334IPWLE	TLV2334Y

The D package is available taped and reeled. Add R suffix to the device type (e.g., TLV2334IDR). The PW package is only available left-end taped and reeled (e.g., TLV2334IPWLE).

LinCMOS™ is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1992, Texas Instruments Incorporated

description (continued)


Low-voltage and low-power operation has been made possible by using the Texas Instruments silicon-gate LinCMOS technology. The LinCMOS process also features extremely high input impedance and ultra-low input bias currents making them ideal for interfacing to high-impedance sources such as in sensor circuits or filter applications.

To facilitate the design of small portable equipment, the TLV2334 is made available in a wide range of package options, including the small-outline and thin-shrink small-outline packages (TSSOP). The TSSOP package has significantly reduced dimensions compared to a standard surface-mount package. Its maximum height of only 1.1 mm makes it particularly attractive when space is critical.

The device inputs and outputs are designed to withstand –100-mA currents without sustaining latch-up. The TLV2334 incorporates internal ESD-protection circuits that prevents functional failures at voltages up to 2000 V as tested under MIL-STD 883C, Method 3015.2; however, care should be exercised in handling these devices as exposure to ESD may result in the degradation of the device parametric performance.


TLV2334Y chip information

This chip, when properly assembled, displays characteristics similar to the TLV2334I. Thermal compression or ultrasonic bonding may be used on the doped aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.





SLOS113 - MAY 1992



equivalent schematic (each amplifier)

bias, and trim circuitry



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

$\begin{array}{l} Supply \mbox{ voltage, } V_{DD}, \mbox{ (see Note 1)} \\ Differential input \mbox{ voltage, } V_{ID} \mbox{ (see Note 2)} \\ Input \mbox{ voltage, range } V_I \mbox{ (any input)} \\ Input \mbox{ current, } I_I \\ Output \mbox{ current, } I_O \end{array}$		V _{DD±} . –0.3 V to V _{DD} ±5 mA
Duration of short-circuit current at (or below) $T_A = 25 ^{\circ}C$ Continuous total dissipation Operating free-air temperature range, T_A Storage temperature range Lead temperature 1,6 mm (1/16 inch) from case for 10	See Dissipa	tion Rating Table 40°C to 85°C -65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential voltages, are with respect to network ground.

- 2. Differential voltages are at the noninverting input with respect to the inverting input.
- The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded (see application section).

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE $T_A = 25^{\circ}C$	T _A = 85°C POWER RATING
D	950 mV	7.6 mW/°C	494 mW
Ν	1575 mV	12.6 mW/°C	819 mW
PW	700 mV	5.6 mW/°C	364 mW

recommended operating conditions

		MIN	MAX	UNIT	
Supply voltage, V _{DD}		2	8	V	
	V _{DD} = 3 V	-0.2	1.8	8	
Common-mode input voltage, VIC	V _{DD} = 5 V	-0.2	3.8	v	
Operating free-air temperature, TA		-40	85	°C	



SL	.os	113	-	MAY	1992

						TLV2	3341			
PARAMETER		TEST CONDITIONS	TAT	v	DD = 3 \	/	V	DD = 5 \	1	
				MIN	TYP	MAX	MIN	TYP	MAX	
Vie	Input offset voltage	$V_{O} = 1 V$, $V_{IC} = 1 V$, R _S = 50 Ω ,	25°C		0.6	10		1.1	10	mV
VIO	Input onset voltage	$R_{L} = 100 \text{ k}\Omega$	Full range			12			12	mv
αVIO	Average temperature coefficient of input offset voltage		25°C to 85°C		1			1.7		μV/°(
١O	Input offset current (see Note 4)	4) V _O = 1 V, V _{IC} = 1 V	25°C		0.1			0.1		pА
U			85°C		22	1000		24	1000	рл
Iв	Input bias current (see Note 4) $V_{O} = 1 V$, $V_{IC} = 1 V$	$V_{O} = 1 V$, $V_{IC} = 1 V$	25°C		0.6			0.6		рA
чв 			85°C		175	2000		200	2000	p/
N/ -	Common-mode input		25°C	-0.2 to 2	-0.3 to 2.3		-0.2 to 4	-0.3 to 4.2		v
VICR	voltage range (see Note 5)		Full range	-0.2 to 1.8	x		-0.2 to 3.8			v
		V _{IC} = 1 V,	25°C	1.75	1.9		3.2	3.9		
Vон	High-level output voltage	V _{ID} = 100 mV, IOH = -1 mA	Full range	1.7			3			v
Vai	Low-level output voltage	V _{IC} = 1 V, V _{ID} = -100 mV,	25°C		115	150	-	95	150	mV
VOL	Low-level output voltage	$I_{OL} = 1 \text{ mA}$	Full range			190	·		190	niv
A	Large-signal differential	$V_{IC} = 1 V$,	25°C	25	83	-	25	170		1/1
AVD	voltage amplification	R _L = 100 kΩ, See Note 6	Full range	15			15	-		V/m
01100		$V_{O} = 1 V,$	25°C	65	92		65	91		- 40
CMRR	Common-mode rejection ratio	$V_{IC} = V_{ICR}min,$ $R_S = 50 \Omega$	Full range	60			60			dB
	Supply-voltage rejection ratio	$V_{DD} = 3 V \text{ to } 5 V,$	25°C	70	94		70	94		40
KSVR	(ΔV _{DD} /ΔV _{IO})	$V_{IC} = 1 V$, $V_O = 1 V$, $R_S = 50 \Omega$	Full range	65			65			dB
DD	Supply current	$V_{O} = 1 V, V_{ C} = 1 V,$	25°C		320	1000		420	1120	μA
עטי	Cuppy Current	No load	Full range		120		1600		1600	^س ا

electrical characteristics at specified free-air temperature

[†] Full range is -40°C to 85°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA are determined mathematically.

5. This range also applies to each input individually.

6. At $V_{DD} = 5 V$, $V_{O} = 0.25 V$ to 2 V; at $V_{DD} = 3 V$, $V_{O} = 0.5 V$ to 1.5 V.



operating characteristics at specified free-air temperature, V_{DD} = 3 V

		7507.00	NDITIONO		TLV2334I			
	PARAMETER	TEST CO	NDITIONS	TA	MIN	TYP	MAX	UNIT
SR	Slew rate at unity gain	$V_{IC} = 1 V$,	VI(PP) = 1 V, CL = 20 pF,	25°C		0.38		V/µs
эп	Clow rate at unity gain	R _L = 100 kΩ, See Figure 30	о∟ = 20 рг,	85°C	ara Al-	0.29	-	ν/μs
Vn	Equivalent input noise voltage	f = 1 kHz, See Figure 31	R _S = 100 Ω,	25°C		32		nV/√Hz
D	Maximum output swing bandwidth	V _O = V _{OH} , R _L = 100 kΩ,	CL = 20 pF,	25°C	19 - 19 - 19 - 19 - 19 - 19 - 19 - 19 -	34		kHz
BOM	Maximum output swing bandwidth		See Figure 30	85°C		32		
n		Vi = 10 mV,	C _L = 20 pF,	25°C		300		let la
B ₁	Unity-gain bandwidth	R _L = 100 kΩ,	See Figure 32	85°C		235		kHz
		VI = 10 mV,	f = B ₁ ,	-40°C		42°		
фm	Phase margin	CL = 20 pF,	RL = 100 kΩ,	25°C		39°		1
		See Figure 32		85°C	1	36°		1

operating characteristics at specified free-air temperature, $V_{DD} = 5 V$

PARAMETER		7507.00		τ.	TLV2334I			UNIT	
		TEST CONDITIONS		TA	MIN TYP I		MAX	UNIT	
	· · · · · · · · · · · · · · · · · · ·	$V_{IC} = 1 V_{r}$	N	25°C	an a	0.43			
00	Slew rate at unity gain	$R_{\rm L} = 100 \rm k\Omega$	V _{I(PP)} = 1 V	85°C		0.35	ан 1997 - Ал	Mine	
SR	Siew rate at unity gain	CL = 20 pF, See Figure 30	VI(PP) = 2.5 V	25°C		0.40	-	V/µs	
				85°C		0.32			
v _n	Equivalent input noise voltage	f = 1 kHz, See Figure 31	R _S = 100 Ω,	25°C		32		nV/√Hz	
		V _O = V _{OH} , C		CL = 20 pF,	25°C		55		
BOM	Maximum output swing bandwidth			See Figure 30	85°C		45		kHz
		Vi = 10 mV,	CI = 20 pF,	25°C	1.11	525		1.1.1	
B ₁	Unity-gain bandwidth	R _L = 100 kΩ,	See Figure 32	85°C		370		kHz	
		Vi = 10 mV,	f = B ₁ ,	-40°C		43°			
φm	Phase margin	C _L = 20 pF,	RL = 100 kΩ,	25°C		40°			
		See Figure 32		85°C		38°			



				TLV2334Y						UNIT
	PARAMETER	TEST CONDITIONS		V _{DD} = 3 V			V _{DD} = 5 V			
				MIN	TYP	MAX	MIN	TYP	MAX	
VIO	Input offset voltage	V _O = 1 V, R _S = 50 Ω,	V _{IC} = 1 V R _L = 100 kΩ		0.6	10		1.1	10	mV
10	Input offset current (see Note 4)	V _O = 1 V,	V _{IC} = 1 V		0.1			0.1		pА
IВ	Input bias current (see Note 4)	V _O = 1 V,	V _{IC} = 1 V		0.6			0.6		pА
VICR	Common-mode input voltage range (see Note 5)			-0.2 to 2	-0.3 to 2.3		-0.2 to 4	-0.3 to 4.2		v
VOH	High-level output voltage	V _{IC} = 1 V, I _{OH} = -1 mA	V _{ID} = 100 mV,	1.75	1.9		3.2	3.9		v
VOL	Low-level output voltage	V _{IC} = 1 V, I _{OL} = 1 mA	V _{ID} = -100 mV,		115	150		95	150	mV
AVD	Large-signal differential voltage amplification	V _{IC} = 1 V, See Note 6	R _L = 100 kΩ,	25	83		25	170		V/mV
CMRR	Common-mode rejection ratio	$V_{O} = 1 V,$ Rs = 50 Ω	$V_{IC} = V_{ICR}min$,	65	92		65	91		dB
K SVR	Supply-voltage rejection ratio $(\Delta V_{DD}/\Delta V_{ID})$	V _{IC} = 1 V, R _S = 50 Ω	V _O = 1 V,	70	94		70	94		dB
IDD	Supply current	V _O = 1 V, No load	V _{IC} = 1 V,		320	1000		420	1120	μA

electrical characteristics. T_A = 25°C

NOTES: 4. The typical values of input bias current offset current below 5 pA are determined mathematically.
5. This range also applies to each input individually.
6. At V_{DD} = 5 V, V_O = 0.25 V to 2 V; at V_{DD} = 3 V, V_O = 0.5 V to 1.5 V.



í

SLOS113 - MAY 1992

TYPICAL CHARACTERISTICS


			FIGURE
VIO	Input offset voltage	Distribution	1,2
	Input offset voltage temperature coefficient	Distribution	3, 4
		vs Output current	5
√он	High-level output voltage	vs Supply voltage	6
Image: Non-Avid Image: Non-Avid VOH Hi VOH Hi VOL La IIB/IIO Image: Non-Avid VIC Ca IDD Su SR SI VO(PP) Mail B1 Ur AvD La \$m Ph		vs Temperature	7
xyIO Input offset VOH High-level of VOL Low-level of AVD Large-signa IB/IO Input bias a VIC Common-m DD Supply curred SR Slew rate VO(PP) Maximum p B1 Unity-gain b AVD Large-signa Phase marger Phase marger		vs Common-mode input voltage	8
1		vs Temperature	9, 11
VOL	Low-level output voltage	vs Differential input voltage	10
		vs Low-level output current	12
A		vs Supply voltage	13
AVD	Large-signal differential voltage amplification	vs Temperature	14
IB/IIO	Input bias and offset currents	vs Temperature	15
VIC	Common-mode input voltage	vs Supply current	16
		vs Supply current	17, 17
	Supply current	vs Temperature	18
Vol AVD IIB/IIO VIC IDD SR VO(PP) B1 AVD ¢m Vn		vs Supply voltage	19
	Siew rate	vs Temperature	20
VO(PP)	Maximum peak-to-peak output voltage	vs Frequency	21
		vs Temperature	22
51	Unity-gain bandwidth	vs Supply voltage	23
AVD	Large-signal differential voltage amplification	vs Frequency	24, 25
		vs Supply voltage	26
₽m	Phase margin	vs Temperature	27
	(1 + 1) = (1 + 1) + (1 +	vs Load capacitance	28
Vn	Equivalent input noise voltage	vs Frequency	29
	Phase shift	vs Frequency	24, 25

Table of Graphs




SLOS113 - MAY 1992








SLOS113 - MAY 1992



TYPICAL CHARACTERISTICS

2-144

SLOS113 - MAY 1992





SLOS113 - MAY 1992






Figure 16




SLOS113 - MAY 1992

TYPICAL CHARACTERISTICS













Figure 20



×.

TYPICAL CHARACTERISTICS



UNITY-GAIN BANDWIDTH vs SUPPLY VOLTAGE





Figure 23



SLOS113 - MAY 1992











Figure 25



TYPICAL CHARACTERISTICS






PARAMETER MEASUREMENT INFORMATION

single-supply versus split-supply test circuits

Because the TLV2334I is optimized for single-supply operation, circuit configurations used for the various tests often present some inconvenience since the input signal, in many cases, must be offset from ground. This inconvenience can be avoided by testing the device with split supplies and the output load tied to the negative rail. A comparison of single-supply versus split-supply test circuits is shown below. The use of either circuit gives the same result.









Figure 30. Unity-Gain Amplifier








Figure 31. Noise Test Circuit







PARAMETER MEASUREMENT INFORMATION

input bias current

Because of the high input impedance of the TLV2334I operational amplifier, attempts to measure the input bias current can result in erroneous readings. The bias current at normal ambient temperature is typically less than 1 pA, a value that is easily exceeded by leakages on the test socket. Two suggestions are offered to avoid erroneous measurements:

- Isolate the device from other potential leakage sources. Use a grounded shield around and between the device inputs (see Figure 33). Leakages that would otherwise flow to the inputs are shunted away.
- Compensate for the leakage of the test socket by actually performing an input bias current test (using a
 picoammeter) with no device in the test socket. The actual input bias current can then be calculated by
 subtracting the open-socket leakage readings from the readings obtained with a device in the test
 socket.

Many automatic testers as well as some bench-top operational amplifier testers use the servo-loop technique with a resistor in series with the device input to measure the input bias current (the voltage drop across the series resistor is measured and the bias current is calculated). This method requires that a device be inserted into a test socket to obtain a correct reading: therefore, an open-socket reading is not feasible using this method.




Figure 33. Isolation Metal Around Device Inputs (N Package)

low-level output voltage

To obtain low-level supply-voltage operation, some compromise is necessary in the input stage. This compromise results in the device low-level output voltage being dependent on both the common-mode input voltage level as well as the differential input voltage level. When attempting to correlate low-level output readings with those quoted in the electrical specifications, these two conditions should be observed. If conditions other than these are to be used, please refer to the Typical Characteristics section of this data sheet.

input offset voltage temperature coefficient

Erroneous readings often result from attempts to measure temperature coefficient of input offset voltage. This parameter is actually a calculation using input offset voltage measurements obtained at two different temperatures. When one (or both) of the temperatures is below freezing, moisture can collect on both the device and the test socket. This moisture results in leakage and contact resistance which can cause erroneous input offset voltage readings. The isolation techniques previously mentioned have no effect on the leakage since the moisture also covers the isolation metal itself, thereby rendering it useless. These measurements should be performed at temperatures above freezing to minimize error.

full-power response

Full-power response, the frequency above which the operational amplifier slew rate limits the output voltage swing, is often specified two ways: full-linear response and full-peak response. The full-linear response is



PARAMETER MEASUREMENT INFORMATION

generally measured by monitoring the distortion level of the output while increasing the frequency of a sinusoidal input signal until the maximum frequency is found above which the output contains significant distortion. The full-peak response is defined as the maximum output frequency, without regard to distortion, above which full peak-to-peak output swing cannot be maintained.

Because there is no industry-wide accepted value for significant distortion, the full-peak response is specified in this data sheet and is measured using the circuit of Figure 30. The initial setup involves the use of a sinusoidal input to determine the maximum peak-to-peak output of the device (the amplitude of the sinusoidal wave is increased until clipping occurs). The sinusoidal wave is then replaced with a square wave of the same amplitude. The frequency is then increased until the maximum peak-to-peak output can no longer be maintained (Figure 34). A square wave is used to allow a more accurate determination of the point at which the maximum peak-to-peak output is reached.




Figure 34. Full-Power-Response Output Signal

test time


Inadequate test time is a frequent problem, especially when testing CMOS devices in a high-volume, short-test-time environment. Internal capacitances are inherently higher in CMOS than in bipolar and BiFET devices, and require longer test times than their bipolar and BiFET counterparts. The problem becomes more pronounced with reduced supply levels and lower temperatures.

APPLICATION INFORMATION

single-supply operation

While the TLV2334I performs well using dualpower supplies (also called balanced or split supplies), the design is optimized for singlesupply operation. This includes an input commonmode voltage range that encompasses ground as well as an output voltage range that pulls down to ground. The supply voltage range extends down to 2 V, thus allowing operation with supply levels commonly available for TTL and HCMOS.

Many single-supply applications require that a voltage be applied to one input to establish a reference level that is above ground. This virtual ground can be generated using two large resistors, but a preferred technique is to use a virtual-ground generator such as the TLE2426. The TLE2426 supplies an accurate voltage equal to $V_{DD}/2$, while consuming very little power and is suitable for supply voltages of greater than 4 V.








SLOS113 - MAY 1992

APPLICATION INFORMATION


single-supply operation (continued)

The TLV2334I works well in conjunction with digital logic; however, when powering both linear devices and digital logic from the same power supply, the following precautions are recommended:

- Power the linear devices from separate bypassed supply lines (see Figure 36); otherwise, the linear device supply rails can fluctuate due to voltage drops caused by high switching currents in the digital logic.
- Use proper bypass techniques to reduce the probability of noise-induced errors. Single capacitive decoupling is often adequate; however, RC decoupling may be necessary in high-frequency applications.



(b) SEPARATE-BYPASSED SUPPLY RAILS (PREFERRED)



input characteristics

The TLV2334I is specified with a minimum and a maximum input voltage that, if exceeded at either input, could cause the device to malfunction. Exceeding this specified range is a common problem, especially in single-supply operation. Note that the lower the range limit includes the negative rail, while the upper range limit is specified at $V_{DD} - 1$ V at $T_A = 25^{\circ}$ C and at $V_{DD} - 1.2$ V at all other temperatures.

The use of the polysilicon-gate process and the careful input circuit design gives the TLV2334I very good input offset voltage drift characteristics relative to conventional metal-gate processes. Offset voltage drift in CMOS devices is highly influenced by threshold voltage shifts caused by polarization of the phosphorus dopant implanted in the oxide. Placing the phosphorus dopant in a conductor (such as a polysilicon gate) alleviates the polarization problem, thus reducing threshold voltage shifts by more than an order of magnitude. The offset voltage drift with time has been calculated to be typically 0.1 μ V/month, including the first month of operation.

Because of the extremely high input impedance and resulting low bias-current requirements, the TLV2334I is well suited for low-level signal processing; however, leakage currents on printed-circuit boards and sockets can easily exceed bias-current requirements and cause a degradation in device performance. It is good practice to include guard rings around inputs (similar to those of Figure 33 in the Parameter Measurement Information section). These guards should be driven from a low-impedance source at the same voltage level at the common-mode input (see Figure 37).

The inputs of any unused amplifiers should be tied to ground to avoid possible oscillation.



APPLICATION INFORMATION

input characteristics (continued)





Figure 37. Guard-Ring Schemes

noise performance

The noise specifications in operational amplifier circuits are greatly dependent on the current in the first-stage differential amplifier. The low input bias current requirements of the TLV2334I results in a very low noise current, which is insignificant in most applications. This feature makes the device especially favorable over bipolar devices when using values of circuit impedance greater than 50 k Ω , since bipolar devices exhibit greater noise currents.

feedback

Operational amplifier circuits nearly always employ feedback, and since feedback is the first prerequisite for oscillation, a little caution is appropriate. Most oscillation problems result from driving capacitive loads and ignoring stray input capacitance. A small-value capacitor connected in parallel with the feedback resistor is an effective remedy (see Figure 38). The value of this capacitor is optimized empirically.



electrostatic-discharge protection

Figure 38. Compensation for Input Capacitance

The TLV2334 incorporates an internal electro-static-discharge (ESD)-protection circuit that prevents functional failures at voltages up to 2000 V as tested under MIL-STD-883C, Method 3015.2. Care should be exercised, however, when handling these devices as exposure to ESD may result in the degradation of the device parametric performance. The protection circuit also causes the input bias currents to be temperature dependent and have the characteristics of a reverse-biased diode.

latch-up

Because CMOS devices are susceptible to latch-up due to their inherent parasitic thyristors, the TLV2334I inputs and outputs are designed to withstand –100-mA surge currents without sustaining latch-up; however, techniques should be used to reduce the chance of latch-up whenever possible. Internal protection diodes



SLOS113 - MAY 1992

APPLICATION INFORMATION

should not by design be forward biased. Applied input and output voltage should not exceed the supply voltage by more than 300 mV. Care should be exercised when using capacitive coupling on pulse generators. Supply transients should be shunted by the use of decoupling capacitors (0.1 µF typical) located across the supply rails as close to the device as possible.

The current path established if latch-up occurs is usually between the positive supply rail and ground and can be triggered by surges on the supply lines and/or voltages on either the output or inputs that exceed the supply voltage. Once latch-up occurs, the current flow is limited only by the impedance of the power supply and the forward resistance of the parasitic thyristor and usually results in the destruction of the device. The chance of latch-up occurring increases with increasing temperature and supply voltages.

output characteristics

The output stage of the TLV2334I is designed to sink and source relatively high amounts of current (see Typical Characteristics). If the output is subjected to a short-circuit condition, this highcurrent capability can cause device damage under certain conditions. Output current capability increases with supply voltage.

Although the TLV2334I possesses excellent high-level output voltage and current capability, methods are available for boosting this capability if needed. The simplest method involves the use of a pullup resistor (Rp) connected from the output to the positive supply rail (see Figure 39). There are two disadvantages to the use of this circuit. First, the NMOS pulldown transistor N4 (see equivalent schematic) must sink a comparatively large amount of current. In this circuit, N4 behaves like a linear resistor with an on resistance between approximately 60Ω and 180Ω , depending on how hard the operational amplifier input is driven. With very low values of Rp, a voltage offset from 0 V at the output occurs. Secondly, pullup resistor Rp acts as a drain load to N4 and the gain of the operational amplifier is reduced at output voltage levels where N5 is not supplying the output current.




Figure 39. Resistive Pullup to Increase VOH





Figure 40. Test Circuit for Output Characteristics


All operating characteristics of the TLV2334I are measured using a 20-pF load. The device drives higher capacitive loads; however, as output load capacitance increases, the resulting response pole occurs at lower frequencies thereby causing ringing, peaking, or even oscillation (see Figure 41). In many cases, adding some compensation in the form of a series resistor in the feedback loop alleviates the problem.




APPLICATION INFORMATION

output characteristics (continued)







(a) CL = 20 pF, RL = NO LOAD




Figure 41. Effect of Capacitive Loads

(c) C_L = 190 pF, R_L = NO LOAD






SLOS110 - MAY 1992

- Wide Range of Supply Voltages Over Specified Temperature Range: T_A = −40°C to 85°C . . . 2 V to 8 V
- Fully Characterized at 3 V and 5 V
- Single-Supply Operation
- Common-Mode Input-Voltage Range Extends Below the Negative Rail and up to V_{DD} –1 V at 25°C
- Output Voltage Range Includes Negative Rail

D OR P PACKAGE (TOP VIEW)						
OFFSET N1 1	8] BIAS SELECT					
IN- 2	7] V _{DD}					
IN+ 3	6] OUT					
GND 4	5] OFFSET N2					

- High Input Impedance . . . 10¹² Ω Typical
- Low Noise . . . 25 nV/√Hz Typically at f = 1 kHz (High-Bias Mode)
- ESD-Protection Circuitry
- Designed-In Latch-Up Immunity
- Bias-Select Feature Enables Maximum Supply Current Range From 17 µA to 1.5 mA at 25°C



description

The TLV2341 operational amplifier has been specifically developed for low-voltage, single-supply applications and is fully specified to operate over a voltage range of 2 V to 8 V. The device uses the Texas Instruments silicon-gate LinCMOS[™] technology to facilitate low-power, low-voltage operation and excellent offset-voltage stability. LinCMOS[™] technology also enables extremely high input impedance and low bias currents allowing direct interface to high-impedance sources.

The TLV2341 offers a bias-select feature, which allows the device to be programmed with a wide range of different supply currents and therefore different levels of ac performance. The supply current can be set at 17 μ A, 250 μ A, or 1.5 mA, which results in slew-rate specifications between 0.02 and 2.1 V/ μ s (at 3 V).

The TLV2341 operational amplifiers are especially well suited to single-supply applications and are fully specified and characterized at 3-V and 5-V power supplies. This low-voltage single-supply operation combined with low power consumption makes this device a good choice for remote, inaccessible, or portable battery-powered applications. The common-mode input range includes the negative rail.

The device inputs and outputs are designed to withstand –100-mA currents without sustaining latch-up. The TLV2341 incorporates internal ESD-protection circuits that prevents functional failures at voltages up to 2000 V as tested under MIL-STD 883 C, Methods 3015.2; however, care should be exercised in handling these devices as exposure to ESD may result in the degradation of the device parametric performance.

		,			
		P	CHIP		
TA	V _{IO} max AT 25°C	SMALL OUTLINE (D)	PLASTIC DIP (P)	TSSOP (PW)	FORM (Y)
-40°C to 85°C	8 mV	TLV2341ID	TLV2341IP	TLV2341IPWLE	TLV2341Y

AVAILABLE OPTIONS

The D package is available taped and reeled. Add R suffix to the device type (e.g., TLV2341IDR). The PW package is only available left-end taped and reeled (e.g., TLV2341IPWLE).

LinCMOS™ is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SLOS110 - MAY 1992

bias-select feature


The TLV2342 offers a bias-select feature that allows the user to select any one of three bias levels, depending on the level of performance desired. The tradeoffs between bias levels involve ac performance and power dissipation (see Table 1).

TYPICAL PARAMETER VALUES					
	$T_A = 25^{\circ}C, V_{DD} = 3 V$	HIGH-BIAS R _L = 10 kΩ	MEDIUM-BIAS R _L = 100 kΩ	LOW-BIAS RL = 1 MΩ	UNIT
PD	Power dissipation	975	195	15	μW
SR	Slew rate	2.1	0.38	0.02	V/µs
٧ _n	Equivalent input noise voltage at f = 1 kHz	25	32	68	nV/√Hz
B ₁	Unity-gain bandwidth	790	300	27	kHz
φm	Phase margin	46°	39°	34°	
AVD	Large-signal differential voltage amplification	11	83	400	V/mV

Та	ble	1.	Effect	of	Bias	Selection	on	Performance

bias selection

Bias selection is achieved by connecting the bias-select pin to one of three voltage levels (see Figure 1). For medium-bias applications, it is recommended that the bias-select pin be connected to the midpoint between the supply rails. This procedure is simple in split-supply applications since this point is ground. In single-supply applications, the medium-bias mode necessitates using a voltage divider as indicated in Figure 1. The use of large-value resistors in the voltage divider reduces the current drain of the divider from the supply line. However, large-value resistors used in conjunction with a large-value capacitor require significant time to charge up to the supply midpoint after the supply is switched on. A voltage other than the midpoint may be used if it is within the voltages specified in the following table.







high-bias mode

In the high-bias mode, the TLV2341 series feature low offset voltage drift, high input impedance, and low noise. Speed in this mode approaches that of BiFET devices but at only a fraction of the power dissipation.

medium-bias mode

The TLV2341 in the medium-bias mode features a low offset voltage drift, high input impedance, and low noise. Speed in this mode is similar to general-purpose bipolar devices but power dissipation is only a fraction of that consumed by bipolar devices.

low-bias mode

In the low-bias mode, the TLV2341 features low offset voltage drift, high input impedance, extremely low power consumption, and high differential voltage gain.


TOPIC	BIAS MODE
schematic	all
absolute maximum ratings	all
recommended operating conditions	all
electrical characteristics operating characteristics typical characteristics	high (Figures 2 – 31)
electrical characteristics operating characteristics typical characteristics	medium (Figures 32 – 61)
electrical characteristics operating characteristics typical characteristics	low (Figures 62 – 91)
parameter measurement information	all
application information	all

ORDER OF CONTENTS



TLV2341Y chip information

This chip, when properly assembled, displays characteristics similar to the TLV23411. Thermal compression or ultrasonic bonding may be used on the doped aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.





VDD P3 P12 P9A '⊢ P4 **R6** ≤ 4 P5 P9B P11 P1 P2 R2 F H R1 💾 P10 N5 P6B li₽ N11 €Ĥ Η 4 ۱H IN+ P7B P6A P7A **P8** C1 R5 ΠĒ **⊨** N3 N12 TLV2341I LINCMOSTM PROGRAMMABLE LOW-VOLTAGE OPERATIONAL AMPLIFIER 19 N6 !i∙ -41 N7 H N1 N2 li⊣ N4 N13 🛣 D2 R3 ≶ **≶ R**4 Ş R7 D1 4 N10 OFFSET OFFSET OUT GND BIAS SELECT N1 N2 COMPONENT COUNT Transistors Diodes Resistors 27 2 7 Capacitors 1 [†] Includes the amplifier and all ESD, bias, and trim circuitry

equivalent schematic

2-163

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, VDD (see Note 1)	
Differential input voltage (see Note 2)	
Input voltage range, V _I (any input)	
Input current, I	±5 mA
Output current, IO	
Duration of short-circuit current at (or below) T _A = 25°C (see Note 3)	unlimited
Continuous total dissipation	
Operating free-air temperature range, TA	
Storage temperature range	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D, P, or PW	backage 260°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may effect device reliability.

NOTES: 1. All voltage values, except differential voltages, are with respect to network ground.

2. Differential voltages are at the noninverting input with respect to the inverting input.

The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded (see application section).

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 85°C POWER RATING
D	725 mW	5.8 mW/°C	377 mW
Р	1000 mW	8.0 mW/°C	520 mW
PW	525 mW	4.2 mW/°C	273 mW

recommended operating conditions

		MIN	MAX	UNIT
Supply voltage, VDD		2	8	V
	V _{DD} = 3 V	-0.2	1.8	N N
Common-mode input voltage, VIC	V _{DD} = 5 V	-0.2	3.8	
Operating free-air temperature, TA		-40	85	°C



HIGH-BIAS MODE

electrical characteristics at specified free-air temperature

		, ,		TLV2341I						
PARAMETER		TEST CONDITIONS	TAT	v	V _{DD} = 3 V			V _{DD} = 5 V		
				MIN	MIN TYP		MIN	TYP	MAX	
Ma		$V_{O} = 1 V$, $V_{IC} = 1 V$,	25°C		0.6	8		1.1	8	mV
VIO	Input offset voltage	$ \begin{array}{l} R_{S} = 50 \ \Omega, \\ R_{L} = 10 \ k\Omega \end{array} $	Full range			10			10	niv
αVIO	Average temperature of input offset voltage		25°C to 85°C		2.7			2.7		μV/ºC
	Input offset current (see Note 4)	$V_{O} = 1 V$, $V_{IC} = 1 V$	25°C		0.1			0.1		Aq
110	input onset current (see Note 4)		85°C		22	1000		24	1000	
IB	Input bias current (see Note 4)	$V_{O} = 1 V$, $V_{IC} = 1 V$	25°C		0.6			0.6		pА
		10-11, 10-11	85°C		175	2000		200	2000	
	Common-mode input voltage range (see Note 5)		25°C	-0.2 to 2	-0.3 to 2.3		-0.2 to 4	-0.3 to 4.2		V
VICR			Full range	-0.2 to 1.8			-0.2 to 3.8			V
		V _{IC} = 1 V,	25°C	1.75	1.9		3.2	3.7		
VOH	High-level output voltage	V _{ID} = 100 mV, I _{OH} = -1 mA	Full range	1.7			3			V
		$V_{IC} = 1 V,$	25°C		120	150		90	150	
VOL	Low-level output voltage	$V_{ID} = -100 \text{ mV},$ $I_{OL} = 1 \text{ mA}$	Full range			190			190	mV
A	Large-signal differential	V _{IC} = 1 V, R _L = 10 kΩ,	25°C	3	11	-	5	23		V/mV
AVD	voltage amplification	See Note 6	Full range	2		-	3.5			V/IIIV
CHER	Common-mode rejection ratio	V _O = 1 V, V _{IC} = V _{ICR} min,	25°C	65	78		65	80		dB
CMRR		$R_{\rm S} = 50 \ \Omega$	Full range	60			60			uВ
k SVR	Supply-voltage rejection ratio	$V_{IC} = 1 V, V_{O} = 1 V,$	25°C	70	95		70	95	·	dB
J VH	(ΔV _{DD} /ΔV _{IO})	R _S = 50 Ω	Full range	65			65			
II(SEL)	Bias select current	VI(SEL) = 0	25°C		-1.2			-1.4		μA
IDD	Supply current	$V_{O} = 1 V$, $V_{IC} = 1 V$, No load	25°C		325	1500	. ×	675	1600	μA
			Full range			2000			2200	

[†] Full range is -40°C to 85°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA are determined mathematically.

5. This range also applies to each input individually. 6. At $V_{DD} = 5 V$, $V_{O} = 0.25 V$ to 2 V; at $V_{DD} = 3 V$, $V_{O} = 0.5 V$ to 1.5 V.



HIGH-BIAS MODE

operating characteristics at specified free-air temperature, $V_{DD} = 3 V$

	DADAMETED	TFOT	TEST CONDITIONS		TLV2341I				
	PARAMETER	IESIC	ONDITIONS	TA	MIN	TYP	MAX	UNIT	
SR	Slow rote at unity gain	V _{IC} = 1 V, R _I = 10 kΩ,	VI(PP) = 1 V, CI = 20 pF,	25°C		2.1		V/µs	
5R	Slew rate at unity gain	See Figure 92	0L = 20 pr,	85°C	1	1.7		v/µs	
Vn	Equivalent input noise voltage	f = kHz, See Figure 93	R _S = 100 Ω,	25°C		25	,	nV/√Hz	
_		Vo = Voh,	CL = 20 pF,	25°C		170		kHz	
BOM	Maximum output swing bandwidth	$R_L = 10 k\Omega$,	See Figure 92	85°C 145		145			
B ₁	Unity-gain bandwidth	V _I = 10 mV, R _I = 10 kΩ,	CL = 20 pF,	25°C		790		kHz	
P1	Only-gain bandwidth	See Figure 94		85°C		690		KIIZ	
		Vi = 10 mV,	f = B ₁ ,	-40°C		53°			
۹m	Phase margin	CL = 20 pF,	$R_L = 1 M\Omega$,	25°C		49°			
		See Figure 94		85°C		47°			

operating characteristics at specified free-air temperature, V_{DD} = 5 V

		7507 (TEST CONDITIONS		Т			
PARAMETER		TEST	TA	MIN	TYP	MAX	UNIT	
		$V_{IC} = 1 V_{i}$	V	25°C		3.6	• • •	1.5
en	Class note at units gain	$R_L = 10 k\Omega$,	V _{I(PP)} = 1 V	85°C		2.8		Mue
SR	Slew rate at unity gain	C _L = 20 pF,	N 05.V	25°C		2.9		V/µs
- A.		See Figure 92	VI(PP) = 2.5 V	85°C		2.3	2	
v _n	Equivalent input noise voltage	f = 1 kHz, See Figure 93	R _S = 100 Ω,	25℃		25		nV/√Hz
Davis		$V_{O} = V_{OH}$	Ci = 20 pF,	25°C		320		1.1.1-
BOM	Maximum output swing bandwidth	$R_L = 10 k\Omega$,	See Figure 92	85°C		250		kHz
P		Vi = 10 mV,	C ₁ = 20 pF,	25°C		1.7		MHz
B ₁	Unity-gain bandwidth	RL = 10 kΩ,	See Figure 94	85°C		1.2		MHZ
		Vi = 10 mV,	f = B ₁ ,	-40°C		49°		
φm	Phase margin	C _L = 20 pF,	R _L = 10 kΩ,	25°C		46°	1	
		See Figure 94		85°C		43°		



HIGH-BIAS MODE

electrical characteristics, T_A = 25°C

					TLV2341I					
PARAMETER		TEST	TEST CONDITIONS		V _{DD} = 3 V			V _{DD} = 5 V		
				MIN	TYP	MAX	MIN	TYP	MAX	
VIO	Input offset voltage	V _O = 1 V, R _S = 50 Ω,	V _{IC} = 1 V, R _L = 10 kΩ		0.6	8		1.1	8	mV
10	Input offset current (see Note 4)	V _O = 1 V,	VIC = 1 V		0.1			0.1		pА
IВ	Input bias current (see Note 4)	V _O = 1 V,	VIC = 1 V		0.6			0.6		pА
VICR	Common-mode input voltage range (see Note 5)			-0.2 to 2	-0.3 to 2.3		-0.2 to 4	-0.3 to 4.2		v
Vон	High-level output voltage	V _{IC} = 1 V, I _{OH} = -1 mA	V _{ID} = 100 mV,	1.75	1.9		3.2	3.7		v
VOL	Low-level output voltage	V _{IC} = 1 V, I _{OL} = 1 mA	V _{ID} = -100 mV,		120	150		90	150	mV
A _{VD}	Large-signal differential voltage amplification	V _{IC} = 1 V, See Note 6	R _L = 10 kΩ,	3	11		50	23		V/mV
CMRR	Common-mode rejection ratio	$V_{O} = 1 V,$ $R_{S} = 50 \Omega$	$V_{IC} = V_{ICR}min$,	65	78		65	80		dB
k SVR	Supply-voltage rejection ratio $(\Delta V_{DD}/\Delta V_{IO})$	$V_{O} = 1 V,$ R _S = 50 Ω	V _{IC} = 1 V,	70	95		70	95		dB
II(SEL)	Bias select current	$V_{I(SEL)} = 0$			-1.2			-1.4		μA
IDD	Supply current	V _O = 1 V, No load	V _{IC} = 1 V,		325	1500		675	1600	μA

NOTES: 4. The typical values of input bias current and input offset current below 5 pA are determined mathematically.

5. This range also applies to each input individually. 6. At $V_{DD} = 5 \text{ V}$, $V_O = 0.25 \text{ V}$ to 2 V; at $V_{DD} = 3 \text{ V}$, $V_O = 0.5 \text{ V}$ to 1.5 V.




SLOS110 - MAY 1992

TYPICAL CHARACTERISTICS (HIGH-BIAS MODE)

			FIGURE
Vio	Input offset voltage	Distribution	2,3
αVIO	Input offset voltage temperature coefficient	Distribution	4,5
		vs Output current	6
Vон	High-level output voltage	vs Supply voltage	· · 7
		vs Temperature	8
		vs Common-mode input voltage	9
M		vs Temperature	10, 12
VOL	Low-level output voltage	vs Differential input voltage	11
		vs Low-level output current	13
A		vs Supply voltage	14
AVD	Large-signal differential voltage amplification	vs Temperature	15
IIB/IIO	Input bias and offset currents	vs Temperature	16
VIC	Common-mode input voltage	vs Supply voltage	17
I	Supply current	vs Supply voltage	18
DD	Supply current	vs Temperature	19
SR	Slew rate	vs Supply voltage	20
ън	Siew rate	vs Temperature	21
	Bias select current	vs Supply voltage	22
VO(PP)	Maximum peak-to-peak output voltage	vs Frequency	23
		vs Temperature	24
B ₁	Unity-gain bandwidth	vs Supply voltage	25
AVD	Large-signal differential voltage amplification	vs Frequency	26, 27
		vs Supply voltage	28
¢m	Phase margin	vs Temperature	29
		vs Load capacitance	30
Vn	Equivalent input noise voltage	vs Frequency	31
	Phase shift	vs Frequency	26, 27


Table of Graphs








SLOS110 - MAY 1992



TYPICAL CHARACTERISTICS (HIGH-BIAS MODE)


SLOS110 - MAY 1992



TYPICAL CHARACTERISTICS (HIGH-BIAS MODE)




SLOS110 - MAY 1992




TYPICAL CHARACTERISTICS (HIGH-BIAS MODE)












SLOS110 - MAY 1992



TYPICAL CHARACTERISTICS (HIGH-BIAS MODE)




LARGE-SIGNAL DIFFERENTIAL VOLTAGE **AMPLIFICATION AND PHASE SHIFT** vs FREQUENCY -60° 107 A VD - Large-Signal Differential Voltage Amplification $V_{DD} = 5 V$ $R_L = 10 k\Omega$ 106 -30° C_ = 20 pF $T_A = 25^{\circ}C$ 105 0° 104 30° Phase Shift AVD 103 60° 102 90° Phase Shift 101 120° 1 150° 0.1 180° 100 1 k 10 k 100 k 1 M 10 M 10 f – Frequency – Hz

Figure 27

STRUMENTS POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SLOS110 - MAY 1992



TYPICAL CHARACTERISTICS (HIGH-BIAS MODE)[†]

[†] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



SLOS110 - MAY 1992

MEDIUM-BIAS MODE

electrical characteristics at specified free-air temperature

						TLV2	3411			
	PARAMETER	TEST CONDITIONS	ΤAT	v	DD = 3 \	/	۷	DD = 5 \	1	UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
Vio	Input offset voltage	$V_{O} = 1 V$, $V_{IC} = 1 V$, R _S = 50 Ω ,	25°C		0.6	8		1.1	. 8	mV
10	input onset voltage	$R_L = 100 k\Omega$	Full range			10			10	
αVIO	Average temperature coefficient of input offset voltage		25°C to 85°C		1			1.7		μV/°C
lio.	Input offset current (see Note 4)	$V_{O} = 1 V, V_{IC} = 1 V$	25°C		0.1			0.1		pA
lio	input onset current (see Note 4)	VO=+V, VIC=+V	85°C		22	1000		24	1000	рА
IВ	Input bias current (see Note 4)	$V_{O} = 1 V$, $V_{IC} = 1 V$	25°C		0.6			0.6		pA
		·0=··, ·ic=··	85°C		175	2000		200	2000	μ
			25°C	-0.2 to	-0.3 to		-0.2 to	-0.3 to		v
VICR	Common-mode input			2	2.3		4	4.2		
MCR	voltage range (see Note 5)		Full range	-0.2 to 1.8			-0.2 to 3.8			V
		VIC = 1 V,	25°C	1.75	1.9		3.2	3.9		
VOH	High-level output voltage	$V_{ID} = 100 \text{ mV},$ $I_{OH} = -1 \text{ mA}$	Full range	1.73			3.2			v
		$V_{IC} = 1 V_{i}$	25°C		115	150		95	150	
VOL	Low-level output voltage	$V_{ID} = -100 \text{ mV},$ $I_{OL} = 1 \text{ mA}$	Full range			190	· · ·		190	mV
•	Large-signal differential	V _{IC} = 1 V,	25°C	25	83		25	170		
AVD	voltage amplification	RL = 100 kΩ, See Note 6	Full range	15			15			V/m\
	Oceaning mode with the wetter	$V_{O} = 1 V$,	25°C	65	92		65	91		
CMRR	Common-mode rejection ratio	$V_{IC} = V_{ICR}min,$ R _S = 50 Ω	Full range	60			60	1		dB
ksvr	Supply-voltage rejection ratio	$V_{IC} = 1 V, V_{O} = 1 V,$	25°C	70	94		70	94		dB
	(ΔV _{DD} /ΔV _{IO})	R _S = 50 Ω	Full range	65			65			
II(SEL)	Bias select current	VI(SEL) = 0	25°C		-100			-130		nA
DD	Supply current	$V_{O} = 1 V, V_{IC} = 1 V,$	25°C		65	250	-	105	280	μA
		No load	Full range			360			400	, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,

[†] Full range is -40°C to 85°C.
 NOTES: 4. The typical values of input bias current and input offset current below 5 pA are determined mathematically.
 5. This range also applies to each input individually.

6. At $V_{DD} = 5 V$, $V_O = 0.25 V$ to 2 V; at $V_{DD} = 3 V$, $V_O = 0.5 V$ to 1.5 V.



TLV2341I, TLV2341Y LinCMOSTM PROGRAMMABLE LOW-VOLTAGE OPERATIONAL AMPLIFIER SLOS110 - MAY 1992

MEDIUM-BIAS MODE

operating characteristics at specified free-air temperature, V_{DD} = 3 V

				_	Т	LV23411		
	PARAMETER	IESIC	CONDITIONS	TA	MIN	TYP	MAX	UNIT
00	Olau vata at unity sain	$V_{IC} = 1 V$,	$V_{I(PP)} = 1 V,$	25°C	an a	0.38	-1	111.0
SR	Slew rate at unity gain	R _L = 100 kΩ, See Figure 92	CL = 20 pF,	85°C		0.29		V/µs
Vn	Equivalent input noise voltage	f = kHz, See Figure 93	R _S = 100 Ω,	25°C		32		nV/√Hz
D		Vo = VOH,	CL = 20 pF,	25°C		34		Let Jan
BOM	Maximum output swing bandwidth	R _L = 100 kΩ,	See Figure 92	85°C	1.1	32		kHz
D.		V _l = 10 mV,	CL = 20 pF,	25°C		300		kHz
В ₁	Unity-gain bandwidth	R _L = 100 kΩ,	See Figure 94	85°C		235		
		V ₁ = 10 mV,	f = B ₁ ,	-40°C		42°		
φm	Phase margin	C _L = 20 pF,	R _L = 100 kΩ,	25°C		39°	- - -	
		See Figure 94		85°C		36°		1

operating characteristics at specified free-air temperature, V_{DD} = 5 V

				_	Т	LV2341		
	PARAMETER	TESIC	CONDITIONS	TA	MIN	TYP	MAX	UNIT
		V _{IC} = 1 V,	N	25°C		0.43		
00		$R_{L} = 100 k\Omega,$	VI(PP) = 1 V	85°C		0.35		N/Line 1
SR	Slew rate at unity gain	$C_{L}^{-} = 20 \text{ pF},$	N	25°C		0.40	· · ·	V/µs
		See Figure 92	VI(PP) = 2.5 V	85°C		0.32		
Vn	Equivalent input noise voltage	f =1 kHz, See Figure 93	R _S = 100 Ω,	25°C		32		nV/√Hz
D		Vo = Voh,	C ₁ = 20 pF,	25°C		55		·
BOM	Maximum output swing bandwidth	$R_L = 100 k\Omega$,	See Figure 92	85°C		45	-	kHz
D	linth, and a langed stable	$V_{1} = 10 \text{ mV},$	C ₁ = 20 pF,	25°C		525		1.1.1-
^B 1	Unity-gain bandwidth	$R_{L} = 100 k\Omega$,	See Figure 94	85°C	e i proport	370		kHz
с. С		$V_1 = 10 \text{ mV},$	f = B ₁ ,	-40°C		43°		1.11
φm	Phase margin	C _L = 20 pF,	RL = 100 kΩ,	25°C		40°		
		See Figure 94		85°C		38°		



MEDIUM-BIAS MODE

electrical characteristics, T_A = 25°C

		1				TLV2	3411			
	PARAMETER	TEST	CONDITIONS	V	V _{DD} = 3 V			DD = 5 \	/	UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
VIO	Input offset voltage	V _O = 1 V, R _S = 50 Ω,	V _{IC} = 1 V, R _L = 100 kΩ		0.6	8		1.1	8	mV
lio	Input offset current (see Note 4)	V _O = 1 V,	V _{IC} = 1 V		0.1			0.1		pА
l _{IB}	Input bias current (see Note 4)	V _O = 1 V,	V _{IC} = 1 V		0.6			0.6		pА
VICR	Common-mode input voltage range (see Note 5)			-0.2 to 2	-0.3 to 2.3		-0.2 to 4	-0.3 to 4.2		v
VOH	High-level output voltage	V _{IC} = 1 V, I _{OH} = -1 mA	V _{ID} = 100 mV,	1.75	1.9		3.2	3.9		v
VOL	Low-level output voltage	V _{IC} = 1 V, I _{OL} = 1 mA	V _{ID} = -100 mV,		115	150		95	150	mV
AVD	Large-signal differential voltage amplification	V _{IC} = 1 V, See Note 6	R _L = 100 kΩ,	25	83		25	170		V/mV
CMRR	Common-mode rejection ratio	$V_{O} = 1 V,$ R _S = 50 Ω	V _{IC} = V _{ICR} min,	65	92		65	. 91		dB
k SVR	Supply-voltage rejection ratio $(\Delta V_{DD}/\Delta V_{ID})$	$V_{O} = 1 V,$ $R_{S} = 50 \Omega$	V _{IC} = 1 V,	70	94		70	94		dB
II(SEL)	Bias select current	$V_{I(SEL)} = 0$			-100			-130		nA
DD	Supply current	V _O = 1 V, No load	V _{IC} = 1 V,		65	250		105	280	μA

NOTES: 4. The typical values of input bias current and input offset current below 5 pA are determined mathematically.
5. This range also applies to each input individually.
6. At V_{DD} = 5 V, V_O = 0.25 V to 2 V; at V_{DD} = 3 V, V_O = 0.5 V to 1.5 V.




TLV2341I, TLV2341Y LinCMOSTM PROGRAMMABLE LOW-VOLTAGE OPERATIONAL AMPLIFIER SLOS110 - MAY 1992

TVDICAL	OUADA OTEDICTICO	MEDILIM BLAC MODEL
TFICAL	CHARACIERISTICS	(MEDIUM-BIAS MODE)


			FIGURE
Vio	Input offset voltage	Distribution	32, 33
ανιο	Input offset voltage temperature coefficient	Distribution	34, 35
		vs Output current	36
VOH	High-level output voltage	vs Supply voltage	37
		vs Temperature	38
		vs Common-mode input voltage	39
		vs Temperature	40, 42
VOL	Low-level output voltage	vs Differential input voltage	41
		vs Low-level output current	43
A		vs Supply voltage	44
AVD	Large-signal differential voltage amplification	vs Temperature	45
IIB/IIO	Input bias and offset currents	vs Temperature	46
VIC	Common-mode input voltage	vs Supply voltage	47
	Summly summent	vs Supply voltage	48
DD	Supply current	vs Temperature	49
SR	Slew rate	vs Supply voltage	50
эн	Siew rate	vs Temperature	51
1.11	Bias select current	vs Supply current	52
VO(PP)	Maximum peak-to-peak output voltage	vs Frequency	53
		vs Temperature	54
B ₁	Unity-gain bandwidth	vs Supply voltage	55
AVD	Large-signal differential voltage amplification	vs Frequency	56, 57
	and an	vs Supply voltage	58
φm	Phase margin	vs Temperature	59
		vs Load capacitance	60
Vn	Equivalent input noise voltage	vs Frequency	61
	Phase shift	vs Frequency	56, 57

Table of Graphs












TYPICAL CHARACTERISTICS (MEDIUM-BIAS MODE) LOW-LEVEL OUTPUT VOLTAGE LOW-LEVEL OUTPUT VOLTAGE VS VS FREE-AIR TEMPERATURE DIFFERENTIAL INPUT VOLTAGE 800 200 $V_{DD} = 3 V$ $V_{DD} = 5 V$ $V_{IC} = 1 V$ VIC = IVID / 21 185 700 $V_{ID} = -100 \text{ mV}$ /_{OL} – Low-Level Output Voltage – mV V_{OL}-Low-Level Output Voltage - mV IOL = 5 mAIOL = 1 mA TA = 25°C 170 600 155 500 140 125 400 110 300 95 200 80 100 65 50 0 100 -50 25 125 0 -75 -25 ٥ 50 75 -2 -4 -6 -8 TA - Free-Air Temperature - °C VID - Differential Input Voltage - V Figure 40 Figure 41 LOW-LEVEL OUTPUT VOLTAGE LOW-LEVEL OUTPUT VOLTAGE vs vs FREE-AIR TEMPERATURE LOW-LEVEL OUTPUT CURRENT 900 1000 $V_{IC} = 1 V$ $V_{DD} = 5 V$ 900 $V_{ID} = -100 \text{ mV}$ 800 $V_{IC} = 0.5 V$ V_{OL} – Low-Level Output Voltage – mV V_{OL} – Low-Level Output Voltage – mV TA = 25°C $V_{ID} = -1 V$ 800 IOL = 5 mA 700 V_{DD} = 5 V 700 600 600 500 $V_{DD} = 3 V$ 500 400 400 300 300 200 200 100 100 n 0 7 -75 -50 -25 0 1 2 3 4 5 6 8 0 25 50 75 100 125 IOL - Low-Level Output Current - mA TA - Free-Air Temperature - °C Figure 42 Figure 43




TLV2341I LinCMOSTM PROGRAMMABLE LOW-VOLTAGE OPERATIONAL AMPLIFIER SLOS110 - MAY 1992




TYPICAL CHARACTERISTICS (MEDIUM-BIAS MODE)

NOTE A: The typical values of input bias current and input offset current below 5 pA are determined mathematically.












SLOS110 - MAY 1992



TYPICAL CHARACTERISTICS (MEDIUM-BIAS MODE)







Figure 57

INSTRUMENTS POST OFFICE BOX 655303 • DALLAS, TEXAS 75265





LOW-BIAS MODE

electrical characteristics at specified free-air temperature

						TLV2	3411			
	PARAMETER	TEST CONDITIONS	TAT	v	DD = 3 \	1	v	DD = 5 V	Ι.	UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
VIO	Input offset voltage	$V_{O} = 1 V$, $V_{IC} = 1 V$, $R_{S} = 50 \Omega$,	25°C		0.6	8		1.1	8	mV
VIO	input onset voltage	$R_{L} = 1 M\Omega$	Full range			10			10	mv
αVIO	Average temperature of input offset voltage		25°C to 85°C		1			1.1		μV/ºC
lio.	Input offset current (see Note 4)	$V_{O} = 1 V, V_{IC} = 1 V$	25°C		0.1			0.1		pА
10			85°C		22	1000		24	1000	
Iв	Input bias current (see Note 4)	$V_{O} = 1 V$, $V_{IC} = 1 V$	25°C		0.6			0.6		ρA
		·0= · ·, ·(C= · ·	85°C		175	2000		200	2000	
			25°C	-0.2 to	-0.3 to		-0.2 to	-0.3 to		v
VICR	Common-mode input			2	2.3		4	4.2		
	voltage range (see Note 5)		Full range	-0.2 to 1.8			-0.2 to 3.8			V
		V _{IC} = 1 V,	25°C	1.75	1.9		3.2	3.8		
VOH	High-level output voltage	$V_{ID} = 100 \text{ mV},$ $I_{OH} = -1 \text{ mA}$	Full range	1.7			3			v
:		V _{IC} = 1 V,	25°C		115	150		95	150	
VOL	Low-level output voltage	V _{ID} = -100 mV, I _{OL} = 1 mA	Full range			190			190	mV
A	Large-signal differential	V _{IC} = 1 V, R _I = 1 ΜΩ,	25°C	50	400		50	520	X	V/mV
AVD	voltage amplification	See Note 6	Full range	50			50			v/mv
CMRR	Common-mode rejection ratio	V _O = 1 V, V _{IC} = V _{ICB} min,	25°C	65	88		65	94		dB
	Common-mode rejection ratio	$R_{S} = 50 \Omega$	Full range	60			60			QD
ksvr	Supply-voltage rejection ratio	$V_{\rm IC} = 1 V, V_{\rm O} = 1 V,$	25°C	70	86		70	86		dB
	(ΔV _{DD} /ΔV _{IO})	R _S = 50 Ω	Full range	65			65			
l(SEL)	Bias select current	$V_{I(SEL)} = 0$	25°C		10			65		nA
DD	Supply current	$V_{O} = 1 V$, $V_{IC} = 1 V$,	25°C		5	17		10	17	μA
	· · · ·	No load	Full range			27			27	

[†]Full range is -40°C to 85°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA are determined mathematically.
5. This range also applies to each input individually.
6. At V_{DD} = 5 V, V_{O(PP)} = 0.25 V to 2 V; at V_{DD} = 3 V, V_O = 0.5 V to 1.5 V.



TLV2341I, TLV2341Y LinCMOSTM PROGRAMMABLE LOW-VOLTAGE OPERATIONAL AMPLIFIER SLOS110 - MAY 1992

LOW-BIAS MODE

operating characteristics at specified free-air temperature, V_{DD} = 3 V

				-	Т	LV2341		
	PARAMETER	IESI	CONDITIONS	TA	MIN	TYP	MAX	UNIT
0.0	01	$V_{IC} = 1 V$,	$V_{I(PP)} = 1 V,$	25°C		0.02		1//
SR	Slew rate at unity gain	$R_L = 1 M\Omega$, See Figure 92	CL = 20 pF,	85°C	1997 - 1997 1997 - 1997	0.02	1. 1.	V/µs
v _n	Equivalent input noise voltage	f = kHz, See Figure 93	R _S = 100 Ω,	25°C		68		nV/√Hz
D		$V_{O} = V_{OH}$	Ci = 20 pF,	25°C		2.5		
BOM	Maximum output swing bandwidth	$R_L = 1 M\Omega$,	See Figure 92	85°C		2		kHz
		Vi = 10 mV,	CL = 20 pF,	25°C		27		kHz
B1 .	Unity-gain bandwidth	$R_L = 1 M\Omega$,	See Figure 94	85°C		21		
		VI = 10 mV,	f = B ₁ ,	-40°C		39°		
φm	Phase margin	C _L = 20 pF,	R _L = 1 MΩ,	25°C		34°]
		See Figure 94		85°C		28°		1

operating characteristics at specified free-air temperature, V_{DD} = 5 V

-				-	Т	LV23411		
	PARAMETER	TEST	CONDITIONS	TA	MIN	TYP	MAX	UNIT
		$V_{IC} = 1 V_{r}$	V	25°C		0.03		
00		$R_L = 1 M\Omega$,	VI(PP) = 1 V	85°C	1. A. A.	0.03	1	V/μs
SR	Slew rate at unity gain	C _L = 20 pF,	V	25°C		0.03		ν/μs
		See Figure 92	VI(PP) = 2.5 V	85°C		0.02		$\mathcal{L}_{\mathcal{A}} = \mathcal{L}_{\mathcal{A}}$
vn	Equivalent input noise voltage	f =1 kHz, See Figure 93	R _S = 100 Ω,	25°C		68		nV/√Hz
D		Vo = Voh,	C _I = 20 pF,	25°C		5		Lat land
BOM	Maximum output swing bandwidth	$R_L = 1 M\Omega$,	See Figure 92	85°C		4		kHz
_		Vi = 10 mV,	C _I = 20 pF,	25°C		85		
B ₁	Unity-gain bandwidth	$R_L = 1 M\Omega$,	See Figure 94	85°C		55		kHz
		Vi = 10 mV,	f = B ₁ ,	-40°C		38°	1997 - 19	
φm	Phase margin	C _L = 20 pF,	$R_L = 1 M\Omega$,	25°C		34°		1
		See Figure 94		85°C		28°		1



LOW-BIAS MODE

electrical characteristics, T_A = 25°C

						TLV2	341Y			
	PARAMETER	TEST CO	NDITIONS	V _{DD} = 3 V			V	DD = 5 V	1	UNIT
		· ·		MIN	TYP	MAX	MIN	TYP	MAX	
VIO	Input offset voltage	V _O = 1 V, R _S = 50 Ω,	$V_{IC} = 1 V,$ $R_L = 1 M\Omega$		0.6	8		1.1	8	mV
lio	Input offset current (see Note 4)	V _O = 1 V,	V _{IC} = 1 V		0.1			0.1		pА
IIB	Input bias current (see Note 4)	V _O = 1 V,	V _{IC} = 1 V		0.6			0.6		pА
VICR	Common-mode input voltage range (see Note 5)			-0.2 to 2	-0.3 to 2.3		-0.2 to 4	-0.3 to 4.2	-	v
V _{OH}	High-level output voltage	V _{IC} = 1 V, I _{OH} = -1 mA	V _{ID} = 100 mV,	1.75	1.9		3.2	3.8		v
V _{OL}	Low-level output voltage	V _{IC} = 1 V, I _{OL} = 1 mA	V _{ID} = -100 mV,		115	150		95	150	mV
AVD	Large-signal differential voltage amplification	V _{IC} = 1 V, See Note 6	R _L = 1 ΜΩ,	50	400		50	520		V/mV
CMRR	Common-mode rejection ratio	$V_{O} = 1 V,$ R _S = 50 Ω	$V_{IC} = V_{ICR}min$,	65	88		65	94		dB
ksvr	Supply-voltage rejection ratio $(\Delta V_{DD}/\Delta V_{ID})$	V _{DD} = 3 V to 5 V, V _O = 1 V,	V _{IC} = 1 V, R _S = 50 Ω	70	86		70	86		dB
II(SEL)	Bias select current	$V_{I(SEL)} = 0$			10			65		nA
IDD	Supply current	V _O = 1 V, No load	V _{IC} = 1 V,		5	17		10	17	μA

NOTES: 4. The typical values of input bias current and input offset current below 5 pA are determined mathematically.

5. This range also applies to each input individually. 6. At $V_{DD} = 5 \text{ V}$, $V_O = 0.25 \text{ V}$ to 2 V; at $V_{DD} = 3 \text{ V}$, $V_O = 0.5 \text{ V}$ to 1.5 V.




SLOS110 - MAY 1992

TYPICAL CHARACTERISTICS (LOW-BIAS MODE)

			FIGURE
VIO	Input offset voltage	Distribution	62, 63
ανιο	Input offset voltage temperature coefficient	Distribution	64, 65
-		vs Output current	66
VOH	High-level output voltage	vs Supply voltage	67
		vs Temperature	68
		vs Common-mode input voltage	69
		vs Temperature	70, 72
VOL	Low-level output voltage	vs Differential input voltage	71
		vs Low-level output current	73
A	Large signal differential voltage emplification	vs Supply voltage	74
AVD	Large-signal differential voltage amplification	vs Temperature	75
IB/IO	Input bias and offset currents	vs Temperature	76
VIC	Common-mode input voltage	vs Supply voltage	77
	Supply overest	vs Supply voltage	78
DD	Supply current	vs Temperature	79
SR	Slew rate	vs Supply voltage	80
on .	Siew rate	vs Temperature	81
·	Bias select current	vs Supply current	82
VO(PP)	Maximum peak-to-peak output voltage	vs Frequency	83
		vs Temperature	84
B ₁	Unity-gain bandwidth	vs Supply voltage	85
AVD	Large-signal differential voltage amplification	vs Frequency	86, 87
		vs Supply voltage	88
φm	Phase margin	vs Temperature	89
		vs Load capacitance	90
Vn	Equivalent input noise voltage	vs Frequency	91
	Phase shift	vs Frequency	86, 87


Table of Graphs







SLOS110 - MAY 1992




TYPICAL CHARACTERISTICS (LOW-BIAS MODE)

TYPICAL CHARACTERISTICS (LOW-BIAS MODE) LOW-LEVEL OUTPUT VOLTAGE LOW-LEVEL OUTPUT VOLTAGE vs VS DIFFERENTIAL INPUT VOLTAGE FREE-AIR TEMPERATURE 800 200 V_{DD} = 3 V $V_{DD} = 5 V$ VIC = 1 V $V_{IC} = |V_{ID} / 2|$ 185 700 V_{OL} – Low-Level Output Voltage – mV V_{OL} – Low-Level Output Voltage – mV $V_{ID} = -100 \text{ mV}$ $I_{OL} = 5 \text{ mA}$ IOL = 1 mA 170 TA = 25°C 600 155 500 140 125 400 110 300 95 200 80 100 65 50 0 --75 -50 -25 ٥ 25 50 75 100 125 0 -2 -4 -6 -8 TA - Free-Air Temperature - °C VID - Differential Input Voltage - V Figure 71 Figure 70 LOW-LEVEL OUTPUT VOLTAGE LOW-LEVEL OUTPUT VOLTAGE VS vs FREE-AIR TEMPERATURE LOW-LEVEL OUTPUT CURRENT 900 1 $V_{IC} = 1 V$ $V_{DD} = 5 V$ $V_{ID} = -1 V$ 0.9 800 VIC = 0.5 V V_{OL} – Low-Level Output Voltage – mV V_{OL} – Low-Level Output Voltage – mV TA = 25°C $V_{ID} = -1 V$ 0.8 IOL = 5 mA 700 $V_{DD} = 5 V$ 0.7 600 0.6 500 0.5 $V_{DD} = 3 V$ 400 0.4 300 0.3 200 0.2 100 0.1 0 0 -75 -50 0 2 3 4 5 6 7 8 -25 0 25 50 75 100 125 1 IOL - Low-Level Output Current - mA TA - Free-Air Temperature - °C Figure 72 Figure 73




TLV2341I, TLV2341Y LinCMOSTM PROGRAMMABLE LOW-VOLTAGE OPERATIONAL AMPLIFIER SLOS110 - MAY 1992




NOTE A: The typical values of input bias current and input offset current below 5 pA are determined mathematically.
























Figure 87



SLOS110 - MAY 1992




TYPICAL CHARACTERISTICS (LOW-BIAS MODE)




PARAMETER MEASUREMENT INFORMATION

single-supply versus split-supply test circuits


Because the TLV2341 is optimized for single-supply operation, circuit configurations used for the various tests often present some inconvenience since the input signal, in many cases, must be offset from ground. This inconvenience can be avoided by testing the device with split supplies and the output load tied to the negative rail. A comparison of single-supply versus split-supply test circuits is shown below. The use of either circuit will give the same result.





(a) SINGLE SUPPLY

Figure 92. Unity-Gain Amplifier



(a) SINGLE SUPPLY




Figure 93. Noise Test Circuits




Figure 94. Gain-of-100 Inverting Amplifier



SLOS110 - MAY 1992

PARAMETER MEASUREMENT INFORMATION

input bias current

Because of the high input impedance of the TLV2341 operational amplifier, attempts to measure the input bias current can result in erroneous readings. The bias current at normal ambient temperature is typically less than 1 pA, a value that is easily exceeded by leakages on the test socket. Two suggestions are offered to avoid erroneous measurements:

- Isolate the device from other potential leakage sources. Use a grounded shield around and between the device inputs (see Figure 95). Leakages that would otherwise flow to the inputs are shunted away.
- Compensate for the leakage of the test socket by actually performing an input bias current test (using a
 picoammeter) with no device in the test socket. The actual input bias current can then be calculated by
 subtracting the open-socket leakage readings from the readings obtained with a device in the test
 socket.

Many automatic testers as well as some bench-top operational amplifier testers use the servo-loop technique with a resistor in series with the device input to measure the input bias current (the voltage drop across the series resistor is measured and the bias current is calculated). This method requires that a device be inserted into the test socket to obtain a correct reading; therefore, an open-socket reading is not feasible using this method.




Figure 95. Isolation Metal Around Device Inputs (P Package)

low-level output voltage

To obtain low-level supply-voltage operation, some compromise is necessary in the input stage. This compromise results in the device low-level output voltage being dependent on both the common-mode input voltage level as well as the differential input voltage level. When attempting to correlate low-level output readings with those quoted in the electrical specifications, these two conditions should be observed. If conditions other than these are to be used, please refer to the Typical Characteristics section of this data sheet.

input offset voltage temperature coefficient

Erroneous readings often result from attempts to measure temperature coefficient of input offset voltage. This parameter is actually a calculation using input offset voltage measurements obtained at two different temperatures. When one (or both) of the temperatures is below freezing, moisture can collect on both the device and the test socket. This moisture results in leakage and contact resistance which can cause erroneous input offset voltage readings. The isolation techniques previously mentioned have no effect on the leakage since the moisture also covers the isolation metal itself, thereby rendering it useless. These measurements should be performed at temperatures above freezing to minimize error.

full-power response

Full-power response, the frequency above which the operational amplifier slew rate limits the output voltage swing, is often specified two ways: full-linear response and full-peak response. The full-linear response is



PARAMETER MEASUREMENT INFORMATION

generally measured by monitoring the distortion level of the output while increasing the frequency of a sinusoidal input signal until the maximum frequency is found above which the output contains significant distortion. The full-peak response is defined as the maximum output frequency, without regard to distortion, above which full peak-to-peak output swing cannot be maintained.

Because there is no industry-wide accepted value for significant distortion, the full-peak response is specified in this data sheet and is measured using the circuit of Figure 92. The initial setup involves the use of a sinusoidal input to determine the maximum peak-to-peak output of the device (the amplitude of the sinusoidal wave is increased until clipping occurs). The sinusoidal wave is then replaced with a square wave of the same amplitude. The frequency is then increased until the maximum peak-to-peak output can no longer be maintained (Figure 96). A square wave is used to allow a more accurate determination of the point at which the maximum peak-to-peak output is reached.




Figure 96. Full-Power-Response Output Signal

test time


Inadequate test time is a frequent problem, especially when testing CMOS devices in a high-volume, short-test-time environment. Internal capacitances are inherently higher in CMOS than in bipolar and BiFET devices and require longer test times than their bipolar and BiFET counterparts. The problem becomes more pronounced with reduced supply levels and lower temperatures.

APPLICATION INFORMATION

single-supply operation

While the TLV2341 performs well using dual-power supplies (also called balanced or split supplies). the design is optimized for single-supply operation. This includes an input common-mode voltage range that encompasses ground as well as an output voltage range that pulls down to ground. The supply voltage range extends down to 2 V, thus allowing operation with supply levels commonly available for TTL and HCMOS.

Many single-supply applications require that a voltage be applied to one input to establish a reference level that is above ground. This virtual ground can be generated using two large resistors, but a preferred technique is to use a virtual-ground generator such as the TLE2426. The TLE2426 supplies an accurate voltage equal to VDD/2, while consuming very little power and is suitable for supply voltages of greater than 4 V.







TLV2341I, TLV2341Y LinCMOS™ PROGRAMMABLE LOW-VOLTAGE OPERATIONAL AMPLIFIER


SLOS110 - MAY 1992

APPLICATION INFORMATION

single-supply operation (continued)

The TLV2341 works well in conjunction with digital logic; however, when powering both linear devices and digital logic from the same power supply, the following precautions are recommended:

- Power the linear devices from separate bypassed supply lines (see Figure 98); otherwise, the linear device supply rails can fluctuate due to voltage drops caused by high switching currents in the digital logic.
- Use proper bypass techniques to reduce the probability of noise-induced errors. Single capacitive decoupling is often adequate; however, RC decoupling may be necessary in high-frequency applications.



(b) SEPARATE-BYPASSED SUPPLY RAILS (PREFERRED)

Figure 98. Common Versus Separate Supply Rails

input offset voltage nulling

The TLV2341 offers external input offset null control. Nulling of the input offset voltage can be achieved by adjusting a 25- $k\Omega$ potentiometer connected between the offset null terminals with the wiper connected as shown in Figure 99. The amount of nulling range varies with the bias selection. In the high-bias mode, the nulling range allows the maximum offset voltage specified to be trimmed to zero. In low-bias and medium-bias modes, total nulling may not be possible.





Figure 99. Input Offset Voltage Null Circuit



APPLICATION INFORMATION

bias selection

Bias selection is achieved by connecting the bias-select pin to one of the three voltage levels (see Figure 100). For medium-bias applications, it is recommended that the bias-select pin be connected to the midpoint between the supply rails. This is a simple procedure in split-supply applications, since this point is ground. In single-supply applications, the medium-bias mode necessitates using a voltage divider as indicated. The use of large-value resistors in the voltage divider reduces the current drain of the divider from the supply line. However, large-value resistors used in conjunction with a large-value capacitor require significant time to charge up to the supply midpoint after the supply is switched on. A voltage other than the midpoint may be used if it is within the voltages specified in the following table.



BIAS MODE	BIAS-SELECT VOLTAGE (Single Supply)
Low	V _{DD}
Medium	1 V to V _{DD} –1 V
High	GND

Figure 100. Bias Selection for Single-Supply Applications

input characteristics

The TLV2341 is specified with a minimum and a maximum input voltage that, if exceeded at either input, could cause the device to malfunction. Exceeding this specified range is a common problem, especially in single-supply operation. Note that the lower the range limit includes the negative rail, while the upper range limit is specified at $V_{DD} - 1$ V at $T_A = 25^{\circ}$ C and at $V_{DD} - 1.2$ V at all other temperatures.

The use of the polysilicon-gate process and the careful input circuit design gives the TLV2341 good input offset voltage drift characteristics relative to conventional metal-gate processes. Offset voltage drift in CMOS devices is highly influenced by threshold voltage shifts caused by polarization of the phosphorus dopant implanted in the oxide. Placing the phosphorus dopant in a conductor (such as a polysilicon gate) alleviates the polarization problem, thus reducing threshold voltage shifts by more than an order of magnitude. The offset voltage drift with time has been calculated to be typically 0.1 μ V/month, including the first month of operation.

Because of the extremely high input impedance and resulting low bias-current requirements, the TLV2341 is well suited for low-level signal processing; however, leakage currents on printed-circuit boards and sockets can easily exceed bias-current requirements and cause a degradation in device performance. It is good practice to include guard rings around inputs (similar to those of Figure 95 in the Parameter Measurement Information section). These guards should be driven from a low-impedance source at the same voltage level as the common-mode input (see Figure 101).

The inputs of any unused amplifiers should be tied to ground to avoid possible oscillation.




TLV2341I, TLV2341Y LinCMOS™ PROGRAMMABLE LOW-VOLTAGE OPERATIONAL AMPLIFIER

SLOS110 - MAY 1992

APPLICATION INFORMATION

input characteristics (continued)





noise performance

The noise specifications in operational amplifiers circuits are greatly dependent on the current in the first-stage differential amplifier. The low input bias current requirements of the TLV2341 results in a very low noise current, which is insignificant in most applications. This feature makes the device especially favorable over bipolar devices when using values of circuit impedance greater than 50 k Ω , since bipolar devices exhibit greater noise currents.

feedback

Operational amplifier circuits nearly always employ feedback, and since feedback is the first prerequisite for oscillation, caution is appropriate. Most oscillation problems result from driving capacitive loads and ignoring stray input capacitance. A small-value capacitor connected in parallel with the feedback resistor is an effective remedy (see Figure 102). The value of this capacitor is optimized empirically.

electrostatic-discharge protection

The TLV2341 incorporates an internal electrostatic-discharge (ESD)-protection circuit that




Figure 102. Compensation for Input Capacitance

prevents functional failures at voltages up to 2000 V as tested under MIL-STD-883C, Method 3015.2. Care should be exercised, however, when handling these devices as exposure to ESD may result in the degradation of the device parametric performance. The protection circuit also causes the input bias currents to be temperature dependent and have the characteristics of a reverse-biased diode.

latch-up

Because CMOS devices are susceptible to latch-up due to their inherent parasitic thyristors, the TLV2341 inputs and output are designed to withstand –100-mA surge currents without sustaining latch-up; however, techniques should be used to reduce the chance of latch-up whenever possible. Internal protection diodes should not by



APPLICATION INFORMATION

design be forward biased. Applied input and output voltage should not exceed the supply voltage by more that 300 mV. Care should be exercised when using capacitive coupling on pulse generators. Supply transients should be shunted by the use of decoupling capacitors (0.1 µF typical) located across the supply rails as close to the device as possible.

The current path established if latch-up occurs is usually between the positive supply rail and ground and can be triggered by surges on the supply lines and/or voltages on either the output or inputs that exceed the supply voltage. Once latch-up occurs, the current flow is limited only by the impedance of the power supply and the forward resistance of the parasitic thyristor and usually results in the destruction of the device. The chance of latch-up occurring increases with increasing temperature and supply voltages.

output characteristics

The output stage of the TLV2341 is designed to sink and source relatively high amounts of current (see Typical Characteristics). If the output is subjected to a short-circuit condition, this high-current capability can cause device damage under certain conditions. Output current capability increases with supply voltage.

Although the TLV2341 possesses excellent high-level output voltage and current capability, methods are available for boosting this capability if needed. The simplest method involves the use of a pullup resistor (RP) connected from the output to the positive supply rail (see Figure 103). There are two disadvantages to the use of this circuit. First, the NMOS pulldown transistor N4 (see equivalent schematic) must sink a comparatively large amount of current. In this circuit, N4 behaves like a linear resistor with an on resistance between approximately 60Ω and 180Ω , depending on how hard the operational amplifier input is driven. With very low values of Rp, a voltage offset from 0 V at the output occurs. Secondly, pullup resistor R_P acts as a drain load to N4 and the gain of the operational amplifier is reduced at output voltage levels where N5 is not supplying the output current.




Figure 103. Resistive Pullup to Increase VOH





Figure 104. Test Circuit for Output Characteristics

All operating characteristics of the TLV2341 are measured using a 20-pF load. The device drives higher capacitive loads; however, as output load capacitance increases, the resulting response pole occurs at lower frequencies thereby causing ringing, peaking, or even oscillation (see Figures 105, 106 and 107). In many cases, adding some compensation in the form of a series resistor in the feedback loop alleviates the problem.



TLV2341I, TLV2341Y LinCMOS™ PROGRAMMABLE LOW-VOLTAGE OPERATIONAL AMPLIFIER SLOS110 - MAY 1992

APPLICATION INFORMATION



FXAS **INSTRUMENTS**

POST OFFICE BOX 655303

DALLAS, TEXAS 75265

(b) $C_L = 260 \text{ pF}$, $R_L = \text{NO LOAD}$ Figure 107. Effect of Capacitive Loads in Low-Bias Mode

(c) $C_L = 310 \text{ pF}$, $R_L = \text{NO LOAD}$

(a) CL = 20 pF, RL = NO LOAD

D OR P PACKAGE

(TOP VIEW)

8 🛛 V_{DD}

7 **1** 200T

10UT [

1IN- 🚺 2

SLOS114 - MAY 1992

- Wide Range of Supply Voltages Over Specified Temperature Range: -40°C to 85°C...2 V to 8 V
- Fully Characterized at 3 V and 5 V
- Single-Supply Operation
- Common-Mode Input-Voltage Range Extends Below the Negative Rail and Latch-Up to V_{DD} –1 V at 25°C
- Output Voltage Range Includes Negative Rail
- High Input Impedance ... 10¹² Ω Typical
- ESD-Protection Circuitry
- Designed-In Latch-Up Immunity

description

The TLV2342 dual operational amplifier is one of a family of devices that has been specifically designed for use in low-voltage single-supply applications. Unlike other products in this family designed primarily to meet aggressive power consumption specifications, the TLV2342 was developed to offer ac performance approaching that of a BiFET operational amplifier while operating from a single-supply rail. At 3 V, the TLV2342 has a typical slew rate of 2.1 V/µs and 790-kHz unity-gain bandwidth.

Each amplifier is fully functional down to a minimum supply voltage of 2 V and is fully characterized, tested, and specified at both 3-V and 5-V power supplies over a temperature range of -40° C to 85° C. The common-mode input voltage range includes the negative rail and extends to within 1 V of the positive rail.

Low-voltage and low-power operation has been made possible by using Texas Instruments silicon-

gate LinCMOS[™] technology. The LinCMOS process also features extremely high input impedance and ultra-low input bias currents. These parameters combined with good ac performance make the TLV2342 effectual in applications such as high-frequency filters and wide-bandwidth sensors.


AVAILABLE OPTIONS								
	Viemer	PAG	CHIP FORM					
ТА	V _{IO} max AT 25°C	SMALL OUTLINE (D)	PLASTIC DIP (P)	TSSOP (PW)	(Y)			
-40°C to 85°C	9 mV	TLV2342ID	TLV2342IP	TLV2342IPWLE	TLV2342Y			

The D package is available taped and reeled. Add R suffix to the device type (e.g., TLV2342IDR). The PW package is only available left-end taped and reeled (e.g., TLV2342IPWLE).


LinCMOS™ is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.





EQUIVALENT INPUT NOISE VOLTAGE



Copyright © 1992, Texas Instruments Incorporated


description (continued)

To facilitate the design of small portable equipment, the TLV2342 is made available in a wide range of package options, including the small-outline and thin-shrink small-outline packages (TSSOP). The TSSOP package has significantly reduced dimensions compared to a standard surface-mount package. Its maximum height of only 1.1 mm makes it particularly attractive when space is critical.


The device inputs and outputs are designed to withstand –100-mA currents without sustaining latch-up. The TLV2342 incorporates internal ESD-protection circuits that prevent functional failures at voltages up to 2000 V as tested under MIL-STD-883C, Method 3015.2; however, care should be exercised in handling these devices as exposure to ESD may result in degradation of the device parametric performance.

TLV2342Y chip information

This chip, when properly assembled, displays characteristics similar to the TLV2342I. Thermal compression or ultrasonic bonding may be used on the doped aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.







equivalent schematic (each amplifier)



absolute maximum ratings over operating free-air temperature (unless otherwise noted)[†]

Supply voltage, V _{DD} (see Note 1)	
Differential input voltage (see Note 2)	
Input voltage range, V _I (any input)	
Input current, I ₁	
Output current, In	
Duration of short-circuit current at (or below) $T_A = 25^{\circ}C$ (see Note 3)	unlimited
Continuous total dissipation	
Operating free-air temperature range, TA	–40°C to 85°C
Storage temperature range	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D, P, or	PW package 260°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential voltages, are with respect to network ground.

- 2. Differential voltages are at the noninverting input with respect to the inverting input.
 - The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded (see application section).

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 85°C POWER RATING
D	725 mV	5.8 mW/°C	377 mW
Р	1000 mV	8.0 mW/°C	520 mW
PW	525 mV	4.2 mW/°C	273 mW

recommended operating conditions

		MIN MAX	UNIT
Supply voltage, V _{DD}		2 8	V
	V _{DD} = 3 V	-0.2 1.8	
Common-mode input voltage, V _{IC}	V _{DD} = 5 V	-0.2 3.8	
Operating free-air temperature, TA		-40 85	0°



				TLV2342I							
	PARAMETER	TEST CONDITIONS	T₄t	V _{DD} = 3 V			V	DD = 5 \	1	UNIT	
				MIN	TYP	MAX	MIN	TYP	MAX		
.,	hand all a sharehand	$V_{O} = 1 V, V_{IC} = 1 V,$	25°C		0.6	9		1.1	9		
VIO	Input offset voltage	R _S = 50 Ω, R _L = 10 kΩ	Full range			11			11	mV	
αVIO	Average temperature coefficient of input offset voltage		25°C to 85°C		2.7			2.7		µV/∾	
10	Input offset current (see Note 4)	$V_{O} = 1 V$, $V_{IC} = 1 V$	25°C		0.1			0.1		pA	
0			85°C		22	1000		24	1000	р/ч	
IВ	Input bias current (see Note 4)	$V_{0} = 1 V, V_{10} = 1 V$	25°C		0.6			0.6		рА	
-10			85°C		175	2000		200	2000	P	
	Common-mode input		25°C	-0.2 to 2	-0.3 to 2.3		-0.2 to 4	-0.3 to 4.2		v	
VICR	/ICR voltage range (see Note 5)		Full range	-0.2 to 1.8			-0.2 to 3.8			v	
			25°C	1.75	1.9		3.2	3.7			
VOH	High-level output voltage $V_{ID} = 100 \text{ mV},$ $I_{OH} = -1 \text{ mA}$		V _{ID} = 100 mV, I _{OH} = -1 mA	Full range	1.7			3			V
Vei	Low-level output voltage	$V_{IC} = 1 V,$ $V_{ID} = -100 \text{ mV},$	25°C		120	150		90	150	mV	
VOL	Low-level output voltage	$I_{OL} = 1 \text{ mA}$	Full range			190			190	IIIV	
A	Large-signal differential	$V_{IC} = 1 V,$ $R_{I} = 10 k\Omega,$	25°C	3	11		5	23		V/m	
AVD	voltage amplification	See Note 6	Full range	2			3.5			v/m	
		$V_0 = 1 V$,	25°C	65	78		65	80		-10	
CMRR	Common-mode rejection ratio	$V_{IC} = V_{ICR}$ min, R _S = 50 Ω	Full range	60			60			dB	
ksvr	Supply-voltage rejection ratio	$V_{IC} = 1 V, V_O = 1 V,$	25°C	70	95		70	95		dB	
-SVH	(ΔV _{DD} /ΔV _{IO})	R _S = 50 Ω	Full range	65			65	10		ub	
IDD	Supply current	$V_{O} = 1 V$, $V_{IC} = 1 V$,	25°C		0.65	3		1.4	3.2	mA	
טטי	Supply Surrent	No load	Full range			4			4.4		

electrical characteristics at specified free-air temperature

[†] Full range is –40°C to 85°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA are determined mathematically.

5. This range also applies to each input individually. 6. At $V_{DD} = 5 V$, $V_O = 0.25 V$ to 2 V; at $V_{DD} = 3 V$, $V_O = 0.5 V$ to 1.5 V.



operating characteristics at specified free-air temperature, V_{DD} = 3 V

				_	TLV23421			Τ
PARAMETER		TEST CONDITIONS		TA	MIN TYP		MAX	UNIT
0.0		$V_{ C} = 1 V$,	$V_{I(PP)} = 1 V_{,}$	25°C		2.1		
SR	Slew rate at unity gain	$R_L = 10 k\Omega$, $C_L = 20 pF$, See Figure 30	CL = 20 pF,	85°C		1.7		V/μs
Vn	Equivalent input noise voltage	f = 1 kHz, See Figure 31	R _S = 100 Ω,	25°C		25		nV/√Hz
D		V _O = V _{OH} , R _L = 10 kΩ,	CL = 20 pF,	25°C		170	1.2	kHz
BOM	Maximum output swing bandwidth		See Figure 30	85°C		145		
		V _I = 10 mV,	CL = 20 pF,	25°C		790		1.1.1
B1	Unity-gain bandwidth	$R_{L} = 10 k\Omega$,	See Figure 32	85°C		690		kHz
		Vi = 10 mV,	f = B ₁ ,	-40°C		53°		
φm	Phase margin		$R_{L} = 10 k\Omega$,	25°C		49°		1
				85°C		47°		1

operating characteristics at specified free-air temperature, V_{DD} = 5 V

PARAMETER		TEST CONDITIONS		_	T	TLV23421			
				TA	MIN TYP N		MAX	UNIT	
		V _{IC} = 1 V,	N	25°C	1997 - B	3.6			
SR	Class sate at units gain	$R_{\rm I} = 10 \rm k\Omega$	VI(PP) = 1 V	85°C		2.8		Mine	
38	Slew rate at unity gain	C _L = 20 pF,	N	25°C		2.9	·	V/μs	
		See Figure 30	VI(PP) = 2.5 V	85°C		2.3			
v _n	Equivalent input noise voltage	f = 1 kHz, See Figure 31	R _S = 100 Ω,	25°C		25		nV/√Hz	
	KA 1	V _O = V _{OH} ,	C ₁ = 20 pF,	25°C		320			
BOM	Maximum output swing bandwidth	$R_L = 10 k\Omega$,	See Figure 30	85°C		250		kHz	
		Vi = 10 mV,	$C_{1} = 20 \text{pF},$	25°C		1.7	194		
B ₁	Unity-gain bandwidth	$R_L = 10 k\Omega$,	See Figure 32	85°C		1.2		kHz	
		VI = 10 mV, CL = 20 pF, See Figure 32	f = B ₁ ,	-40°C		49°	la de la		
φm	Phase margin		$R_{L} = 10 k\Omega$,	25°C		46°			
				85°C		43°			



SLOS114 - MAY 19

				TLV2342Y						
PARAMETER		TEST CONDITIONS		V _{DD} = 3 V			V _{DD} = 5 V			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
VIO	Input offset voltage	V _O = 1 V, R _S = 50 Ω,	V _{IC} = 1 V, R _L = 10 kΩ		0.6	9		1.1	9	mV
10	Input offset current (see Note 4)	V _O = 1 V,	V _{IC} = 1 V		0.1			0.1		pА
Iв	Input bias current (see Note 4)	V _O = 1 V,	V _{IC} = 1 V		0.6			0.6		pА
VICR	Common-mode input voltage range (see Note 5)			-0.2 to 2	-0.3 to 2.3		-0.2 to 4	-0.3 to 4.2		v
Vон	High-level output voltage	V _{IC} = 1 V, I _{OH} = -1 mA	V _{ID} = 100 mV,	1.75	1.9		3.2	3.7		V
V _{OL}	Low-level output voltage	V _{IC} = 1 V, I _{OL} = 1 mA	V _{ID} = 100 mV,		120	150		90	150	mV
A _{VD}	Large-signal differential voltage amplification	V _{IC} = 1 V, See Note 6	RL = 10 kΩ,	3	11		5	23		V/mV
CMRR	Common-mode rejection ratio	$V_{O} = 1 V,$ $R_{S} = 50 \Omega$	$V_{IC} = V_{ICR}min$,	65	78		65	80		dB
^k SVR	Supply-voltage rejection ratio $(\Delta V_{DD}/\Delta V_{ID})$	$V_{O} = 1 V,$ R _S = 50 Ω	V _{IC} = 1 V,	70	95		70	95		dB
IDD	Supply current	V _O = 1 V, No load	V _{IC} = 1 V,		0.65	3		1.4	3.2	mA

electrical characteristics, $T_A = 25^{\circ}C$

NOTES: 4. The typical values of input bias current and input offset current below 5 pA are determined mathematically.

5. This range also applies to each input individually. 6. At $V_{DD} = 5 V$, $V_O = 0.25 V$ to 2 V; at $V_{DD} = 3 V$, $V_O = 0.5 V$ to 1.5 V.



TYPICAL CHARACTERISTICS


			FIGURE
VIO	Input offset voltage	Distribution	1, 2
αVIO	Input offset voltage temperature coefficient	Distribution	3, 4
		vs Output current	5
VOH	High-level output voltage	vs Supply voltage	6
		vs Temperature	7
		vs Common-mode input voltage	. 8
	Low-level output voltage	vs Temperature	9, 11
VOL	Low-level output voltage	vs Differential input voltage	10
		vs Low-level output current	12
A. (5)		vs Supply voltage	13
AVD	Large-signal differential voltage amplification	vs Temperature	14
IIB/IIO	Input bias and offset currents	vs Temperature	15
VIC	Common-mode input voltage	vs Supply voltage	16
 	Supply current	vs Supply voltage	. 17
IDD		vs Temperature	18
SR	Slew rate	vs Supply voltage	19
эп	Slew rate	vs Temperature	20
VO(PP)	Maximum peak-to-peak output voltage	vs Frequency	21
В.	Linity anin handwidth	vs Temperature	22
B ₁	Unity-gain bandwidth	vs Supply voltage	23
AVD	Large-signal differential voltage amplification	vs Frequency	24, 25
		vs Supply voltage	26
φm	Phase margin	vs Temperature	27
		vs Load capacitance	28
Vn	Equivalent input noise voltage	vs Frequency	29
	Phase shift	vs Frequency	24, 25

Table of Graphs



DISTRIBUTION OF TLV2342

TYPICAL CHARACTERISTICS



10


0

-10 -8

-6 -4 -2 0 2 4 6 8 10


 α VIO – Temperature Coefficient – μ V/°C

Figure 3











SLOS114 - MAY 1992

3

2.4

1.8

1.2

0.6

0

-75 -50

V_{OH} – High-Level Output Voltage – V

 $V_{DD} = 3 V$

VIC = 1 V

VID = 100 mV

IOH = -500 μA IOH = -1 mA


IOH = -2 mA

IOH = -3 mA

IOH = -4 mA

-25






HIGH-LEVEL OUTPUT VOLTAGE


vs

FREE-AIR TEMPERATURE



HIGH-LEVEL OUTPUT VOLTAGE









Figure 7

TA - Free-Air Temperature - °C

0 25 50 75 100 125




SLOS114 - MAY 1992



TYPICAL CHARACTERISTICS





SLOS114 - MAY 1992



INSTRUMENTS POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

TYPICAL CHARACTERISTICS












Figure 19

SLEW RATE vs FREE-AIR TEMPERATURE





Figure 20



SLOS114 - MAY 1992



UNITY-GAIN BANDWIDTH vs





Figure 23



2-222

TYPICAL CHARACTERISTICS









Figure 25



TYPICAL CHARACTERISTICS






PARAMETER MEASUREMENT INFORMATION

single-supply versus split-supply test circuits

Because the TLV2342 is optimized for single-supply operation, circuit configurations used for the various tests often present some inconvenience since the input signal, in many cases, must be offset from ground. This inconvenience can be avoided by testing the device with split supplies and the output load tied to the negative rail. A comparison of single-supply versus split-supply test circuits is shown below. The use of either circuit gives the same result.









Figure 30. Unity-Gain Amplifier








Figure 31. Noise Test Circuits




Figure 32. Gain-of-100 Inverting Amplifier



PARAMETER MEASUREMENT INFORMATION

input bias current

Because of the high input impedance of the TLV2342 operational amplifier, attempts to measure the input bias current can result in erroneous readings. The bias current at normal ambient temperature is typically less than 1 pA, a value that is easily exceeded by leakages on the test socket. Two suggestions are offered to avoid erroneous measurements:

- Isolate the device from other potential leakage sources. Use a grounded shield around and between the device inputs (see Figure 33). Leakages that would otherwise flow to the inputs are shunted away.
- Compensate for the leakage of the test socket by actually performing an input bias current test (using a
 picoammeter) with no device in the test socket. The actual input bias current can then be calculated by
 subtracting the open-socket leakage readings from the readings obtained with a device in the test
 socket.

Many automatic testers as well as some bench-top operational amplifier testers use the servo-loop technique with a resistor in series with the device input to measure the input bias current (the voltage drop across the series resistor is measured and the bias current is calculated). This method requires that a device be inserted into a test socket to obtain a correct reading; therefore, an open-socket reading is not feasible using this method.




Figure 33. Isolation Metal Around Device Inputs (P Package)

low-level output voltage

To obtain low-level supply-voltage operation, some compromise is necessary in the input stage. This compromise results in the device low-level output voltage being dependent on both the common-mode input voltage level as well as the differential input voltage level. When attempting to correlate low-level output readings with those quoted in the electrical specifications, these two conditions should be observed. If conditions other than these are to be used, please refer to the Typical Characteristics section of this data sheet.

input offset voltage temperature coefficient

Erroneous readings often result from attempts to measure temperature coefficient of input offset voltage. This parameter is actually a calculation using input offset voltage measurements obtained at two different temperatures. When one (or both) of the temperatures is below freezing, moisture can collect on both the device and the test socket. This moisture results in leakage and contact resistance which can cause erroneous input offset voltage readings. The isolation techniques previously mentioned have no effect on the leakage since the moisture also covers the isolation metal itself, thereby rendering it useless. These measurements should be performed at temperatures above freezing to minimize error.

full-power response


Full-power response, the frequency above which the operational amplifier slew rate limits the output voltage swing, is often specified two ways: full-linear response and full-peak response. The full-linear response is



PARAMETER MEASUREMENT INFORMATION

generally measured by monitoring the distortion level of the output while increasing the frequency of a sinusoidal input signal until the maximum frequency is found above which the output contains significant distortion. The full-peak response is defined as the maximum output frequency, without regard to distortion, above which full peak-to-peak output swing cannot be maintained.

Because there is no industry-wide accepted value for significant distortion, the full-peak response is specified in this data sheet and is measured using the circuit of Figure 30. The initial setup involves the use of a sinusoidal input to determine the maximum peak-to-peak output of the device (the amplitude of the sinusoidal wave is increased until clipping occurs). The sinusoidal wave is then replaced with a square wave of the same amplitude. The frequency is then increased until the maximum peak-to-peak output can no longer be maintained (Figure 34). A square wave is used to allow a more accurate determination of the point at which the maximum peak-to-peak output is reached.



test time


Inadequate test time is a frequent problem, especially when testing CMOS devices in a high-volume, short-test-time environment. Internal capacitances are inherently higher in CMOS than in bipolar and BiFET devices and require longer test times than their bipolar and BiFET counterparts. The problem becomes more pronounced with reduced supply levels and lower temperatures.

APPLICATION INFORMATION

single-supply operation

While the TLV2342 performs well using dual-power supplies (also called balanced or split supplies), the design is optimized for single-supply operation. This includes an input common-mode voltage range that encompasses ground as well as an output voltage range that pulls down to ground. The supply voltage range extends down to 2 V, thus allowing operation with supply levels commonly available for TTL and HCMOS.

Many single-supply applications require that a voltage be applied to one input to establish a reference level that is above ground. This virtual ground can be generated using two large resistors, but a preferred technique is to use a virtual-ground generator such as the TLE2426. The TLE2426 supplies an accurate voltage equal to $V_{DD}/2$, while consuming very little power and is suitable for supply voltages of greater than 4 V.








APPLICATION INFORMATION

single-supply operation (continued)

The TLV2342 works well in conjunction with digital logic; however, when powering both linear devices and digital logic from the same power supply, the following precautions are recommended:

- Power the linear devices from separate bypassed supply lines (see Figure 36); otherwise, the linear device supply rails can fluctuate due to voltage drops caused by high switching currents in the digital logic.
- Use proper bypass techniques to reduce the probability of noise-induced errors. Single capacitive decoupling is often adequate; however, RC decoupling may be necessary in high-frequency applications.



(b) SEPARATE-BYPASSED SUPPLY RAILS (PREFERRED)

Figure 36. Common Versus Separate Supply Rails

input characteristics

The TLV2342 is specified with a minimum and a maximum input voltage that, if exceeded at either input, could cause the device to malfunction. Exceeding this specified range is a common problem, especially in single-supply operation. Note that the lower the range limit includes the negative rail, while the upper range limit is specified at $V_{DD} - 1$ V at $T_A = 25^{\circ}$ C and at $V_{DD} - 1.2$ V at all other temperatures.

The use of the polysilicon-gate process and the careful input circuit design gives the TLV2342 very good input offset voltage drift characteristics relative to conventional metal-gate processes. Offset voltage drift in CMOS devices is highly influenced by threshold voltage shifts caused by polarization of the phosphorus dopant implanted in the oxide. Placing the phosphorus dopant in a conductor (such as a polysilicon gate) alleviates the polarization problem, thus reducing threshold voltage shifts by more than an order of magnitude. The offset voltage drift with time has been calculated to be typically 0.1 μ V/month, including the first month of operation.

Because of the extremely high input impedance and resulting low bias-current requirements, the TLV2342 is well suited for low-level signal processing; however, leakage currents on printed-circuit boards and sockets can easily exceed bias-current requirements and cause a degradation in device performance. It is good practice to include guard rings around inputs (similar to those of Figure 33 in the Parameter Measurement Information section). These guards should be driven from a low-impedance source at the same voltage level as the common-mode input (see Figure 37).

The inputs of any unused amplifiers should be tied to ground to avoid possible oscillation.



APPLICATION INFORMATION

input characteristics (continued)




Figure 37. Guard-Ring Schemes

noise performance

The noise specifications in operational amplifiers circuits are greatly dependent on the current in the first-stage differential amplifier. The low input bias current requirements of the TLV2342 results in a very low noise current, which is insignificant in most applications. This feature makes the device especially favorable over bipolar devices when using values of circuit impedance greater than 50 k Ω , since bipolar devices exhibit greater noise currents.

feedback

Operational amplifier circuits nearly always employ feedback, and since feedback is the first prerequisite for oscillation, caution is appropriate. Most oscillation problems result from driving capacitive loads and ignoring stray input capacitance. A small-value capacitor connected in parallel with the feedback resistor is an effective remedy (see Figure 38). The value of this capacitor is optimized empirically.




Figure 38. Compensation for Input Capacitance

electrostatic-discharge protection

The TLV2342 incorporates an internal electrostatic-discharge (ESD)-protection circuit that prevents functional failures at voltages up to 2000 V as tested under MIL-STD-883C, Method 3015.2. Care should be exercised, however, when handling these devices as exposure to ESD may result in the degradation of the device parametric performance. The protection circuit also causes the input bias currents to be temperature dependent and have the characteristics of a reverse-biased diode.

latch-up

Because CMOS devices are susceptible to latch-up due to their inherent parasitic thyristors, the TLV2342 inputs and outputs are designed to withstand –100-mA surge currents without sustaining latch-up; however, techniques should be used to reduce the chance of latch-up whenever possible. Internal protection diodes



APPLICATION INFORMATION

should not by design be forward biased. Applied input and output voltage should not exceed the supply voltage by more than 300 mV. Care should be exercised when using capacitive coupling on pulse generators. Supply transients should be shunted by the use of decoupling capacitors (0.1 µF typical) located across the supply rails as close to the device as possible.

The current path established if latch-up occurs is usually between the positive supply rail and ground and can be triggered by surges on the supply lines and/or voltages on either the output or inputs that exceed the supply voltage. Once latch-up occurs, the current flow is limited only by the impedance of the power supply and the forward resistance of the parasitic thyristor and usually results in the destruction of the device. The chance of latch-up occurring increases with increasing temperature and supply voltages.

output characteristics

The output stage of the TLV2342 is designed to sink and source relatively high amounts of current (see Typical Characteristics). If the output is subjected to a short-circuit condition, this highcurrent capability can cause device damage under certain conditions. Output current capability increases with supply voltage.

Although the TLV2342 possesses excellent high-level output voltage and current capability, methods are available for boosting this capability if needed. The simplest method involves the use of a pullup resistor (Rp) connected from the output to the positive supply rail (see Figure 39). There are two disadvantages to the use of this circuit. First, the NMOS pulldown transistor N4 (see equivalent schematic) must sink a comparatively large amount of current. In this circuit, N4 behaves like a linear resistor with an on resistance between approximately 60Ω and 180Ω , depending on how hard the operational amplifier input is driven. With very low values of Rp, a voltage offset from 0 V at the output occurs. Secondly, pullup resistor R_P acts as a drain load to N4 and the gain of the operational amplifier is reduced at output voltage levels where N5 is not supplying the output current.




Figure 39. Resistive Pullup to Increase VOH





Figure 40. Test Circuit for Output Characteristics


All operating characteristics of the TLV2342 are measured using a 20-pF load. The device drives higher capacitive loads; however, as output load capacitance increases, the resulting response pole occurs at lower frequencies thereby causing ringing, peaking, or even oscillation (see Figures 41). In many cases, adding some compensation in the form of a series resistor in the feedback loop alleviates the problem.




APPLICATION INFORMATION

output characteristics (continued)







(c) $C_L = 150 \text{ pF}$, $R_L = \text{NO LOAD}$

Figure 41. Effect of Capacitive Loads






SLOS115 - MAY 1992

- Wide Range of Supply Voltages Over Specified Temperature Range: -40°C to 85°C...2 V to 8 V
- Fully Characterized at 3 V and 5 V
- Single-Supply Operation
- Common-Mode Input-Voltage Range Extends Below the Negative Rail and up to V_{DD} –1 V at 25°C
- Output Voltage Range Includes Negative Rail
- High Input Impedance . . . 10¹² Ω Typical
- ESD-Protection Circuitry
- Designed-In Latch-Up Immunity

description

The TLV2344 quad operational amplifier is one of a family of devices that has been specifically designed for use in low-voltage single-supply applications. Unlike other products in this family designed primarily to meet aggressive power consumption specifications, the TLV2344 is designed to offer ac performance approaching that of a BiFET operational amplifier while operating from a single-supply rail. At 3 V, the TLV2344 has a typical slew rate of 2.1 V/µs and 790-kHz unity-gain bandwidth.

Each amplifier is fully functional down to a minimum supply voltage of 2 V, is fully characterized, tested, and specified at both 3-V and 5-V power supplies over a temperature range of -40° C to 85°C. The common-mode input voltage range includes the negative rail and extends to within 1 V of the positive rail.



AVAILABLE OPTIONS PACKAGED DEVICES VIOmax TΑ SMALL OUTLINE PLASTIC DIP TSSOP AT 25°C (D) (N) (PW) -40°C to 85°C 10 mV TLV2344ID TLV2344IN TLV2344IPWLE

Available in tape and reel. Add R suffix to the device type when ordering (e.g., TLV2344IDR). The PW package is only available left-end taped and reeled (e.g., TLV2344IPWLE).

LinCMOS™ is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication data. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.



0 L 1

10

Copyright © 1992, Texas Instruments Incorporated

100

CHIP FORM

(Y)

TLV2344Y

f - Frequency - Hz

1000

description (continued)


Low-voltage and low-power operation has been made possible by using the Texas Instruments silicon-gate LinCMOS™ technology. The LinCMOS process also features extremely high input impedance and ultra-low input bias currents. These parameters combined with good ac performance make the TLV2344 effectual in applications such as high-frequency filters and wide-bandwidth sensors.

To facilitate the design of small portable equipment, the TLV2344 is made available in a wide range of package options, including the small-outline and thin-shrink small-outline packages (TSSOP). The TSSOP package has significantly reduced dimensions compared to a standard surface-mount package. Its maximum height of only 1.1 mm makes it particularly attractive when space is critical.

The device inputs and outputs are designed to withstand –100-mA currents without sustaining latch-up. The TLV2344 incorporates internal ESD-protection circuits that prevents functional failures at voltages up to 2000 V as tested under MIL-STD-883C, Method 3015.2; however, care should be exercised in handling these devices as exposure to ESD may result in the degradation of the device parametric performance.


TLV2344Y chip information

This chip, when properly assembled, displays characteristics similar to the TLV2344I. Thermal compression or ultrasonic bonding may be used on the doped aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.





SLOS115 - MAY 1992



equivalent schematic (each amplifier)



TLV2344I LinCMOS™ LOW-VOLTAGE HIGH-SPEED QUAD OPERATIONAL AMPLIFIER SLOS115 - MAY 1992

absolute maximum ratings over operating free-air temperature (unless otherwise noted)[†]

Supply voltage, V _{DD} (see Note 1)	
Differential input voltage, VID (see Note 2)	V _{DD+}
Input voltage range, VI (any input)	–0.3 V to V _{DD}
Input current, I	
Output current, IO	±30 mA
Duration of short-circuit current at (or below) $T_A = 25^{\circ}C$ (see Note 3)	unlimited
Continuous total dissipation	See Dissipation Rating Table
Operating free-air temperature range, TA	–40°C to 85°C
Storage temperature range	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D, P, or PV	V package 260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential voltages, are with respect to network ground.

- 2. Differential voltages are at the noninverting input with respect to the inverting input.
- The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded (see application selection).

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 85°C POWER RATING
D	950 mW	7.6 mW/°C	494 mW
N	1575 mW	5.6 mW/°C	364 mW
PW	700 mW	12.6 mW/°C	819 mW

recommended operating conditions

		MIN	MAX	UNIT
Supply voltage, VDD		2	8	V
	V _{DD} = 3 V	-0.2	1.8	V
Common-mode input voltage, VIC	V _{DD} = 5 V	-0.2	3.8	v
Operating free-air temperature, TA		-40	85	°C



SLOS115 - MAY 1992

		TEST CONDITIONS		TLV2344I						
	PARAMETER		TAţ	V _{DD} = 3 V			V _{DD} = 5 V			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
N/		$V_{O} = 1 V, V_{IC} = 1 V,$	25°C		1.1	10		1.1	10	mV
VIO	Input offset voltage	$R_{\rm S} = 50 \ \Omega,$ $R_{\rm L} = 10 \ k\Omega$	Full range			12			12	mv
αVIO	Average temperature coefficient of input offset voltage		25°C to 85°C		2.7			2.7		μV/°C
10	Input offset current (see Note 4)	$V_{O} = 1 V$, $V_{IC} = 1 V$	25°C		0.1			0.1		pА
	input onset current (see Note 4)		85°C		22	1000		24	1000	рл
IВ	Input bias current (see Note 4)	$V_{O} = 1 V, V_{IC} = 1 V$	25°C		0.6			0.6		рА
-10		-0	85°C		175	2000		200	2000	
.,	Common-mode input voltage range (see Note 5)		25°C	-0.2 to 2	-0.3 to 2.3		-0.2 to 4	-0.3 to 4.2		v
VICR			Full range	-0.2 to 1.8	· · · ·	-	-0.2 to 3.8			v
		$V_{IC} = 1 V,$	25°C	1.75	1.9		3.2	3.7		
Vон	High-level output voltage	V _{ID} = 100 mV, I _{OH} = -1 mA	Full range	1.7			3			V
	Low-level output voltage	$V_{IC} = 1 V,$	25°C		120	150		90	150	mV
VOL	Low-level output voltage	V _{ID} = -100 mV, I _{OL} = 1 mA	Full range			190			190	
A	Large-signal differential	$V_{IC} = 1 V,$	25°C	3	11		5	23		V/M\
AVD	voltage amplification	R _L = 10 kΩ, See Note 6	Full range	2			3.5			V/IVI V
CMRR	Common-mode rejection ratio	V _O = 1 V, V _{IC} = V _{ICR} min,	25°C	65	78		65	80		dB
		$R_{S} = 50 \Omega$ Full	Full range	60		-	60			
ksvr	Supply-voltage rejection ratio	$V_{IC} = 1 \text{ V}, V_O = 1 \text{ V}, \\ R_S = 50 \Omega$	25°C	70	95		70	95		dB
5411	(ΔV _{DD} /ΔV _{IO})		Full range	65			65			
ססו	Supply current	$V_{O} = 1 V$, $V_{IC} = 1 V$, No load	25°C		1.3	6		2.7	6.4	mA
	Supply Surrow		Full range			8			8.8	, \

electrical characteristics at specified free-air temperature

[†] Full range is -40°C to 85°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA are determined mathematically.

5. This range also applies to each input individually.

6. At $V_{DD} = 5 V$, $V_{O} = 0.25 V$ to 2 V; at $V_{DD} = 3 V$, $V_{O} = 0.5 V$ to 1.5 V.



operating characteristics at specified free-air temperature, V_{DD} = 3 V

		7507.0	TEST CONDITIONS			TLV23441		
	PARAMETER	TESTO				TYP	MAX	UNIT
0.0	Slew rate at unity gain	$V_{ C} = 1 V,$ $R_{ } = 10 k\Omega,$	V _{I(PP)} = 1 V, C _I = 20 pF,	25°C		2.1		V/µs
SR		See Figure 30	Ο <u>Γ</u> = 20 pr,	85°C		1.7		ν/μs
Vn	Equivalent input noise voltage	f = 1 kHz, See Figure 31	R _S = 100 Ω,	25°C		25		nV/√Hz
Bass	Maximum output swing bandwidth	V _O = V _{OH} , R _L = 10 kΩ,	CL = 20 pF, See Figure 30	25°C	an an the second se	170		kHz
BOM				85°C		145	1.1	KI
D.	Unity-gain bandwidth	V _I = 10 mV,	C _L = 20 pF, See Figure 32	25°C		790		1.1.1-
В ₁		$R_{L} = 10 k\Omega$,		85°C		690		kHz
	Phase margin	Vi = 10 mV,	f = B ₁ ,	-40°C		53°		
φm		C _L = 20 pF,	R _L = 10 kΩ,	25°C		49°		
		See Figure 32		85°C		47°		

operating characteristics at specified free-air temperature, V_{DD} = 5 V

	DADAMETER	TEATO	ONDITIONS	ТА	TLV2344I			
	PARAMETER	TEST G	TEST CONDITIONS		MIN	TYP	MAX	UNIT
	······································	$V_{IC} = 1 V_{i}$	V	25°C		3.6		
SR		$R_{\rm L} = 10 \rm k\Omega$	VI(PP) = 1 V	85°C		2.8		Mus
эп	Slew rate at unity gain	C _L = 20 pF,	VI(PP) = 2.5 V	25°C		2.9		V/µs
		See Figure 30		85°C		2.3		
V _n	Equivalent input noise voltage	f = 1 kHz, See Figure 31	R _S = 100 Ω,	25°C		25		nV/√Hz
		Vo = VoH,	CL = 20 pF, See Figure 30	25°C		320		
BOM	Maximum output swing bandwidth	$R_{L} = 10 \text{ k}\Omega,$		85°C		250		kHz
	······································	$V_{1} = 10 \text{ mV},$	C _I = 20 pF,	25°C		1.7		
B ₁	Unity-gain bandwidth	R _L = 10 kΩ,	See Figure 32	85°C		1.2		MHz
		Vi = 10 mV,	f = B ₁ ,	-40°C	1.1	49°		
φm	Phase margin	C _L = 20 pF,	R _L = 10 kΩ,	25°C		46°		1
1.		See Figure 32		85°C		43°		



				TLV2344Y						UNIT
PARAMETER		TEST CONDITIONS		V _{DD} = 3 V			V _{DD} = 5 V			
				MIN	TYP	MAX	MIN	TYP	MAX	
VIO	Input offset voltage	$V_{O} = 1 V, V_{IC} = 1$ R _S = 50 Ω,			1.1	10		1.1	10	mV
10	Input offset current (see Note 4)	V _O = 1 V, V _{IC} = 1	V .		0.1			0.1		pА
IIB	Input bias current (see Note 4)	V _O = 1 V, V _{IC} = 1	v		0.6			0.6		pА
VICR	Common-mode input voltage range (see Note 5)			-0.2 to 2	-0.3 to 2.3		-0.2 to 4	-0.3 to 4.2		v
VOH	High-level output voltage	V _{IC} = 1 V, I _{OH} = -1 mA	V _{ID} = 100 mV,	1.75	1.9		3.2	3.7		v
VOL	Low-level output voltage	V _{IC} = 1 V, I _{OL} = 1 mA	V _{ID} = -100 mV,		120	150		90	150	mV
A _{VD}	Large-signal differential voltage amplification	V _{IC} = 1 V, See Note 6	R _L = 10 kΩ,	3	11		5	23		V/m∖
CMRR	Common-mode rejection ratio	$V_{O} = 1 V, V_{IC} = V$ R _S = 50 Ω	ICR ^{min,}	65	78		65	80		dB
k SVR	Supply-voltage rejection ratio $(\Delta V_{DD}/\Delta V_{ID})$	V _O = 1 V, R _S = 50 Ω	V _{IC} = 1 V,	70	95		70	95		dB
IDD	Supply current	$V_O = 1 V, V_{IC} = 1$ No load	V,		1.3	6		2.7	6.4	μA

electrical characteristics, T_A = 25°C

NOTES: 4. The typical values of input bias current and input offset current below 5 pA are determined mathematically.

5. This range also applies to each input individually. 6. At $V_{DD} = 5 V$, $V_O = 0.25 V$ to 2 V; at $V_{DD} = 3 V$, $V_O = 0.5 V$ to 1.5 V.




TYPICAL CHARACTERISTICS

			FIGURE
VIO	Input offset voltage	Distribution	1,2
αVIO	Input offset voltage temperature coefficient	Distribution	3, 4
		vs Output current	5
αVIO I VOH I VOL I AVD I IIB/IIO I VIC I SR S VO(PP) I B1 I	High-level output voltage	vs Supply voltage	6
		vs Temperature	7
		vs Common-mode input voltage	8
V _{OH} Hi V _{OL} La A _{VD} La I _{IB} /I _{IO} In V _{IC} Ca I _{DD} Si SR SI	Low lovel entruit velte en	vs Temperature	9, 11
VOL	Low-level output voltage	vs Differential input voltage	10
		vs Low-level output current	12
A		vs Supply voltage	13
AVD	Large-signal differential voltage amplification	vs Temperature	14
IIB/IIO	Input bias and offset currents	vs Temperature	15
VIC	Common-mode input voltage	vs Supply voltage	-16
	0	vs Supply voltage	17
DD	Supply current	vs Temperature	18
AVD IIB/IIO VIC IDD SR VO(PP) B1 AVD	Slew rate	vs Supply voltage	19
эн	Siew rate	vs Temperature	20
VO(PP)	Maximum peak-to-peak output voltage	vs Frequency	21
		vs Temperature	22
B1	Unity-gain bandwidth	vs Supply voltage	23
Avd	Large-signal differential voltage amplification	vs Frequency	24, 25
		vs Supply voltage	26
φm	Phase margin	vs Temperature	27
		vs Load capacitance	28
Vn	Equivalent input noise voltage	vs Frequency	29
	Phase shift	vs Frequency	24, 25


Table of Graphs



TYPICAL CHARACTERISTICS











TYPICAL CHARACTERISTICS









TYPICAL CHARACTERISTICS

TYPICAL CHARACTERISTICS









SLEW RATE







T_A – Free-Air Temperature – °C Figure 20








Figure 21








TYPICAL CHARACTERISTICS












TYPICAL CHARACTERISTICS







PARAMETER MEASUREMENT INFORMATION

single-supply versus split-supply test circuits


Because the TLV2344 is optimized for single-supply operation, circuit configurations used for the various tests often present some inconvenience since the input signal, in many cases, must be offset from ground. This inconvenience can be avoided by testing the device with split supplies and the output load tied to the negative rail. A comparison of single-supply versus split-supply test circuits is shown below. The use of either circuit will give the same result.






(a) SINGLE SUPPLY

Figure 30. Unity-Gain Amplifier







(b) SPLIT SUPPLY






Figure 32. Gain-of-100 Inverting Amplifier



٧o

PARAMETER MEASUREMENT INFORMATION

input bias current

Because of the high input impedance of the TLV2344 operational amplifier, attempts to measure the input bias current can result in erroneous readings. The bias current at normal ambient temperature is typically less than 1 pA, a value that is easily exceeded by leakages on the test socket. Two suggestions are offered to avoid erroneous measurements:

- Isolate the device from other potential leakage sources. Use a grounded shield around and between the device inputs (see Figure 33). Leakages that would otherwise flow to the inputs are shunted away.
- Compensate for the leakage of the test socket by actually performing an input bias current test (using a
 picoammeter) with no device in the test socket. The actual input bias current can then be calculated by
 subtracting the open-socket leakage readings from the readings obtained with a device in the test
 socket.

Many automatic testers as well as some bench-top operational amplifier testers use the servo-loop technique with a resistor in series with the device input to measure the input bias current (the voltage drop across the series resistor is measured and the bias current is calculated). This method requires that a device be inserted into a test socket to obtain a correct reading; therefore, an open-socket reading is not feasible using this method.




Figure 33. Isolation Metal Around Device Inputs (N Package)

low-level output voltage

To obtain low-level supply-voltage operation, some compromise is necessary in the input stage. This compromise results in the device low-level output voltage being dependent on both the common-mode input voltage level as well as the differential input voltage level. When attempting to correlate low-level output readings with those quoted in the electrical specifications, these two conditions should be observed. If conditions other than these are to be used, please refer to the Typical Characteristics section of this data sheet.

input offset voltage temperature coefficient

Erroneous readings often result from attempts to measure temperature coefficient of input offset voltage. This parameter is actually a calculation using input offset voltage measurements obtained at two different temperatures. When one (or both) of the temperatures is below freezing, moisture can collect on both the device and the test socket. This moisture results in leakage and contact resistance which can cause erroneous input offset voltage readings. The isolation techniques previously mentioned have no effect on the leakage since the moisture also covers the isolation metal itself, thereby rendering it useless. These measurements should be performed at temperatures above freezing to minimize error.

full-power response

Full-power response, the frequency above which the operational amplifier slew rate limits the output voltage swing, is often specified two ways: full-linear response and full-peak response. The full-linear response is



PARAMETER MEASUREMENT INFORMATION

generally measured by monitoring the distortion level of the output while increasing the frequency of a sinusoidal input signal until the maximum frequency is found above which the output contains significant distortion. The full-peak response is defined as the maximum output frequency, without regard to distortion, above which full peak-to-peak output swing cannot be maintained.

Because there is no industry-wide accepted value for significant distortion, the full-peak response is specified in this data sheet and is measured using the circuit of Figure 30. The initial setup involves the use of a sinusoidal input to determine the maximum peak-to-peak output of the device (the amplitude of the sinusoidal wave is increased until clipping occurs). The sinusoidal wave is then replaced with a square wave of the same amplitude. The frequency is then increased until the maximum peak-to-peak output can no longer be maintained (Figure 34). A square wave is used to allow a more accurate determination of the point at which the maximum peak-to-peak output is reached.




Figure 34. Full-Power-Response Output Signal

test time


Inadequate test time is a frequent problem, especially when testing CMOS devices in a high-volume, short-test-time environment. Internal capacitances are inherently higher in CMOS than in bipolar and BiFET devices, and require longer test times than their bipolar and BiFET counterparts. The problem becomes more pronounced with reduced supply levels and lower temperatures.

APPLICATION INFORMATION

single-supply operation

While the TLV2344 performs well using dualpower supplies (also called balanced or split supplies), the design is optimized for singlesupply operation. This includes an input commonmode voltage range that encompasses ground as well as an output voltage range that pulls down to ground. The supply voltage range extends down to 2 V, thus allowing operation with supply levels commonly available for TTL and HCMOS.

Many single-supply applications require that a voltage be applied to one input to establish a reference level that is above ground. This virtual ground can be generated using two large resistors, but a preferred technique is to use a virtual-ground generator such as the TLE2426. The TLE2426 supplies an accurate voltage equal to $V_{DD}/2$ while consuming very little power and is suitable for supply voltages of greater than 4 V.








APPLICATION INFORMATION

single-supply operation (continued)

The TLV2344 works well in conjunction with digital logic; however, when powering both linear devices and digital logic from the same power supply, the following precautions are recommended:

- Power the linear devices from separate bypassed supply lines (see Figure 36); otherwise, the linear device supply rails can fluctuate due to voltage drops caused by high switching currents in the digital logic.
- Use proper bypass techniques to reduce the probability of noise-induced errors. Single capacitive decoupling is often adequate; however, RC decoupling may be necessary in high-frequency applications.



(b) SEPARATE-BYPASSED SUPPLY RAILS (PREFERRED)

Figure 36. Common Versus Separate Supply Rails

input characteristics

The TLV2344 is specified with a minimum and a maximum input voltage that, if exceeded at either input, could cause the device to malfunction. Exceeding this specified range is a common problem, especially in single-supply operation. Note that the lower range limit includes the negative rail, while the upper range limit is specified at $V_{DD} - 1$ V at $T_A = 25^{\circ}C$ and at $V_{DD} - 1.2$ V at all other temperatures.

The use of the polysilicon-gate process and the careful input circuit design gives the TLV2344 very good input offset voltage drift characteristics relative to conventional metal-gate processes. Offset voltage drift in CMOS devices is highly influenced by threshold voltage shifts caused by polarization of the phosphorus dopant implanted in the oxide. Placing the phosphorus dopant in a conductor (such as a polysilicon gate) alleviates the polarization problem, thus reducing threshold voltage shifts by more than an order of magnitude. The offset voltage drift with time has been calculated to be typically 0.1 μ V/month, including the first month of operation.

Because of the extremely high input impedance and resulting low bias-current requirements, the TLV2344 is well suited for low-level signal processing; however, leakage currents on printed-circuit boards and sockets can easily exceed bias-current requirements and cause a degradation in device performance. It is good practice to include guard rings around inputs (similar to those of Figure 33 in the Parameter Measurement Information section). These guards should be driven from a low-impedance source at the same voltage level as the common-mode input (see Figure 37).

The inputs of any unused amplifiers should be tied to ground to avoid possible oscillation.



APPLICATION INFORMATION

input characteristics (continued)




Figure 37. Guard-Ring Schemes

noise performance

The noise specifications in operational amplifier circuits are greatly dependent on the current in the first-stage differential amplifier. The low input bias current requirements of the TLV2344 results in a very low noise current, which is insignificant in most applications. This feature makes the device especially favorable over bipolar devices when using values of circuit impedance greater than 50 k Ω , since bipolar devices exhibit greater noise currents.

feedback

Operational amplifiers circuits nearly always employ feedback, and since feedback is the first prerequisite for oscillation, a little caution is appropriate. Most oscillation problems result from driving capacitive loads and ignoring stray input capacitance. A small-value capacitor connected in parallel with the feedback resistor is an effective remedy (see Figure 38). The value of this capacitor is optimized empirically.




Figure 38. Compensation for Input Capacitance

electrostatic-discharge protection

The TLV2344 incorporates an internal electrostatic-discharge (ESD)-protection circuit that prevents functional failures at voltages up to 2000 V as tested under MIL-STD-883C. Method 3015.2. Care should be exercised, however, when handling these devices as exposure to ESD may result in the degradation of the device parametric performance. The protection circuit also causes the input bias currents to be temperature dependent and have the characteristics of a reverse-biased diode.

latch-up

Because CMOS devices are susceptible to latch-up due to their inherent parasitic thyristors, the TLV2344 inputs and outputs are designed to withstand –100-mA surge currents without sustaining latch-up; however, techniques should be used to reduce the chance of latch-up whenever possible. Internal protection diodes should not by design be forward biased. Applied input and output voltage should not exceed the supply voltage



APPLICATION INFORMATION

by more than 300 mV. Care should be exercised when using capacitive coupling on pulse generators. Supply transients should be shunted by the use of decoupling capacitors (0.1 µF typical) located across the supply rails as close to the device as possible.

The current path established if latch-up occurs is usually between the positive supply rail and ground and can be triggered by surges on the supply lines and/or voltages on either the output or inputs that exceed the supply voltage. Once latch-up occurs, the current flow is limited only by the impedance of the power supply and the forward resistance of the parasitic thyristor and usually results in the destruction of the device. The chance of latch-up occurring increases with increasing temperature and supply voltages.

output characteristics

The output stage of the TLV2344 is designed to sink and source relatively high amounts of current (see Typical Characteristics). If the output is subjected to a short-circuit condition, this high-current capability can cause device damage under certain conditions. Output current capability increases with supply voltage.

Although the TLV2344 possesses excellent high-level output voltage and current capability, methods are available for boosting this capability if needed. The simplest method involves the use of a pullup resistor (RP) connected from the output to the positive supply rail (see Figure 39). There are two disadvantages to the use of this circuit. First, the NMOS pulldown transistor N4 (see equivalent schematic) must sink a comparatively large amount of current. In this circuit, N4 behaves like a linear resistor with an on resistance between approximately 60Ω and 180Ω , depending on how hard the operational amplifier input is driven. With very low values of Rp, a voltage offset from 0 V at the output occurs. Secondly, pullup resistor Rp acts as a drain load to N4 and the gain of the operational amplifier is reduced at output voltage levels where N5 is not supplying the output current.




Figure 39. Resistive Pullup to Increase VOH





Figure 40. Test Circuit for Output Characteristics


All operating characteristics of the TLV2344 are measured using a 20-pF load. The device drives higher capacitive loads; however, as output load capacitance increases, the resulting response pole occurs at lower frequencies thereby causing ringing, peaking, or even oscillation (see Figure 41). In many cases, adding some compensation in the form of a series resistor in the feedback loop alleviates the problem.




TYPICAL APPLICATION DATA

output characteristics (continued)







(a) CL = 20 pF, RL = NO LOAD



(c) CL = 150 pF, RL = NO LOAD

Figure 41. Effect of Capacitive Loads





- Low Supply Voltage Operation
 V_{CC} = ± 1 V Min
- Wide Output Voltage Swing ± 2.4 V Typ at V_{CC±} = ± 2.5 V, R_L = 10 k Ω
- Wide Bandwidth
 7 MHz Typ at V_{CC±} = 2.5 V
- Low Noise ... 8 nV/ $\sqrt{\text{Hz}}$ Typ at f = 1 kHz
- High Slew Rate
 4 V/μsec Typ at V_{CC±} = ±2.5 V
- Available In Small TSSOP Packages

description


The TLV2362I is a high-performance dual operational amplifier built using an original Texas Instruments bipolar process. This device can be


operated at a very low supply voltage (±1 V), while maintaining a wide output swing. The TLV2362I offers a dramatically improved dynamic range of signal conditioning in low-voltage systems. Coupled with this high performance, the TLV2362I provides a wider unity-gain bandwidth and higher slew rate than other general-purpose operational amplifiers. With its low distortion and low noise performance, this device is well suited for audio applications. The TLV2362I is available in the thin-shrink small-outline package (TSSOP) to reduce board space requirements.

AVAILABLE OPTIONS


· · ·		PACKAGED DEVICES	· •	CHIP FORM
TA	SMALL OUTLINE (D)	PLASTIC DIP (P)	TSSOP (PW)	(Y)
-20°C TO 85°C	TLV2362ID	TLV2362IP	TLV2362IPWLE	TLV2362Y

The D packages are available taped and reeled. Add an R to the package suffix (e.g., TLV2362IDR). The PW packages are only available left-ended taped and reeled, (e.g., TLV2362IPWLE). Chip forms are specified for operation at 25°C only.






equivalent schematic (each amplifier)





TLV2362Y chip information

This chip, when properly assembled, displays characteristics similar to the TLV2362I. Thermal compression or ultrasonic bonding may be used on the doped aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC+} (see Note 1)	3.5 V
Supply voltage, V _{CC} (see Note 1)	3.5 V
Differential input voltage, VID (see Note 2)	±3.5 V
Input voltage range, V ₁ (any input) (see Notes 1 and 3)	
Output voltage, V _O	
Output current, In	
Duration of short-circuit current at (or below) 25°C (output shorted to GND) .	unlimited
Continuous total dissipation, P_D ($T_A \le 25^{\circ}C$)	See Dissipation Rating Table
Operating free-air temperature range, TA	
Storage temperature range	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D, P, or PW p	

NOTES: 1. All voltage values, except differential voltages, are with respect to the midpoint between V_{CC+} and V_{CC-}.

2. Differential voltages are at the noninverting input with respect to the inverting input.

3. All input voltage values must not exceed V_{CC}.

recommended operating conditions

	MIN	MAX	UNIT
Supply voltage, V _{CC}	±1	±2.5	V
Operating free-air temperature, TA	-20	85	°C

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _{A = 25°C}	T _A ≤ 85°C POWER RATING
D	725 mW	5.8 mW/°C	377 mW
P	1000 mW	8.0 mW/°C	520 mW
PW	525 mW	4.2 mW/°C	273 mW

DISSIPATION RATING TABLE



SL	0	51	26	-	A	P	RI	L	1	9	93	•

	DADAMETED	TEST CONDITIONS	τ.	٦	LV2362		111117
	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
Vie	Input offset voltage	$V_{O} = 0$, $V_{IC} = 0$	25°C		1	6	mV
VIO	Input onset voltage	$V_{O} = 0, \qquad V_{IC} = 0$	-20°C to 85°C			7.5	mv
	Input offset current	$V_{O} = 0$, $V_{IC} = 0$	25°C		5	100	'nA
10		V) = 0, V C = 0	-20°C to 85°C			150	
	Input bias current	$V_{O} = 0$, $V_{IC} = 0$	25°C		20	150	nA
IВ	input bias current	vO≡0, v C≡0	-20°C to 85°C			250	ΠA
.,			25 °C	±0.5			.,
VICR	Common-mode input voltage	V _{IO} ≤ 7.5 mV -20%	-20°C to 85°C	±0.5			
		R _L = 10 kΩ 25°C 1	1.2	1.4		v	
VOM+	Maximum positive-peak output voltage	R _L ≥ 10 kΩ	-20°C to 85°C	1.2			v
Ver		$R_L = 10 k\Omega$	25°C	-1.2	-1.4		v
VOM-	Maximum negative-peak output voltage	R _L ≥ 10 kΩ	-20°C to 85°C	-1.2			v
	Oursely surrent (heth see life an)	Va 0 Natad	25°C		2.8	4.5	4
ICC	Supply current (both amplifiers)	$V_{O} = 0$, No load	-20°C to 85°C			5.5	mA
Avd	Large-signal differential voltage amplification	$V_O = \pm 1 V$, $R_L = 10 k\Omega$	25°C		55		dB
CMRR	Common-mode rejection ratio	V _{IC} = ± 0.5 V	25°C		75		dB
k SVR	Supply-voltage rejection ratio	$V_{CC\pm} = \pm 1.5 \text{ V to } \pm 2.5 \text{ V}$	25°C		80		dB

electrical characteristics, $V_{CC+} = \pm 1.5 V$ (unless otherwise noted)

operating characteristics, V_{CC \pm} = ±1.5 V, T_A = 25°C

PARAMETER			TEST CONDITION	Ne	TLV23621			UNIT
			TEST CONDITIONS MIN			TYP	MAX	UNIT
SR	Slew rate	Ay = 1,	VI = ±0.5 V			2.5		V/µs
B ₁	Unity-gain bandwidth	Ay = 40,	RL = 10 kΩ,	CL = 100 pF		6		MHz
Vn	Equivalent input noise voltage	R _S = 20 Ω,	R _F = 2 kΩ,	f = 1 kHz		9		nV/√Hz



electrical characteristics, $V_{CC\pm} = \pm 2.5 V$ (unless otherwise noted)

		TEAT CONDITIONS	-	1	FLV2362		
	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
Via	Innut effect voltage		25°C		1	6	mV
VIO	Input offset voltage	$V_{O} = 0, \qquad V_{IC} = 0$	-20°C to 85°C			7.5	mv
	Input offset current	$V_{O} = 0$, $V_{IC} = 0$	25°C		5	100	nA
10	Input onset current	VO = 0, $VIC = 0$	-20°C to 85°C			150	
lun.	Input bias current	$V_{O} = 0$, $V_{IC} = 0$	25°C		20	150	nA
IВ	niput bias current	VO = 0, $VIC = 0$	-20°C to 85°C			250	
Vien ²	Common-mode input voltage	IV _{IO} I ≤ 7.5 mV	25 °C	±1.5			v
VICR	Common-mode input voltage	14101 2 1.5 114	-20°C to 85°C	±1.4			Υ.
Vou		R _L = 10 kΩ	25°C	2	2.4		v
VOM+	Maximum positive-peak output voltage	R _L ≥ 10 kΩ	-20°C to 85°C	2			v
V		R _L = 10 kΩ	25°C	-2	-2.4		. v
VOM-	Maximum negative-peak output voltage	R _L ≥ 10 kΩ	-20°C to 85°C	-2		1. J 1	v
1			25°C		3.5	5	
ICC	Supply current (both amplifiers)	$V_{O} = 0$, No load	-20°C to 85°C			6	mA
AVD	Large-signal differential voltage amplification	$V_O = \pm 1 V$, $R_L = 10 k\Omega$	25°C		60		dB
CMRR	Common-mode rejection ratio	V _{IC} = ± 0.5 V	25°C		85		dB
ksvr	Supply-voltage rejection ratio	$V_{CC\pm} = \pm 1.5 \text{ V to } \pm 2.5 \text{ V}$	25°C		80		dB

operating characteristics, V_{CC\pm} = ±2.5 V, T_A = 25°C

		PARAMETER TEST CONDITIONS				TLV23621			
	PARAMETER		TEST CONDITION	15	MIN	TYP	MAX	UNIT	
SR	Slew rate	Ay = 1,	VI = ±0.5 V			3		V/µs	
B ₁	Unity-gain bandwidth	A _V = 40,	RL = 10 kΩ,	CL = 100 pF		7	1	MHz	
v _n .	Equivalent input noise voltage	R _S = 20 Ω,	R _F = 2 kΩ,	f = 1 kHz		8		nV/√Hz	



electrical characteristics, $V_{CC\pm} = \pm 1.5$ V, $T_A = 25^{\circ}C$ (unless otherwise noted)

	PARAMETER	TEOT	CONDITIONS	Т	LV23621	1	UNIT
	PARAMETER	IESI	TEST CONDITIONS			MAX	UNIT
VIO	Input offset voltage	V _O = 0,	V _{IC} = 0		1	6	mV
١o	Input offset current	V _O = 0,	VIC = 0		5	100	nA
IВ	Input bias current	$V_{O} = 0,$	V _{IC} = 0		20	150	nA
VICR	Common-mode input voltage	IV _{IO} I ≤ 7.5 m	nV	±0.5			٧
VOM+	Maximum positive-peak output voltage	R _L = 10 kΩ		1.2	1.4		v
VOM-	Maximum negative-peak output voltage	R _L = 10 kΩ		-1.2	-1.4		v
ICC	Supply current (both amplifiers)	V _O = 0,	No load		2.8	4.5	mA
Avd	Large-signal differential voltage amplification	$V_0 = \pm 1 V$,	$R_L = 10 k\Omega$		55		dB
CMRR	Common-mode rejection ratio	V _{IC} = ± 0.5	V		75		dB
k SVR	Supply-voltage rejection ratio	$V_{CC\pm} = \pm 1.$	5 V to ± 2.5 V		80		dB

operating characteristics, V_{CC \pm} = ±1.5 V, T_A = 25°C

	PARAMETER		EST CONDITIO		TI	V2362Y		UNIT
			EST CONDITIO	JNS	MIN TYP MAX			UNIT
SR	Slew rate	Ay = 1,	VI = ±0.5 V			2.5		V/µs
B ₁	Unity-gain bandwidth	Ay = 40,	RL = 10 kΩ,	C _L = 100 pF		6		MHz
Vn	Equivalent input noise voltage	R _S = 20 Ω,	$R_F = 2 k\Omega$,	f = 1 kHz		9		nV/√Hz

electrical characteristics, V_{CC \pm} = \pm 2.5 V, T_A = 25°C (unless otherwise noted)

1997 - 1997 - 1997 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 -	PARAMETER	TERT	ONDITIONS	T	TLV2362Y		
	FARAMETER	TESTO	ONDITIONS	MIN	TYP	MAX	UNIT
VIO	Input offset voltage	V _O = 0,	VIC = 0		1	6	mV
lio	Input offset current	V _O = 0,	VIC = 0		5	100	nA
IB	Input bias current	V _O = 0,	V _{IC} = 0		20	150	nA
VICR	Common-mode input voltage	IV _{IO} I ≤ 7.5 m	V	±1.5			٧
VOM+	Maximum positive-peak output voltage	RL = 10 kΩ		2	2.4		v
VOM-	Maximum negative-peak output voltage	RL = 10 kΩ		-2	-2.4		v
lcc	Supply current (both amplifiers)	V _O = 0,	No load		3.5	5	mA
AVD	Large-signal differential voltage amplification	$V_0 = \pm 1 V$,	RL = 10 kΩ		60		dB
CMRR	Common-mode rejection ratio	V _{IC} = ± 0.5 V	1		85		dB
k SVR	Supply-voltage rejection ratio	$V_{CC\pm} = \pm 1.5$	5 V to ± 2.5 V		80		dB

operating characteristics, V_{CC \pm} = ±2.5 V, T_A = 25°C

	PARAMETER	TEST CONDITIONS	Т		
	FADAMETED	TEST CONDITIONS	MIN	TYP MAX	
SR	Slew rate	$A_V = 1$, $V_I = \pm 0.5 V$		3	V/µs
B ₁	Unity-gain bandwidth	$A_V = 40$, $R_L = 10 k\Omega$, $C_L = 100 pF$		7	MHz
٧n	Equivalent input noise voltage	$R_S = 20 \Omega$, $R_F = 2 k\Omega$, $f = 1 kHz$		8	nV/√Hz






General Information	1	
Operational Amplifiers	2	
Comparators	3	x
Voltage Regulators	4	
P-Channel MOSFETs	5	
Analog-to-Digital Converters	6	
Line Driver/Receiver	7	
Mechanical Data	8	



SLCS121 - AUGUST 1993

- Low-Voltage and Single-Supply Operation
 V_{CC} = 2 V to 7 V
- Common-Mode Voltage Range That Includes Ground
- Fast Response Time 450 ns Typ (TLV2393)
- Low Supply Current 0.7 mA Typ (TLV1393)
- Specified Fully at 3-V and 5-V Supply Voltages

description



The TLV1393 and the TLV2393 are dual differential comparators built using a new Texas

Instruments developed low-voltage, high-speed bipolar process. These devices have been specifically developed for low-voltage, single-supply applications. Their enhanced performance makes them excellent replacements for the LM393 in today's improved 3-V and 5-V system designs.


The TLV1393, with its typical supply current of only 0.16 mA, is ideal for low-power systems. Response time has also been improved to 0.7 μ s. For higher-speed applications, the TLV2393 features excellent ac performance with a response time of just 0.45 μ s, three times that of the LM393.

Package availability for these devices includes the TSSOP (thin-shrink small-outline package). With a maximum thickness of 1.1 mm and a package area that is 25% smaller than the standard surface-mount package, the TSSOP is ideal for high-density circuits, particularly in hand-held and portable equipment.

AVAILABLE OPTIONS									
	and the second second	PACKAGED D	EVICES	1	×	CHIP FORM			
TA	SUPPLY CURRENT (TYP)	RESPONSE TIME (TYP)	SMALL OUTLINE (D)	PLASTIC DIP (P)	TSSOP (PW)	(Y)			
-40°C to 105°C	0.16 mA	0.7 μs	TLV1393ID	TLV1393IP	TL1393IPWLE	TLV1393Y			
-40 0 10 105 0	1.1 mA	0.45 μs	TLV2393ID	TLV2393IP	TLV2393IPWLE	TLV2393Y			

PW packages are only available left-ended taped and reeled, (e.g., TLV1393IPWLE).


symbol (each comparator)



PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SLCS121 - AUGUST 1993




Epi-FET

2

TLV1393, TLV1393Y equivalent schematic (each comparator)



SLCS121 - AUGUST 1993






SLCS121 - AUGUST 1993

TLV1393Y chip information

These chips, when properly assembled, display characteristics similar to the TLV1393. Thermal compression or ultrasonic bonding may be used on the doped aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.






SLCS121 - AUGUST 1993

TYLV2393Y chip information

These chips, when properly assembled, display characteristics similar to the TLV2393. Thermal compression or ultrasonic bonding may be used on the doped aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.





SLCS121 - AUGUST 1993

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{CC} (see Note 1)	7 V
Differential input voltage, V _{ID} (see Note 2)	
Input voltage, V ₁ (any input)	
Output voltage, VO	
Output current, I _O (each output)	20 mA
Duration of short-circuit current to GND (see Note 3)	unlimited
Continuous total dissipation	See Dissipation Rating Table
Operating free-air temperature range, T _A	–40°C to 105°C
Storage temperature range	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D, P, or P	W package 260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential voltages, are with respect to the network GND.

2. Differential voltages are at the noninverting input with respect to the inverting input.

3. Short circuits from the outputs to V_{CC} can cause excessive heating and eventual destruction of the chip.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
D	725 mW	5.8 mW/°C	464 mW	377 mW
Р	1000 mW	8.0 mW/°C	640 mW	520 mW
PW	525 mW	4.2 mW/°C	336 mW	273 mW

recommended operating conditions

			MIN	MAX	UNIT
Supply voltage, V _{CC}			2	7	V
Operating free-air temperature, TA			-40	105	°C



SLCS121 - AUGUST 1993

	DADAMETED	TEOT	ONDITIONS	T . 4		TLV1393		LINUT	
	PARAMETER	lesic	ONDITIONS	TAT	MIN	MIN TYP		UNIT	
Vie	Input offset voltage	V= 14V	Vie Viermin	25°C		1.5	5	mV	
VIO	Input onset voltage	$v_{0} = 1.4 v,$	$V_{IC} = V_{ICR}min$	Full range		120	9	Inv	
Vien	Common-mode input voltage range			25°C	0 to V _{CC} – 1.5	0 to V _{CC} –1.2		v	
VICR	Common-mode input voltage range			Full range	0 to V _{CC} -2			v	
VOL	Low-level output voltage	V _{ID} = -1 V,	l _{OL} = 500 μA	Full range		120	300	mV	
ha	Input offset current	V _O = 1.4 V		25°C		5	50	nA	
10	input onset current			Full range			150	nA.	
	Innút bian austant	V- 14V		25°C		-40	-250	- 1	
IВ	Input bias current	V _O = 1.4 V		Full range			-400	nA	
lau	High-level output current	V _{ID} = 1 V,	V _{OH} = 3 V	25°C		0.1		nA	
ЮН	High-level output current	V _{ID} = 1 V,	V _{OH} = 5 V	Full range			100	n A	
IOL	low-level output current	V _{ID} = -1 V,	V _{OL} = 1.5 V	25°C	500			μA	
1	High level supply surrent	No. Nous		25°C		160	250		
ICCH	High-level supply current	VO = VOH		Full range			300		
10.01				25°C		160	250	μA	
ICCL	Low-level supply current	VO = VOL	T.	Full range			300		

electrical characteristics, V_{CC} = 3 V (unless otherwise noted)

[†] Full range is -40°C to 105°C.

switching characteristics, V_{CC} = 3 V, C_L = 15 pF, T_A = 25°C

PARAMETER TEST CONDITIONS		1	UNIT		
PARAMETER	TEST CONDITIONS		TYP	MAX	UNIT
Response time 100-mV input step with 5-mV overdrive, RL connected to 5 V through 5.1 k Ω			0.7		μs



SLCS121 - AUGUST 1993

electrical characteristics, V_{CC} = 5 V (unless otherwise noted)

		TEAT CONDITIONS	T . 4	TLV1393		
	PARAMETER	TEST CONDITIONS	TAT	MIN TYP	MAX	UNIT
V			25°C	1.5	5	
VIO	Input offset voltage	$V_{O} = 1.4 V$, $V_{IC} = V_{ICR}min$	Full range		9	mV
VICR	Common-mode input voltage range	and the second sec	25°C	0 to 0 to V _{CC} - 1.5 V _{CC} - 1.2		V
*ICR	common mode input voltage range		Full range	0 to V _{CC} –2		
VOL	Low-level output voltage	V _{ID} = -1 V, I _{OL} = 500 μA	Full range	120	300	mV
l.e.		V- 14V	25°C	5	50	nA
IO .	Input offset current	$V_0 = 1.4 V$	Full range		150	
lun i	Input bias current	V _O = 1.4 V	25°C	-40	250	- 4
IВ	input bias current	$v_{\rm O} = 1.4 v$	Full range		-400	nA
	High-level output current	V _{ID} = 1 V, V _{OH} = 3 V	25°C	0.1		nA
IOH	High-level output current	V _{ID} = 1 V, V _{OH} = 5 V	Full range	and the state	100	ΠA.
lol	Low-level output current	V _{ID} = -1 V, V _{OL} = 1.5 V	25°C	600		μA
loou	High-level supply current	No. Nou	25°C	200	300	
ССН		VO = VOH	Full range		350	
	Low lovel supply surrent		25°C	200	300	μA
CCL	Low-level supply current	$V_{O} = V_{OL}$	Full range		350	

[†] Full range is -40°C to 105°C.

switching characteristics, V_{CC} = 5 V, C_L = 15 pF, T_A = 25°C

PARAMETER	TEST CON	IDITIONS	Т	LV1393		UNIT
PARAMETER	TEST CON	MIN	TYP	MAX	UNIT	
Response time	100-mV input step with 5-mV overdrive,	R_L connected to 5 V through 5.1 $k\Omega$	1.1	0.65		
Response time	TTL-level input step,	R_L connected to 5 V through 5.1 $k\Omega$		0.18		μs



SLCS121 - AUGUST 1993

•

electrical characteristics, V_{CC} = 3 V, T_A = 25°C (unless otherwise noted)

	PARAMETER	TERTO	ONDITIONS	٦			
		TESTC	TEST CONDITIONS		ТҮР	MAX	UNIT
VIO	Input offset voltage	V _O = 1.4 V,	VIC = VICRmin		1.5	5	mV
VICR	Common-mode input voltage range			0 to V _{CC} – 1.5	0 to V _{CC} –1.2		V
10	Input offset current	V _O = 1.4 V			5	50	nA
Iв	Input bias current	V _O = 1.4 V			-40	-250	nA
юн	High-level output current	V _{ID} = 1 V,	V _{OH} = 3 V		0.1		nA
lol	low-level output current	V _{ID} = -1 V,	V _{OL} = 1.5 V	500			μA
ІССН	High-level supply current	VO = VOH			160	250	
ICCL	Low-level supply current	Vo = Vol			160	250	μA

switching characteristics, V_{CC} = 3 V, C_L = 15 pF, T_A = 25°C

PARAMETER	TEST CONDITIONS		TLV1393Y		
			TYP	MAX	UNIT
Response time	100-mV input step with 5-mV overdrive, $\ R_L$ connected to 5 V through 5.1 k Ω		0.7		μs

electrical characteristics, V_{CC} = 5 V, T_A = 25°C (unless otherwise noted)

1.1	PARAMETER	TEST CONDITIONS	TLV1393Y			LINUT	
		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
VIO	Input offset voltage	$V_{O} = 1.4 V$, $V_{IC} = V_{ICR}min$		1.5	5	mV	
VICR	Common-mode input voltage range		0 to V _{CC} – 1.5	0 to V _{CC} – 1.2		v	
lio	Input offset current	V _O = 1.4 V		5	50	nA	
Iв	Input bias current	V _O = 1.4 V		-40	-250	nA	
ЮН	High-level output current	V _{ID} = 1 V, V _{OH} = 3 V		0.1		nA	
IOL	Low-level output current	$V_{ID} = -1 V$, $V_{OL} = 1.5 V$	600			μA	
ICCH	High-level supply current	VO = VOH		200	300		
ICCL	Low-level supply current	V _O = V _{OL}		200	300	μA	

switching characteristics, V_{CC} = 5 V, C_L = 15 pF, T_A = 25°C

PARAMETER	TEST CONDITIONS		TLV1393Y			UNIT	
			MIN	TYP	MAX	UNIT	
Response time	100-mV input step with 5-mV overdrive,	R_L connected to 5 V through 5.1 $k\Omega$		0.65			
	TTL-level input step,	R_L connected to 5 V through 5.1 $k\Omega$		0.18		μs	



SLCS121 - AUGUST 1993

electrical characteristics, V_{CC} = 3 V (unless otherwise noted)

				TAT		TLV2393	1.1		
	PARAMETER	IESIC	TEST CONDITIONS		MIN	ТҮР	MAX	UNIT	
1.0	Innut offect voltoge	V- 14V	Via Via-mia	25°C		1.5	5		
VIO	Input offset voltage	$v_0 = 1.4 v_i$	$V_{IC} = V_{ICR}min$	Full range			9	m۷	
	Common-mode input voltage range		25°C		0 to V _{CC} – 1.5	0 to V _{CC} –1.2		v	
ICR				Full range	0 to V _{CC} -2			v	
1	Low-level output voltage	V _{ID} = -1 V,	I _{OL} = 1 mA	25°C		80	300	m\	
OL L	Low-level output voltage	$V_{ID} = -1 V$,	I _{OL} = 4 mA	Full range		250	700	inv	
	Input offset current	V _O = 1.4 V		25°C		5	50		
10			'	Full range			150	- n4	
n in the second s			25°C		-100	-250			
IB	Input bias current	V _O = 1.4 V	V	Full range			-400	- nA	
		V _{ID} = 1 V,	V _{OH} = 3 V	25°C	e.	0.1		- 4	
ОН	High-level output current	V _{ID} = 1 V,	V _{OH} = 5 V	Full range		· · · ·	100	nA	
OL	low-level output current	$V_{ D} = -1 V_{,}$	V _{OL} = 1.5 V	25°C	4			m/	
	High lovel output output	Va Vau		25°C	1.	450	600		
ССН	High-level supply current	VO = VOH		Full range			700	μA	
	Low level supply surrent	No No		25°C		1.1	1.3		
CCL	Low-level supply current	$V_{O} = V_{OL}$		Full range	1		1.4	- m	

[†] Full range is -40°C to 105°C.

switching characteristics, V_{CC} = 3 V, C_L = 15 pF, T_A = 25°C

PARAMETER	TEST CONDITIONS	Т	LV2393		UNIT
FANAMETEN	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Response time	100-mV input step with 5-mV overdrive, $\ R_L$ connected to 5 V through 5.1 k Ω		0.45	1	μs



SLCS121 - AUGUST 1993

	PARAMETER	TEAT	ONDITIONS		TLV2393				
	PARAMETER	TESTO	ONDITIONS	TAT	MIN TYP		MAX	UNIT	
	Input offset voltage	V- 14V		25°C		1.5	5	mV	
VIO	input onset voltage	$v_{0} = 1.4 v,$	$V_{IC} = V_{ICR}min$	Full range			9	9	
				25°C	0 to	0 to			
VICR	Common-mode input voltage range			200	V _{CC} - 1.5	V _{CC} – 1.2		v	
VICH	Common-mode input voltage range			Full range	0 to			v	
				1 di Tange	Vcc -2				
Va	Low-level output voltage	$V_{1D} = -1 V_{1}$	IOL = 1 mA	25°C		70	300	mV	
VOL		V _{ID} = -1 V,	loL = 4 mA	Full range		200	700		
lie.	Input offect ourrent		,	25°C	·	5	50	nA	
10	Input offset current	V _O = 1.4 V		Full range		· · · · ·	150	nA.	
lun.	Input bias current	V _O = 1.4 V	·····	25°C		-100	-250	nA	
IВ	input bias current	V() = 1.4 V		Full range			-400		
10.1	High-level output current	V _{ID} = 1 V,	V _{OH} = 3 V	25°C		0.1		nA	
ЮН		V _{ID} = 1 V,	V _{OH} = 5 V	Full range			100	nA	
IOL	low-level output current	V _{ID} = -1 V,	V _{OL} = 1.5 V	25°C	6			mA	
loou	High lovel ourply ourrent	No - You	•	25°C	5	550	700		
ICCH	High-level supply current	VO = NOH		Full range			800	μA	
	Low-level supply current			25°C	and the second	1.2	1.5	mA	
ICCL	Low-level supply current	level supply current V _O = V _{OL}		Full range			1.6	mA	

electrical characteristics, V_{CC} = 5 V (unless otherwise noted)

[†] Full range is -40°C to 105°C.

switching characteristics, V_{CC} = 5 V, C_L = 15 pF, T_A = 25°C

PARAMETER	TEST CON	IDITIONS	Т	LV2393		UNIT
PARAMETER	TEST COM	DITIONS	MIN	TYP	MAX	UNIT
Beenenee time	100-mV input step with 5-mV overdrive,	R_L connected to 5 V through 5.1 k Ω		0.4	0.8	
Response time	TTL-level input step,	R_L connected to 5 V through 5.1 $k\Omega$		0.15	0.3	μs



SLCS121 - AUGUST 1993

electrical characteristics, V_{CC} = 3 V, T_A = 25°C (unless otherwise noted)

	DADAMETER	TEST CONDITIONS	1	TLV2393Y		
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIO	Input offset voltage	V _O = 1.4 V, V _{IC} = V _{ICR} min		1.5	5	mV
VICR	Common-mode input voltage range		0 to V _{CC} – 1.5	0 to V _{CC} –1.2		V
VOL	Low-level output voltage	$V_{ID} = -1 V$, $I_{OL} = 1 mA$		80	300	mV
lio	Input offset current	V _O = 1.4 V		5	50	nA
IВ	Input bias current	V _O = 1.4 V		-100	-250	nA
ЮН	High-level output current	V _{ID} = 1 V, V _{OH} = 3 V		0.1		nA
IOL	low-level output current	$V_{ID} = -1 V$, $V_{OL} = 1.5 V$	4	1. s.e		mA
ICCH	High-level supply current	VO = VOH		450	600	μA
ICCL	Low-level supply current	V _O = V _{OL}		1.1	1.3	mA

switching characteristics, V_{CC} = 3 V, C_L = 15 pF, T_A = 25°C

PARAMETER	TEST CONDITIONS	TL	V2393Y		UNIT
PANAMETEN			TYP	MAX	UNIT
Response time	100-mV input step with 5-mV overdrive, $\ R_L$ connected to 5 V through 5.1 $k\Omega$		0.45	1	μs

electrical characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$ (unless otherwise noted)


1 .	BARANETER	TEST CONDITIONS	1	TLV2393Y			
	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT	
VIO	Input offset voltage	$V_{O} = 1.4 V$, $V_{IC} = V_{ICR}min$		1.5	5	mV	
VICR	Common-mode input voltage range		0 to V _{CC} – 1.5	0 to V _{CC} –1.2		V	
VOL	Low-level output voltage	$V_{ID} = -1 V$, $I_{OL} = 1 mA$		70	300	mV	
10	Input offset current	V _O = 1.4 V		5	50	nA	
IВ	Input bias current	V _O = 1.4 V		-100	-250	nA	
ЮН	High-level output current	V _{ID} = 1 V, V _{OH} = 3 V		0.1		nA	
IOL	low-level output current	V _{ID} = -1 V, V _{OL} = 1.5 V	6	1.1		mA	
ICCH	High-level supply current	Vo = Voh		550	700	μA	
ICCL	Low-level supply current	V _O = V _{OL}		1.2	1.5	mA	

switching characteristics, V_{CC} = 5 V, C_L = 15 pF, T_A = 25°C

PARAMETER	TEST CON		TI	V2393Y	'	UNIT
FARAMETER	TEST CON	DITIONS	MIN	TYP	MAX	UNIT
Response time	100-mV input step with 5-mV overdrive,	R _L connected to 5 V through 5.1 k Ω		0.4	0.8	
nesponse ume	TTL-level input step,	R_L connected to 5 V through 5.1 $k\Omega$		0.15	0.3	μs



SLCS121 - AUGUST 1993



TYPICAL CHARACTERISTICS





Figure 1





HIGH-TO LOW-LEVEL OUTPUT RESPONSE FOR VARIOUS INPUT OVERDRIVES






Figure 4



SLCS121 - AUGUST 1993



TYPICAL CHARACTERISTICS





HIGH-TO LOW-LEVEL OUTPUT RESPONSE

Figure 5



LOW-TO HIGH-LEVEL OUTPUT RESPONSE FOR VARIOUS INPUT OVERDRIVES









- Wide Range of Supply Voltages 2 V to 8 V
- Fully Characterized at 3 V and 5 V
- Very-Low Supply-Current Drain 120 μA Typ at 3 V
- Output Compatible With TTL, MOS, and CMOS
- Fast Response Time . . . 200 ns Typ for TTL-Level Input Step
- High Input Impedance . . . $10^{12} \Omega$ Typ
- Extremely Low Input Bias Current 5 pA Typ
- Common-Mode Input Voltage Range
 Includes Ground
- Built-In ESD Protection

description

The TLV2352 consists of two independent, low-power comparators specifically designed for single power-supply applications and to operate with power-supply rails as low as 2 V. When powered from a 3-V supply, the typical supply current is only 120 μ A.



symbol (each comparator)



The TLV2352 is designed using the Texas Instruments LinCMOSTM technology and therefore features an extremely high input impedance (typically greater than $10^{12} \Omega$), which allows direct interfacing with high-impedance sources. The outputs are N-channel open-drain configurations that require an external pullup resistor to provide a positive output voltage swing, and they can be connected to achieve positive-logic wired-AND relationships. The TLV2352 is fully characterized at 3 V and 5 V for operation from – 40°C to 85°C.

The TLV2352 has internal electrostatic-discharge (ESD)-protection circuits and has been classified with a 2000-V ESD rating tested under MIL-STD-883C, Method 3015.1. However, care should be exercised in handling this device as exposure to ESD may result in degradation of the device parametric performance.

AVAILABLE OPTIONS								
	Viennes	PA	CKAGED DEVICE	S	CHIP			
TA	V _{IO} max at 25°C	SMALL OUTLINE (D)	PLASTIC DIP (P)	TSSOP (PW)	FORM (Y)			
-40°C to 85°C	5 mV	TLV2352ID	TLV2352IP	TLV2352IPWLE	TLV2352Y			

The D package is available taped and reeled. Add the suffix R to the device type (e.g., TLV2352IDR). PW packages are only available left-ended taped and reeled, (e.g., TLV2352IPWLE)



Caution. These devices have limited built-in protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.


LinBiCMOS is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1992, Texas Instruments Incorporated

SLCS011 - MAY 1992






3-18

SLCS011 - MAY 1992

TLV2352Y chip information

These chips, when properly assembled, display characteristics similar to the TLV2352. Thermal compression or ultrasonic bonding may be used on the doped aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.





SLCS011 - MAY 1992

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{DD} (see Note 1)	
Differential input voltage, VID (see Note 2)	±8 V
Input voltage range, V ₁	–0.3 to 8 V
Output voltage, V _O	
Input current, I ₁	±5 mA
Output current, I _O	20 mA
Duration of output short-circuit current to GND (see Note 3)	unlimited
Continuous total power dissipation See	e Dissipation Rating Table
Operating free-air temperature range, T _A	
Storage temperature range	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D, P, or PW packa	

[†] Stress beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to network ground.
 - 2. Differential voltages are at the noninverting input terminal with respect to the inverting input terminal.
 - 3. Short circuits from outputs to V_{DD} can cause excessive heating and eventual device destruction.

DISSIPATION	RATING TABLE	
T _A ≤ 25°C	DERATING	T _A = 85°C

PACKAGE	POWER RATING	FACTOR	POWER RATING
D	725 mW	5.8 mW/°C	377 mW
P	1000 mW	8.0 mW/°C	520 mW
PW	525 mW	4.2 mW/°C	273 mW

recommended operating conditions

		MIN	MAX	UNIT
Supply voltage, VDD		2	8	V
	$V_{DD} = 3.V$	0	1.75	v
Common-mode input voltage, VIC	$V_{DD} = 5 V$	0	3.75	v
Operating free-air temperature, TA		-40	85	°C



SLCS011 - MAY 1992

							TLV2	3521			
	PARAMETER	TEST CON	IDITIONS	T _A ‡	v	DD = 3 \	1	V	DD = 5 V	'	UNIT
					MIN	TYP	MAX	MIN	TYP	MAX	
Vie	Input offect voltage		See Note 4	25°C		1	5		1	5	mV
Vio	Input offset voltage	VIC = VICRmin,	See Note 4	Full range			7			7	niv.
ha	Input offset current			25°C		1			1		pА
ΙO	input onset current			85°C			1			1	nA
lum.	Input bias current			25°C		5			5		pА
IВ	input bias current			85°C			2			2	nA
	Common-mode input voltage range		1	25°C	0 to 2			0 to 4			
VICR				Full range	0 to 1.75			0 to 3.75	1. 		v
1	High-level output	V- 1V		25°C		0.1			0.1		nA
IOH	current	V _{ID} = 1 V		Full range			1			1	μA
	Low-level output	V- 1V		25°C		115	300		150	400	mV
VOL	voltage	V _{ID} = -1 V,	IOL = 2 mA	Full range			600			700	mv
IOL	Low-level output current	V _{ID} = -1 V,	V _{OL} = 1.5 V	25°C	6	16		6	16		mA
1	Supply ourrept	V 1 V	No load	25°C		120	250		140	300	μA
DD	Supply current	V _{ID} = 1 V,	No load	Full range			350			400	

electrical characteristics at specified free-air temperature[†]

[†] All characteristics are measured with zero common-mode input voltages unless otherwise noted.

[‡] Full range is -40°C to 85°C. IMPORTANT: See Parameter Measurement Information.

NOTE 4: The offset voltage limits given are the maximum values required to drive the output above 4 V with $V_{DD} = 5 V$, 2 V with $V_{DD} = 3 V$, or below 400 mV with a 10-k Ω resistor between the output and V_{DD} . They can be verified by applying the limit value to the input and checking for the appropriate output state.

switching characteristics, $V_{DD} = 3 V$, $T_A = 25^{\circ}C$

PARAMETER		TEST CONDITIONS					TLV2352I			
1	ANAMEIEN	TEST CONDITIONS					TYP	MAX	UNIT	
R	esponse time	R _L = 5.1 kΩ,	CL = 15 pF§,	See Note 5	100-mV input step with 5-mV overdrive	640		ns		

switching characteristics, $V_{DD} = 5 V$, $T_A = 25^{\circ}C$

PARAMETER		Т	UNIT					
PARAMETER TEST CONDITIONS				MIN	TYP	MAX	UNIT	
Response time $R_L = 5.1 \text{ k}\Omega$, $C_L = 15 \text{ pF}$ \$,		0. 15 -5	See Note 5	100-mV input step with 5-mV overdrive		650		
	See Note 5	TTL-level input step		200		ns		

\$ CL includes probe and jig capacitance.

NOTE 5: The response time specified is the interval between the input step function and the instant when the output crosses $V_0 = 1$ V with $V_{DD} = 3$ V or $V_0 = 1.4$ V with $V_{DD} = 5$ V.



SLCS011 - MAY 1992

electrical characteristics at specified free-air temperature, $T_A = 25^{\circ}C^{\dagger}$


		TEST CONDITIONS		TLV2352Y						
	PARAMETER			V _{DD} = 3 V			V _{DD} = 5 V			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	in the second
VIO	Input offset voltage	V _{IC} = V _{ICR} min,	See Note 4		1	5		1	5	mV
10	Input offset current				1		-	1		pА
IB	Input bias current				5			5		pА
VICR	Common-mode input voltage range			0 to 2			0 to 4			۷
ЮН	High-level output current	V _{ID} = 1 V	•		0.1			0.1		nA
VOL	Low-level output voltage	$V_{ID} = -1 V$	IOL = 2 mA		115	300		150	400	mV
IOL	Low-level output current	V _{ID} = -1 V,	V _{OL} = 1.5 V	6	16		6	16		mA
DD	Supply current	V _{ID} = 1 V	No load		120	250		140	300	μA

[†] All characteristics are measured with zero common-mode input voltages unless otherwise noted.

NOTE 4: The offset voltage limits given are the maximum values required to drive the output above 4 V with V_{DD} = 5 V, 2 V with V_{DD} = 3 V, or below 400 mV with a 10-kΩ resistor between the output and V_{DD}. They can be verified by applying the limit value to the input and checking for the appropriate output state.



SLCS011 - MAY 1992





SLCS011 - MAY 1992

TYPICAL CHARACTERISTICS




Figure 5

LOW-TO-HIGH-LEVEL OUTPUT **PROPAGATION DELAY** FOR VARIOUS OVERDRIVE VOLTAGES





Figure 7

HIGH-TO-LOW-LEVEL OUTPUT PROPAGATION DELAY FOR VARIOUS CAPACITIVE LOADS



CL = 100 pF

Figure 6

LOW-TO-HIGH-LEVEL OUTPUT **PROPAGATION DELAY** FOR VARIOUS CAPACITIVE LOADS




Figure 8




SLCS011 - MAY 1992

PARAMETER MEASUREMENT INFORMATION

The digital output stage of the TLV2352 can be damaged if it is held in the linear region of the transfer curve. Conventional operational amplifier/comparator testing incorporates the use of a servo loop that is designed to force the device output to a level within this linear region. Since the servo-loop method of testing cannot be used, the following alternatives for measuring parameters such as input offset voltage, common-mode rejection, etc., are offered.

To verify that the input offset voltage falls within the limits specified, the limit value is applied to the input as shown in Figure 9(a). With the noninverting input positive with respect to the inverting input, the output should be high. With the input polarity reversed, the output should be low.

A similar test can be made to verify the input offset voltage at the common-mode extremes. The supply voltages can be slewed as shown in Figure 9(b) for the V_{ICR} test, rather than changing the input voltages to provide greater accuracy.





A close approximation of the input offset voltage can be obtained by using a binary search method to vary the differential input voltage while monitoring the output state. When the applied input voltage differential is equal but opposite in polarity to the input offset voltage, the output changes states.



SLCS011 - MAY 1992

PARAMETER MEASUREMENT INFORMATION

Figure 10 illustrates a practical circuit for direct dc measurement of input offset voltage that does not bias the comparator in the linear region. The circuit consists of a switching-mode servo loop in which U1a generates a triangular waveform of approximately 20-mV amplitude. U1b acts as a buffer with C2 and R4 removing any residual dc offset. The signal is then applied to the inverting input of the comparator under test while the noninverting input is driven by the output of the integrator formed by U1c through the voltage divider formed by R9 and R10. The loop reaches a stable operating point when the output of the comparator under test has a duty cycle of exactly 50%, which can only occur when the incoming triangle wave is sliced symmetrically or when the voltage at the noninverting input exactly equals the input offset voltage.

Voltage dividers R9 and R10 provide a step up of the input offset voltage by a factor of 100 to make measurement easier. The values of R5, R8, R9, and R10 can significantly influence the accuracy of the reading; therefore, it is suggested that their tolerance level be 1% or lower.

Measuring the extremely low values of input current requires isolation from all other sources of leakage current and compensation for the leakage of the test socket and board. With a good picoammeter, the socket and board leakage can be measured with no device in the socket. Subsequently, this open-socket leakage value can be subtracted from the measurement obtained with a device in the socket to obtain the actual input current of the device.





Figure 10. Circuit for Input Offset Voltage Measurement



SLCS011 - MAY 1992

PARAMETER MEASUREMENT INFORMATION


Propagation delay time is defined as the interval between the application of an input step function and the instant when the output crosses $V_O = 1.4$ V with $V_{DD} = 5$ V. Propagation delay time, low-to-high-level output, is measured from the leading edge of the input pulse while propagation delay time, high-to-low-level output, is measured from the trailing edge of the input pulse. Propagation-delay-time measurement at low input signal levels can be greatly affected by the input offset voltage. The offset voltage should be balanced by the adjustment at the inverting input (as shown in Figure 11) so that the circuit is just at the transition point. Then a low signal, for example 105-mV or 5-mV overdrive, causes the output to change states.



NOTE A: CL includes probe and jig capacitance.

Figure 11. Propagation Delay, Rise, and Fall Times Test Circuit and Voltage Waveforms





- Wide Range of Supply Voltages 2 V to 8 V
- Fully Characterized at 3 V and 5 V
- Very-Low Supply-Current Drain 240 μA Typ at 3 V
- Common-Mode Input Voltage Range
 Includes Ground
- Fast Response Time . . . 200 ns Typ for TTL-Level Input Step
- High Input Impedance ... 10¹² Ω Typ
- Extremely Low Input Bias Current 5 pA Typ
- Output Compatible With TTL, MOS, and CMOS
- Built-In ESD Protection

description

The TLV2354 consists of four independent, low-power comparators specifically designed for single power-supply applications and to operate with power-supply rails as low as 2 V. When powered from a 3-V supply, the typical supply current is only 240 μ A.

The TLV2354 is designed using the Texas Instruments LinCMOSTM technology and therefore features an extremely high input impedance (typically greater than $10^{12} \Omega$), which allows direct interfacing with high-impedance sources. The

outputs are N-channel open-drain configurations that require an external pullup resistor to provide a positive output voltage swing, and they can be connected to achieve positive-logic wired-AND relationships. The TLV2354 is fully characterized for operation from – 40°C to 85°C.

The TLV2354 has internal electrostatic-discharge (ESD)-protection circuits and has been classified with a 2000-V ESD rating tested under MIL-STD-883C, Method 3015.1. However, care should be exercised in handling this device as exposure to ESD may result in degradation of the device parametric performance.

r		1	r			
I		Viomax	P/	CKAGED DEVICE	.	CHIP
	TA	at 25°C	SMALL OUTLINE (D)	PLASTIC DIP (N)	TSSOP (PW)	FORM (Y)
I	-40°C to 85°C	5 mV	TLV2354ID	TLV2354IN	TLV2354IPWLE	TLV2354Y

AVAILABLE OPTIONS

The D package is available taped and reeled. Add the suffix R to the device type (e.g., TLV2352IDR). PW packages are only available left-ended taped and reeled, (e.g., TLV2354IPWLE)



Caution. These devices have limited built-in protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

LinCMOS is a trademark of Texas Instruments Incorporated.


PRODUCTION DATA Information is current as of publication data. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SLCS012 - MAY 1992


D OR N PACKAGE (TOP VIEW)									
10UT [1 20UT [2 V _{DD} [3 2IN- [4 2IN+ [5 1IN- [6 1IN+ [7	14] 3OUT 13] 4OUT 12] GND 11] 4IN+ 10] 4IN- 9] 3IN+ 8] 3IN- PACKAGE								
	OP VIEW)								
10UT [1 ⁰ 20UT [2 V _{DD} [3 2IN-[4 2IN+[5 1IN-[6 1IN+[7	14] 30UT 13] 40UT 12] GND 11] 4IN+ 10] 4IN- 9] 3IN+ 8] 3IN-								

symbol (each comparator)



Copyright © 1992, Texas Instruments Incorporated

SLCS012 - MAY 1992






3-30

SLCS012 - MAY 1992

TLV2354Y chip information

These chips, when properly assembled, display characteristics similar to the TLV2354. Thermal compression or ultrasonic bonding may be used on the doped aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.





SLCS012 - MAY 1992

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, VDD (see Note 1)	
Differential input voltage, VID (see Note 2)	±8 V
Input voltage range, V ₁	−0.3 to 8 V
Output voltage, Vo	
Input current, I	±5 mA
Output current, In	
Duration of output short-circuit current to GND (see Note 3)	
Continuous total power dissipation	
Operating free-air temperature range, TA	
Storage temperature range	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D, N	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to network ground.
 - 2. Differential voltages are at the noninverting input terminal with respect to the inverting input terminal.
 - 3. Short circuits from outputs to V_{DD} can cause excessive heating and eventual device destruction.

	DISSIPATION		
PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR	T _A = 85°C POWER RATING
D	950 mW	7.6 mW/°C	494 mW
N	1150 mW	9.2 mW/°C	598 mW
PW	700 mW	5.6 mW/°C	346 mW

recommended operating conditions

		MIN	MAX	UNIT		
Supply voltage, V _{DD}		2	8	V		
	V _{DD} = 3 V	0	1.75			
Common-mode input voltage, VIC	V _{DD} = 5 V	0	3.75			
Operating free-air temperature, TA		-40	85	°C		



SLCS012 - MAY 1992

							TLV	3541			
	PARAMETER	TEST CO	NDITIONS	T _A ‡	v	DD = 3 \	1	V .	DD = 5 \	l:	UNIT
					MIN	TYP	MAX	MIN	TYP	MAX	
Vie	Input offset voltage		See Note 4	25°C		1	5		1	5	mV
VIO	input onset voltage	$V_{IC} = V_{ICR}min$, See Note 4	Full range			7			. 7	niv
10	Input offset current			25°C		1			1		pА
ΙO	input onset current			85°C			1			1:	ņΑ
lun.	Input bias current			25°C		5			5		pА
IВ	input bias current			85°C			2			2	nA
	Common-mode input			25°C	0 to 2			0 to 4			
VICR	voltage range			Full range	0 to 1.75			0 to 3.75			v
1	High-level output	V 1V		25°C		0.1			0.1		nA
ЮН	current	V _{ID} = 1 V		Full range			1			1	μA
Nai	Low-level output	V- 1V	la: 0 m 4	25°C		115	300		150	400	
VOL	voltage	V _{ID} = -1 V,	$I_{OL} = 2 \text{ mA}$	Full range			600			700	mA
IOL	Low-level output current	V _{ID} = -1 V,	V _{OL} = 1.5 V	25°C	6	16		6	16		mA
1	Supply ourropt	V- 1V	Nolood	25°C		240	500		290	600	
IDD	Supply current	$V_{ID} = 1 V,$	No load	Full range			700	1.00		800	μA

electrical characteristics at specified free-air temperature[†]

[†] All characteristics are measured with zero common-mode input voltage unless otherwise noted.

[‡] Full range is -40°C to 85°C. IMPORTANT: See Parameter Measurement Information.

NOTE 4: The offset voltage limits given are the maximum values required to drive the output above 4 V with V_{DD} = 5 V, 2 V with V_{DD} = 3 V, or below 400 mV with a 10-kΩ resistor between the output and V_{DD}. They can be verified by applying the limit value to the input and checking for the appropriate output state.

switching characteristics, V_{DD} = 3 V, T_A = 25°C

PARAMETER		TEST CONDITIONS					UNIT
PARAMEIER				MIN	TYP	MAX	UNIT
Response time	RL = 5.1 kΩ, See Note 5	C _L = 15 pF§,	100-mV input step with 5-mV overdrive	÷.	640		ns

switching characteristics, V_{DD} = 5 V, T_A = 25°C

PARAMETER TEST CONDITIONS		Т	LV23541				
FANAMETEN		TEST	CONDITIONS	MIN	TYP	MAX	UNIT
$R_{\rm L} = 5.1 \rm k\Omega$,		C _L = 15 pF§,	100-mV input step with 5-mV overdrive	-	650		
Response time	See Note 5		TTL-level input step		200		ns

§ CL includes probe and jig capacitance.

NOTE 5: The response time specified is the interval between the input step function and the instant when the output crosses $V_O = 1 V$ with $V_{DD} = 3 V$ or when the output crosses $V_O = 1.4$ with $V_{DD} = 5 V$.



SLCS012 - MAY 1992

electrical characteristics at specified free-air temperature, $T_A = 25^{\circ}C^{\dagger}$

PARAMETER		1		TLV2354Y							
		TEST CON	IDITIONS	V _{DD} = 3 V		V	UNIT				
				MIN	MIN TYP MAX MIN TYP M		MAX	AX			
VIO	Input offset voltage	VIC = VICRmin,	See Note 4		1	5		1	5	mV	
10	Input offset current				1		1997 - 1997 1997 - 1997 - 1997 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1	1		pА	
IВ	Input bias current	1			5			5		pА	
VICR	Common-mode input voltage range			0 to 2			0 to 4			٧	
ЮН	High-level output current	V _{ID} = 1 V			0.1			0.1		nA	
VOL	Low-level output voltage	V _{ID} = -1 V	I _{OL} = 2 mA		115	300		150	400	mV	
IOL	Low-level output current	$V_{ID} = -1 V$,	V _{OL} = 1.5 V	6	16		6	16		mA	
DD	Supply current	V _{ID} = 1 V	No load		240	500		290	600	μA	


[†] All characteristics are measured with zero common-mode input voltage unless otherwise noted.


NOTE 4: The offset voltage limits given are the maximum values required to drive the output above 4 V with V_{DD} = 5 V, 2 V with V_{DD} = 3 V, or below 400 mV with a 10-kΩ resistor between the output and V_{DD}. They can be verified by applying the limit value to the input and checking for the appropriate output state.




SLCS012 - MAY 1992

TYPICAL CHARACTERISTICS















Figure 4



t - Output Fall Time - ns

SLCS012 - MAY 1992





LOW-TO-HIGH-LEVEL OUTPUT PROPAGATION DELAY FOR VARIOUS OVERDRIVE VOLTAGES




Figure 7

LOW-TO-HIGH-LEVEL OUTPUT PROPAGATION DELAY FOR VARIOUS CAPACITIVE LOADS




Figure 8



SLCS012 - MAY 1992

PARAMETER MEASUREMENT INFORMATION

The digital output stage of the TLV2354 can be damaged if it is held in the linear region of the transfer curve. Conventional operational amplifier/comparator testing incorporates the use of a servo loop that is designed to force the device output to a level within this linear region. Since the servo-loop method of testing cannot be used, the following alternatives for measuring parameters such as input offset voltage, common-mode rejection, etc., are offered.

To verify that the input offset voltage falls within the limits specified, the limit value is applied to the input as shown in Figure 9(a). With the noninverting input positive with respect to the inverting input, the output should be high. With the input polarity reversed, the output should be low.

A similar test can be made to verify the input offset voltage at the common-mode extremes. The supply voltages can be slewed as shown in Figure 9(b) for the V_{ICR} test rather than changing the input voltages to provide greater accuracy.




Figure 9. Method for Verifying That Input Offset Voltage Is Within Specified Limits

A close approximation of the input offset voltage can be obtained by using a binary search method to vary the differential input voltage while monitoring the output state. When the applied input voltage differential is equal but opposite in polarity to the input offset voltage, the output changes states.



SLCS012 - MAY 1992

PARAMETER MEASUREMENT INFORMATION

Figure 10 illustrates a practical circuit for direct dc measurement of input offset voltage that does not bias the comparator in the linear region. The circuit consists of a switching-mode servo loop in which U1a generates a triangular waveform of approximately 20-mV amplitude. U1b acts as a buffer, with C2 and R4 removing any residual dc offset. The signal is then applied to the inverting input of the comparator under test while the noninverting input is driven by the output of the integrator formed by U1c through the voltage divider formed by R9 and R10. The loop reaches a stable operating point when the output of the comparator under test has a duty cycle of exactly 50%, which can only occur when the incoming triangle wave is sliced symmetrically or when the voltage at the noninverting input exactly equals the input offset voltage.

Voltage dividers R9 and R10 provide a step up of the input offset voltage by a factor of 100 to make measurement easier. The values of R5, R8, R9, and R10 can significantly influence the accuracy of the reading; therefore, it is suggested that their tolerance level be 1% or lower.

Measuring the extremely low values of input current requires isolation from all other sources of leakage current and compensation for the leakage of the test socket and board. With a good picoammeter, the socket and board leakage can be measured with no device in the socket. Subsequently, this open-socket leakage value can be subtracted from the measurement obtained with a device in the socket to obtain the actual input current of the device.




Figure 10. Circuit for Input Offset Voltage Measurement



3-38

SLCS012 - MAY 1992

PARAMETER MEASUREMENT INFORMATION

Propagation delay time is defined as the interval between the application of an input step function and the instant when the output crosses $V_O = 1.4$ V with $V_{DD} = 5$ V. Propagation delay time, low-to-high-level output, is measured from the leading edge of the input pulse, while propagation delay time, high-to-low-level output, is measured from the trailing edge of the input pulse. Propagation-delay-time measurement at low input signal levels can be greatly affected by the input offset voltage. The offset voltage should be balanced by the adjustment at the inverting input (as shown in Figure 3) so that the circuit is just at the transition point. Then a low signal, for example 105-mV or 5-mV overdrive, cause the output to change state.







Figure 11. Propagation Delay, Rise, and Fall Times Test Circuit and Voltage Waveforms





General Information	1
Operational Amplifiers	2
Comparators	3
Voltage Regulators	4
P-Channel MOSFETs	5
Analog-to-Digital Converters	6
Line Driver/Receiver	7
Mechanical Data	8



SLVS067A - MARCH 1992 - REVISED NOVEMBER 1992

- Fixed 3.3-V Output
- ±1% Maximum Output Voltage Tolerance at T_{.1} = 25°C
- 500-mV Maximum Dropout Voltage at 500 mA
- 500-mA Dropout Current
- ±2% Absolute Output Voltage Variation
- Internal Overcurrent Limiting
- Internal Thermal-Overload Protection
- Internal Overvoltage Protection


description


The TLV2217-33 is a low-dropout 3.3-V fixed voltage regulator. The regulator is capable of sourcing 500 mA of current with an input-output differential of 0.5 V or less. The TLV2217-33 provides internal overcurrent limiting, thermaloverload protection, and overvoltage protection.

The 0.5-V dropout for the TLV2217-33 makes it ideal for battery applications in 3.3-V logic systems. For example, battery input voltage to the regulator may drop as low as 3.8 V, and the TLV2217-33 will continue to regulate the system. For higher voltage systems, the TLV2217-33 may be operated with a continuous input voltage of 12 V.


The TLV2217-33N and TLV2217-33KC cannot be harmed by temporary mirror-image insertion. This regulator is characterized for operation from 0°C to 125°C virtual junction temperature.


application schematic





HEAT SINK - These pins have an internal resistive connection to ground and should be grounded.





AVAILABLE OPTIONS

	P	CHIP		
Тј	PLASTIC POWER (KC)	PLASTIC DIP (N)	SURFACE MOUNT (PW)	FORM (Y)
0°C to 125°C	TLV2217-33KC	TLV2217-33N	TLV2217-33PWLE	TLV2217-33Y

The PW package is only available left-end taped and reeled.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

RUMENTS POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 Copyright © 1992, Texas Instruments Incorporated

SLVS067A - MARCH 1992 - REVISED NOVEMBER 1992

TLV2217-33Y chip information

These chips, when properly assembled, display characteristics similar to the TLV2217-33 (see electrical tables). Thermal compression or ultrasonic bonding may be used on the doped aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.





SLVS067A - MARCH 1992 - REVISED NOVEMBER 1992

absolute maximum ratings over operating virtual junction temperature range (unless otherwise noted)


Continuous input voltage	16 V
Continuous total dissipation (see Note 1)	
Operating virtual junction temperature range	–55°C to 150°C
Storage temperature range	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

NOTE 1: Refer to Figures 1 and 2 to avoid exceeding the design maximum virtual junction temperature; these ratings should not be exceeded. Due to variation in individual device electrical characteristics and thermal resistance, the built-in thermal overload protection may be activated at power levels slightly above or below the rated dissipation.

DISSIPATION RATING TABLE


PACKAGE	POWER RATING AT	T ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T = 25°C	T = 70°C POWER RATING	T = 85°C POWER RATING	T = 125°C POWER RATING
KC	TA	2000 mW	16.0 mW/°C	1280 mW	1040 mW	400 mW
КС	тс†	20000 mW	182.0 mW/°C	14540 mW	11810 mW	4645 mW
NI	TA	2250 mW	18.0 mW/°C	1440 mW	1170 mW	450 mW
N	TC	11850 mW	94.8 mW/°C	7584 mW	6162 mW	2370 mW
PW	TA	950 mW	7.6 mW/°C	608 mW	494 mW	190 mW
PVV	TC	4625 mW	37.0 mW/°C	2960 mW	2405 mW	925 mW

[†] Derate above 40°C



DISSIPATION DERATING CURVE

CASE TEMPERATURE



SLVS067A - MARCH 1992 - REVISED NOVEMBER 1992

recommended operating conditions

			MIN	MAX	UNIT
Input voltage, Vi	1. A.		3.8	12	v
Output current, IO			0	500	mA
Operating virtual junction temperature range, TJ		 t i sen Ara	0	125	°C

electrical characteristics at VI = 4.5 V, IO = 500 mA, TJ = 25°C (unless otherwise noted)

PARAMETER	TEOLO	ONDITIONST	TLV2217-33 MIN TYP MAX				
PARAMETER	TEST	ONDITIONS				UNIT	
Output voltage	I _O = 20 mA to 500 mA,	TJ = 25°C	3.267	3.30	3.333	v	
	V _I = 3.8 V to 5.5 V	$T_J = 0^{\circ}C$ to 125°C	3.234		3.366	V	
Input regulation	VI = 3.8 V to 5.5 V			5	15	mV	
Ripple rejection	f = 120 Hz,	V _{ripple} = 1 V peak-to-peak		-62		dB	
Output regulation	I _O = 20 mA to 500 mA			5	30	mV	
Output noise voltage	f = 10 Hz to 100 kHz			500		μV	
Dropout voltage	l _O = 250 mA				400	mV	
	I _O = 500 mA				500		
Bine automati	IO = 0			2	5	mA	
Bias current	I _O = 500 mA			19	49		

electrical characteristics at V_I = 4.5 V, I_O = 500 mA, T_J = 25°C (unless otherwise noted)

PARAMETER	7507.0		TL	3Y	LINUT	
PARAMETER	IESIC	CONDITIONST	MIN TYP MAX		UNIT	
Output voltage	i _O = 20 mA to 500 mA,	VI = 3.8 V to 5.5 V	3.267	3.30	3.333	V
Input regulation	VI = 3.8 V to 5.5 V			5	15	mV
Ripple rejection	f = 120 Hz,	V _{ripple} = 1 V peak-to-peak		-62		dB
Output regulation	I _O = 20 mA to 500 mA			5	30	mV
Output noise voltage	f = 10 Hz to 100 kHz			500		μV
Dreneutvoltage	I _O = 250 mA				400	mV
Dropout voltage	I _O = 500 mA		É sur		500	anv.
Bias current	IO = 0			2	5	
Dias current	l _O = 500 mA	· · · · · · · · · · · · · · · · · · ·		19	49	mA


[†] Pulse-testing techniques are used to maintain the virtual junction temperature as close to the ambient temperature as possible. Thermal effects must be taken into account separately. All characteristics are measured with a 0.1-μF capacitor across the input and a 22-μF tantalum capacitor with equivalent series resistance of 1.5 Ω on the output.




SLVS067A - MARCH 1992 - REVISED NOVEMBER 1992

COMPENSATION-CAPACITOR SELECTION INFORMATION

The TLV2217-33 is a low-dropout regulator. This means that the capacitance loading is important to the performance of the regulator because it is a vital part of the control loop. The capacitor value and the equivalent series resistance (ESR) both affect the control loop and must be defined for the load range and the temperature range. Figures 3 and 4 can be used to establish the capacitance value and ESR range for best regulator performance.







General Information	1	
Operational Amplifiers	2	
Comparators	3	•
Voltage Regulators	4	
P-Channel MOSFETs	5	
Analog-to-Digital Converters	6	
Line Driver/Receiver	7	
Mechanical Data	8 >	



SLVS078A - DECEMBER 1993 - REVISED FEBRUARY 1994

- Low r_{DS(on)} . . . 0.18 Ω Typ at V_{GS} = -10 V
- 3-V Compatible
- Requires No External V_{CC}
- TTL and CMOS Compatible Inputs
- V_{GS(th)} = -1.5 V Max
- Available in Ultrathin TSSOP Package (PW)
- ESD Protected

description


The TPS1100 is a sinale p-channel enhancement-mode MOSFET. The device has been optimized for 3-V or 5-V power distribution in battery-powered systems by means of the Texas Instruments LinBiCMOS™ process. With a maximum VGS(th) of -1.5 V and an IDSS of only 0.5 µA, the TPS1100 is the ideal high-side switch for low-voltage, portable battery-management systems where maximizing battery life is a primary concern. The low $r_{DS(\text{on})}$ and excellent ac characteristics (rise time 10 ns typical) make the TPS1100 the logical choice for low-voltage switching applications such as power switches for pulse-width-modulated (PWM) controllers or motor/bridge drivers.

The ultrathin TSSOP (PW) version, with its smaller footprint and reduction in height, fits in places where other p-channel MOSFETs cannot. The size advantage is especially important where board real estate is at a premium and height restrictions do not allow for an SOIC package. Such applications include notebook computers, personal digital assistants (PDAs), cellular telephones, and PCMCIA cards. For existing designs, the D-packaged version has a pinout common with other p-channel MOSFETs in SOIC packages.

AVAILABLE OPTIONS

	PACKAGED DEVICEST				
Ťj	SMALL OUTLINE (D)	TSSOP (PW)			
-40°C to 150°C	TPS1100D	TPS1100PWLE			

[†] The D package is available taped and reeled. Add an R suffix to device type (e.g., TPS1100DR). The PW package is available only left-end taped and reeled (indicated by the LE suffix on the device type; e.g., TPS1100PWLE).




D PACKAGE



PW PACKAGE




schematic



NOTE: For all applications, all source pins should be connected and all drain pins should be connected.

LinBiCMOS is a trademark of Texas Instruments Incorporated.



SLVS078A - DECEMBER 1993 - REVISED FEBRUARY 1994

absolute maximum ratings at T_A = 25°C (unless otherwise noted)[†]

					UNI
Drain-to-source voltage, VDS	·			-15	V
Gate-to-source voltage, VGS				2, –15	V
		Durantering	T _A = 25°C	±0.41	
	V 07V	D package	T _A = 125°C	±0.28	
	$V_{GS} = -2.7 V$		T _A = 25°C	±0.4	
		PW package	T _A = 125°C	±0.23	
		Dinaskana	T _A = 25°C	±0.6	
	V _{GS} = -3 V	D package	T _A = 125°C	±0.33	
			T _A = 25°C	±0.53	- A
		PW package	T _A = 125°C	±0.27	
Continuous drain current (T _J = 150°C), I _D ‡	V _{GS} = -4.5 V	D package PW package	T _A = 25°C	±1	
			T _A = 125°C	±0.47	
			T _A = 25°C	±0.81	
		PVV package	T _A = 125°C	±0.37	
		D package	T _A = 25°C	±1.6	
	V 10V	D package	T _A = 125°C	±0.72	
	$V_{GS} = -10 V$	PW package	T _A = 25°C	±1.27	
	FW package		T _A = 125°C	±0.58	
Pulsed drain current, I _{DM} ‡		the state		±7	Α
Continuous source current (diode conduction), Is					
Storage temperature range, T _{stg}					
Operating junction temperature range, TJ				-40 to 150	°C
Operating free-air temperature range, TA	an a			-40 to 125	°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds				260	°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

* Maximum values are calculated using a derating factor based on R_{0JA} = 158°C/W for the D package and R_{0JA} = 248°C/W for the PW package. These devices are mounted on an FR4 board with no special thermal considerations.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR [‡] ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING	T _A = 125°C POWER RATING
D	791 mW	6.33 mW/°C	506 mW	411 mW	158 mW
PW	504 mW	4.03 mW/°C	323 mW	262 mW	100 mW

[‡] Maximum values are calculated using a derating factor based on R_{0JA} = 158°C/W for the D package and R_{0JA} = 248°C/W for the PW package. These devices are mounted on an FR4 board with no special thermal considerations.



SLVS078A - DECEMBER 1993 - REVISED FEBRUARY 1994

electrical characteristics at $T_J = 25^{\circ}C$ (unless otherwise noted)

static

	PARAMETER	TE	ST CONDITION	S	MIN	TYP	MAX	UNIT
VGS(th)	Gate-to-source threshold voltage	V _{DS} = V _{GS} ,	l _D = -250 μA		-1	-1.25	-1.50	V
V _{SD}	Source-to-drain voltage (diode forward voltage) [†]	I _S = -1 A,	V _{GS} = 0 V			-0.9		v
IGSS	Reverse gate current, drain short circuited to source	V _{DS} = 0 V,	V _{GS} = -12 V				±100	nA
	Zero-gate-voltage drain current	V _{DS} = -12 V,		T _J = 25°C			-0.5	
DSS			$v_{\rm DS} = -12 v$, $v_{\rm GS} = 0 v$	TJ = 125°C			-10	μA
		V _{GS} = -10 V	I _D = -1.5 A			180		
.		VGS = -4.5 V	I _D = -0.5 A			291	400	
rDS(on)	Static drain-to-source on-state resistance	V _{GS} = -3 V				476	700	mΩ
		V _{GS} = -2.7 V	I _D = -0.2 A			606	850	
9fs	Forward transconductance [†]	$V_{DS} = -10 V_{,}$	$I_{D} = -2 A$			2.5		S

[†] Pulse test: pulse duration \leq 300 µs, duty cycle \leq 2%

dynamic

	PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
Qg	Total gate charge					5.45		
Qgs	Gate-to-source charge	$V_{DS} = -10 V,$	$V_{GS} = -10 V_{,}$	I _D = -1 A		0.87		nC
Qgd	Gate-to-drain charge					1.4		
^t d(on)	Turn-on delay time		$R_L = 10 \Omega$, See Figures 1 and 2	I _D = -1 A,	a ser esta	4.5		ns
^t d(off)	Turn-off delay time	$V_{DD} = -10 V,$				13		ns
t _r	Rise time	R _G = 6 Ω,				10		
tf	Fall time					2		ns
t _{rr(SD)}	Source-to-drain reverse recovery time	IF = 5.3 A,	di/dt = 100 A/µs			16		

PARAMETER MEASUREMENT INFORMATION





Figure 1. Switching-Time Test Circuit








SLVS078A - DECEMBER 1993 - REVISED FEBRUARY 1994

TYPICAL CHARACTERISTICS

Table of Graphs


		FIGURE
Drain current	vs Drain-to-source voltage	3
Drain current	vs Gate-to-source voltage	4
Static drain-to-source on-state resistance	vs Drain current	5
Capacitance	vs Drain-to-source voltage	6
Static drain-to-source on-state resistance	vs Junction temperature	7
Source-to-drain diode current	vs Source-to-drain voltage	8
Static drain-to-source on-state resistance	vs Gate-to-source voltage	9
Gate-to-source threshold voltage	vs Junction temperature	10
Gate-to-source voltage	vs Gate charge	11






5-6


SLVS078A - DECEMBER 1993 - REVISED FEBRUARY 1994





$$= C_{gd}, C_{oss} = C_{ds} + \frac{O_{gs}O_{gd}}{C_{gs} + C_{gd}} \approx C_{ds} + C_{gd}$$


Figure 6



TYPICAL CHARACTERISTICS



SLVS078A - DECEMBER 1993 - REVISED FEBRUARY 1994



TYPICAL CHARACTERISTICS


Figure 11



5-8

SLVS078A - DECEMBER 1993 - REVISED FEBRUARY 1994

THERMAL INFORMATION



NOTE A: Values are for the D package and are FR4-board mounted only.






Figure 15. Cellular Phone Output Drive



5-10

SLVS079A - DECEMBER 1993 - REVISED FEBRUARY 1994

- Low r_{DS(on)}... 0.09 Ω Typ at V_{GS} = -10 V
- 3-V Compatible
- Requires No External V_{CC}
- TTL and CMOS Compatible Inputs
- V_{GS(th)} = -1.5 V Max
- Available in Ultrathin TSSOP Package (PW)
- ESD Protected

description


The TPS1101 is a single, low- $r_{DS(on)}$, p-channel, enhancement-mode MOSFET. The device has been optimized for 3-V or 5-V power distribution in battery-powered systems by means of the Texas Instruments LinBiCMOSTM process. With a maximum V_{GS(th)} of -1.5 V and an I_{DSS} of only 0.5 μ A, the TPS1101 is the ideal high-side switch for low-voltage, portable battery-management systems where maximizing battery life is a primary concern. The low $r_{DS(on)}$ and excellent ac characteristics (rise time 5.5 ns typical) of the TPS1101 make it the logical choice for low-voltage switching applications such as power switches for pulse-width-modulated (PWM) controllers or motor/bridge drivers.

The ultrathin TSSOP (PW) version fits in height-restricted places where other p-channel MOSFETs cannot. The size advantage is especially important where board height restrictions do not allow for an SOIC package. Such applications include notebook computers, personal digital assistants (PDAs), cellular telephones, and PCMCIA cards. For existing designs, the D-packaged version has a pinout common with other p-channel MOSFETs in SOIC packages.

ATAILABLE OF HONS							
	PACKAGED DEVICES [†]						
Tj	SMALL OUTLINE (D)	TSSOP (PW)					
-40°C to 150°C	TPS1101D	TPS1101PWLE					

AVAILABLE ODTIONS


⁺ The D package is available taped and reeled. Add an R suffix to device type (e.g., TPS1101DR). The PW package is only available left-end taped and reeled (indicated by the LE suffix on the device type; e.g., TPS1101PWLE).



NC - No internal connection



schematic



NOTE: For all applications, all source pins should be connected and all drain pins should be connected.

LinBiCMOS is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication data, Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

SLVS079A - DECEMBER 1993 - REVISED FEBRUARY 1994

absolute maximum ratings at T_A = 25°C (unless otherwise noted)[†]

			100 A		UNIT
Drain-to-source voltage, V _{DS}				- 15	٧
Gate-to-source voltage, VGS		<i>z</i>	and the second	2, – 15	V
		D package	T _A = 25°C	±0.62	
	V _{GS} = -2.7 V	D package	T _A = 125°C	±0.39	
	$V_{GS} = -2.7 V$	PW package	T _A = 25°C	±0.61	
		FW package	T _A = 125°C	±0.38	
		D package	T _A = 25°C	±0.88	
	$V_{GS} = -3 V$	D package	T _A = 125°C	±0.47	
	PW package	T _A = 25°C	±0.86		
Continuous drain current (TJ = 150°C), ID [‡]		FW package	T _A = 125°C	±0.45	A
	Do	D package	T _A = 25°C	±1.52	<u></u>
	V _{GS} = -4.5 V	D package	T _A = 125°C	±0.71	
	VGS = -4.5 V	PW package	T _A = 25°C	±1.44	
			T _A = 125°C	±0.67	
		D package	T _A = 25°C	±2.30	
	V _{GS} = -10 V	D package	T _A = 125°C	±1.04	
	VGS = - 10 V	PW package	T _A = 25°C	±2.18	
		F W package	T _A = 125°C	±0.98	
Pulsed drain current, I _{DM} ‡				±10	Α
Continuous source current (diode conduction), Is					Α
Storage temperature range, T _{stg}	-55 to 150	°C			
Operating junction temperature range, TJ				-40 to 150	°C
Operating free-air temperature range, TA				-40 to 125	°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds				260	°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

‡ Maximum values are calculated using a derating factor based on R_{0JA} = 158°C/W for the D package and R_{0JA} = 176°C/W for the PW package. These devices are mounted on an FR4 board with no special thermal considerations.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR [‡] ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING	T _A = 125°C POWER RATING
D	791 mW	6.33 mW/°C	506 mW	411 mW	158 mW
PW	710 mW	5.68 mW/°C	454 mW	369 mW	142 mW

‡ Maximum values are calculated using a derating factor based on R_{0JA} = 158°C/W for the D package and R_{0JA} = 176°C/W for the PW package. These devices are mounted on an FR4 board with no special thermal considerations.



SLVS079A - DECEMBER 1993 - REVISED FEBRUARY 1994

electrical characteristics at T_J = 25°C (unless otherwise noted)

static

PARAMETER		TE	TEST CONDITIONS			TYP	MAX	UNIT
VGS(th)	Gate-to-source threshold voltage	$V_{DS} = V_{GS}$,	I _D = -250 μA		-1	-1.25	-1.5	V
V _{SD}	Source-to-drain voltage (diode forward voltage) [†]	ls = -1 A,	V _{GS} = 0 V			-1.04		v
GSS	Reverse gate current, drain short circuited to source	V _{DS} = 0 V,	V _{GS} = -12 V				±100	nA
IDSS Z	Zero-gate-voltage drain current	V _{DS} = -12 V,		Тј = 25°С			-0.5	
			$v_{\rm DS} = -12 v$, $v_{\rm GS} = 0 v$	TJ = 125°C			-10	μA
		VGS = -10 V	I _D = -2.5 A			90		
		V _{GS} = -4.5 V	I _D = -1.5 A			134	190	
rDS(on)	Static drain-to-source on-state resistance [†]	$V_{GS} = -3 V$				198	310	mΩ
		VGS = -2.7 V	I _D = -0.5 A			232	400	
9fs	Forward transconductance [†]	V _{DS} = -10 V,	$I_D = -2 A$			4.3		S

[†] Pulse test: pulse duration \leq 300 µs, duty cycle \leq 2%.

dynamic

	PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
Qg	Total gate charge					11.25		
Qgs	Gate-to-source charge	$V_{DS} = -10 V,$	$V_{GS} = -10 V_{,}$	I _D = -1 A		1.5		nC
Qgd	Gate-to-drain charge	1				2.6		
^t d(on)	Turn-on delay time 📡					6.5		ns
^t d(off)	Turn-off delay time	$V_{DD} = -10 V,$	R _L = 10 Ω,	I _D = -1 A,		19		ns
t _r	Rise time	R _G = 6 Ω,	See Figures 1 and 2	_		5.5		
tf	Fall time]			2	13		ns
trr(SD)	Source-to-drain reverse recovery time	IF = 5.3 A,	di/dt = 100 A/µs			16		

PARAMETER MEASUREMENT INFORMATION






Figure 1. Switching-Time Test Circuit








DRAIN CURRENT

SLVS079A - DECEMBER 1993 - REVISED FEBRUARY 1994

TYPICAL CHARACTERISTICS

		FIGURE
Drain current	vs Drain-to-source voltage	3
Drain current	vs Gate-to-source voltage	4
Static drain-to-source on-state resistance	vs Drain current	5
Capacitance	vs Drain-to-source voltage	6
Static drain-to-source on-state resistance	vs Junction temperature	7
Source-to-drain diode current	vs Source-to-drain voltage	8
Static drain-to-source on-state resistance	vs Gate-to-source voltage	9
Gate-to-source threshold voltage	vs Junction temperature	10
Gate-to-source voltage	vs Gate charge	11



DRAIN CURRENT vs GATE-TO-SOURCE VOLTAGE





Figure 4



SLVS079A - DECEMBER 1993 - REVISED FEBRUARY 1994



- 0.7 -0.1 - 0.3 - 0.5 - 0.9 -1.1 - 1.3 VSD - Source-to-Drain Voltage - V

Figure 8



150

-0.

0.6

-50

0


50


T.I - Junction Temperature - °C

Figure 7

100

SLVS079A - DECEMBER 1993 - REVISED FEBRUARY 1994








5-16

SLVS079A - DECEMBER 1993 - REVISED FEBRUARY 1994



THERMAL INFORMATION

NOTE A: Values are for the D package and are FR4-board-mounted only.

APPLICATION INFORMATION

Figure 14. Notebook Load Management

Figure 15. Cellular Phone Output Drive





General Information	1
Operational Amplifiers	2
Comparators	3
Voltage Regulators	4
P-Channel MOSFETs	5
Analog-to-Digital Converters	6
Line Driver/Receiver	7
Mechanical Data	8



Advanced LinEPIC™ Technology	DW, FK, J, OR N PACKAGE
3.3-V Supply Operation	(TOP VIEW)

 3.3-V Supply Operation **10-Bit-Resolution A/D Converter** AO II 20 VCC **11 Analog Input Channels** A1 🛙 19 EOC 2 Three Built-In Self-Test Modes A2 🛛 3 18 1/O CLOCK 17 ADDRESS A3 🛛 4 Inherent Sample and Hold A4 🚺 5 16 DATA OUT Total Unadjusted Error . . . ±1 LSB Max 15 CS A5 🛛 6 On-Chip System Clock A6 🚺 7 14 REF+ End-of-Conversion (EOC) Output A7 🛙 8 13 REF-• Pin Compatible With TLC1543 12 A10 A8 🛛 9 GND 10 11 A9

description

The TLV1543C and TLV1543M are Advanced LinEPICTM 10-bit, switched-capacitor, successive-approximation, analog-to-digital converters. These devices have three inputs and a 3-state output [chip select (\overline{CS}), input-output clock (I/O CLOCK), address input (ADDRESS), and data output (DATA OUT)] that provide a direct four-wire interface to the serial port of a host processor. The devices allow high-speed data transfers from the host.

In addition to a high-speed A/D converter and versatile control capability, these devices have an on-chip 14-channel multiplexer that can select any one of 11 analog inputs or any one of three internal self-test voltages. The sample-and-hold function is automatic. At the end of A/D conversion, the end-of-conversion (EOC) output goes high to indicate that conversion is complete. The converter incorporated in the devices features differential high-impedance reference inputs that facilitate ratiometric conversion, scaling, and isolation of analog circuitry from logic and supply noise. A switched-capacitor design allows low-error conversion over the full operating free-air temperature range.

The TLV1543C is characterized for operation from 0°C to 70°C. The TLV1543M is characterized for operation over the full military temperature range of –55°C to 125°C.


	PACKAGED DEVICES				
TA	SMALL OUTLINE (DW)	CHIP CARRIER (FK)	CERAMIC DIP (J)	PLASTIC DIP (N)	
0°C to 70°C	TLV1543CDW		·	TLV1543CN	
-55°C to 125°C	·	TLV1543MFK	TLV1543MJ		

AVAILABLE OPTIONS

Advanced LinEPIC is a trademark of Texas Instruments Incorporated.



functional block diagram





TLV1543C, TLV1543M 3.3-V 10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL AND 11 ANALOG INPUTS

SLAS072A - DECEMBER 1992 - REVISED DECEMBER 1993

Term	inal	Funct	ions
------	------	-------	------

TERMINAL		1	DESCRIPTION			
NAME	NO.	1/0	DESCRIPTION			
ADDRESS	17	- 1	Serial address. A 4-bit serial address selects the desired analog input or test voltage that is to be converted next. The address data is presented with the MSB first and is shifted in on the first four rising edges of I/O CLOCK. After the four address bits have been read into the address register, this input is ignored for the remainder of the current conversion period.			
A0-A10	1–9, 11, 12	ł	Analog signal. The 11 analog inputs are applied to these terminals and are internally multiplexed. The driving source impedance should be less than or equal to 1 $k\Omega$			
ĊS	15	1	Chip select. A high-to-low transition on this input resets the internal counters and controls and enables DATA OUT, ADDRESS, and I/O CLOCK within a maximum of a setup time plus two falling edges of the internal system clock. A low-to-high transition disables ADDRESS and I/O CLOCK within a setup time plus two falling edges of the internal system clock.			
DATA OUT	16	0	The 3-state serial output for the A/D conversion result. This output is in the high-impedance state when \overline{CS} is high and active when \overline{CS} is low. With a valid chip select, DATA OUT is removed from the high-impedance state and is driven to the logic level corresponding to the MSB value of the previous conversion result. The next falling edge of I/O CLOCK drives this output to the logic level corresponding to the next most significant bit, and the remaining bits are shifted out in order with the LSB appearing on the ninth falling edge of I/O CLOCK. On the tenth falling edge of I/O CLOCK, DATA OUT is driven to a low logic level so that serial interface data transfers of more than ten clocks produce zeroes as the unused LSBs.			
EOC	19	0	End of conversion. This output goes from a high- to a low- logic level on the trailing edge of the tenth I/O CLOCK and remains low until the conversion is complete and data are ready for transfer.			
GND	10	1	The ground return terminal for the internal circuitry. Unless otherwise noted, all voltage measurements are with respect to this terminal.			
I/O CLOCK	18	1	 Input/output clock. This terminal receives the serial I/O CLOCK input and performs the following four functions: 1) It clocks the four input address bits into the address register on the first four rising edges of I/O CLOCK with the multiplex address available after the fourth rising edge. 2) On the fourth falling edge of I/O CLOCK, the analog input voltage on the selected multiplex input begins charging the capacitor array and continues to do so until the tenth falling edge of I/O CLOCK. 3) It shifts the nine remaining bits of the previous conversion data out on DATA OUT. 4) It transfers control of the conversion to the internal state controller on the falling edge of the tenth clock. 			
REF+	14		The upper reference voltage value (nominally V_{CC}) is applied to this terminal. The maximum input voltage range is determined by the difference between the voltage applied to this terminal and the voltage applied to the REF – terminal.			
REF-	13	I	The lower reference voltage value (nominally ground) is applied to this terminal.			
VCC	20	1	Positive supply voltage			

detailed description

With chip select (CS) inactive (high), the ADDRESS and I/O CLOCK inputs are initially disabled and DATA OUT is in the high-impedance state. When the serial interface takes \overline{CS} active (low), the conversion sequence begins with the enabling of I/O CLOCK and ADDRESS and the removal of DATA OUT from the high-impedance state. The host then provides the 4-bit channel address to ADDRESS and the I/O CLOCK sequence to I/O CLOCK. During this transfer, the host serial interface also receives the previous conversion result from DATA OUT. I/O CLOCK receives an input sequence that is between 10 and 16 clocks long from the host. The first four I/O clocks load the address register with the 4-bit address on ADDRESS selecting the desired analog channel and the next six clocks providing the control timing for sampling the analog input.



detailed description (continued)

There are six basic serial interface timing modes that can be used with the device. These modes are determined by the speed of I/O CLOCK and the operation of \overline{CS} as shown in Table 1. These modes are (1) a fast mode with a 10-clock transfer and \overline{CS} inactive (high) between conversion cycles, (2) a fast mode with a 10-clock transfer and \overline{CS} active (low) continuously, (3) a fast mode with an 11- to 16-clock transfer and \overline{CS} inactive (high) between conversion cycles, (4) a fast mode with a 16-bit transfer and \overline{CS} active (low) continuously, (5) a slow mode with an 11- to 16-clock transfer and \overline{CS} inactive (high) between conversion cycles, and (6) a slow mode with a 16-clock transfer and \overline{CS} active (low) continuously.

The MSB of the previous conversion appears on DATA OUT on the falling edge of \overline{CS} in mode 1, mode 3, and mode 5, on the rising edge of EOC in mode 2 and mode 4, and following the 16th clock falling edge in mode 6. The remaining nine bits are shifted out on the next nine falling edges of I/O CLOCK. Ten bits of data are transmitted to the host through DATA OUT. The number of serial clock pulses used also depends on the mode of operation, but a minimum of ten clock pulses is required for conversion to begin. On the 10th clock falling edge, the EOC output goes low and returns to the high logic level when conversion is complete and the result can be read by the host. On the 10th clock falling edge, the internal logic takes DATA OUT low to ensure that the remaining bit values are zero if the I/O CLOCK transfer is more than ten clocks long.

Table 1 lists the operational modes with respect to the state of \overline{CS} , the number of I/O serial transfer clocks that can be used, and the timing edge on which the MSB of the previous conversion appears at the output.

MODES		CS	NO. OF I/O CLOCKS	MSB AT DATA OUT	TIMING DIAGRAM	
	Mode 1	High between conversion cycles	10	CS falling edge	Figure 9	
	Mode 2	Low continuously	10	EOC rising edge	Figure 10	
Fast Modes	Mode 3	High between conversion cycles	11 to 16‡	CS falling edge	Figure 11	
	Mode 4	Low continuously	16‡	EOC rising edge	Figure 12	
	Mode 5	High between conversion cycles	11 to 16‡	CS falling edge	Figure 13	
Slow Modes	Mode 6	Low continuously	16‡	16th clock falling edge	Figure 14	

Table 1. Mode Operation

[†] These edges also initiate serial interface communication.

[‡] No more than 16 clocks should be used.

fast modes

The device is in a fast mode when the serial I/O CLOCK data transfer is completed before the conversion is completed. With a 10-clock serial transfer, the device can only run in a fast mode since a conversion does not begin until the falling edge of the 10th I/O CLOCK.

mode 1: fast mode, CS inactive (high) between conversion cycles, 10-clock transfer

In this mode, \overline{CS} is inactive (high) between serial I/O CLOCK transfers and each transfer is ten clocks long. The falling edge of \overline{CS} begins the sequence by removing DATA OUT from the high-impedance state. The rising edge of \overline{CS} ends the sequence by returning DATA OUT to the high-impedance state within the specified delay time. Also, the rising edge of \overline{CS} disables the I/O CLOCK and ADDRESS terminals within a setup time plus two falling edges of the internal system clock.

mode 2: fast mode, CS active (low) continuously, 10-clock transfer

In this mode, \overline{CS} is active (low) between serial I/O CLOCK transfers and each transfer is ten clocks long. After the initial conversion cycle, \overline{CS} is held active (low) for subsequent conversions; the rising edge of EOC then begins each sequence by removing DATA OUT from the low logic level, allowing the MSB of the previous conversion to appear immediately on this output.



mode 3: fast mode, CS inactive (high) between conversion cycles, 11- to 16-clock transfer

In this mode, \overline{CS} is inactive (high) between serial I/O CLOCK transfers and each transfer can be 11 to 16 clocks long. The falling edge of \overline{CS} begins the sequence by removing DATA OUT from the high-impedance state. The rising edge of \overline{CS} ends the sequence by returning DATA OUT to the high-impedance state within the specified delay time. Also, the rising edge of \overline{CS} disables the I/O CLOCK and ADDRESS terminals within a setup time plus two falling edges of the internal system clock.

mode 4: fast mode, CS active (low) continuously, 16-clock transfer

In this mode, \overline{CS} is active (low) between serial I/O CLOCK transfers and each transfer must be exactly 16 clocks long. After the initial conversion cycle, \overline{CS} is held active (low) for subsequent conversions; the rising edge of EOC then begins each sequence by removing DATA OUT from the low logic level, allowing the MSB of the previous conversion to appear immediately on this output.

slow modes

In a slow mode, the conversion is completed before the serial I/O CLOCK data transfer is completed. A slow mode requires a minimum 11-clock transfer into I/O CLOCK, and the rising edge of the 11th clock must occur before the conversion period is complete; otherwise, the device loses synchronization with the host serial interface, and \overline{CS} has to be toggled to initialize the system. The 11th rising edge of the I/O CLOCK must occur within 9.5 µs after the 10th I/O clock falling edge.

mode 5: slow mode, CS inactive (high) between conversion cycles, 11- to 16-clock transfer

In this mode, \overline{CS} is inactive (high) between serial I/O CLOCK transfers and each transfer can be 11 to 16 clocks long. The falling edge of \overline{CS} begins the sequence by removing DATA OUT from the high-impedance state. The rising edge of \overline{CS} ends the sequence by returning DATA OUT to the high-impedance state within the specified delay time. Also, the rising edge of \overline{CS} disables the I/O CLOCK and ADDRESS terminals within a setup time plus two falling edges of the internal system clock.

mode 6: slow mode, CS active (low) continuously, 16-clock transfer

In this mode, \overline{CS} is active (low) between serial I/O CLOCK transfers and each transfer must be exactly 16 clocks long. After the initial conversion cycle, \overline{CS} is held active (low) for subsequent conversions. The falling edge of the 16th I/O CLOCK then begins each sequence by removing DATA OUT from the low state, allowing the MSB of the previous conversion to appear immediately at DATA OUT. The device is then ready for the next 16-clock transfer initiated by the serial interface.

address bits

The 4-bit analog channel-select address for the next conversion cycle is presented to the ADDRESS terminal (MSB first) and is clocked into the address register on the first four leading edges of I/O CLOCK. This address selects one of 14 inputs (11 analog inputs or 3 internal test inputs).

analog inputs and test modes

The 11 analog inputs and the 3 internal test inputs are selected by the 14-channel multiplexer according to the input address as shown in Tables 2 and 3. The input multiplexer is a break-before-make type to reduce input-to-input noise injection resulting from channel switching.

Sampling of the analog input starts on the falling edge of the fourth I/O CLOCK, and sampling continues for six I/O CLOCK periods. The sample is held on the falling edge of the 10th I/O CLOCK. The three test inputs are applied to the multiplexer, sampled, and converted in the same manner as the external analog inputs.



ANALOG INPUT SELECTED	VALUE SHIFTED INTO ADDRESS INPUT		
SELECTED	BINARY	HEX	
AO	0000	0	
A1	0001	1	
A2	0010	2	
A3	0011	3	
A4	0100	4	
A5	0101	5	
A6	0110	6	
A7	0111	7	
A8	1000	8	
A9	1001	9	
A10	1010	A	

Table 2. Analog-Channel-Select Address

Table 3. Test-Mode-Select Address

INTERNAL SELF-TEST VOLTAGE	VALUE SHIFT ADDRESS		OUTPUT RESULT (HEX) [‡]	
SELECTED	BINARY	HEX		
Vref+ - Vref- 2	1011	В	200	
V _{ref} _	1100	С	000	
V _{ref+}	1101	D	3FF	

⁺ V_{ref+} is the voltage applied to the REF+ input, and V_{ref} is the voltage applied to the REFinput.

[‡] The output results shown are the ideal values and vary with the reference stability and with internal offsets.

converter and analog input

The CMOS threshold detector in the successive-approximation conversion system determines each bit by examining the charge on a series of binary-weighted capacitors (see Figure 1). In the first phase of the conversion process, the analog input is sampled by closing the S_C switch and all S_T switches simultaneously. This action charges all the capacitors to the input voltage.

In the next phase of the conversion process, all S_T and S_C switches are opened and the threshold detector begins identifying bits by identifying the charge (voltage) on each capacitor relative to the reference (REF–) voltage. In the switching sequence, ten capacitors are examined separately until all ten bits are identified and the charge-convert sequence is repeated. In the first step of the conversion phase, the threshold detector looks at the first capacitor (weight = 512). Node 512 of this capacitor is switched to the REF+ voltage, and the equivalent nodes of all the other capacitors on the ladder are switched to REF–. If the voltage at the summing node is greater than the trip point of the threshold detector, a proximately one-half the V_{CC} voltage), a bit 0 is placed in the output register and the 512-weight capacitor is switched to REF–. If the voltage at the summing node is less than the trip point of the threshold detector, a bit 1 is placed in the register and the 512-weight capacitor, and so forth down the line until all bits are counted.



converter and analog input (continued)

With each step of the successive-approximation process, the initial charge is redistributed among the capacitors. The conversion process relies on charge redistribution to count and weigh the bits from MSB to LSB.




Figure 1. Simplified Model of the Successive-Approximation System

chip-select operation

The trailing edge of \overline{CS} starts all modes of operation, and \overline{CS} can abort a conversion sequence in any mode. A high-to-low transition on \overline{CS} within the specified time during an ongoing cycle aborts the cycle, and the device returns to the initial state (the contents of the output data register remain at the previous conversion result). Exercise care to prevent \overline{CS} from being taken low close to completion of conversion because the output data can be corrupted.

reference voltage inputs

There are two reference inputs used with these devices: REF+ and REF-. These voltage values establish the upper and lower limits of the analog input to produce a full-scale and zero reading, respectively. The values of REF+, REF-, and the analog input should not exceed the positive supply or be lower than GND consistent with the specified absolute maximum ratings. The digital output is at full scale when the input signal is equal to or higher than REF+ and at zero when the input signal is equal to or lower than REF-.



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} (see Note 1): TLV1543C	
Input voltage range, VI (any input)	
Output voltage range	–0.3 V to V _{CC} + 0.3 V
Positive reference voltage, V _{ref+}	
Negative reference voltage, V _{ref}	
Peak input current (any input)	±20 mA
Peak total input current (all inputs)	±30 mA
Operating free-air temperature range, T _A : TLV1543C	0°C to 70°C
TLV1543M	–55°C to 125°C
Storage temperature range	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from the case for 10 seconds	260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to digital ground with REF- and GND wired together (unless otherwise noted).



TLV1543C, TLV1543M 3.3-V 10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL AND 11 ANALOG INPUTS

SLAS072A - DECEMBER 1992 - REVISED DECEMBER 1993

recommended operating conditions

			MIN	NOM	MAX	UNIT	
Supply voltage, V _{CC}	TLV1543C		3	3.3	5.5	V	
	TLV1543M		3	3.3	3.6	V	
Positive reference voltage, V _{ref+} (see Note 2)				VCC		V	
Negative reference voltage, V _{ref-} (see Note 2)			0		V		
Differential reference voltage, V _{ref+} – V _{ref-} (see Note 2)		2.5	Vcc	V _{CC} +0.2	V		
Analog input voltage (see Note 2)		0		Vcc	V		
High-level control input voltage, VIH	TLV1543C	V _{CC} = 3 V to 5.5 V	2			V	
	TLV1543M	V _{CC} = 3 V to 3.6 V	2			V	
	TLV1543C	V _{CC} = 3 V to 5.5 V			0.6	V	
Low-level control input voltage, VIL	TLV1543M	V _{CC} = 3 V to 3.6 V			0.8	V	
Setup time, address bits at data input before I/O CLOCK [↑] , t _{SU(A)}			100			ns	
Hold time, address bits after I/O CLOCK1, th(A)	· · ·		0			ns	
Hold time, CS low after last I/O CLOCK↓, th(CS)			0			ns	
Setup time, CS low before clocking in first address bit, t _{SU(CS)} (see Note 3)			1.425			μs	
	TLC1543C		0		1.1		
Clock frequency at I/O CLOCK (see Note 4)	TLC1543M	TLC1543M			2.1	MHz	
Pulse duration, I/O CLOCK high, t _{wH(I/O)}			190			ns	
Pulse duration, I/O CLOCK low, twL(I/O)			190			ns	
Transition time, I/O CLOCK, t _t (I/O) (see Note 5)					1	μs	
Transition time, ADDRESS and CS, tt(CS)					10	μs	
Operating free-air temperature, T _A	TLV1543C	TLV1543C			70	°C	
	TLV1543M	· · · · · · · · · · · · · · · · · · ·	-55		125		

NOTES: 2. Analog input voltages greater than that applied to REF+ convert as all ones (111111111), while input voltages less than that applied to REF- convert as all zeros (000000000). The device is functional with reference voltages down to 1 V (Vref+ - Vref-); however, the electrical specifications are no longer applicable.

3. To minimize errors caused by noise at CS, the internal circuitry waits for a setup time plus two falling edges of the internal system clock after CS1 before responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum CS setup time has elapsed.

4. For 11- to 16-bit transfers, after the 10th I/O CLOCK falling edge (≤ 2 V), at least 1 I/O clock rising edge (≥ 2 V) must occur within 9.5 µs.

5. This is the time required for the clock input signal to fall from VIHmin to VILmax or to rise from VII max to VIHmin. In the vicinity of normal room temperature, the devices function with input clock transition time as slow as 1 µs for remote data-acquisition applications where the sensor and the A/D converter are placed several feet away from the controlling microprocessor.



electrical characteristics over recommended operating free-air temperature range, $V_{CC} = V_{ref+} = 3 V$ to 5.5 V, I/O CLOCK frequency = 1.1 MHz for the TLV1543C, $V_{CC} = V_{ref+} = 3 V$ to 3.6 V, I/O CLOCK frequency = 2.1 MHz for the TLV1543M (unless otherwise noted)

	PARAMETER	l (TEST CONDITIONS		MIN	TYPT	MAX	UNIT	
Vон	High-level output voltage	TLV1543C	V _{CC} = 3 V,	IOH = -1.6 mA	2.4			V	
			V _{CC} = 3 V to 5.5 V,	l _{OH} = 20 μA	V _{CC} -0.1			V	
		TLV1543M	V _{CC} = 3 V,	I _{OH} = -1.6 mA	2.4			V	
			V _{CC} = 3 V to 3.6 V,	l _{OH} = 20 μA	V _{CC} -0.1			V	
V _{OL}	Low-level output voltage	TLV1543C	V _{CC} = 3 V,	I _{OL} = 1.6 mA			0.4	V	
			V _{CC} = 3 V to 5.5 V,	l _{OL} = 20 μA			0.1	V	
		TLV1543M	V _{CC} = 3 V,	I _{OL} = 1.6 mA			0.4	V	
			V _{CC} = 3 V to 3.6 V,	l _{OL} = 20 μA			0.1	V	
loz	Off-state (high-impedance-state) output current		$V_{O} = V_{CC},$	CS at V _{CC}			10		
			V _O = 0,	CS at V _{CC}			-10	μA	
ін	High-level input current VI = V _{CC}			0.005	2.5	μA			
۱L	Low-level input current		VI = 0			-0.005	-2.5	μA	
ICC .	Operating supply current		CS at 0 V			0.8	2.5	mA	
Selected channel leakage current		akana aurrant	Selected channel at VCC	, Unselected channel at 0 V			1		
		Selected channel at 0 V,	Unselected channel at VCC			—1 []	μA		
	Maximum static analog reference current into REF+		V _{ref+} = V _{CC} ,	V _{ref} = GND			10	μA	
Ci	Input capacitance, Analog inputs	TLV1543C				7	55	55	
		TLV1543M				7		pF	
	Input capacitance, Control inputs	TLV1543C				5	15	5	
		TLV1543M				5		pF	

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C.



operating characteristics over recommended operating free-air temperature range, $V_{CC} = V_{ref+} = 3 V$ to 5.5 V, I/O CLOCK frequency = 1.1 MHz for the TLV1543C, $V_{CC} = V_{ref+} = 3 V$ to 3.6 V, I/O CLOCK frequency = 2.1 MHz for the TLV1543M

	PARAMETER	TEST CONDITIONS	MIN	TYPT	MAX	UNIT
	Linearity error (see Note 6)				±1	LSB
	Zero error (see Note 7)	See Note 2			±1	LSB
	Full-scale error (see Note 7)	See Note 2			±1	LSB
	Total unadjusted error (see Note 8)				±1	LSB
-		ADDRESS = 1011		512		
	Self-test output code (see Table 3 and Note 9)	ADDRESS = 1100		0]
		ADDRESS = 1101		1023		1
tconv	Conversion time	See timing diagrams			21	μs
tc	Total cycle time (access, sample, and conversion)	See timing diagrams and Note 10			21 +10 I/O CLOCK periods	μs
^t acq	Channel acquisition time (sample)	See timing diagrams and Note 10	-		6	I/O CLOCK periods
tv	Valid time, DATA OUT remains valid after I/O CLOCK \downarrow	See Figure 6	10			ns
td(I/O-DATA)	Delay time, I/O CLOCK↓ to DATA OUT valid	See Figure 6			240	ns
td(I/O-EOC)	Delay time, 10th I/O CLOCK↓ to EOC↓	See Figure 7		70	240	ns
td(EOC-DATA)	Delay time, EOC↑ to DATA OUT (MSB)	See Figure 8			100	ns
tPZH, tPZL	Enable time, CS↓ to DATA OUT (MSB driven)	See Figure 3			1.3	μs
tPHZ, tPLZ	Disable time, \overline{CS} to DATA OUT (high impedance)	See Figure 3			150	ns
tr(EOC)	Rise time, EOC	See Figure 8			300	ns
tf(EOC)	Fall time, EOC	See Figure 7			300	ns
t _{r(bus)}	Rise time, data bus	See Figure 6			300	ns
t _f (bus)	Fall time, data bus	See Figure 6			300	ns
^t d(I/O-CS)	Delay time, 10th I/O CLOCK \downarrow to $\overline{CS} \downarrow$ to abort conversion (see Note 11)				9	μs

[†] All typical values are at T_A = 25°C.

NOTES: 2. Analog input voltages greater than that applied to REF + convert as all ones (111111111), while input voltages less than that applied to REF – convert as all zeros (0000000000). The device is functional with reference voltages down to 1 V (V_{ref +} – V_{ref –}); however, the electrical specifications are no longer applicable.

6. Linearity error is the maximum deviation from the best straight line through the A/D transfer characteristics.

7. Zero error is the difference between 0000000000 and the converted output for zero input voltage; full-scale error is the difference between 111111111 and the converted output for full-scale input voltage.

8. Total unadjusted error comprises linearity, zero, and full-scale errors.

9. Both the input address and the output codes are expressed in positive logic.

10. I/O CLOCK period = 1/(I/O CLOCK frequency) (see Figure 6).

 Any transitions of CS are recognized as valid only if the level is maintained for a setup time plus two falling edges of the internal clock (1.425 μs) after the transition.



TLV1543C, TLV1543M 3.3-V 10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL AND 11 ANALOG INPUTS

SLAS072A - DECEMBER 1992 - REVISED DECEMBER 1993





Figure 3. DATA OUT to Hi-Z Voltage Waveforms

Figure 4. ADDRESS Setup Voltage Waveforms







PARAMETER MEASUREMENT INFORMATION





Figure 6. DATA OUT and I/O CLOCK Voltage Waveforms










Figure 8. EOC and DATA OUT Voltage Waveforms



timing diagrams









NOTE A: To minimize errors caused by noise at CS, the internal circuitry waits for a setup time plus two falling edges of the internal system clock after CS before responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum CS setup time has elapsed.






Figure 11. Timing for 11- to 16-Clock Transfer Using CS (Serial Transfer Interval Shorter Than Conversion)




Figure 12. Timing for 16-Clock Transfer Not Using CS (Serial Transfer Interval Shorter Than Conversion)

NOTES: A. To minimize errors caused by noise at CS, the internal circuitry waits for a set up time plus two falling edges of the internal system clock after CS before responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum CS setup time has elapsed.


- B. The first I/O CLOCK must occur after the rising edge of EOC.
- C. A low-to-high transition of CS disables ADDRESS and the I/O CLOCK within a maximum of a setup time plus two falling edges of the internal system clock.



TLV1543C, TLV1543M 3.3-V 10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL AND 11 ANALOG INPUTS

SLAS072A - DECEMBER 1992 - REVISED DECEMBER 1993

timing diagrams (continued)




NOTES: A. To minimize errors caused by noise at \overline{CS} , the internal circuitry waits for a set up time plus two falling edges of the internal system clock after $\overline{CS}\downarrow$ before responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum \overline{CS} setup time has elapsed.

B. The 11th rising edge of the I/O CLOCK sequence must occur before the conversion is complete to prevent losing serial interface synchronization.

Figure 13. Timing for 11- to 16-Clock Transfer Using CS (Serial Transfer Interval Longer Than Conversion)



SLAS072A - DECEMBER 1992 - REVISED DECEMBER 1993




NOTES: A. To minimize errors caused by noise at CS, the internal circuitry waits for a set up time plus two falling edges of the internal system clock after CSJ before responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum chip CS setup time has elapsed.

- B. The 11th rising edge of the I/O CLOCK sequence must occur before the conversion is complete to prevent losing serial interface synchronization.
- C. The I/O CLOCK sequence is exactly 16 clock pulses long.


Figure 14. Timing for 16-Clock Transfer Not Using CS (Serial Transfer Interval Longer Than Conversion)



TLV1543C, TLV1543M 3.3-V 10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL AND 11 ANALOG INPUTS SLAS072A - DECEMBER 1992 - REVISED DECEMBER 1993




APPLICATION INFORMATION



B. The full-scale value (V_{FS}) is the step whose nominal midstep value has the highest absolute value. The zero-scale value (V_{ZS}) is the step whose nominal midstep value equals zero.

Figure 15. Ideal Conversion Characteristics



SLAS071A - JANUARY 1993 - REVISED DECEMBER 1993

- Advanced LinEPICTM Technology
- 3.3-V Supply Operation
- 10-Bit-Resolution A/D Converter
- Inherent Sample and Hold
- Total Unadjusted Error . . . ±1 LSB Max
- On-Chip System Clock
- Pin Compatible With TLC1549

D OR P PACKAGE (TOP VIEW) REF + 1 8 V_{CC} ANALOG IN 2 7 1/0 CLOCK REF - 1 3 6 DATA OUT GND 4 5 CS


description

The TLV1549C is a 10-bit, switched-capacitor, successive-approximation analog-to-digital converter. The device has two digital inputs and a 3-state output [chip select (CS), input-output clock (I/O CLOCK), and data output (DATA OUT)] that provide a three-wire interface to the serial port of a host processor.

The sample-and-hold function is automatic. The converter incorporated in the device features differential high-impedance reference inputs that facilitate ratiometric conversion, scaling, and isolation of analog circuitry from logic and supply noise. A switched-capacitor design allows low-error conversion over the full operating free-air temperature range.

The TLV1549C is characterized for operation from 0°C to 70°C.

functional block diagram



Advanced LinEPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texes instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1993, Texas Instruments Incorporated

SLAS071A - JANUARY 1993 - REVISED DECEMBER 1993

Terminal Functions

TERMINA	L	1/0	DESCRIPTION
NAME	NO.		
ANALOG IN	2		Analog signal. The driving source impedance should be $\leq 1 \text{ k}\Omega$. The external driving source to ANALOG IN should have a current capability $\geq 10 \text{ mA}$.
<u>CS</u>	5	1	Chip select. A high-to-low transition on this input resets the internal counters and controls and enables DATA OUT and I/O CLOCK within a maximum of a setup time plus two falling edges of the internal system clock. A low-to-high transition disables I/O CLOCK within a setup time plus two falling edges of the internal system clock.
DATA OUT	6	0	This 3-state serial output for the A/D conversion result is in the high-impedance state when \overline{CS} is high and active when \overline{CS} is low. With a valid chip select, DATA OUT is removed from the high-impedance state and is driven to the logic level corresponding to the MSB value of the previous conversion result. The next falling edge of I/O CLOCK drives this output to the logic level corresponding to the next most significant bit, and the remaining bits are shifted out in order with the LSB appearing on the ninth falling edge of I/O CLOCK. On the tenth falling edge of I/O CLOCK, DATA OUT is driven to a low logic level so that serial interface data transfers of more than ten clocks produce zeroes as the unused LSBs.
GND	4	1	The ground return for internal circuitry. Unless otherwise noted, all voltage measurements are with respect to this terminal.
I/O CLOCK	7	1	 The input/output clock receives the serial I/O CLOCK input and performs the following three functions: On the third falling edge of I/O CLOCK, the analog input voltage begins charging the capacitor array and continues to do so until the tenth falling edge of I/O CLOCK. It shifts the nine remaining bits of the previous conversion data out on DATA OUT. It transfers control of the conversion to the internal state controller on the falling edge of the tenth clock.
REF+	1	1	The upper reference voltage value (nominally V_{CC}) is applied to this terminal. The maximum input voltage range is determined by the difference between the voltage applied to this terminal and the voltage applied to REF
REF-	3	1 I	The lower reference voltage value (nominally ground) is applied to this terminal.
Vcc	8	1	Positive supply voltage

detailed description

With chip select (CS) inactive (high), the I/O CLOCK input is initially disabled and DATA OUT is in the highimpedance state. When the serial interface takes \overline{CS} active (low), the conversion sequence begins with the enabling of I/O CLOCK and the removal of DATA OUT from the high-impedance state. The serial interface then provides the I/O CLOCK sequence to I/O CLOCK and receives the previous conversion result from DATA OUT. I/O CLOCK receives an input sequence that is between 10 and 16 clocks long from the host serial interface. The first ten I/O clocks provide the control timing for sampling the analog input.

There are six basic serial interface timing modes that can be used with the TLV1549. These modes are determined by the speed of I/O CLOCK and the operation of CS as shown in Table 1. These modes are (1) a fast mode with a 10-clock transfer and CS inactive (high) between transfers, (2) a fast mode with a 10-clock transfer and CS active (low) continuously, (3) a fast mode with an 11- to 16-clock transfer and CS inactive (high) between transfers, (4) a fast mode with a 16-bit transfer and CS active (low) continuously, (5) a slow mode with an 11- to 16-clock transfer and \overline{CS} inactive (high) between transfers, and (6) a slow mode with a 16-clock transfer and CS active (low) continuously.

The MSB of the previous conversion appears on DATA OUT on the falling edge of \overline{CS} in mode 1, mode 3, and mode 5, within 21 us from the falling edge of the tenth I/O CLOCK in mode 2 and mode 4, and following the 16th clock falling edge in Mode 6. The remaining nine bits are shifted out on the next nine falling edges of the I/O CLOCK. Ten bits of data are transmitted to the host serial interface through DATA OUT. The number of serial clock pulses used also depends on the mode of operation, but a minimum of ten clock pulses is required for conversion to begin. On the tenth clock falling edge, the internal logic takes DATA OUT low to ensure that the remaining bit values are zero if the I/O CLOCK transfer is more than ten clocks long.



detailed description (continued)

Table 1 lists the operational modes with respect to the state of \overline{CS} , the number of I/O serial transfer clocks that can be used, and the timing on which the MSB of the previous conversion appears at the output.

MODE	S	CS	NO. OF I/O CLOCKS	MSB AT DATA OUT	TIMING DIAGRAM
	Mode 1	High between conversion cycles	10	CS falling edge	Figure 6
Fast Modes	Mode 2	Low continuously	10	Within 21 µs	Figure 7
Fast Modes	Mode 3	High between conversion cycles	11 to 16‡	CS falling edge	Figure 8
	Mode 4	Low continuously	16‡	Within 21 µs	Figure 9
Slow Modes	Mode 5	High between conversion cycles	11 to 16‡	CS falling edge	Figure 10
Slow Modes	Mode 6	Low continuously	16‡	16th clock falling edge	Figure 11

Table 1. Mode Operation

[†] This timing also initiates serial interface communication.

[‡] No more than 16 clocks should be used.

All the modes require a minimum period of 21 μ s after the falling edge of the 10th I/O CLOCK before a new transfer sequence can begin. During a serial I/O CLOCK data transfer, \overline{CS} must be active (low) so that the I/O CLOCK input is enabled. When \overline{CS} is toggled between data transfers (modes 1, 3, and 5), the transitions at \overline{CS} are recognized as valid only if the level is maintained for a minimum period of 1.425 μ s after the transition. If the transfer is more than 10 I/O clocks (modes 3, 4, 5, and 6), the rising edge of the 11th clock must occur within 9.5 μ s after the falling edge of the 10th I/O CLOCK; otherwise, the device could lose synchronization with the host serial interface and \overline{CS} has to be toggled to restore proper operation.

fast modes

The device is in a fast mode when the serial I/O CLOCK data transfer is completed within 21 µs from the falling edge of the tenth I/O CLOCK. With a 10-clock serial transfer, the device can only run in a fast mode.

mode 1: fast mode, CS inactive (high) between transfers, 10-clock transfer

In this mode, \overline{CS} is inactive (high) between serial I/O-CLOCK transfers, and each transfer is ten clocks long. The falling edge of \overline{CS} begins the sequence by removing DATA OUT from the high-impedance state. The rising edge of \overline{CS} ends the sequence by returning DATA OUT to the high-impedance state within the specified delay time. Also, the rising edge of \overline{CS} disables I/O CLOCK within a setup time plus two falling edges of the internal system clock.

mode 2: fast mode, CS active (low) continuously, 10-clock transfer

In this mode, \overline{CS} is active (low) between serial I/O-CLOCK transfers and each transfer is 10 clocks long. After the initial conversion cycle, \overline{CS} is held active (low) for subsequent conversions. Within 21 μ s after the falling edge of the 10th I/O CLOCK, the MSB of the previous conversion appears at DATA OUT.

mode 3: fast mode, CS inactive (high) between transfers, 11- to 16-clock transfer

In this mode, \overline{CS} is inactive (high) between serial I/O-CLOCK transfers and each transfer can be 11 to 16 clocks long. The falling edge of \overline{CS} begins the sequence by removing DATA OUT from the high-impedance state. The rising edge of \overline{CS} ends the sequence by returning DATA OUT to the high-impedance state within the specified delay time. Also, the rising edge of \overline{CS} disables I/O CLOCK within a setup time plus two falling edges of the internal system clock.

mode 4: fast mode, CS active (low) continuously, 16-clock transfer

In this mode, \overline{CS} is active (low) between serial I/O-CLOCK transfers and each transfer must be exactly 16 clocks long. After the initial conversion cycle, \overline{CS} is held active (low) for subsequent conversions. Within 21 μ s after the falling edge of the tenth I/O CLOCK, the MSB of the previous conversion appears at DATA OUT.



SLAS071A - JANUARY 1993 - REVISED DECEMBER 1993

slow modes

In a slow mode, the serial I/O CLOCK data transfer is completed after 21 μ s from the falling edge of the 10th I/O CLOCK.

mode 5: slow mode, CS active (high) between transfers, 11- to 16-clock transfer

In this mode, \overline{CS} is active (high) between serial I/O-CLOCK transfers and each transfer can be 11 to 16 clocks long. The falling edge of \overline{CS} begins the sequence by removing DATA OUT from the high-impedance state. The rising edge of \overline{CS} ends the sequence by returning DATA OUT to the high-impedance state within the specified delay time. Also, the rising edge of \overline{CS} disables I/O CLOCK within a setup time plus two falling edges of the internal system clock.

mode 6: slow mode, CS active (low) continuously, 16-clock transfer

In this mode, \overline{CS} is active (low) between serial I/O-CLOCK transfers and each transfer must be exactly 16 clocks long. After the initial conversion cycle, \overline{CS} is held active (low) for subsequent conversions. The falling edge of the 16th I/O CLOCK then begins each sequence by removing DATA OUT from the low state, allowing the MSB of the previous conversion to appear immediately at DATA OUT. The device is then ready for the next 16-clock transfer initiated by the serial interface.

analog input sampling

Sampling of the analog input starts on the falling edge of the third I/O CLOCK, and sampling continues for seven I/O CLOCK periods. The sample is held on the falling edge of the tenth I/O CLOCK.

converter and analog input

The CMOS threshold detector in the successive-approximation conversion system determines each bit by examining the charge on a series of binary-weighted capacitors (see Figure 1). In the first phase of the conversion process, the analog input is sampled by closing the S_C switch and all S_T switches simultaneously. This action charges all the capacitors to the input voltage.

In the next phase of the conversion process, all S_T and S_C switches are opened and the threshold detector begins identifying bits by identifying the charge (voltage) on each capacitor relative to the reference (REF–) voltage. In the switching sequence, ten capacitors are examined separately until all ten bits are identified and then the charge-convert sequence is repeated. In the first step of the conversion phase, the threshold detector looks at the first capacitor (weight = 512). Node 512 of this capacitor is switched to the REF+ voltage, and the equivalent nodes of all the other capacitors on the ladder are switched to REF–. If the voltage at the summing node is greater than the trip point of the threshold detector (approximately one-half V_{CC}), a bit 0 is placed in the output register and the 512-weight capacitor is switched to REF–. If the voltage at the summing node is less than the trip point of the threshold detector, a bit 1 is placed in the register and this 512-weight capacitor remains connected to REF+ through the remainder of the successive-approximation process. The process is repeated for the 256-weight capacitor, the 128-weight capacitor, and so forth down the line until all bits are determined.

With each step of the successive-approximation process, the initial charge is redistributed among the capacitors. The conversion process relies on charge redistribution to determine the bits from MSB to LSB.



TLV1549C 10-BIT ANALOG-TO-DIGITAL CONVERTER WITH SERIAL CONTROL SLAS071A – JANUARY 1993 – REVISED DECEMBER 1993




Figure 1. Simplified Model of the Successive-Approximation System

chip-select operation

The trailing edge of \overline{CS} starts all modes of operation, and \overline{CS} can abort a conversion sequence in any mode. A high-to-low transition on \overline{CS} within the specified time during an ongoing cycle aborts the cycle, and the device returns to the initial state (the contents of the output data register remain at the previous conversion result). Exercise care to prevent \overline{CS} from being taken low close to completion of conversion because the output data may be corrupted.

reference voltage inputs

There are two reference inputs used with the TLV1549: REF+ and REF–. These voltage values establish the upper and lower limits of the analog input to produce a full-scale and zero reading, respectively. The values of REF+, REF–, and the analog input should not exceed the positive supply or be lower than GND consistent with the specified absolute maximum ratings. The digital output is at full scale when the input signal is equal to or higher than REF+ and at zero when the input signal is equal to or lower than REF–.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} (see Note 1) Input voltage range, V _I (any input) Output voltage range Positive reference voltage, V _{ref+} Negative reference voltage, V _{ref-} Peak input current (any input) Peak total input current (all inputs) Operating free-air temperature range, T _A Storage temperature range	$\begin{array}{c} -0.3 \ V \ to \ V_{CC} + 0.3 \ V \\ -0.3 \ V \ to \ V_{CC} + 0.3 \ V \\ \cdots \qquad V_{CC} + 0.1 \ V \\ \cdots \qquad -0.1 \ V \\ \cdots \qquad -0.1 \ V \\ \cdots \qquad \pm 20 \ mA \\ \cdots \qquad \pm 30 \ mA \\ \cdots \qquad 0^{\circ}C \ to \ 70^{\circ}C \end{array}$
Storage temperature range	65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to ground with REF- and GND wired together (unless otherwise noted).



SLAS071A - JANUARY 1993 - REVISED DECEMBER 1993

recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}		3	3.3	3.6	V
Positive reference voltage, Vref+ (see Note 2)			VCC		V
Negative reference voltage, Vref- (see Note 2)			0		V
Differential reference voltage, Vref+ - Vref- (see N	Note 2)	2.5	VCC	V _{CC} +0.2	V
Analog input voltage (see Note 2)		0	5. S.	VCC	V
High-level control input voltage, VIH	V _{CC} = 3 V to 3.6 V	2			V
Low-level control input voltage, VIL	V _{CC} = 3 V to 3.6 V			0.6	V
Clock frequency at I/O CLOCK (see Note 3)		0		2.1	MHz
Setup time, CS low before first I/O CLOCK1, tsu(C	(see Note 4)	1.425		1.0	μs
Hold time, CS low after last I/O CLOCK↓, th(CS)		0			ns
Pulse duration, I/O CLOCK high, t _{wH(I/O)}		190			ns
Pulse duration, I/O CLOCK low, twL(I/O)		190			ns
Transition time, I/O CLOCK, tt(I/O) (see Note 5 and	d Figure 5)	-		1	μs
Transition time, CS, t _{t(CS)}				10	μs
Operating free-air temperature, TA		0	,	70	°C

NOTES: 2. Analog input voltages greater than that applied to REF + convert as all ones (111111111), while input voltages less than that applied to REF - convert as all zeros (0000000000). The TLV1549 is functional with reference voltages down to 1 V (Vref + - Vref -); however, the electrical specifications are no longer applicable.

3. For 11- to 16-bit transfers, after the tenth I/O CLOCK falling edge (≤ 2 V), at least one I/O CLOCK rising edge (≥ 2 V) must occur within 9.5 µs.

4. To minimize errors caused by noise at CS, the internal circuitry waits for a setup time plus two falling edges of the internal system clock after CS 1 before responding to the I/O CLOCK. Therefore, no attempt should be made to clock out the data until the minimum CS setup time has elapsed.

5. This is the time required for the clock input signal to fall from VIHmin to VILmax or to rise from VILmax to VIHmin. In the vicinity of normal room temperature, the device functions with input clock transition time as slow as 1 µs for remote data-acquisition applications where the sensor and the A/D converter are placed several feet away from the controlling microprocessor.

electrical characteristics over recommended operating free-air temperature range, V_{CC} = V_{ref+} = 3 V to 3.6 V, I/O CLOCK frequency = 2.1 MHz (unless otherwise noted)

	PARAMETER		TEST CON	DITIONS	MIN	TYPT	MAX	UNIT
			V _{CC} = 3 V,	IOH =1.6 mA	2.4			v
VOH	High-level output voltage		V _{CC} = 3 V to 3.6 V,	l _{OH} = -20 μA	V _{CC} -0.1			V 1
· Vai			V _{CC} = 3 V,	I _{OL} = 1.6 mA			0.4	v
VOL	Low-level output voltage		V _{CC} = 3 V to 3.6 V,	l _{OL} = 20 μA			0.1	v
1	Off-state (high-impedance-state		$V_{O} = V_{CC},$	CS at V _{CC}			10	
loz	On-state (mgn-impedance-state	output current	V _O = 0,	CS at V _{CC}	* - 11.		-10	μA
Iн	High-level input current		$V_{I} = V_{CC}$			0.005	2.5	μA
μ_ ·	Low-level input current		VI = 0			-0.005	-2.5	μA
ICC	Operating supply current		CS at 0 V			0.4	2.5	mA
	Analog input lookago ourrent		VI = V _{CC}				1	
	Analog input leakage current		Vi = 0				[°] –1	μA
	Maximum static analog reference REF+	e current into	V _{ref+} = V _{CC} ,	V _{ref-} = GND			10	μА
~	ling at anno sitemaa	Analog input	During sample cycle			30	55	
Ci	Input capacitance	Control inputs				5	15	pF

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.



SLAS071A - JANUARY 1993 - REVISED DECEMBER 1993

operating characteristics over recommended operating free-air temperature range, $V_{CC} = V_{ref+} = 3 V$ to 3.6 V, I/O CLOCK frequency = 2.1 MHz

	PARAMETER	TEST CONDITIONS	MIN MAX	UNIT
	Linearity error (see Note 6)		±1	LSB
	Zero error (see Note 7)	See Note 2	±1	LSB
	Full-scale error (see Note 7)	See Note 2	±1	LSB
	Total unadjusted error (see Note 8)		±1	LSB
^t conv	Conversion time	See timing diagrams	21	μs
tc	Total cycle time (access, sample, and conversion)	See timing diagrams and Note 9	21 + 10 I/O CLOCK periods	μs
t _v	Valid time, DATA OUT remains valid after I/O CLOCK \downarrow	See Figure 5	10	ns
^t d(I/O-DATA)	Delay time, I/O CLOCK↓ to DATA OUT valid	See Figure 5	240	ns
tPZH, tPZL	Enable time, CS↓ to DATA OUT (MSB driven)	See Figure 3	1.3	μs
tPHZ, tPLZ	Disable time, CS↑ to DATA OUT (high impedance)	See Figure 3	180	ns
^t r(bus)	Rise time, data bus	See Figure 5	300	ns
^t f(bus)	Fall time, data bus	See Figure 5	300	ns
td(I/O-CS)	Delay time, 10th I/O CLOCK \downarrow to $\overline{CS} \downarrow$ to abort conversion (see Note 10)		9	μs

NOTES: 2. Analog input voltages greater than that applied to REF + convert as all ones (111111111), while input voltages less than that applied to REF – convert as all zeros (000000000). The device is functional with reference voltages down to 1 V (V_{ref+} – V_{ref}); however, the electrical specifications are no longer applicable.

6. Linearity error is the maximum deviation from the best straight line through the A/D transfer characteristics.

7. Zero error is the difference between 000000000 and the converted output for zero input voltage; full-scale error is the difference between 111111111 and the converted output for full-scale input voltage.

8. Total unadjusted error comprises linearity, zero, and full-scale errors.


9. I/O CLOCK period = 1/(I/O CLOCK frequency). Sampling begins on the falling edge of the third I/O CLOCK, continues for seven I/O CLOCK periods, and ends on the falling edge of the tenth I/O CLOCK (see Figure 5).

 Any transitions of CS are recognized as valid only if the level is maintained for a minimum of a setup time plus two falling edges of the internal clock (1.425 μs) after the transition.



SLAS071A - JANUARY 1993 - REVISED DECEMBER 1993

唐



PARAMETER MEASUREMENT INFORMATION








Figure 3. DATA OUT to Hi-Z Voltage Waveforms











SLAS071A - JANUARY 1993 - REVISED DECEMBER 1993




Figure 8. Timing for 11- to 16-Clock Transfer Using CS (Serial Transfer Completed Within 21 µs)

- NOTES: A. To minimize errors caused by noise at \overline{CS} , the internal circuitry waits for a setup time plus two falling edges of the internal system clock after $\overline{CS}\downarrow$ before responding to the I/O CLOCK. Therefore, no attempt should be made to clock out the data until the minimum \overline{CS} setup time has elapsed.
 - B. A low-to-high transition of CS disables I/O CLOCK within a maximum of a setup time plus two falling edges of the internal system clock.
 - C. The first I/O CLOCK must occur after the end of the previous conversion.



SLAS071A - JANUARY 1993 - REVISED DECEMBER 1993

timing diagrams (continued)




Figure 9. Timing for 16-Clock Transfer Not Using CS (Serial Transfer Completed Within 21 µs)




Figure 10. Timing for 11- to 16-Clock Transfer Using CS (Serial Transfer Completed After 21 μs)





Figure 11. Timing for 16-Clock Transfer Not Using CS (Serial Transfer Completed After 21 µs)


- NOTES: A. To minimize errors caused by noise at \overline{CS} , the internal circuitry waits for a set up time plus two falling edges of the internal system clock after $\overline{CS}\downarrow$ before responding to the I/O CLOCK. Therefore, no attempt should be made to clock out the data until the minimum \overline{CS} setup time has elapsed.
 - B. A low-to-high transition of CS disables I/O CLOCK within a maximum of a setup time plus two falling edges of the internal system clock.
 - C. The first I/O CLOCK must occur after the end of the previous conversion.



TLV1549C **10-BIT ANALOG-TO-DIGITAL CONVERT** WITH SERIAL CONTROL SLAS071A - JANUARY 1993 - REVISED DECEMBER 1993



APPLICATION INFORMATION



B. The full-scale value (VFS) is the step whose nominal midstep value has the highest absolute value. The zero-scale value (VZS) is the step whose nominal midstep value equals zero.




Figure 12. Ideal Conversion Characteristics

Figure 13. Typical Serial Interface



General Information	1	
Operational Amplifiers	2	
Comparators	3	
Voltage Regulators	4	
P-Channel MOSFETs	5	
Analog-to-Digital Converters	6	
Line Driver/Receiver	7	
Mechanical Data	8	



SLLS135D - FEBRUARY 1992 - REVISED FEBRUARY 1994

•	Meets ANSI/EIA-232-D-1986 Specifications (Revision of EIA Standard RS-232-C)	DB PACKAGE (TOP VIEW)	
•	Operates With Single 3.3-V Power Supply		3+
•	LinBiCMOS™ Process Technology	$C\overline{2}+[] 2 27]$ Gi	ND
•	Three Drivers and Five Receivers	V _{CC} [] 3 26[] C3 C2–[] 4 25[] Ve	
•	±30-V Input Levels (Receiver)	GND 5 24 C	I-
•	ESD Protection on RS-232 Lines Exceeds 6 kV Per MIL-STD-883C, Method 3015	C1+[6 23]ST DIN1[7 22]DC	DUT1
•	Applications EIA-232 Interface	DIN2[] 8 21] DO DIN3[] 9 20] DO ROUT1] 10 19] RI	DUT3
	Battery-Powered Systems Notebook PC	ROUT2[] 11 18[] RI ROUT3[] 12 17[] RI	N3
	Computers Terminals Modems	ROUT4[13 16] RI ROUT5[14 15] RI	
•	Voltage Converter Operates With Low		

Capacitance . . . 0.47 μF Min

description

The SN75LV4735[†] is a low-power 3.3-V multichannel RS232 line driver/receiver. It includes three independent RS232 drivers and five independent RS232 receivers. It is designed to operate off a single 3.3-V supply and has an internal switched-capacitor voltage converter to generate the RS232 output levels. The SN75LV4735 provides a single integrated circuit and single 3.3-V supply interface between the asynchronous communications element (ACE or UART) and the serial-port connector of the data terminal equipment (DTE). This device has been designed to conform to standard ANSI/EIA-232-D-1986.

The switched-capacitor voltage converter of the SN75LV4735 uses five small external capacitors to generate the positive and negative voltages required by EIA-232 line drivers from a single 3.3-V input. The drivers feature output slew-rate limiting to eliminate the need for external filter capacitors. The receivers can accept \pm 30 V without damage.

The device also features a reduced power or standby mode that cuts the quiescent power to the integrated circuits when not transmitting data between the CPU and peripheral equipment. The STBY input is driven high for standby (reduced power) mode and driven low for normal operating mode. When in the standby mode, all driver outputs (DOUT1–3) and receiver outputs (ROUT1–5) are in the high-impedance state. If the standby feature is not used in an application, STBY should be tied to GND.

The SN75LV4735 has been designed using LinBiCMOS™ technology and cells contained in the Texas Instruments LinASIC™ library. The SN75LV4735 is characterized for operation from 0°C to 70°C.

[†] Patent-pending design LinBiCMOS and LinASIC are trademarks of Texas Instruments Incorporated.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1994, Texas Instruments Incorporated


SLLS135D - FEBRUARY 1992 - REVISED FEBRUARY 1994

logic symbol[†]




[†] This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





SLLS135D - FEBRUARY 1992 - REVISED FEBRUARY 1994



schematics of inputs and outputs

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{CC}	
Positive output supply voltage, V _{DD} (see Note 1)	15 V
Negative output supply voltage, V _{SS}	
Input voltage range, VI: DIN1-DIN3, STBY	
RIN1-RIN5	
Output voltage range, VO: DOUT1-DOUT3	$V_{SS} = 0.3 \text{ V to } V_{DD} + 0.3 \text{ V}$
	-0.3 V to 7 V
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, TA	0°C to 70°C
Storage temperature range	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. N

NOTE 1:	All voltages are with respec	t to network GND.

	DISSIPATIO	ON RATING TABLE	
PACKAGE	n		T _A = 70°C POWER RATING
DB	668 mW	5.3 mW/°C	430 mW



SLLS135D - FEBRUARY 1992 - REVISED FEBRUARY 1994

recommended operating conditions

			u temperatur (n. 1997). Ali	MIN	NOM	MAX	UNIT
Supply voltage, VCC		1. A.		3	3.3	3.6	V
Positive output supply voltage, VDD		÷		8	10		٧
Negative output supply voltage, VSS			· · · · ·	-7	-8		٧
Input voltage, VI (see Note 2)	RIN1-5					±30	٧
High-level input voltage, VIH				2			v
Low-level input voltage, VIL	DIN1-3, STBY			4.1		0.8	V.
External capacitor				0.47	1		μF
Operating free-air temperature, TA				0	- 1. C	70	°C

NOTE 2: The algebraic convention, where the more positive (less negative) limit is designated as maximum, is used in this data sheet for logic levels only, e.g., if -10 V is a maximum, the typical value is a more negative voltage.

supply currents

PARAMETER		TEST CON	MIN	І ТҮР	MAX	UNIT	
Icc	Supply current from V_{CC} (normal operating mode)	No load, All other inputs open	STBY at 0 V,		8.5	20	"mА
Icc	Supply current (standby mode)	No load, All other inputs open	STBY at V _{CC} ,		· .	10	μA



SLLS135D - FEBRUARY 1992 - REVISED FEBRUARY 1994

DRIVER SECTION

electrical characteristics over operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted)

	PARAMETER			ITIONS	MIN	TYPT	MAX	UNIT
∨он	High-level output voltage		RL = 3 kΩ		5.5	7		V
VOL	Low-level output voltage (see Note 2)		$R_L = 3 k\Omega$		-5	-5.5		V
Чн	High-level input current		VI at V _{CC}				1	μA
1		STBY	V _I at GND				-1	μA
μĽ	Low-level input current	Other inputs	V _I at GND				-10	μA
IOS(H)	S(H) High-level short-circuit output current (see Note 3)		V _{CC} = 3.6 V,	V _O = 0		-10	-20	mA
IOS(L)	OS(L) Low-level short-circuit output current (see Note 3)		V _{CC} = 3.6 V,	VO = 0		10	20	mA
ro	Output resistance		$V_{CC} = V_{DD} = V_{SS} = 0,$ $V_{O} = -2 V \text{ to } 2 V, \text{ See N}$		300			Ω

NOTES: 2. The algebraic convention, where the more positive (less negative) limit is designated as maximum, is used in this data sheet for logic levels only.

3. Not more than one output should be shorted at one time.

4. Test conditions are those specified by EIA-232-D.

switching characteristics, V_{CC} = 3.3 V ± 0.3 V, T_A = 0°C to 70°C

	PARAMETER	TEST CON	TEST CONDITIONS		түрт	MAX	UNIT
t PLH	Propagation delay time, low-to-high-level output	$R_{L} = 3 k\Omega$ to GND,	CL = 50 pF,	200	400	600	ns
^t PHL	Propagation delay time, high-to-low-level output	See Figure 2		100	200	350	ns
^t PZL	Output enable time to low level (see Note 5)				3	7	ms
^t PZH	Output enable time to high level (see Note 5)	$R_L = 3 k\Omega$ to GND, $C_L = 50 pF$, See Figure 3			1	5	ms
t _{PHZ}	Output disable time from high level (see Note 5)				1	3	μs
t _{PLZ}	Output disable time from low level (see Note 5)				0.5	3	μs
SR	Output slew rate (see Note 6)	$R_L = 3 k\Omega$ to 7 kΩ, See Figure 2	C _L = 50 pF,	3		30	V/µs
SR(tr)	Transition region slew rate	$R_L = 3 k\Omega$ to GND, See Figure 4	CL = 2500 pF,		3		V/µs

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.
 NOTES: 5. Output enable occurs when STBY is driven low. Output disable occurs when STBY is driven high.

6. Measured between 3-V and -3-V points of output waveform (EIA-232-D conditions); all unused inputs are tied either high or low.



SLLS135D - FEBRUARY 1992 - REVISED FEBRUARY 1994

RECEIVER SECTION

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	түрт	MAX	UNIT
VIT+	Positive-going input threshold voltage			2.2	2.6	V
VIT-	Negative-going input threshold voltage		0.6	1		V
V _{hys}	Input hysteresis (V _{IT+} – V _{IT} _)		0.5	1.2	1.8	V
VOH	High-level output voltage	IOH = -2 mA, See Note 7	2.4	2.6		V
VOL	Low-level output voltage	I _{OL} = 2 mA		0.2	0.4	V
ri	Input resistance	$V_{I} = \pm 3 V$ to $\pm 25 V$	3	5	7	kΩ

NOTE 7: If the inputs are left unconnected, the receiver interprets this as an input low, and the receiver outputs remains in the high state.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, CL = 50 pF


PARAMETER		TEST CONDITIONS		MIN	түрт	MAX	UNIT
^t PLH	Propagation delay time, low-to-high-level output	BL 2 KO to CND	See Figure 5	45	80	130	ns
^t PHL	Propagation delay time, high-to-low-level output	$R_L = 3 k\Omega$ to GND, See Figure 5		70	100	170	ns
^t PZL	Output enable time to low level (see Note 5)				160	250	ns
^t PZH	Output enable time to high level (see Note 5)	Bi = 3 kQ to GND See Figure 6			4	10	μs
^t PHZ	Output disable time from high level (see Note 5)				300	500	ns
^t PLZ	LZ Output disable time from low level (see Note 5)				140	200	ns

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

NOTE 5: Output enable occurs when STBY is driven low. Output disable occurs when STBY input is driven high.



SLLS135D - FEBRUARY 1992 - REVISED FEBRUARY 1994




APPLICATION INFORMATION


Figure 1. Typical Operating Circuit



SLLS135D - FEBRUARY 1992 - REVISED FEBRUARY 1994



PARAMETER MEASUREMENT INFORMATION







Figure 3. Driver Test Circuit and Voltage Waveforms






NOTES: A. The pulse generator has the following characteristics: 50% duty cycle, $t_r \le 10$ ns, $t_f = 10$ ns.

B. CI includes probe and jig capacitance.



SLLS135D - FEBRUARY 1992 - REVISED FEBRUARY 1994

PARAMETER MEASUREMENT INFORMATION








Figure 6. Receiver Test Circuit and Voltage Waveforms Enable and Disable Times

NOTES: A. The pulse generator has the following characteristics: PRR = 1 MHz, 50% duty cycle, $t_r \le 10$ ns, $t_f = 10$ ns.

B. CI includes probe and jig capacitance.





General Information	1
Operational Amplifiers	2
Comparators	3
Voltage Regulators	4
P-Channel MOSFETs	5
Analog-to-Digital Converters	6
Line Driver/Receiver	7
Mechanical Data	8



MARCH 1994

Electrical characteristics presented in this data book, unless otherwise noted, apply for the circuit type(s) listed in the page heading regardless of package. The availability of a circuit function in a particular package is denoted by an alphabetical reference above the pin-connection diagram(s). These alphabetical references refer to mechanical outline drawings shown in this section.

Factory orders for circuits described in this data book should include a four-part type number as shown in the following example.

		Exa	mple:	SN	75189	N	-00
Prefix							
MUST CON	TAIN TWO, T	HREE, OR FOUR I	ETTERS				
		al Functions or Inte					
STANDARD	SECOND-SC	OURCE PREFIXES					
DP or DS . LT MAX MC N8T uA	.,	Advanced Lind Maxim Integ	National ear Technology rated Products Motorola Signetics irchild/National				
		on					
	TAIN THREE	TO EIGHT CHARA Sheets)	CTERS				
Examples:	232 3695 75115	75C1154					
Package _							
MUST CON	TAIN ONE OF	R TWO LETTERS					
	J, KC, N, P, P connection Dia	W Igrams on Individua	al Data Sheet)				
Instruction	s (Dash No.)						

MUST CONTAIN TWO NUMBERS

-00 No special instructions

-10 Solder-dipped leads (N, package only)


Circuits are shipped in one of the carriers below. Unless a specific method of shipment is specified by the customer (with possible additional costs), circuits will be shipped via the most practical carrier.

Dual-In-Line (D, DW, J, N, P, PW)

- Slide Magazines
- A-Channel Plastic Tubing
- Sectioned Cardboard Box
- Individual Cardboard Box

- Anti-Static Plastic Tubing
- Flat
- Wells Carrier





NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Leads are within 0.005 (0,127) radius of true position at maximum material condition.
- D. Body dimensions do not include mold flash or protrusion.
- E. Mold protrusion shall not exceed 0.006 (0,15).




MARCH 1994

DW/R-PDSO-G**

PLASTIC WIDE-BODY SMALL-OUTLINE PACKAGE

20-PIN SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Leads are within 0.005 (0,127) radius of true position at maximum material condition.

D. Body dimensions do not include mold flash or protrusion not exceed 0.006 (0,15).




MARCH 1994

FK/S-CQCC-N**

LEADLESS CERAMIC CHIP CARRIER PACKAGE

28-TERMINAL PACKAGE SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals will be gold plated.



MARCH 1994

J/R-GDIP-T**

CERAMIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.





KC/R-PSFM-T3

PLASTIC FLANGE-MOUNT PACKAGE




- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice. C. Lead dimensions are not controlled within this area.
 - D. All lead dimensions apply before solder dip.
 - E. The center lead is in electrical contact with the mounting tab.
 - F. Chamfer optional

 - G. Falls within JEDEC TO-220AB H. Tab contour optional within these dimensions



MARCH 1994






NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Each lead centerline is located within 0.010 (0,254) of its true longitudinal position.





NOTES: A. All linear dimensions are in inches (millimeters). B. This drawing is subject to change without notice.




8-10


MARCH 1994

PW/R-PDSO-G** 8-PIN SHOWN

PLASTIC THIN SHRINK SMALL-OUTLINE PACKAGE



PINS** DIM	8	14	16	20	24 28
A MAX	3,30	5,30	5,30	6,80	8,10 10,00
A MIN	2,90	4,90	4,90	6,40	7,70 9,60




NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Leads are within 0,127 radius of true position at maximum material condition.

D. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.





NOTES

TI Worldwide Sales Offices

ALABAMA: Huntsville: 4970 Corporate Drive, NW Suite 125H, Huntsville, AL 35805-6230, (205) 430-0114.

ARIZONA: Phoenix: 2525 E. Camelback Suite 500, Phoenix, AZ 85016, (602) 224-7800. CALIFORNIA: Irvine: 1920 Main Street, Suite 900, Irvine, CA 92714, (714) 660-1200; San Diego: 5625 Ruffin Road, Suite 100, San Diego, CA 92123 (619) 278-9600; San Jose; 2825 North First Street, Suite 200, San Jose; CA 95134, (408) 894-9000; Woodland Hills: 21550 Oxnard Street, Suite 700, Woodland Hills, CA 91367, (818) 704-8100. COLORADO: Aurora: 1400 S. Potomac Stree Suite 101, Aurora, CO 80012, (303) 368-8000.

CONNECTICUT: Wallingford: 1062 Barnes Industrial Park Road, Suite 303, Wallingford, CT 06492, (203) 265-3807.

FLORIDA: Orlando: 370 S. North Lake Boulevard,

FLOHIDA: Oflando: 3705. Norm Lake bouleva Suite 1008, Altamonte Springs, FL 32701, (407) 260-2116; Fort Lauderdale: Hillsboro Center, Suite 110, 600 W. Hillsboro Boulevard, Deerfield Beach, FL 33441, (305) 425-7820; Tampa; 4803 George Road, Suite 390, Tampa, FL 33634-6234, (813) 882-0017.

GEORGIA: Atlanta: 5515 Spalding Drive, Norcross, GA 30092-2560, (404) 662-7967. ILLINOIS: Arlington Heights: 515 West Algonquin, Arlington Heights, IL 60005, (708) 640-2925.

(706) 940-2925. INDIAN3: Indianapolis: 550 Congressional Drive, Suite 100, Carmel, IN 46032, (317) 573-6400; Fort Wayne, IN 46825, (219) 489-3860. KANSAS: Kansas City: 7300 College Boulevard, Lighton Pizza, Suite 150, Overland Park, KS 66210, (913) 451-4511.

MARYLAND: Columbia: 8815 Centre Park Drive, Suite 100, Columbia: MD 21045, (410) 964-2003, MASSACHUSETTS: Boston: Bay Colory Corporate Center, 950 Winter Street, Suite 2800, Waitham, MA 02154, (617) 895-9100. MICHIGAN: Detroit: 33737 W. 12 Mile Road, Farmington Hills, MI 48331, (313) 553-1500.

MINNESOTA: Minneepolis: 11000 W. 78th Street, Suite 100, Eden Prairie, MN 55344, (612) 828-9300.

NEW JERSEY: Edison: 399 Thornall Street, Edison, NJ 08837-2236, (908) 906-0033. NEW MEXICO: Albuquerque: 3916 Juan Tabo Place NE, Suite 22, Albuquerque, NM 87111, (505) 345-2555.

(505) 345-2555. NEW YORK: East Syracuse: 5015 Campuswood Drive, East Syracuse, NY 13057, (315) 463-9291; Poughkeepale: 300 Westage Business Center, Suite 250, Fishkill, NY 12524, (914) 897-2900; Long Island: 48 South Service Road, Suite 100, Melville, NY 11747, (516) 454-6601; Rochester: 2851 Clover Street, Pittsford, NY 14534, (716) 385-6700. NORTH 2020 INA: Charleman & Moorleman

NORTH CAROLINA: Charlotte: 8 Woodlawn Green, Suite 100, Charlotte, NC 28217, (704) 522-5487; Raleigh: Highwoods Tower 1, 3200 Beach Leaf Court, Suite 206, Raleigh, NC 27604, (919) 876-2725.

OHIO: Cleveland: 23775 Commerce Park Road, Beachwood, OH 44122-5875, (216) 765-7528; Dayton: 4035 Colonel Glenn Highway, Suite 310, Beavercreek, OH 45431-1601, (513) 427-5200.

OREGON: Portland: 6700 S.W. 105th Street Suite 110, Beaverton, OR 97005, (503) 643-6758. PENNSYLVANIA: Philadelphia: 600 W. Germantown Pike, Suite 200, Plymouth Meeting, PA 19462, (215) 825-9500.

PUERTO RICO: Hato Rey: 615 Mercantil Plaza Building, Suite 505, Hato Rey, PR 00919, (809) 753-8700.

(809) 753-5700. TEXAS: Austin: 12501 Research Boulevard, Austin, TX 78759, (512) 250-6769; Dellae: 7839 Churchill Way, Dallas, TX 75251, (214) 917-1264; Houston: 3301 Southwest Freeway, Commerce Park, Suite 360, Houston, TX 77074, (713) 778-6592; Midland: FM 1788 & I-20, Midland, TX 79711-0448, (915) 561-7137. ITAL: Sait Jac City, 2180 South 1300 East

UTAH: Sait Lake City: 2180 South 1300 East, Suite 335, Sait Lake City, UT 54106, (801) 466-8973.

WISCONSIN: Milwaukee: 20825 Swenson Drive, Suite 900, Waukesha WI 53186, (414) 798-1001. CANADA: Ottawa: 303 Moodie Drive, Suite 1200, Mallom Centre, Nepean, Ontario, Canada KZH 9R4, (613) 726-3201; Toronto: 280 Centre Street East, Richmond Hill, Ontario, Canada L4C 181, (416) 884-9181; Montreel: 9460 Trans Canada Hichawa; St Leword, Cuboo, Canada Canada Highway, St. Laurent, Quebec, Canada H4S 1R7, (514) 335-8392.

MEXICO: Texas Instruments de Mexico S.A. de C.V., Xola 613, Modulo 1-2, Colina del Valle, 03100 Mexico, D.F., 5-639-9740.

AUSTRALIA (& NEW ZEALAND): Texas North Ryde (Sydney), New South Wales, Australia 2113, 2-878-9000; 14th Floor, 380 Street, Kilda Road, Melbourne, Victoria, Australia 3000, 3-696-1211

BELGIUM: Texas Instruments Belgium S.A./N.V., Avenue Jules Bordetlaan 11, 1140 Brussels, Belgium, (02) 242 30 80.

BRAZIL: Texas Instrumentos Electronicos do Brasil Ltda., Av. Eng. Luiz Carlos Berrini, 1461, 11 andar, 04571-903, Sao Paulo, SP, Brazil, 11-535-5133.

DENMARK: Texas Instruments A/S, Borupvang 2D, 2750 Ballerup, Denmark, (44) 68 74 00. FINLAND: Texas Instruments OY, Tekniikantie 12. 02150 Espoo, Finland, (0) 43 54 20 33.

FRANCE: Texas Instruments France, 8-10 Avenue Morane-Saulnier, B.P. 67, 78141 Velizy-Villacoublay Cedex, France, (1) 30 70 10 01. GERMANY: Texas Instruments Deutschland

GERMANY: Texas Instruments Deutschland GmbH., Haggertystraße 1, 85356 Freising, Germany, (08161) 80-0; Kirchhorster Straße 2, 30659 Hannover, Germany, (0511) 90 49 60; Maybachstraße II, 73760 Ostfildern, Germany, (0711) 34 03 0.

HONG KONG: Texas Instruments Hong Kong Ltd., 8th Floor, World Shipping Centre, 7 Canton Road, Kowloon, Hong Kong, 737-0338.

HUNGARY: Texas Instruments Representation, Budaörsi u.50, 3rd floor, 1112 Budapest, Hungary, (1) 269 8310.

NDIA: Texas Instruments India Private Ltd., AL-Aabeeb, 150/1 Infantry Road, Bangalore 560 001, India, (91-80) 226-9007.

IRELAND: Texas Instruments Ireland Ltd., 7/8 Harcourt Street, Dublin 2, Ireland, (01) 475 52 33.

TALY: Texas Instruments Italia S.p.A., Centro Direzionale Colleoni, Palazzo Perseo-Via Paracelso 12, 20041 Agrate Brianza (Mi), Italy, (039) 63 221; Via Castello della Magliana, 38, 00148 Roma, Italy (06) 657 26 51.



JAPAN: Texas Instruments Japan Ltd., Aoyama Fuji Building 3-6-12 Kita-Aoyama Minato-ku, Tokyo, Japan 107, 03-498-12111; MS Shibaura Building 9F, 4-13-23 Shibaura, Minato-ku, Tokyo, Japan 108, 03-769-8700; Nissho-Iwai Building 5F, 2-5-81 mabashi, Chuou-ku, Osaka, Japan 541, 06-204-1881; Dai-ni Toyota Building Nishi-kan 7F, 4-10-27 Meieki, Nakamura-ku, Nagoya, Japan 450, 052-583-8691; Kanazawa Oyama-cho Daiichi Seimei Building 6F, 3-10 Oyama-cho, Kanazawa-shi, Ishikawa, Japan 920, 0762-23-5477; Matsumoto-Shi, Nagano, Japan 390, 0263-33-1060; Daiichi Olympic Tachikawa Building 6F, 1-2-11 Fukashi, Matsumoto-Shi, Nagano, Japan 390, 0263-33-1060; Daiichi Olympic Tachikawa Building 6F, 1-25-12, Akebono-cho, Tachikawa-shi, Tokyo, Japan 190, 0425-27-6760; Yokohama Business Park East Tower 10F, 134 Goudo-cho, Hodogaya-ku, Yokohama-shi, Kanagawa, Japan 240, 045-338-1220; Nihon Seimei Kyoto Yasaka Building 5F, 843-2, Higashi Shiokohji-cho, Higashi-iru, Nishinotoh-in, Shiokohji-cho,

Shimoyo Ku, ryoo, sapar too, or seri 17. r., Sumitomo Seimei Kumagaya Building 87, 2-44 Yayoi, Kumagaya-shi, Saitama, Japan 360, 0485-22-2440, 2682, Aza Takao, Oaza Kawasaki, Hijj-Machi, Hayami-Gun, Oita, Japan 879-15, 0977-73-1557.

KOREA: Texas Instruments Korea Ltd., 28th Floor, Trade Tower, 159-1, Samsung-Dong, Kangnam-ku Seoul, Korea, 2-551-2800.

MALAYSIA: Texas Instruments, Malaysia, SDN. BHD., Lot 36.1 #Box 93, Menara Maybank, 100 Jalan Tun Perak, 50050 Kuala Lumpur, Malaysia, 50-3-230-6001.

NORWAY: Texas Instruments Norge A/S, P.B. 106, Brin Sveien 3, 0513 Oslo 5, Norway, (02) 264 75 70.

PEOPLE'S REPUBLIC OF CHINA: Texas Instruments China Inc., Beijing Representative Office, 7-05 CHTIC Building, 19 Jianguomentwe Dajie, Beijing, China, 500-2255, Ext. 3750.

PhillpPhiles: Texas Instruments Asia Ltd., Phillppines Branch, 14th Floor, Ba-Lepanto Building, 8747 Paseo de Roxas, 1226 Makati, Metro Manila, Philippines, 2-817-6031.

PORTUGAL: Texas Instruments Equipamento Electronico (Portugal) LDA., Eng. Frederico Ulricho, 2650 Moreira Da Maia, 4470 Maia, Portugal (2) 948 10 03.

SINGAPORE (& INDONESIA, THAILAND): Texas Instruments Singapore (PTE) Ltd., 990 Bendemeer Road, Singapore 1233,

(65) 390-7100.

SPAIN: Texas Instruments España S.A., c/Gobelas 43, 28023, Madrid, Spain, (1) 372 80 51; Parc Technologic Del Valles, 06280 Cerdanyola, Barcelona, Spain, (3) 31 791 80.

SWEDEN: Texas Instruments International Trade Corporation (Sverigefilialen), Box 30, 164 93, Isafjordsgatan 7, Kista, Sweden, (08) 752 58 00.

SWITZERLAND: Texas Instruments Switzerland AG, Riedstrasse 6, CH-8953 Dietikon, Switzerland, AG, Riedstrass (01) 744 2811.

TaiwaN: Taxas Instruments Taiwan Limited, Taipei Branch, 23th Floor, Sec. 2, Tun Hua S. Road, Taipei 106, Taiwan, Republic of China, (2) 378-6800.

UNITED KINGDOM: Texas Instruments Ltd., Manton Lane, Bedford, England, MK41 7PA, (0234) 270 111.



©1994 Texas Instruments Incorporated

