

CDC Clock-Distribution Circuits A High-Performance Line of 5-V and 3.3-V Products

Data Book

10

1994

Advanced System Logic

General Information	1
5-V Clock-Distribution Data Sheets	2
3.3-V Clock-Distribution Data Sheets	3
Application Notes	4
Supplemental Technical Information	5
Mechanical Data	6

CDC Clock-Distribution Circuits Data Book



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1994, Texas Instruments Incorporated

INTRODUCTION

Overall system performance is directly related to the quality of the clock distribution network. Virtually all high-performance digital designs subscribe to some form of clock distribution for proper system timing.

The 1994 CDC Clock-Distribution Circuits Data Book provides technical insight into the comprehensive line of clock-distribution circuits (CDC) or *clock drivers* developed by Texas Instruments. CDC products are offered in support of system-clocking layout and design and are targeted for applications in nearly all end equipments. The CDC line of products has been developed in a variety of Texas Instruments silicon processes ranging from Bipolar and CMOS to the latest Advanced BiCMOS technologies. Functionally, the CDC line serves to address a wide spectrum of design requirements with products developed to support 3.3-V and 5-V V_{CC} applications. Texas Instruments is developing new buffer, flip-flop, and phase-locked loop (PLL)-based clock-distribution elements to meet today's higher-performance design requirements. With a large and varied portfolio of products already in production and in development, the designer is able to select the optimal clock driver based on a variety of clocking requirements such as:

- Low skew
- Minimal propagation delay
- TTL, CMOS, differential pseudo ECL (PECL) inputs and outputs
- 3.3-V or 5-V V_{CC} applications
- Selectable true or complementary output configuration
- Output-enable control
- 1/2x, 1x, and 2x frequency multiplication
- Board-space constraints

The products in this book have been designed to meet the stringent requirements of today's advanced system architectures. Due to the increasing requirements to shrink board area, the products in this book are being developed in a variety of surface-mount packaging options such as shrink small-outline packaging (SSOP) and thin shrink small-outline packaging (TSSOP). Texas Instruments also supports the CDC line with an assortment of analytical modeling tools.

The latest high-speed microprocessors, buses, and memories are examples of critical-system components that are spurring a need for higher-performance clock distribution. Texas Instruments is working to provide optimal clock-driver solutions to meet these needs.

Complete technical data for any TI Advanced System Logic product is available from the nearest TI field sales office, local authorized TI distributor, or directly by calling the Advanced System Logic hotline at (214) 997-5202.

PRODUCT STAGE STATEMENTS

Product stage statements are used on Texas Instruments data sheets to indicate the development stage(s) of the product(s) specified in the data sheets.

If all products specified in a data sheet are at the same development stage, the appropriate statement from the following list is placed in the lower left corner of the first page of the data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

ADVANCE INFORMATION concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.


PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

If not all products specified in a data sheet are at the PRODUCTION DATA stage, then the first statement below is placed in the lower left corner of the first page of the data sheet. Subsequent pages of the data sheet containing PRODUCT PREVIEW information or ADVANCE INFORMATION are then marked in the lower left-hand corner with the appropriate statement given below:

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

ADVANCE INFORMATION concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



Contents

	Page
Alphanumeric Index	1–3
Glossary	1–5
Thermal Information	1–9
Functional Index	1–11

DEVICE	PAGE
5-V Clock-Distribution Data Sheets	
CDC204, CDC204–7	2-3
CDC208, CDC208–7	2–9
CDC209, CDC209-7	2-15
CDC303	2–23
CDC304	2–29
CDC305	2–35
CDC328	2-41
CDC328A	2–47
CDC329A	2-53
CDC330	259
CDC337	2–65
CDC339	2-71
CDC340	2-77
CDC341	283
CDC391	289
CDC392	295

DEVICE	PAGE	
3.3-V Clock-Distribution Data Sheets		
CDC111	3–3	
CDC112	3-9	
CDC203	315	
CDC351	3–19	
CDC536	325	
CDC586	3–35	
CDC2351	3-45	
CDC2536	3–51	
CDC2582	361	
CDC2586	3-71	



. 1-4

INTRODUCTION

These symbols, terms, and definitions are in accordance with those currently agreed upon by the JEDEC Council of the Electronic Industries Association (EIA) for use in the USA and by the International Electrotechnical Commission (IEC) for international use.

OPERATING CONDITIONS AND CHARACTERISTICS (IN SEQUENCE BY LETTER SYMBOLS)

Ci	Input capacitance
	The internal capacitance at an input of the device
Co	Output capacitance
	The internal capacitance at an output of the device
C _{pd}	Power dissipation capacitance
	Used to determine the no-load dynamic power dissipation per logic function (see individual circuit pages): $P_D = C_{pd} V_{CC}^2 f + I_{CC} V_{CC}$.
f _{max}	Maximum clock frequency
	The highest rate at which the clock input of a bistable circuit can be driven through its required sequence while maintaining stable transitions of logic level at the output with input conditions established that should cause changes of output logic level in accordance with the specification.
lcc	Supply current
	The current into* the V_{CC} supply terminal of an integrated circuit
∆lcc	Supply current change
	The increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}
ICEX	Output high leakage current
	The maximum leakage current into the collector of the pulldown output transistor when the output is high and the output forcing condition $V_0 = 5.5 \text{ V}$.
I _{l(hold)}	Input hold current
	Input current that holds the input at the previous state when the driving device goes to a high-impedance state
IIH	High-level input current
	The current into* an input when a high-level voltage is applied to that input
կլ	Low-level input current
	The current into* an input when a low-level voltage is applied to that input
l _{off}	Input/output power-off leakage current
	The maximum leakage current into/out of the input/output transistors when forcing the input/output to 4.5 V and V_{CC} = 0 V
юн	High-level output current
	The current into* an output with input conditions applied that, according to the product specification, will establish a high level at the output.
IOL	Low-level output current
	The current into* an output with input conditions applied that, according to the product specification, will establish a low level at the output.

*Current out of a terminal is given as a negative value.



Off-state (high-impedance-state) output current (of a 3-state output) loz The current flowing into* an output having 3-state capability with input conditions established that, according to the product specification, will establish the high-impedance state at the output. Access time ta The time interval between the application of a specified input pulse and the availability of valid signals at an output Disable time (of a 3-state or open-collector output) t_{dis} The propagation time between the specified reference points on the input and output voltage waveforms with the output changing from either of the defined active levels (high or low) to a high-impedance (off) state. NOTE: For 3-state outputs, t_{dis} = t_{PHZ} or t_{PLZ}. Open-collector outputs will change only if they are low at the time of disabling so t_{dis} = t_{Pl H}. ten Enable time (of a 3-state or open-collector output) The propagation time between the specified reference points on the input and output voltage waveforms with the output changing from a high-impedance (off) state to either of the defined active levels (high or low). NOTE: In the case of memories, this is the access time from an enable input (e.g., OE). For 3-state outputs, ten = tp7H or tp7I. Open-collector outputs will change only if they are responding to data that would cause the output to go low so, for them $t_{en} = t_{PHI}$. Hold time th The time interval during which a signal is retained at a specified input terminal after an active transition occurs at another specified input terminal. NOTES: 1. The hold time is the actual time interval between two signal events and is determined by the system in which the digital circuit operates. A minimum value is specified that is the shortest interval for which correct operation of the digital circuit is to be expected. 2. The hold time may have a negative value in which case the minimum limit defines the longest interval (between the release of the signal and the active transition) for which correct operation of the digital circuit is to be expected. Jitter tiitter Dispersion of a time parameter of the pulse waveforms in a pulse train with respect to a reference time. interval, or duration. Unless otherwise specified by a mathematical adjective, peak-to-peak jitter is assumed. tjitter(RMS) RMS Jitter The root mean square jitter, one sixth of the maximum peak-to-peak jitter Propagation delay time tpd The time between the specified reference points on the input and output voltage waveforms with the output changing from one defined level (high or low) to the other defined level. (tod = tPHL or tPLH) Propagation delay time, high-to-low level output **t**PHL The time between the specified reference points on the input and output voltage waveforms with the output changing from the defined high level to the defined low level Disable time (of a 3-state output) from high level t_{PHZ} The time interval between the specified reference points on the input and the output voltage waveforms with the 3-state output changing from the defined high level to a high-impedance (off) state



t_{PLH} Propagation delay time, low-to-high level output

The time between the specified reference points on the input and output voltage waveforms with the output changing from the defined low level to the defined high level

t_{PLZ} Disable time (of a 3-state output) from low level

The time interval between the specified reference points on the input and the output voltage waveforms with the 3-state output changing from the defined low level to a high-impedance (off) state

t_{PZH} Enable time (of a 3-state output) to high level

The time interval between the specified reference points on the input and output voltage waveforms with the 3-state output changing from a high-impedance (off) state to the defined high level.

tpzL Enable time (of a 3-state output) to low level

The time interval between the specified reference points on the input and output voltage waveforms with the 3-state output changing from a high-impedance (off) state to the defined low level.

tsk(i) Input skew

The difference between any two propagation delay times that originate at different inputs and terminate at a single output. Input skew describes the ability of a device to manipulate (stretch, shrink, or chop) a clock signal. This is typically accomplished with a multiple-input gate wherein one of the inputs acts as a controlling signal to pass the clock through. $t_{sk(l)}$ describes the ability of the gate to shape the pulse to the same duration regardless of the input used as the controlling input.

t_{sk(l)} Limit skew

The difference between 1) the greater of the maximum specified values of t_{PLH} and t_{PHL} and 2) the lesser of the minimum specified values of t_{PLH} and t_{PHL} . Limit skew is not directly observed on a device but rather is calculated from the data sheet limits for t_{PLH} and t_{PHL} . $t_{sk(l)}$ quantifies for the designer how much variation in propagation delay time will be induced by operation over the entire ranges of supply voltage, temperature, output load, and other specified operating conditions. Specified as such, $t_{sk(i)}$ also accounts for process variation. In fact, all other skew specifications [$t_{sk(o)}, t_{sk(i)}, t_{sk(p)}, and t_{sk(pr)}$] are subsets of $t_{sk(i)}$; they will never be greater than $t_{sk(i)}$.

t_{sk(o)} Output Skew

The difference between any two propagation delay times when a single switching input or multiple inputs switching simultaneously cause multiple outputs to switch, as observed across all switching outputs. This parameter is used to describe the fanout capability of a clock driver and is of concern when making decisions on clock buffering and distribution networks.

t_{sk(p)} Pulse Skew

The difference between propagation delay times t_{PHL} and t_{PLH} when a single switching input causes one or more outputs to switch. $t_{sk(p)}$ quantifies the duty cycle characteristic of a clock driver. Certain applications require a fixed duty cycle for proper operation. As an example, the CLK2 input of an MC68020 processor operating at 40 MHz requires a duty cycle of 50 ± 5%. $t_{sk(p)}$ is a measure of a clock driver's ability to supply such a precisely controlled pulse.

t_{sk(pr)} Process Skew

The difference between identically specified propagation delay times on any two like ICs operating under identical conditions. $t_{sk(pr)}$ quantifies the skew induced by variations in the IC manufacturing process but not by variations in supply voltage, operating temperature, output loading, input edge rate, input frequency, etc. Process skew is commonly specified and production tested under fixed conditions (e.g., $V_{CC} = 5.25 \text{ V}$, $T_A = 70^{\circ}$ C, $C_L = 50 \text{ pF}$, all inputs switching simultaneously).



t_{su} Setup time

The time interval between the application of a signal at a specified input terminal and a subsequent active transition at another specified input terminal.

NOTES: 1. The setup time is the actual time interval between two signal events and is determined by the system in which the digital circuit operates. A minimum value is specified that is the shortest interval for which correct operation of the digital circuit is guaranteed.

2. The setup time may have a negative value in which case the minimum limit defines the longest interval (between the active transition and the application of the other signal) for which correct operation of the digital circuit is guaranteed.

tw Pulse duration (width)

The time interval between specified reference points on the leading and trailing edges of the pulse waveform.

V_{IH} High-level input voltage

An input voltage within the more positive (less negative) of the two ranges of values used to represent the binary variables.

NOTE: A minimum is specified that is the least-positive value of high-level input voltage for which operation of the logic element within specification limits is to be expected.

VIL Low-level input voltage

An input voltage within the less positive (more negative) of the two ranges of values used to represent the binary variables.

NOTE: A maximum is specified that is the most-positive value of low-level input voltage for which operation of the logic element within specification limits is to be expected.

V_{OH} High-level output voltage

The voltage at an output terminal with input conditions applied that, according to product specification, will establish a high level at the output.

VOL Low-level output voltage

The voltage at an output terminal with input conditions applied that, according to product specification, will establish a low level at the output.

V_{T+} Positive-going threshold level

The voltage level at a transition-operated input that causes operation of the logic element according to specification as the input voltage rises from a level below the negative-going threshold voltage, V_{T-} .

V_T____ Negative-going threshold level

The voltage level at a transition-operated input that causes operation of the logic element according to specification as the input voltage falls from a level above the positive-going threshold voltage, V_{T+} .



In digital system design, consideration must be given to thermal management of components. The small size of the small-outline package makes this even more critical. Figure 1 shows the thermal resistance of these packages for various rates of air flow.

The thermal resistances in Figure 1 can be used to approximate typical and maximum virtual junction temperatures for the ABT family. In general, the junction temperature for any device can be calculated using using the following equation.

$$T_J = R_{\Theta JA} \times P_T + T_A$$


where:

T_J = virtual junction temperature

 $R_{\theta,JA}$ = thermal resistance, junction to free air

 P_T = total power dissipation of the device


T_A = free-air temperature





Figures 2 through 5 show power dissipation derating for the 8-, 16,-20-, and 24-pin DB packages.







CLOCK-DISTRIBUTION CIRCUITS

5-V Clock-Distribution Circuits (CDC)

DESCRIPTION	I/O LEVELS	TYPE	TECHNOLOGY				
DESCRIPTION			AS	AC	ACT	ABT	
Hex Inverter	CMOS/CMOS	'204		~			
	TTL/TTL	'328				~	
1-to-6 Exclusive OR	TTL/TTL	'328A				+	
	TTL/CMOS	'329A				~	
	TTL/TTL	'391				~	
1-to-6 Exclusive OR With OE	TTL/CMOS	'392				~	
Dual 1-to-4 Buffer (2 inputs, 8 outputs)	TTL/CMOS	'208			~		
	CMOS/CMOS	'209		~			
1-to-8 Divide-by-2 Flip-Flop (6 inverting, 2 noninverting)	TTL/TTL	'303	~				
1-to-8 Divide-by-2 Flip-Flop (8 noninverting)	TTL/TTL	'304	~				
1-to-8 Divide-by-2 Flip-Flop (4 inverting, 4 noninverting)	TTL/TTL	'305	~				
	TTL/CMOS	'337				~	
1-to-8 Fanout (4 noninverting buffer, 4 divide-by-2 flip-flop)	TTL/TTL	'339				~	
1-to-8 NAND	TTL/TTL	'340			1	~	
1-to-8 AND	TTL/TTL	'341				~	
3-Way Fanout Buffer (dual 1-to-3 noninverting buffer, 1-to-4 divide-by-2 flip-flop)	TTL/TTL	'330				~	

3.3-V Clock-Distribution Circuits (CDC)


DESCRIPTION	I/O LEVELS	TYPE	TECHNOLOGY				
	1/0 LEVELS	TYPE	AS	AC	ACT	ABT	
Hex Inverter	CMOS/CMOS	'203		~			
1-to-9 Differential LVPECL Buffer	LVPECL/LVPECL	/111				+	
1-to-9 Differential LVPECL Buffer With TTL OE	LVPECL/LVPECL	'112				+	
1-to-10 Buffer With OE	TTL/TTL	'351				+	
	TTL/TTL	'2351				+	
	TTL/TTL	′536				+	
1-to-6 PLL Buffer	TTL/TTL	'2536				+	
1-to-12 PLL Buffer	TTL/TTL	ʻ586				+	
	TTL/TTL	′2586				+	
1-to-12 PLL Buffer	LVPECL/TTL	'2582				+	

✔ Product available in technology indicated

+ New product planned in technology indicated



1–12



The following table lists military 5-V V_{CC} clock-driver circuits currently targeted for market introduction. Customers interested in learning more about TI's plans for these devices should contact military Advanced System Logic marketing at (915) 561-7289.

DEVICE	PIN/PACKAGE	DESCRIPTION
SN54CDC303	16/J, 16/W, 20/FK	Octal Divide-by-2 Circuit/Clock Driver
SN54CDC328	16/J, 16/W, 20/FK	1-Line to 6-Line Clock Driver With Selectable Polarity

SCAS098C - OCTOBER 1989 - REVISED MARCH 1994

CDC204 Replaces 74AC11204	DW OR N PACKAGE (TOP VIEW)
 CDC204-7 Replaces 74AC11204-7 	· · · · · · · · · · · · · · · · · · ·
 Low-Skew Propagation Delay Specifications for Clock-Driver Applications 	1Y 1 20 1A 2Y 2 19 2A
 CMOS-Compatible Inputs and Outputs 	3Y 🛛 3 18 🗍 3A
• Flow-Through Architecture Optimizes	GND 🛛 4 17 🗍 NC
PCB Layout	GND [] 5 16 [] V _{CC}
• Center-Pin V _{CC} and GND Pin Configurations	GND [] 6 15 [] V _{CC}
Minimize High-Speed Switching Noise	GND [] 7 14 [] NC
 EPIC ™ (Enhanced-Performance Implanted 	4Y U 8 13 U 4A
CMOS) 1-µm Process	5Y 9 12 5A
 500-mA Typical Latch-Up Immunity at 125°C 	6Y [<u>10 11</u>] 6A
 Package Options Include Plastic Small-Outline Package (DW) and Standard 	NC – No internal connection

description


Plastic 300-mil DIPs (N)

The CDC204/204-7 contains six independent inverters. The device performs the Boolean function $Y = \overline{A}$. It is designed specifically for applications requiring low skew between switching outputs.

The CDC204/204-7 is characterized for operation from 25°C to 70°C.


FUNCTION TABLE				
INPUT OUTPUT				
A	Y			
н	L			
L.	н			

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications par the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1994, Texas Instruments Incorporated

SCAS098C - OCTOBER 1989 - REVISED MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	
Input voltage range, VI (see Note 1)	–0.5 V to V _{CC} + 0.5 V
Output voltage range, V _O (see Note 1)	–0.5 V to V _{CC} + 0.5 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	±20 mA
Output clamp current, I_{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V _{CC} or GND	±150 mA
Storage temperature range	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

recommended operating conditions

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.75	5	5.25	V
M., .	High-level input voltage $\frac{V_{CC} = 4.75 \text{ V}}{V_{CC} = 5.25 \text{ V}} \qquad 3.3$			v		
VIН		V _{CC} = 5.25 V	3.7			v
M.,		V _{CC} = 4.75 V			1.4	
VIL	Low-level input voltage	V _{CC} = 5.25 V			1.6	v
VI	Input voltage	·	0		Vcc	V
1	High-level output current	V _{CC} = 4.75 V			-24	mA
IOH .		V _{CC} = 5.25 V			-24	mA
1		V _{CC} = 4.75 V			24	
IOL	Low-level output current	V _{CC} = 5.25 V			24	mA
∆t/∆v	Input transition rise or fall rate		0		10	ns/V
fclock	Input clock frequency				80	MHz
TA	Operating free-air temperature		25		70	°C



SCAS098C - OCTOBER 1989 - REVISED MARCH 1994

DADAMETED	TEST CONDITIONS	N.	T/	4 = 25°C	;	CDC204		CDC204-7		UNIT
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
· · · · · · · · · · · · · · · · · · ·	1	4.75 V	4.65			4.65		4.65		
	lOH = - 50 μA	5.25 V	5.15			5.15		5.15		
∨он	I _{ОН} = – 24 mA	4.75 V	4.19			4.05		4.05		v
		5.25 V	4.68			4.55		4.55		
	IOH = -75 mA [†]	5.25 V				3.6		3.6		
,	l _{OL} = 50 μA	4.75 V			0.1		0.1		0.1	
	10L = 50 μA	5.25 V			0.1		0.1		0.1	
VOL		4.75 V			0.36		0.44		0.44	v
	I _{OL} = 24 mA	5.25 V			0.36		0.44		0.44	
	I _{OL} = 75 mA [†]	5.25 V					1.65		1.65	
lı lı	VI = V _{CC} or GND	5.25 V			±0.1		±1		±1	μΑ
ICC	$V_{I} = V_{CC} \text{ or GND}, \qquad I_{O} = 0$	5.25 V			4		40		40	μΑ
Ci	VI = V _{CC} or GND	5 V		4						pF

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.


switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.25 V (see Note 2 and Figures 1 and 2)

DADAMETER	FROM	M TO CDC204		204	CDC204-7		
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	UNIT
^t PLH		Y	3.7	5.7	3.7	5.7	ns
^t PHL	~		3.7	5.7	3.7	5.7	
^t sk(o)	A	Y		1		0.7	ns

NOTE 2: All specifications are valid only for all outputs switching simultaneously and in phase.



SCAS098C - OCTOBER 1989 - REVISED MARCH 1994



PROPAGATION DELAY TIMES

NOTES: A. CL includes probe and jig capacitance.


B. Input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_f = 3 ns, t_f = 3 ns.

C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



SCAS098C - OCTOBER 1989 - REVISED MARCH 1994



PARAMETER MEASUREMENT INFORMATION

NOTE A: Output skew, t_{Sk(0)}, is calculated as the greater of: - The difference between the fastest and slowest of tp_{HLn} (n = 1, 2, ..., 6) - The difference between the fastest and slowest of tp_{Lhn} (n = 1, 2, ..., 6)

Figure 2. Waveforms for Calculation of tsk(o)



.

2-8

CDC208, CDC208-7 **DUAL 1-LINE TO 4-LINE CLOCK DRIVERS** WITH 3-STATE OUTPUTS

SCAS109C - APRIL 1990 - REVISED MARCH 1994

 CDC208 Replaces 74ACT11208 CDC208-7 Replaces 74ACT11208-7 	DB, DW, OR N PACKAGE (TOP VIEW)
 Low-Skew Propagation Delay Specifications for Clock-Driver Applications 	$\begin{array}{c c} 1Y2 \begin{bmatrix} 1 & 20 \\ 1Y3 \end{bmatrix} \begin{array}{c} 1Y2 \begin{bmatrix} 1 & 20 \\ 2 & 19 \end{bmatrix} \begin{array}{c} 1Y1 \\ 1Y3 \end{bmatrix} \begin{array}{c} 2 & 19 \end{bmatrix} \begin{array}{c} 1A \end{array}$
 TTL-Compatible Inputs and	1Y4 [] 3 18] 1 0E1
CMOS-Compatible Outputs	GND [] 4 17] 1 0E2
 Flow-Through Architecture Optimizes	GND 5 16 V _{CC}
PCB Layout	GND 6 15 V _{CC}
 Center-Pin V_{CC} and GND Pin Configurations	GND 7 14 2A
Minimize High-Speed Switching Nolse	2Y1 8 13 20E1
 EPIC [™] (Enhanced-Performance Implanted	2Y2 9 12 2OE2
CMOS) 1-μm Process	2Y3 10 11 2Y4
• 500-mA Typical Latch-Up Immunity at 125°C	

 Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages and Standard Plastic 300-mil DIPs (N)

description

The CDC208/208-7 contains dual clock-driver circuits that fanout one input signal to four outputs with minimum skew for clock distribution (see Figure 2). The device also offers two output-enable ($\overline{OE1}$ and $\overline{OE2}$) inputs for each circuit that can force the outputs to be disabled to a high-impedance state or to a high- or low-logic level independent of the signal on the respective A input.

Skew parameters are specified for a reduced temperature and voltage range common to many applications.

The CDC208/208-7 is characterized for operation from -40°C to 85°C.

FUNCTION TABLES									
INPUTS			OUTPUTS						
10E1 10E2 1A			1Y1	1Y2	1Y3	1Y4			
L	L	L	L	L	L	L			
L	L	н	н	н	н	н			
L	н	х	L	L	L	L			
н	L	х	н	н	н	н			
н	н	x	z	z	z	z			

	INPUTS		OUTPUTS					
20E1	20E2	2A	2Y1	2Y2	2Y3	2Y4		
L	L	L	L	L	L	L		
L	L	н	н	н	н	н		
L	н	х	L	L	L	L		
н	L	х	н	н	н	н		
н	н	х	z	Z	z	z		


EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication data. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1994, Texas Instruments Incorporated

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	
Input voltage range, VI (see Note 1)	$\dots \dots -0.5 V$ to $V_{CC} + 0.5 V$
Output voltage range, V _O (see Note 1)	$\dots \dots -0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	±20 mA
Output clamp current, I_{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V _{CC} or GND	±200 mA
Storage temperature range	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2			v
VIL	Low-level input voltage			0.8	V
VI	Input voltage	0		Vcc	v
юн	High-level output current			-24	mA
IOL	Low-level output current			24	mA
∆t/∆v	Input transition rise or fall rate	0		10	ns/V
fclock	Input clock frequency			60	MHz
ТА	Operating free-air temperature	-40		85	°C



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS		T,	α = 25°C	;	CDC	208	CDC208-7		UNIT
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
	1	4.5 V	4.4			4.4		4.4		
	lOH =50 μA	5.5 V	5.4			5.4		5.4		
		4.5 V	3.94			3.8		3.8		v
∨он	I _{OH} = -24 mA	5.5 V	4.94			4.8		4.8		v
	$I_{OH} = -50 \text{ mA}^{\dagger}$	5.5 V								
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V				3.85		3.85		
	1	4.5 V			0.1		0.1		0.1	v
	l _{OL} = 50 μA	5.5 V			0.1		0.1		0.1	
14-1		4.5 V			0.36		0.44		0.44	
VOL	I _{OL} = 24 mA	5.5 V			0.36		0.44		0.44	
	$I_{OL} = 50 \text{ mA}^{\dagger}$	5.5 V								
	$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V					1.65		1.65	
ij	VI = V _{CC} or GND	5.5 V			±0.1		±1		±1	μA
loz	V _O = V _{CC} or GND	5.5 V			±0.5		±5		±5	μA
lcc	$V_{I} = V_{CC} \text{ or GND}, \qquad I_{O} = 0$	5.5 V			8		80		80	μA
∆ICC‡	One input at 3.4 V, Other inputs at V_{CC} or GND				0.9		1		1	mA
Ci	VI = V _{CC} or GND	5 V		4						рF
Co	V _O = V _{CC} or GND	5 V		10						pF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

[‡] This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V ± 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	Т	T _A = 25°C			CDC208		CDC208-7	
FARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
^t PLH	1A and 2A	Any Y	5.3	8.5	10.9	5.3	11.7	5.3	11.7	ns
^t PHL			3.6	7.7	11	3.6	11.5	3.6	11.5	
^t PLH	10E1, 10E2, and	Anu V	4.7	8.5	11.7	4.7	12.8	4.7	12.8	ns
^t PHL	20E1, 20E2	Any Y	4.4	8.4	11.3	4.4	12.4	4.4	12.4	
^t PZH	10E2 or 20E2	Any Y	4.4	8.1	11.3	4.4	12.4	4.4	12.4	
^t PZL	10E1 or 20E1	Ally I	5	9.6	13.3	5	14.9	5	14.9	ns
^t PHZ	10E2 or 20E2	Any Y	4.2	7.4	9.3	4.2	10.2	4.2	10.2	
^t PLZ	10E1 or 20E1		5.4	7.5	9.2	5.4	9.9	5.4	9.9	ns

switching characteristics, V_{CC} = 5 V \pm 0.25 V, T_A = 25°C to 70°C (see Note 2 and Figures 1 and 2)

PARAMETER	FROM	то	CDC	208	CDC2	08-7	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	UNIT
^t PLH	1A and 2A	Any Y	7.6	10.2	7.6	10.2	ns
^t PHL			6.6	9.8	6.6	9.8	
^t sk(o)	1A and 2A	Any Y		1		0.7	ns

NOTE 2: All specifications are valid only for all outputs switching simultaneously and in phase.




CDC208, CDC208-7 DUAL 1-LINE TO 4-LINE CLOCK DRIVERS WITH 3-STATE OUTPUTS

SCAS109C - APRIL 1990 - REVISED MARCH 1994

operating characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER	TEST CONDITIONS	TYP	UNIT		
<u> </u>	Dewar disainstian consultance per bank	Outputs enabled	C ₁ = 50 pF, f = 1 MHz	96 pF	-5	
Cpd	Power dissipation capacitance per bank	Outputs disabled	CL = 50 pr, 1 = 1 MHZ	12	рн	




NOTES: A. CL includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_f ≤ 3 ns, t_f ≤ 3 ns. For testing pulse duration: t_f = t_f = 1 to 3 ns. Pulse polarity can be either high-to-low-to-high or low-to-high-to-low.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

Figure 1. Load Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION 1A, 2A 1Y1 tPHL1 ^tPLH1 1Y2 tPHL2 tPLH2 1Y3 ^tPLH3 ^tPHL3 1Y4 tPHL4 ^tPLH4 2Y1 tPHL5 ^tPLH5 2Y2 ^tPLH6 ^tPHL6 2Y3 ^tPLH7 ^tPHL7 2Y4 tPLH8 ^tPHL8 NOTE A: Output skew, t_{sk(0)}, is calculated as the greater of: — The difference between the fastest and slowest of tp_{LHn} (n = 1, 2, ..., 8) — The difference between the fastest and slowest of tp_{HLn} (n = 1, 2, ..., 8)





CDC209, CDC209-7 DUAL 1-LINE TO 4-LINE CLOCK DRIVERS WITH 3-STATE OUTPUTS

20 1 1Y1

19 1A

18 10E1

17 10E2

16 Vcc

15 VCC

13 20E1

12 20E2

11 1 2Y4

14**1**2A

DW OR N PACKAGE

(TOP VIEW)

1Y2

1Y3 2

1Y4 🛛 3

GND 4

GND 🛛 5

GND 6

GND 17

2Y1 8

2Y2 🛛 9

2Y3 1 10

SCAS108C - MARCH 1990 - REVISED MARCH 1994

- CDC209 Replaces 74AC11208
- CDC209-7 Replaces 74AC11208-7
- Low-Skew Propagation Delay Specifications for Clock-Driver Applications
- CMOS-Compatible Inputs and Outputs
- Flow-Through Architecture Optimizes PCB Layout
- Characterized for Operation at 5-V and 3.3-V V_{CC}
- Center-Pin V_{CC} and GND Pin Configurations Minimize High-Speed Switching Noise
- EPIC ™ (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic Small-Outline Package (DW) and Standard Plastic 300-mil DIPs (N)

description

The CDC209/209-7 contains dual clock-driver circuits that fanout one input signal to four outputs with minimum skew for clock distribution (see Figure 2). The device also offers two output-enable ($\overline{OE1}$ and $\overline{OE2}$) inputs for each circuit that can force the outputs to be disabled to a high-impedance state or to a high- or low-logic level independent of the signal on the respective A input.

Skew parameters are specified for a reduced temperature and voltage range common to many applications.

The CDC209/209-7 is characterized for operation from -40°C to 85°C.

FUNCTION TABLES								
INPUTS			OUTPUTS					
10E1 10E2 1A			1Y1	1Y2	1Y3	1Y4		
L	L	L	L	L	L	L		
L	L	н	н	н	н	н		
L	н	х	L	L	L	L		
н	L	х	н	н	н	н		
н	н	х	z	z	z	z		

FUNCTION TABLES

INPUTS			OUTPUTS				
20E1	20E2	2A	2Y1	2Y2	2Y3	2Y4	
L	L	L	L	L	L	L	
L	L	н	н	н	н	н	
L	н	х	L	L	L	L	
н	L	х	н	н	н	н	
н	н	х	z	Z	Z	Z	


EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to apacifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1994, Texas Instruments Incorporated

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage range, V ₁ (see Note 1)	-0.5 V to V _{CC} + 0.5 V
Output voltage range, V _O (see Note 1)	-0.5 V to V _{CC} + 0.5 V
Input clamp current, IIK (VI < 0 or VI > VCC)	±20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	
Continuous output current, I _O (V _O = 0 to V _{CC})	±50 mA
Continuous current through V _{CC} or GND	±200 mA
Storage temperature range	65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

recommended operating conditions

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage			5	5.5	v
VIH		V _{CC} = 3 V	2.1			v
	High-level input voltage	V _{CC} = 4.5 V	3.15			
	· · · · · · · · · · · · · · · · · · ·	V _{CC} = 5.5 V	3.85			
VIL		V _{CC} = 3 V			0.9	0.9 1.35 V
	Low-level input voltage	V _{CC} = 4.5 V			1.35	
		V _{CC} = 5.5 V			1.65	
VI	Input voltage				Vcc	v
Iон		V _{CC} = 3 V			-4	mA
	High-level output current	V _{CC} = 4.5 V			-24	
		V _{CC} = 5.5 V			-24	
IOL		V _{CC} = 3 V			12	
	Low-level output current	V _{CC} = 4.5 V			24	mA
		V _{CC} = 5.5 V			24	
∆t/∆v	Input transition rise or fall rate		0		10	ns/V
fclock	Input clock frequency				60	MHz
TA	Operating free-air temperature		-40		85	°C



CDC209, CDC209-7 DUAL 1-LINE TO 4-LINE CLOCK DRIVERS WITH 3-STATE OUTPUTS SCAS108C - MARCH 1990 - REVISED MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

			T,	α = 25°C		CDC	209	CDC2	09-7	
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
/ 100 - 2010 - 2010 - 2010 - 2010 - 2010 - 2010 - 2010 - 2010 - 2010 - 2010 - 2010 - 2010 - 2010 - 2010 - 2010	I _{OH} = -50 μA	3 V	2.9			2.9		2.9		
		4.5 V	4.4			4.4		4.4		
		5.5 V	5.4			5.4		5.4		
V _{OH}	IOH = -4 mA	3 V	2.58			2.48		2.48		v
	lou - 24 mA	4.5 V	3.94			3.8		3.8		
	I _{OH} = -24 mA	5.5 V	4.94			4.8		4.8		
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V				3.85		3.85		
	l _{OL} = 50 μA	3 V			0.1		0.1		0.1	
		4.5 V			0.1		0.1		0.1	
		5.5 V			0.1		0.1		0.1	
Vol	I _{OL} = 12 mA	3 V			0.36		0.44		0.44 V	v
		4.5 V			0.36		0.44		0.44	
	I _{OL} = 24 mA	5.5 V			0.36		0.44		0.44	
	I _{OL} = 75 mA [†]	5.5 V					1.65		1.65	
i,	VI = VCC or GND	5.5 V			±0.1		±1		±1	μA
loz	V _O = V _{CC} or GND	5.5 V			±0.5		±5		±5	μA
lcc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			8		80		80	μA
Ci	VI = V _{CC} or GND	5 V		4						рF
Co	V _O = V _{CC} or GND	5 V		10						pF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	Т	T _A = 25°C		CDC	209	CDC2	09-7	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
^t PLH	1A and 2A	Any Y	4.8	11.1	13.1	4.8	14.6	4.8	14.6	ns
^t PHL			5.1	12.2	14.3	5.1	15.6	5.1	15.6	
^t PLH	10E1, 10E2, and	Any Y	5.2	11.9	14.2	5.2	15.8	5.2	15.8	ns
^t PHL	20E1, 20E2	Any t	7.8	13.3	15.7	7.8	17.4	7.8	17.4	
^t PZH	10E2 or 20E2	Any Y	5.1	11.8	14.2	5.1	15.7	5.1	15.7	
^t PZL	10E1 or 20E1	Ally f	6.8	16.3	19.5	6.8	22.8	6.8	22.8	ns
^t PHZ	10E2 or 20E2	Anu V	3.4	6.9	8.6	3.4	9.2	3.4	9.2	
^t PLZ	10E1 or 20E1	Any Y	4.1	7.5	9.4	4.1	10.2	4.1	10.2	ns



CDC209, CDC209-7 **DUAL 1-LINE TO 4-LINE CLOCK DRIVERS** WITH 3-STATE OUTPUTS

SCAS108C - MARCH 1990 - REVISED MARCH 1994

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

DADAMETED	FROM	то	Т,	α = 25°C	;	CDC209		CDC2	209-7	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
^t PLH	14 and 24	1A and 2A Any Y	4.2	5.5	9	4.2	9.9	4.2	9.9	ns
^t PHL	TA anu za		4.2	7	9.3	4.2	10.1	4.2	10.1	
^t PLH	10E1, 10E2, and		4.6	7.3	9.6	4.6	10.7	4.6	10.7	ns
^t PHL	20E1, 20E2		4.8	7.7	10.2	4.8	11	4.8	11	
^t PZH	10E2 or 20E2	Any Y	4.3	7.2	9.4	4.3	10.4	4.3	10.4	ns
^t PZL	10E1 or 20E1		5.3	9	12.2	5.3	13.5	5.3	13.5	115
^t PHZ	10E2 or 20E2	Any Y	3	5.4	7.5	3	8	3	8	ns
^t PLZ	10E1 or 20E1	Any I	3.7	5.7	7.5	3.7	8.2	3.7	8.2	115

switching characteristics, V_{CC} = 5 V \pm 0.25 V, T_A = 25°C to 70°C (see Note 2 and Figures 1 and 2)

PARAMETER	FROM	то	CDC	CDC209		09-7	UNIT
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	UNIT
^t PLH	1A and 2A	Any Y	6	8.5	6	8.5	ns
^t PHL	TA and ZA		6	8.5	6	8.5	
^t sk(o)	1A and 2A	Any Y		1		0.7	ns


NOTE 2: All specifications are valid only for all outputs switching simultaneously and in phase.

operating characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER		TEST CONDITIONS	TYP	UNIT
C .	Cod Power dissipation capacitance per bank	Outputs enabled	C ₁ = 50 pF, f = 1 MHz	95	
Cpd	Power dissipation capacitance per bank	Outputs disabled		10	pF




CDC209, CDC209-7 DUAL 1-LINE TO 4-LINE CLOCK DRIVERS WITH 3-STATE OUTPUTS SCAS108C - MARCH 1990 - REVISED MARCH 1994




NOTES: A. CL includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 3 ns. For testing pulse duration: t_f = t_f = 1 to 3 ns. Pulse polarity can be either high-to-low-to-high or low-to-high-to-low.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.





CDC209, CDC209-7 **DUAL 1-LINE TO 4-LINE CLOCK DRIVERS** WITH 3-STATE OUTPUTS SCAS108C - MARCH 1990 - REVISED MARCH 1994



PARAMETER MEASUREMENT INFORMATION




Figure 2. Waveforms for Calculation of tsk(o)



2-22

SCAS323 - JULY 1990 - REVISED MARCH 1994

 Replaces SN74AS303 Maximum Output Skew Between Same 	D OR N PACKAGE (TOP VIEW)
Phase Outputs of 1 ns	
 Maximum Pulse Skew of 1 ns 	Q4 2 15 Q1
 TTL-Compatible Inputs and Outputs 	
 Center-Pin V_{CC} and GND Configurations Minimize High-Speed Switching Noise 	GND [] 4 13 [] V _{CC}
 Package Options Include Plastic 	GND [] 5 12 [] V _{CC} Q5 [] 6 11 [] CLK
Small-Outline Package (D) and Standard	
Plastic 300-mil DIPs (N)	<u>ឝ</u> 7 [8 9] ឝ 8

description

The CDC303 contains eight flip-flops designed to have low skew between outputs. The eight outputs (six in-phase with CLK and two out-of-phase) toggle on successive CLK pulses. Preset (PRE) and clear (CLR) inputs are provided to set the Q and \overline{Q} outputs high or low independent of the clock (CLK) input.


The CDC303 has output and pulse-skew parameters $t_{sk(o)}$ and $t_{sk(p)}$ to ensure performance as a clock driver when a divide-by-two function is required.

The CDC303 is characterized for operation from 0°C to 70°C.

	FUNCTION TABLE								
	INPUTS			PUTS					
CLR	PRE	CLK	Q1-Q6	Q7-Q8					
L	н	Х	L	н					
н	L	х	н	L					
L	L	Х	LŤ	Lt					
н	н	Ť	$\overline{\mathbf{Q}}_{0}$	Q ₀					
н	н	L	Q ₀	ā ₀					

[†] This configuration will not persist when PRE or CLR returns to its inactive (high) level.

logic symbol[‡]




[‡] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SCAS323 - JULY 1990 - REVISED MARCH 1994

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{CC}	7 V
Input voltage, VI	7 V
Operating free-air temperature range	′0°C
Storage temperature range	50°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

	()	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	- 5	5.5	V
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	V
юн	High-level output current			-24	mA
IOL	Low-level output current			48	mA
fclock	Input clock frequency			80	MHz
ТА	Operating free-air temperature	. 0		70	°C



SCAS323 - JULY 1990 - REVISED MARCH 1994

PARAMETER	Т	EST CONDITIONS	MIN	rypt	MAX	UNIT
Viк	V _{CC} = 4.5 V,	lj = - 18 mA			-1.2	V
Maria	V _{CC} = 4.5 V to 5.5 V,	I _{OH} = -2 mA	V _{CC} -2			v
∨он	V _{CC} = 4.5 V,	I _{OH} = -24 mA	2	2.8		v
VOL	V _{CC} = 4.5 V,	I _{OL} = 48 mA		0.3	0.5	V
lj –	V _{CC} = 5.5 V,	V ₁ = 7 V			0.1	mA
ін	V _{CC} = 5.5 V,	V ₁ = 2.7 V			20	μA
μL	V _{CC} = 5.5 V,	V _I = 0.4 V			-0.5	mA
10‡	V _{CC} = 5.5 V,	V _O = 2.25 V	-50		-150	mA
lcc	V _{CC} = 5.5 V,	See Note 1		40	70	mA

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

[†] All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

⁺ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS}. NOTE 1: I_{CC} is measured with CLK and PRE grounded, then with CLK and CLR grounded.

timing requirements

			MIN	MAX	UNIT
fclock	Clock frequency		0	80	MHz
		CLR or PRE low	5		
tw	Pulse duration	CLK high			ns
		CLK low	6		
t _{su}	Setup time before CLK↑	CLR or PRE inactive	6		ns


switching characteristics over recommended operating free-air temperature range (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	MAX	UNIT
f _{max} §				80		MHz
^t PLH	CLK	Q, <u>Q</u>	R _L = 500 Ω, C _L = 50 pF	2	9	
^t PHL	OER	Q, Q	NL = 500 52, 0L = 50 pr	2	9	ns
^t PLH		Q, \overline{Q} $R_{L} = 500 \Omega, C_{L} = 50 pF$	3	12	ns	
t PHL	PREDICER	u, u	NL = 300 sz, OL = 30 pr	3	12	115
		Q			1	ns
^t sk(o)	CLK	ā	$R_L = 500 \Omega$, $C_L = 10 \text{ pF to 30 pF}$, See Figure 2		1	
		Q, <u>Q</u>			2	
^t sk(p)	CLK	Q, <u>Q</u>	$R_L = 500 \Omega$, $C_L = 10 pF to 30 pF$		1	ns
tr					4.5	ns
tf					3.5	ns

 f_{max} minimum values are at C_L = 0 to 30 pF.



SCAS323 - JULY 1990 - REVISED MARCH 1994



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.


B. Input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, t_r = 2.5 ns, t_f = 2.5 ns.

Figure 1. Load Circuit and Voltage Waveforms



2–26

SCAS323 - JULY 1990 - REVISED MARCH 1994



PARAMETER MEASUREMENT INFORMATION

NOTES: A. tsk(o), CLK to Q, is calculated as the greater of:

- The difference between the fastest and slowest of t_{PLHn} (n = 1, 2, 3, 4, 5, 6) The difference between the fastest and slowest of t_{PHLn} (n = 1, 2, 3, 4, 5, 6)
- B. tsk(o), CLK to Q, is calculated as the greater of: | tpLH7 tpLH8 | and | tpHL7 tpHL8 |.

C. $t_{sk(0)}$, CLK to Q and \overline{Q} , is calculated as the greater of:

- The difference between the fastest and slowest of t_{PLHn} (n = 1, 2, 3, 4, 5, 6), t_{PHL7} , and t_{PHL8} - The difference between the fastest and slowest of t_{PHLn} (n = 1, 2, 3, 4, 5, 6), t_{PLH7} , and t_{PLH8}

D. $t_{sk(p)}$ is calculated as the greater of $|tp_{LHn} - tp_{HLn}|$ (n = 1, 2, 3, ..., 8).

Figure 2. Waveforms for Calculation of tsk(o)



SCAS325 - JULY 1990 - REVISED MARCH 1994

Replaces SN74AS304		I PACKAGE P VIEW)
 Maximum Output Skew of 1 ns 	(10	
 Maximum Pulse Skew of 1.5 ns 	Q3 1	16 Q2
 TTL-Compatible Inputs and Outputs 	Q4 🛛 2	15 Q1
 Center-Pin V_{CC} and GND Configurations 	GND 🕻 3	14 CLR
Minimize High-Speed Switching Noise	GND 🛿 4	13] V _{CC}
• Package Options Include Plastic	GND 🛛 5	12 [V _{CC}
Small-Outline Package (D) and Standard	Q5 🛛 6	11 🛛 CLK
Plastic 300-mil DIPs (N)	Q6 🛛 7	10 PRE
	Q7 🛛 8	9 Q8
description	L	

The CDC304 contains eight flip-flops designed to have low skew between outputs. The eight outputs (in-phase with CLK) toggle on successive CLK pulses. Preset (PRE) and clear (CLR) inputs are provided to set the Q outputs high or low independent of the clock (CLK) input.

The CDC304 has output and pulse-skew parameters tsk(o) and tsk(p) to ensure performance as a clock driver when a divide-by-two function is required.


The CDC304 is characterized for operation from 0°C to 70°C.

FUNCTION TABLE							
	INPUTS	OUTPUTS					
CLR	R PRE CLK Q1-Q8						
L	н	Х	L				
н	L	X	н				
L	L	х	LŤ				
н	н	î	\overline{Q}_0				
н	н	L	Q ₀				

[†]This configuration will not persist when PRE or CLR returns to its inactive (high) level.



logic symbol[‡]



[‡] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright C 1994, Texas Instruments Incorporated

SCAS325 - JULY 1990 - REVISED MARCH 1994

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{CC}	7 V
Input voltage, V _I	7 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

	•	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	V
юн	High-level output current			-24	mA
IOL	Low-level output current			48	mA
f _{clock}	Input clock frequency			80	MHz
TA	Operating free-air temperature	0		70	°C



2--30

SCAS325 - JULY 1990 - REVISED MARCH 1994

PARAMETER TEST CONDITIONS MIN TYP MAX UNIT -1.2 v Vik VCC = 4.5 V, lj = - 18 mA VCC = 4.5 V, $I_{OH} = -2 \text{ mA}$ Vcc-2 ٧он v VCC = 4.5 V, IOH = -24 mA 2 2.8 VCC = 4.5 V, IOL = 48 mA 0.3 ٧ VOL 0.5 $V_1 = 7 V$ 0.1 VCC = 5.5 V, mΑ ų. VI = 2.7 V 20 V_{CC} = 5.5 V, ЧH μΑ V_{CC} = 5.5 V, Vj = 0.4 V -0.5 mΑ 1L -150 lo‡ V_{CC} = 5.5 V, VO = 2.25 V -50 mΑ VCC = 5.5 V, See Note 1 45 75 mΑ ICC

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C.

[‡] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS}. NOTE 1: I_{CC} is measured with CLK and PRE grounded, then with CLK and CLR grounded.

timing requirements

			MIN	MAX	UNIT
f _{clock} Clock frequency		0	80	MHz	
		CLR or PRE low			
t _w Pulse duration	Pulse duration	CLK high	4		ns
	CLK low	6			
t _{su}	Setup time before CLK†	CLR or PRE inactive	6		ns

switching characteristics over recommended operating free-air temperature range (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	түр†	MAX	UNIT
f _{max} §				80			MHz
^t PLH	CLK	Q	$R_L = 500 \Omega$, $C_L = 50 pF$	2	6	9	ns
^t PHL	ULK	ÿ		2	6	9	115
^t PLH	PRE or CLR	Q	R _L = 500 Ω, C _L = 50 pF	3	7	12	ns
^t PHL	PRE OF CLR	ÿ	$H_{L} = 500 \text{ sz}, C_{L} = 50 \text{ pc}$	3	7	12	115
^t sk(o)	CLK	Q	R _L = 500 Ω, C_L = 10 pF to 30 pF, See Figure 2			1	ns
T	CLK	Q1, Q8	- R _L = 500 Ω, C _L = 10 pF to 30 pF			1	
^t sk(p)	ULK	$Q_2 - Q_7$			1.5	ns	
tr						4.5	ns
tf						3.5	ns

[†] All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

 f_{max} minimum values are at C_L = 0 to 30 pF.



SCAS325 - JULY 1990 - REVISED MARCH 1994



PARAMETER MEASUREMENT INFORMATION


NOTES: A. CL includes probe and jig capacitance.

B. Input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, t_r = 2.5 ns, t_f = 2.5 ns.

Figure 1. Load Circuit and Voltage Waveforms



SCAS325 - JULY 1990 - REVISED MARCH 1994



PARAMETER MEASUREMENT INFORMATION




Figure 2. Waveforms for Calculation of t_{sk(o)}



SCAS326 - JUNE 1990 - REVISED MARCH 1994

Replaces SN74AS305	D OR N PACKAGE
 Maximum Output Skew of 1 ns 	(TOP VIEW)
 Maximum Pulse Skew of 1 ns 	
 TTL-Compatible Inputs and Outputs 	Q4 2 15 Q1
 Center-Pin V_{CC} and GND Configurations 	GND [] 3 14]] CLR
Minimize High-Speed Switching Noise	GND[] 4 13[] V _{CC}
• Package Options Include Plastic	GND[] 5 12]] V _{CC}
Small-Outline Package (D) and Standard	Q5[]6 11]]CLK
Plastic 300-mil DIPs (N)	Q6[7 10] PRE
.,	<u>Q</u> 7[8 9]] <u>Q</u> 8
description	

The CDC305 contains eight flip-flops designed to have low skew between outputs. The eight outputs (four in-phase with CLK and four out-of-phase) toggle on successive CLK pulses. Preset (\overrightarrow{PRE}) and clear (\overrightarrow{CLR}) inputs are provided to set the Q and \overrightarrow{Q} outputs high or low independent of the clock (CLK) input.

The CDC305 has output and pulse-skew parameters $t_{sk(o)}$ and $t_{sk(p)}$ to ensure performance as a clock driver when a divide-by-two function is required.


The CDC305 is characterized for operation from 0°C to 70°C.

FUNCTION TABLE								
INPUTS			Ουτι	PUTS				
CLR PRE CLK			Q1-Q4	Q5-Q8				
L	н	Х	L	н				
н	L	Х	н	L				
L	L	X	Lt	Lt				
н	н	L	Q ₀ <u> Q</u> 0	<u>a</u> 0				
н	н	t	<u>Q</u> 0	Q ₀				

FUNCTION TABLE

[†] This configuration will not persist when PRE or CLR returns to its inactive (high) level.

logic symbol[‡]



[‡] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright C 1994, Texas Instruments Incorporated

SCAS326 - JUNE 1990 - REVISED MARCH 1994

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{CC}	
Input voltage, V	
Operating free-air temperature range	0°C to 70°C
Storage temperature range	−65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	V
юн	High-level output current			-24	mA
IOL	Low-level output current			48	mA
TA	Operating free-air temperature	0		70	°C



SCAS326 - JUNE 1990 - REVISED MARCH 1994

PARAMETER	т	EST CONDITIONS	MIN T	YPt	MAX	UNIT
Viк	V _{CC} = 4.5 V,	l _l = - 18 mA			-1.2	V
Mari	V _{CC} = 4.5 V to 5.5 V,	l _{OH} = −2 mA	V _{CC} -2			v
∨он	V _{CC} = 4.5 V,	I _{OH} = -24 mA	2	2.8		•
VOL	V _{CC} = 4.5 V,	l _{OL} = 48 mA		0.3	0.5	V
4	V _{CC} = 5.5 V,	V ₁ = 7 V			0.1	mA
ίн	V _{CC} = 5.5 V,	V _I = 2.7 V			20	μA
4L	V _{CC} = 5.5 V,	VI = 0.4 V			-0.5	mA
10 [‡]	V _{CC} = 5.5 V,	V _O = 2.25 V	-50		-150	mA
lcc	V _{CC} = 5.5 V,	See Note 1		40	70	mA

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

[†] All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

[‡] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS}. NOTE 1: I_{CC} is measured with CLK and PRE grounded, then with CLK and CLR grounded.

timing requirements

			MIN	MAX	UNIT
fclock	Clock frequency			80	MHz
		CLR or PRE low	5		
tw	tw Pulse duration	CLK high	4		ns
	CLK low	6			
t _{su}	Setup time before CLK†	CLR or PRE inactive	6		ns

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYPT	MAX	רואט
f _{max} §				80			MHz
^t PLH	CLK	Q, Q	D 500 0 0 50 -5	2	6	9	
^t PHL		ù, ù	$R_{L} = 500 \Omega$, $C_{L} = 50 pF$	2	6	9	ns
^t PLH	PRE or CLR	Q, <u>Q</u>	R _L = 500 Ω, C _L = 50 pF	3	7	12	
^t PHL		u, u	Π_ = 500 \$2, Ο_ = 50 pF	3	7	12	ns
		Q				1	
^t sk(o)	CLK	Q	$R_L = 500 \Omega$, $C_L = 10 pF to 30 pF$, See Figure 2			1	1 ns 1.5
		Q1– <u>Q</u> 8				1.5	
.	0114	Q1, Q8				1.5	
^t sk(p)	CLK	Q2-Q7	$R_{L} = 500 \Omega$, $C_{L} = 10 \text{ pF to 30 pF}$			2	ns
t _r						4.5	ns
tf						3.5	ns

[†] All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

§ f_{max} minimum values are at $C_L = 0$ to 30 pF.



SCAS326 - JUNE 1990 - REVISED MARCH 1994



PARAMETER MEASUREMENT INFORMATION


NOTES: A. C1 includes probe and jig capacitance.

B. Input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, tr = 2.5 ns, tr = 2.5 ns.


Figure 1. Load Circuit and Voltage Waveforms



SCAS326 - JUNE 1990 - REVISED MARCH 1994



PARAMETER MEASUREMENT INFORMATION



- The difference between the fastest and slowest of tp_{LHn} (n = 1, 2, 3, 4)
 The difference between the fastest and slowest of tp_{HLn} (n = 1, 2, 3, 4)
- B. $t_{sk(o)}$ CLK to \overline{Q} are calculated as the greater of:
 - - The difference between the fastest and slowest of t_{PLHn} (n = 5, 6, 7, 8)
- The difference between the fastest and slowest of t_{PHLn} (n = 5, 6, 7, 8)
- C. $t_{sk(o)}$ CLK to Q and \overline{Q} are calculated as the greater of:
 - The difference between the fastest and slowest of t_{PLHn} (n = 1, 2, 3, 4), t_{PHLn} (n = 5, 6, 7, 8) - The difference between the fastest and slowest of tpHLn (n = 1, 2, 3, 4), tpLHn (n = 5, 6, 7, 8)
- D. $t_{sk(p)}$ is calculated as the greater of $|t_{pLHn} t_{PHLn}|$ (n = 1, 2, 3, ..., 8).

Figure 2. Waveforms for Calculation of tsk(o)

CDC328 1-LINE TO 6-LINE CLOCK DRIVER WITH SELECTABLE POLARITY SCBS116B – JANUARY 1991 – REVISED MARCH 1994

11 🛛 V_{CC}

10 3T/C

9 4T/C


- Replaces SN74ABT328
- Low Output Skew for Clock-Distribution and Clock-Generation Applications
- TTL-Compatible Inputs and Outputs
- Distributes One Clock Input to Six Clock
 Outputs
- Polarity Control Selects True or Complementary Outputs
- Distributed V_{CC} and GND Pins Reduce Switching Noise
- High-Drive Outputs (–15-mA I_{OH}, 64-mA I_{OL})
- State-of-the-Art *EPIC-*II*B* [™] BiCMOS Design Significantly Reduces Power Dissipation
- Package Options Include Plastic Small-Outline (D) and Shrink Small-Outline (DB) Packages

description

The CDC328 contains a clock-driver circuit that distributes one input signal to six outputs with minimum skew for clock distribution. Through the use of the polarity-control inputs (\overline{T}/C) , various combinations of true and complementary outputs can be obtained.

The CDC328 is characterized for operation from -40°C to 85°C.

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

EPIC-IIB is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



DC		B PAC		GE
GND 1Y2 2Y1 GND 2Y2	2 3 4	1 1	40 310	1Y1 1T/C V _{CC} 2T/C A

3Y 🛛 6


GND 7

4Y 🛙 8

INPUTS OUTPUT T/C A Y L L L L H H	FUNCTION TABLE					
LLL						
	T/C					
	L	Γ				
	L					
н с н	н	Ŀ				
н н с	н					

CDC328 1-LINE TO 6-LINE CLOCK DRIVER WITH SELECTABLE POLARITY SCB5116B - JANUARY 1991 - REVISED MARCH 1994

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	0.5 V to 7 V
Input voltage range, V _I (see Note 1)	. –0.5 V to 7 V
Voltage range applied to any output in the high state	
or power-off state, V _O (see Note 1)0.5 \	
Current into any output in the low state, Io	128 mA
Input clamp current, I _{IK} (VI < 0)	–18 mA
Output clamp current, I _{OK} (V _O < 0)	
Continuous total power dissipation at (or below) 25°C free-air temperature (see Note 2)	1000 mW
Storage temperature range	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. For operation above 25°C free-air temperature, derate to 478 mW at 85°C at the rate of 8.7 mW/°C.

recommended operating conditions (see Note 3)

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.75	5	5.25	v
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	V
Vj	Input voltage	0		Vcc	V
юн	High-level output current		,	-15	mA
IOL	Low-level output current			64	mA
∆t/∆v	Input transition rise or fall rate			5	ns/V
fclock	Input clock frequency			80	MHz
TA	Operating free-air temperature	-40		85	°C
IOTE A	the sed in the must be held high at law				

NOTE 3: Unused inputs must be held high or low.



CDC328 1-LINE TO 6-LINE CLOCK DR WITH SELECTABLE POLARITY SCBS116B - JANUARY 1991 - REVISED MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYPT	MAX	UNIT
VIK	V _{CC} = 4.75 V,	lı =18 mA				-1.2	V
VOH	V _{CC} = 4.75 V,	I _{OH} =15 mA		2.5			V
VOL	V _{CC} = 4.75 V,	I _{OL} = 64 mA				0.55	v
łj	V _{CC} = 5.25 V,	VI = VCC or GND				±1	μΑ
10 [‡]	V _{CC} = 5.25 V,	V _O = 2.5 V		-15		-100	mA
1	V _{CC} = 5.25 V,	I _O = 0,	Outputs high			50	μA
lcc	VI = VCC or GND	-	Outputs low		20	30	mA
Ci	VI = 2.5 V or 0.5 V				3		pF

[†] All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$

* Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Figures 1 and 2)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	түр	МАХ	UNIT
^t PLH	A	Any Y	1.7		7	
^t PHL			1.5		5.4	ns
^t PLH	T/C	Any Y	1.5		8	ns
^t PHL			1.4		6.6	
	<u>^</u>	Any Y (same phase)			0.7	
^t sk(o)	A	Any Y (any phase)			2.6	ns
tr				1.2		ns
tf				0.5		ns

switching characteristics, V_{CC} = 5 V \pm 0.25 V, T_A = 25°C to 70°C (see Figures 1 and 2)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	MAX	UNIT
tPLH	٨	Any Y	2.1	6.1	
^t PHL	~		1.7	4.8	ns
		Any Y (same phase)		0.7	
^t sk(o)	A	Any Y (any phase)		2.1	ns



PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR OUTPUTS




VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES

NOTES: A. CL includes probe and jig capacitance.

B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.

Figure 1. Load Circuit and Voltage Waveforms





NOTES: A. Output skew, t_{sk(0)}, from A to any Y (same phase), can be measured only between outputs for which the respective polarity-control inputs (T/C) are at the same logic level. It is calculated as the greater of:

- The difference between the fastest and slowest of tpLH from At to any Y (e.g., tpLHn, n = 1 to 4; or tpLHn, n = 5 to 6)
- The difference between the fastest and slowest of tpHL from AJ to any Y (e.g., tpHLn, n = 1 to 4; or tpHLn, n = 5 to 6)
- The difference between the fastest and slowest of tpLH from A1 to any Y (e.g., tpLHn, n = 7 to 8)
- The difference between the fastest and slowest of tPHL from At to any Y (e.g., tPHLn, n = 7 to 8)
- B. Output skew, $t_{sk(o)}$, from A to any Y (any phase), can be measured between outputs for which the respective polarity-control inputs (\overline{T}/C) are at the same or different logic levels. It is calculated as the greater of:
 - The difference between the fastest and slowest of tpLH from A[†] to any Y or tpHL from A[†] to any Y (e.g., tpLHn, n = 1 to 4; or tpLHn, n = 5 to 6, and tpHLn, n = 7 to 8)
 - The difference between the fastest and slowest of tpHL from A↓ to any Y or tpLH from A↓ to any Y (e.g., tpHLn, n = 1 to 4; or tpHLn, n = 5 to 6, and tpLHn, n = 7 to 8)

Figure 2. Waveforms for Calculation of tsk(o)



CDC328A 1-LINE TO 6-LINE CLOCK DRIVER WITH SELECTABLE POLARITY SCAS327 – DECEMBER 1992 – REVISED MARCH 1994

- Low Output Skew for Clock-Distribution and Clock-Generation Applications
- TTL-Compatible Inputs and Outputs
- Distributes One Clock Input to Six Clock Outputs
- Polarity Control Selects True or Complementary Outputs
- Distributed V_{CC} and GND Pins Reduce Switching Noise
- High-Drive Outputs (–48-mA I_{OH}, 48-mA I_{OL})
- State-of-the-Art EPIC-IIB ™ BiCMOS Design Significantly Reduces Power Dissipation
- Package Options Include Plastic Small-Outline (D) and Shrink Small-Outline (DB) Packages

description

The CDC328A contains a clock-driver circuit that distributes one input signal to six outputs with minimum skew for clock distribution. Through the use of the polarity-control inputs (\overline{T}/C), various combinations of true and complementary outputs can be obtained.

The CDC328A is characterized for operation from -40° C to 85° C.

FUNCTION TABLE				
JTS	OUTPUT			
Α	Y			
L	L			
н	н			
L	н			
н	L			
	JTS A L H L			

⊳

N1

N2

N3

N4

1

1

2

2

3

4

16

2

з

5

6

8

1Y1

1Y2

2Y1

2Y2

3Y

4Y

logic symbol[†]



12

15

13

10

9

1T/C

2T/C

4T/C

ЗŤ

EPIC-IIB is a trademark of Texas Instruments Incorporated.


PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas instruments reserves the right to change or discontinue these products without notice.

POST OFFICE BOX 655303 * DALLAS, TEXAS 75265

D OR DB PACKAGE (TOP VIEW)			
υ	Լ		
	-		
] 1 T /C		
3 14			
4 13	2T/C		
	ΙA		
5 11	Vcc		
7 10			
39] 4 T /C		
	OP VIEW 16 2 15 3 14 4 13 5 12 5 11 7 10		

CDC328A 1-LINE TO 6-LINE CLOCK DRIVER WITH SELECTABLE POLARITY SCA5327 - DECEMBER 1992 - REVISED MARCH 1994

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1)	
Voltage range applied to any output in the high state	0.0 1 10 7 1
or power-off state, V _O (see Note 1)0.5 V	to V _{CC} + 0.5 V
Current into any output in the low state, Io	
Input clamp current, IIK (VI < 0)	–18 mA
Output clamp current, I _{OK} (V _O < 0)	
Continuous total power dissipation at (or below) 25°C free-air temperature (see Note 2)	
Storage temperature range	65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. For operation above 25°C free-air temperature, derate to 478 mW at 85°C at the rate of 8.7 mW/°C.

recommended operating conditions (see Note 3)

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.75	5	5.25	v
VIH	High-level input voltage	2			v
VIL	Low-level input voltage			0.8	V
VI	Input voltage	0		Vcc	V
юн	High-level output current			-48	mA
IOL	Low-level output current			48	mA
∆t/∆v	Input transition rise or fall rate			5	ns/V
fclock	Input clock frequency			100	MHz
TA	Operating free-air temperature	-40		85	°C
NOTEA	the section states as set to be ball think as low.				

NOTE 3: Unused inputs must be held high or low.



CDC328A 1-LINE TO 6-LINE CLOCK DRIVER WITH SELECTABLE POLARITY SCAS327 - DECEMBER 1992 - REVISED MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN T	YPT MAX	UNIT
VIK	V _{CC} = 4.75 V,	lj = −18 mA			-1.2	V
Voн	V _{CC} = 4.75 V,	I _{OH} =48 mA		2		V
VOL	V _{CC} = 4.75 V,	I _{OL} = 48 mA			0.5	V
Ι	V _{CC} = 5.25 V,	V _I = V _{CC} or GND			±1	μA
10 [‡]	V _{CC} = 5.25 V,	V _O = 2.5 V		-15	-100	mA
ICC	V _{CC} = 5.25 V,	l _O = 0,	Outputs high		10	mA
	VI = V _{CC} or GND		Outputs low		32	
Ci	V _i = 2.5 V or 0.5 V				3	pF

[†] All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$


* Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Figures 1 and 2)


PARAMETER	FROM (INPUT)	то (ОUТРИТ)	MIN	мах	UNIT
^t PLH	A	Any Y	1.7	5.5	ns
^t PHL			1.5	5.5	
^t PLH	T/C	Any Y	1.5	5	ns
^t PHL			1.4	5	
^t sk(o)	A	Any Y (same phase)		0.5	ns
		Any Y (any phase)		1.1	
tr		Any Y		1.5	ns
tf		Any Y		1.5	ns



PARAMETER MEASUREMENT INFORMATION







VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES


NOTES: A. CL includes probe and jig capacitance.

B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.

Figure 1. Load Circuit and Voltage Waveforms







NOTES: A. Output skew, t_{sk(0)}, from A to any Y (same phase), can be measured only between outputs for which the respective polarity-control inputs (T/C) are at the same logic level. It is calculated as the greater of:

- The difference between the fastest and slowest of tPLH from At to any Y (e.g., tPLHn, n = 1 to 4; or tPLHn, n = 5 to 6)
- The difference between the fastest and slowest of tpHL from A↓ to any Y (e.g., tpHLn, n = 1 to 4; or tpHLn, n = 5 to 6)
- The difference between the fastest and slowest of tpLH from A1 to any Y (e.g., tpLHn, n = 7 to 8)
- The difference between the fastest and slowest of tpHL from At to any Y (e.g., tpHLn, n = 7 to 8)
- B. Output skew, t_{sk(0)}, from A to any Y (any phase), can be measured between outputs for which the respective polarity-control inputs (T/C) are at the same or different logic levels. It is calculated as the greater of:
 - The difference between the fastest and slowest of tpLH from A[†] to any Y or tpHL from A[†] to any Y (e.g., tpLHn, n = 1 to 4; or tpLHn, n = 5 to 6, and tpHLn, n = 7 to 8)
 - The difference between the fastest and slowest of tpHL from A↓ to any Y or tpLH from A↓ to any Y (e.g., tpHLn, n = 1 to 4; or tpHLn, n = 5 to 6, and tpLHn, n = 7 to 8)

Figure 2. Waveforms for Calculation of tsk(o)



2--52

x	CDC329A 1-LINE TO 6-LINE CLOCK DRIVER WITH SELECTABLE POLARITY SCAS328 – DECEMBER 1992 – REVISED MARCH 1994
 Low Output Skew for Clock-Distribution	D PACKAGE
and Clock-Generation Applications	(TOP VIEW)
 TTL-Compatible Inputs and	GND 1 16 1Y1
CMOS-Compatible Outputs	1Y2 2 15 1T/C
 Distributes One Clock Input to Six Clock	2Y1 [] 3 14 [] V _{CC}
Outputs	GND [] 4 13 [] 2T/C
 Polarity Control Selects True or	2Y2 [5 12] A
Complementary Outputs	3Y [6 11] V _{CC}
 Distributed V_{CC} and GND Pins Reduce	GND [] 7 10 [] 3Ť/Č
Switching Noise	4Y [] 8 9 [] 4T/C
• High-Drive Outputs (-32-mA I _{OH} ,	L

- 32-mA IOL) • State-of-the-Art EPIC-IIB[™] BiCMOS Design **Significantly Reduces Power Dissipation**
- Packaged in Plastic Small-Outline Package


description

The CDC329A contains a clock-driver circuit that distributes one input signal to six outputs with minimum skew for clock distribution. Through the use of the polarity-control inputs (T/C), various combinations of true and complementary outputs can be obtained.

The CDC329A is characterized for operation from -40°C to 85°C.

FUNCTION TABLE				
INP	JTS	OUTPUT		
T/C	Α	Y		
L	L	L		
L	н	н		
н	L	• н		
н	н	L		

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


EPIC-IIB is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.

FXAS INSTRUMENTS POST OFFICE BOX 655303 * DALLAS, TEXAS 75265

CDC329A 1-LINE TO 6-LINE CLOCK DRIVER WITH SELECTABLE POLARITY SCAS328 - DECEMBER 1992 - REVISED MARCH 1994

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} -0.5 V to 7 V
Input voltage range, V _I (see Note 1)
Voltage range applied to any output in the high state or power-off state, V_0 -0.5 V to V_{CC} + 0.5 V
Current into any output in the low state, IO
Input clamp current, I _{IK} (V _I < 0)
Output clamp current, I _{OK} (V _O < 0)
Continuous total power dissipation at (or below) 25°C free-air temperature (see Note 2) 1000 mW
Storage temperature range

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. For operation above 25°C free-air temperature, derate to 478 mW at 85°C at the rate of 8.7 mW/°C.

recommended operating conditions (see Note 3)

	MIN	NOM	MAX	UNIT
Supply voltage	4.75	5	5.25	V
High-level input voltage	2			V
Low-level input voltage			0.8	V
Input voltage	0		Vcc	V
High-level output current			-32	mA
Low-level output current			32	mA
Input transition rise or fall rate			5	ns/V
Input clock frequency			80	MHz
Operating free-air temperature	-40		85	°C
	High-level input voltage Low-level input voltage Input voltage High-level output current Low-level output current Input transition rise or fall rate Input clock frequency	Supply voltage 4.75 High-level input voltage 2 Low-level input voltage 0 Input voltage 0 High-level output current 0 Low-level output current 0 Input transition rise or fall rate 1 Input clock frequency 0	Supply voltage 4.75 5 High-level input voltage 2 Low-level input voltage 0 Input voltage 0 High-level output current	Supply voltage 4.75 5 5.25 High-level input voltage 2 2 Low-level input voltage 0 VCC Input voltage 0 VCC High-level output current -32 -32 Low-level output current 32 5 Input transition rise or fall rate 5 5 Input clock frequency 80 80

NOTE 3: Unused inputs must be held high or low.



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYPT	MAX	UNIT
VIK	V _{CC} = 4.75 V,	lj = −18 mA				-1.2	V
VOH	V _{CC} = 4.75 V,	I _{OH} = - 32 mA		3.85			V
VOL	V _{CC} = 4.75 V,	I _{OL} = 32 mA				0.55	V
	V _{CC} = 5.25 V,	VI = VCC or GND				±1	μA
	VCC = 5.25 V,	IO = 0,	Outputs high			10	
lcc	VI = VCC or GND	-	Outputs low	T		40	mA
Ci	VI = 2.5 V or 0.5 V				3		pF

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C


switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	ТҮР	мах	UNIT
^t PLH	A	Any Y	2		5.9	ns
^t PHL			1.7		5.9	115
^t PLH	T/C	Any Y	1.5		5	00
^t PHL			1.5		5	ns
• • • •	A	Any Y (same phase)			0.6	
^t sk(o)	~	Any Y (any phase)			1.5	ns
tr				1.3		ns
tf				0.85		ns




CDC329A 1-LINE TO 6-LINE CLOCK DRIVER WITH SELECTABLE POLARITY SCAS328 - DECEMBER 1992 - REVISED MARCH 1994

PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR OUTPUTS




NOTES: A. CL includes probe and jig capacitance.

B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.

Figure 1. Load Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION



NOTES: A. Output skew, $\hat{I}_{Sk(0)}$, from A to any Y (same phase), can be measured only between outputs for which the respective polarity-control inputs (T/C) are at the same logic level. It is calculated as the greater of:

- The difference between the fastest and slowest of tpHL from A↓ to any Y (e.g., tpHLn, n = 1 to 4; or tpHLn, n = 5 to 6)
- The difference between the fastest and slowest of tpHL from A1 to any Y (e.g., tpHLn, n = 1 to 4; or tpHLn, n = 5 to 6)
- The difference between the fastest and slowest of tpLH from A↓ to any Y (e.g., tpLHn, n = 7 to 8)
- The difference between the fastest and slowest of tpHL from At to any Y (e.g., tpHLn, n = 7 to 8)
- B. Output skew, t_{sk(0)}, from A to any Y (any phase), can be measured between outputs for which the respective polarity-control inputs (T/C) are at the same or different logic levels. It is calculated as the greater of:
 - The difference between the fastest and slowest of tpLH from A† to any Y or tpHL from A† to any Y (e.g., tpLHn, n = 1 to 4; or tpLHn, n = 5 to 6, and tpHLn, n = 7 to 8)
 - The difference between the fastest and slowest of tpHL from A↓ to any Y or tpLH from A↓ to any Y (e.g., tpHLn, n = 1 to 4; or tpHLn, n = 5 to 6, and tpLHn, n = 7 to 8)

Figure 2. Waveforms for Calculation of tsk(o)



2--58

DW PACKAGE (TOP VIEW)

24 1 1 OE

23 1Y3

22 🛛 1A

21 🛛 V_{CC}

20 PRE

19 1 2Q3

18 GND

17 1 2Q4

16 Vcc

15 30E

14 1 3Y3

13 🛛 3A

GND

1Y1 2

1Y2[]3

GND 1 4

2Q1 🛛 5

2Ā 🛛 7

2Q2 8

GND 9

3Y1 10

3Y2 11

GND 12

20EI 6

•	Low Output Skew, Low Pulse Skew for
	Clock-Distribution and Clock-Generation
	Applications

- TTL-Compatible Inputs and Outputs
- Two Banks Distribute One Clock Input to Three Same-Frequency Clock Outputs
- One Bank Distributes One Clock Input to Four Half-Frequency Clock Outputs
- Internal Power-Up Circuit
- Distributed V_{CC} and Ground Pins Reduce Switching Noise
- Symmetrical Output Drive (-32-mA I_{OH}, 32-mA I_{OL})
- State-of-the-Art EPIC-IIB[™] BiCMOS Design Significantly Reduces Power Dissipation
- Packaged in Plastic Small-Outline Package

description

The CDC330 is a high-performance, low-skew clock driver. It is specifically designed for applications requiring output signals at both the primary clock frequency and one-half the primary clock frequency.

This device contains two banks that fan out one input to three same-frequency outputs and one bank that fans out one input to four half-frequency outputs with minimum skew for clock distribution. Each bank of Y outputs switch in phase and at the same frequency as its clock (A) input. The four Q outputs switch at one-half the frequency of their clock ($\overline{2A}$) input.

When the output-enable ($2\overline{OE}$) input is low and the preset (\overline{PRE}) input is high, the Q outputs toggle on high-to-low transitions of 2A. Taking \overline{PRE} low asynchronously presets the Q outputs to the high level. When a bank's \overline{OE} input is high, the outputs are in the high-impedance state.

The CDC330 is characterized for operation from 0°C to 70°C.

۱A	nY1–nY3	
	OUTPUTS nY1-nY3	
х	Z	
L	L	
н	н	
	L	

FUNCTION TABLES

	INPUTS		OUTPUTS
20E	PRE	2Ā	2Q1-2Q3
н	х	х	Z
L	L	L	н
L	н	Ţ	Toggle

EPIC-IIB is a trademark of Texas Instruments Incorporated.


PRODUCTION DATA Information is current as of publication data. Products conform to apacifications per the terms of Toxas instruments standard warranty. Production processing does not necessarily include testing of all parameters.

POST OFFICE BOX 655303 * DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

CDC330 CLOCK DRIVER WITH 3-STATE OUTPUTS SCAS329A – OCTOBER 1993 – REVISED MARCH 1994

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. logic diagram (positive logic) 24 10E -2 1Y1 22 <u>3</u> 1Y2 23 1Y3 6 20E 5___ 2Q1 2**A** 20 PRE R 8 2Q2 <u>17</u> 2Q3 <u>19</u> 2Q4 30E _____15 <u>10</u> 3Y1 13 3A -11 3Y2 <u>14</u> 3Y3

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage range, VI (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the disabled or power-off state, Vo	
Current into any output in the low state, IO	96 mA
Input clamp current, I _{IK} (VI < 0)	
Output clamp current, I _{OK} (V _O < 0)	
Storage temperature range	-65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.



recommended operating conditions (see Note 2)

	MiN	MAX	UNIT
Supply voltage	4.75	5.25	V
High-level input voltage	2		V
Low-level input voltage		0.8	V
Input voltage	0	VCC	V
High-level output current		-32	mA
Low-level output current		32	mA
Operating free-air temperature	0	70	°C
	High-level input voltage Low-level input voltage Input voltage High-level output current Low-level output current	Supply voltage 4.75 High-level input voltage 2 Low-level input voltage 0 Input voltage 0 High-level output current 0 Low-level output current 0	Supply voltage 4.75 5.25 High-level input voltage 2 Low-level input voltage 0.8 Input voltage 0 VCC High-level output current -32 Low-level output current 32

NOTE 2: Unused pins (input or I/O) must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP [†]	MAX	UNIT
VIK	V _{CC} = 4.75 V,	lj =18 mA				-1.2	V
VOH	V _{CC} = 4.75 V,	I _{OH} = - 32 mA		2			v
VOL	V _{CC} = 4.75 V,	I _{OL} = 32 mA				0.5	v
ЧН	V _{CC} = 5.25 V,	Vj = 2.7 V				50	μA
ΙL	V _{CC} = 5.25 V,	Vj = 0.5 V				-50	μΑ
loz	V _{CC} = 5.25 V,	VO = VCC or GND				±50	μA
10 [‡]	V _{CC} = 5.25 V,	V _O = 2.5 V		-30		-180	mA
			Outputs high		11	40 30	
Icc	$V_{CC} = 5.25 V,$ $V_{I} = V_{CC} \text{ or GND}$	I _O = 0,	Outputs low		15		mA
	VI = VCC or GND	Outputs disabled		10	30		
Ci	VI = 2.5 V or 0.5 V				3		pF
Co	V _O = 2.5 V or 0.5 V				9		pF

[†] All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

[‡] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

			MIN	MAX	UNIT
[Clock frequency	1A/3A (duty cycle 40 – 60%)			MHz
fclock		2Ā (duty cycle 40 – 60%)			MHz
		1A/3A low	5.9		
		1A/3A high	5.9		
tw	Pulse duration	2Ā low	2.8		ns
		2Ā high	4.5		
		PRE low	3		
t _{su}	Setup time	PRE inactive before 2A	2		ns



CDC330 CLOCK DRIVER WITH 3-STATE OUTPUTS SCAS329A- OCTOBER 1993 - REVISED MARCH 1994


switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 3 and Figures 1 and 2)

PARAMETER	FROM (INPUT)	то (ОИТРИТ)	MIN MAX	UNIT
· +	1A or 3A	Any 1Y or 3Y	67	MHz
^f max [†]	2Ā	Any Q	100	MHZ
^t PLH	A	Any Y or Q	11	ns
^t PHL	Any A or A		10.5	115
^t PHL	PRE	Any Q	12.5	ns
^t PZH		Any Y or Q	9	ns
^t PZL			8.5	115
^t PHZ	Any OE Any Y or Q		8.5	ns
^t PLZ		9	ns	
· ·	1A	Any 1Y	0.4	
	ЗА	Any 3Y	0.4	
^t sk(o)	1A or 3A	Any 1Y or 3Y	0.5	ns
	2A	Any Q	0.4	
^t sk(pr)	Any A or Ā	Any Y or Q	1	ns

† Duty cycle 40 - 60%

NOTE 3: All specifications are valid only for all outputs switching.






PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





- The difference between the fastest and slowest of tpLHn (n = 4, 5, 6, 7) - The difference between the fastest and slowest of tpLHn (n = 8, 9, 10)
- The difference between the fastest and slowest of t_{PHLn} (n = 1, 2, 3)
- The difference between the fastest and slowest of Ip_{HLn} (n = 4, 5, 6, 7) The difference between the fastest and slowest of Ip_{HLn} (n = 8, 9, 10)
- B. Process skew, tsk(pr), is calculated the same as output skew, tsk(o), across multiple CDC330 devices under identical operating conditions.

Figure 2. Waveforms for Calculation of tsk(o), tsk(pr)



20 Y2

18 🛛 Y1

17 Vcc

16 CLK

15 GND

14 Vcc

12 GND

13 Q1

11 Q2

19 GND

DB OR DW PACKAGE (TOP VIEW)

үз Г

Y4 🛛 3

v_{cc} []₄

OE [5

CLR 16

Vcc []7

GND **[**9

Q4 **[**8

Q3 110

- Low Output Skew, Low Pulse Skew for Clock-Distribution and Clock-Generation Applications
- TTL-Compatible Inputs and CMOS-Compatible Outputs
- Distributes One Clock Input to Eight Outputs
 - Four Same-Frequency Outputs
 - Four Half-Frequency Outputs
- Distributed V_{CC} and Ground Pins Reduce Switching Noise
- High-Drive Outputs (-48-mA I_{OH}, 48-mA I_{OL})
- State-of-the-Art *EPIC-*II*B*[™] BiCMOS Design Significantly Reduces Power Dissipation
- Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages

description

The CDC337 is a high-performance, low-skew clock driver. It is specifically designed for applications requiring synchronized output signals at both the clock frequency and one-half the clock frequency. The four Y outputs switch in phase and at the same frequency as the clock (CLK) input. The four Q outputs switch at one-half the frequency of CLK.

When the output-enable (\overline{OE}) input is low and the clear (\overline{CLR}) input is high, the Y outputs follow CLK and the Q outputs toggle on low-to-high transitions at CLK. Taking \overline{CLR} low asynchronously resets the Q outputs to the low level. When \overline{OE} is high, the outputs are in the high-impedance state.

The CDC337 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE							
	INPUTS			PUTS			
ŌE	CLR	CLK	Y1-Y4	Q1-Q4			
н	х	Х	Z	Z			
L	L	L	L	L			
L	L	н	н	L			
L	н	L	L	Q₀† Q₀†			
L	н	t	н	<u></u> 0†			

[†] The level of the Q outputs before the indicated steady-state input conditions were established.

EPIC-IIB is a trademark of Texas Instruments Incorporated.


PRODUCTION DATA information is current as of publication date. Products conform to apacifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright C 1994, Texas Instruments Incorporated


CDC337 CLOCK DRIVER WITH 3-STATE OUTPUTS SCAS330 - DECEMBER 1990 - REVISED MARCH 1994

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage range, V _{CC} –0.5 V to 7 V	
Input voltage range, V _I (see Note 1)	
Voltage range applied to any output in the high state or power-off state, V _O $\dots \dots -0.5$ V to V _{CC} + 0.5 V	
Current into any output in the low state, IO	
Input clamp current, I _{IK} (VI < 0)	
Storage temperature range	

\$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.



recommended operating conditions (see Note 2)

		MIN	MAX	UNIT
Vcc	Supply voltage	4.75	5.25	V
VIH	High-level input voltage	2		V
VIL	Low-level input voltage		0.8	V
VI	Input voltage	0	Vcc	V
юн	High-level output current		-48	mA
IOL	Low-level output current		48	mA
fclock	Input clock frequency		80	MHz
TA	Operating free-air temperature	-40	85	°C

NOTE 2: Unused pins (input or I/O) must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN T	YPT MAX	UNIT
VIK	V _{CC} = 4.75 V,	lį = −18 mA			-1.2	V
Voн	V _{CC} = 4.75 V,	^I OH = - 32 mA		3.75		V
VOL	V _{CC} = 4.75 V,	I _{OL} = 32 mA			0.55	V
liн	V _{CC} = 5.25 V,	Vj = 2.7 V			50	μΑ
hL	V _{CC} = 5.25 V,	Vj = 0.5 V			-50	μΑ
loz	V _{CC} = 5.25 V,	$V_{O} = V_{CC}$ or GND			±50	μA
			Outputs high		70	
ICC	$V_{CC} = 5.25 V,$ $V_{I} = V_{CC} \text{ or GND}$	VI = 0.5 V	Outputs low		85	mA
			Outputs disabled		70	
Ci	Vj = 2.5 V or 0.5 V				3	рF
Co	V _O = VCC or GND				10	рF

[†] All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

			MIN	MAX	UNIT
fclock	Clock frequency			80	MHz
1		CLR low	4		
tw	Pulse duration	CLK low	4		ns
		CLK high	4		
t _{su}	Setup time, CLR inactive before CLKt		2		ns
	Clock duty cycle			60%	



CDC337 CLOCK DRIVER WITH 3-STATE OUTPUTS SCAS330 – DECEMBER 1990 – REVISED MARCH 1994

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Note 3 and Figures 1 and 2)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	түр† мах	UNIT
fmax	· · ·		80		MHz
^t PLH	CLK	Any Y or Q	4	. 9	
^t PHL	CER		4	9	ns
^t PHL	CLR	Any Q	4	10	ns
^t PZH	ŌĒ	Any Y or Q	/ 3	7	
^t PZL	OE		3	7	ns
t _{PHZ}	ŌĒ	Any Y or Q	2	7	
^t PLZ			2	. 7	ns
	a and a second	Yt		0.75	
^t sk(o)	CLKt	Qt		0.9	ns
		Yt and Qt		0.9	
tr				0.9	ns
t _f				0.7	ns

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

.

NOTE 3: All specifications are valid only for all outputs switching.






PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





PARAMETER MEASUREMENT INFORMATION

- NOTES: A. Output skew, $t_{sk(o)}$, from CLK \uparrow to Y \uparrow , is calculated as the greater of the difference between the fastest and slowest of t_{PLHn} (n = 1, 2, 3, 4) or t_{PLHn} (n = 9, 10, 11, 12).
 - B. Output skew, t_{Sk(o)}, from CLK[↑] to Q[↑], is calculated as the greater of the difference between the fastest and slowest of t_{PLHn} (n = 5, 6, 7, 8).
 - C. Output skew, t_{sk(0)}, from CLK[↑] to Y[↑] and Q[↑], is calculated as the greater of the difference between the fastest and slowest of t_{PLHn} (n = 1, 2, ..., 8).

Figure 2. Skew Waveforms and Calculations



 Low Output Skew, Low Pulse Skew for Clock-Distribution and Clock-Generation Applications 	DB OR DW PACKAGE (TOP VIEW)
 TTL-Compatible Inputs and Outputs 	Y3 1 20 Y2
Distributes One Clock Input to Eight	GND 2 19 GND Y4 3 18 Y1
Outputs	V _{CC} 4 17 V _{CC}
 Four Same-Frequency Outputs Four Half-Frequency Outputs 	OE 5 16 CLK CLR 6 15 GND
Distributed V _{CC} and Ground Pins Reduce	V_{CC} $\begin{bmatrix} 7 \\ 14 \end{bmatrix}$ V_{CC}
Switching Noise	Q4 []8 13 [] Q1
 High-Drive Outputs (-48-mA I_{OH}, 48 mA I 	GND [] 9 12 [] GND Q3 [] 10 11 [] Q2
48-mA I _{OL})	

- State-of-the-Art E*PIC-*II*B*[™] BiCMOS Design Significantly Reduces Power Dissipation
- Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages

description

The CDC339 is a high-performance, low-skew clock driver. It is specifically designed for applications requiring synchronized output signals at both the primary clock frequency and one-half the primary clock frequency. The four Y outputs switch in phase and at the same frequency as the clock (CLK) input. The four Q outputs switch at one-half the frequency of CLK.

When the output-enable (\overline{OE}) input is low and the clear (\overline{CLR}) input is high, the Y outputs follow CLK and the Q outputs toggle on low-to-high transitions of CLK. Taking \overline{CLR} low asynchronously resets the Q outputs to the low level. When \overline{OE} is high, the outputs are in the high-impedance state.

The CDC339 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE							
INPUTS			Ουτ	PUTS			
ŌE	CLR	CLK	Y1-Y4	Q1-Q4			
н	х	х	Z	Z			
L	L	L	L	L			
L	L	н	н	L			
L	н	L	L	Q₀† Q₀†			
L	н	1	н	<u></u>			

[†] The level of the Q outputs before the indicated steady-state input conditions were established.

EPIC-IIB is a trademark of Texas Instruments Incorporated


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1994, Texas Instruments Incorporated

CDC339 CLOCK DRIVER WITH 3-STATE OUTPUTS SCAS331 – DECEMBER 1992 – REVISED MARCH 1994

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage range, V _{CC}	0.5 V to 7 V
Input voltage range, VI (see Note 1)	0.5 V to 7 V
Voltage range applied to any output in the disabled or power-off state, Vo	0.5 V to 5.5 V
Current into any output in the low state, IO	96 mA
Input clamp current, I _{IK} (VI < 0)	–18 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Storage temperature range	-65°C to 150°C

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.



recommended operating conditions (see Note 2)

		MIN	MAX	UNIT
Vcc	Supply voltage	4.75	5.25	V
MH	High-level input voltage	2		V
VIL	Low-level input voltage		0.8	v
VI	Input voltage	0	Vcc	v
ЮН	High-level output current		-48	mA
IOL	Low-level output current		48	mA
fclock	Input clock frequency		80	MHz
TA	Operating free-air temperature	-40	85	°C

NOTE 2: Unused pins (input or I/O) must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYPT	MAX	UNIT
VIK	V _{CC} = 4.75 V,	lı = –18 mA				-1.2	V
VOH	V _{CC} = 4.75 V,	IOH = - 48 mA		2			V
VOL	V _{CC} = 4.75 V,	I _{OL} = 48 mA				0.5	V
^і н	V _{CC} = 5.25 V,	Vj = 2.7 V				50	μA
μL	V _{CC} = 5.25 V,	Vj = 0.5 V				-50	μA
loz	V _{CC} = 5.25 V,	V _O = 2.7 V or 0.5 V				±50	μA
10 [‡]	V _{CC} = 5.25 V,	V _O = 2.5 V		-50	-	-180	mA
			Outputs high			70	
lcc	$V_{CC} = 5.25 V,$ $V_{I} = V_{CC} \text{ or GND}$	IO = 0,	Outputs low			85	mΑ
			Outputs disabled			70	
Ci	VI = 2.5 V or 0.5 V				3		pF
Co	V _O = 2.5 V or 0.5 V				8		pF

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C. [‡] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

timing requirements over recommended ranges of supply voltage and operating free-air temperature

			MIN	MAX	UNIT
fclock	k Clock frequency			80	MHz
		CLR low	4		
tw	Pulse duration	CLK low	4		ns
		CLK high	4		
t _{su}	Setup time	CLR inactive before CLK†	2		ns
	Clock duty cycle		40%	60%	




switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN TYF	MAX to	UNIT
fmax			80		MHz
^t PLH	CLK	Any Y or Q	3	9	
^t PHL	GER		3	9	ns
tPHL .	CLR	Any Q	4	9	ns
^t PZH	ŌĒ	Any Y or Q	2	7	
^t PZL	UE		3	7	ns
^t PHZ	ŌĒ	1. X	2	7	
^t PLZ	UE	Any Y or Q	2	7	ns
		Yt		0.75	
^t sk(o)	CLKţ	Qţ		0.9	ns
			Y† and Q†		0.9
tr			0	.9	ns
t _f			`O	.7	ns

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C.





PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z₀ = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.


C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms







- NOTES: A. Output skew, $t_{sk(0)}$, from CLK† to Y†, is calculated as the greater of the difference between the fastest and slowest of t_{PLHn} (n = 1, 2, 3, 4) or t_{PLHn} (n = 9, 10, 11, 12).
 - B. Output skew, $t_{sk(0)}$, from CLK[†] to Q[†], is calculated as the greater of the difference between the fastest and slowest of t_{PLHn} (n = 5, 6, 7, 8).
 - C. Output skew, t_{sk(0)}, from CLK↑ to Y↑ and Q↑, is calculated as the greater of the difference between the fastest and slowest of t_{PLHn} (n = 1, 2, ..., 8).

Figure 2. Skew Waveforms and Calculations



SCAS332 - DECEMBER 1992 - REVISED MARCH 1994

 Low Output Skew, Low Pulse Skew for	DB OR DW PACKAGE
Clock-Distribution and Clock-Generation	(TOP VIEW)
Applications TTL-Compatible Inputs and Outputs 	
 Distributes One Clock Input to Eight Outputs 	1G [] 2 19] 1Y1 2G [] 3 18] 1Y2 A [] 4 17 [] GND
 Distributed V_{CC} and Ground Pins Reduce	P0 [5 16] 1Y3
Switching Noise	P1 [6 15] 1Y4
 High-Drive Outputs (-48-mA I_{OH},	V _{CC} [7 14] GND
48-mA I _{OL})	2Y4 [8 13] 2Y1
 State-of-the-Art EPIC-IIB[™] BiCMOS Design	2Y3 [] 9 12]] 2Y2
Significantly Reduces Power Dissipation	GND [] 10 11]] GND
 Package Options Include Plastic 	

 Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages

description

The CDC340 is a high-performance clock-driver circuit that distributes one (A) input signal to eight (Y) outputs with minimum skew for clock distribution. Through the use of the control pins (1G and 2G), the outputs can be placed in a high state regardless of the A input.

The CDC340's propagation delays are adjusted at the factory using the P0 and P1 pins. These pins are not intended for customer use and should be strapped to GND.

The CDC340 is characterized for operation from 0°C to 70°C.

FUNCTION TABLE						
INPUTS			OUT	PUTS		
1G	2G	A	1Y1-1Y4	2Y1-2Y4		
Х	х	L	н	Н		
L	L	н	н	н		
L	н	н	н	L		
н	L	н	L	н		
н	Н	н	L	L		

FUNCTION TABLE

EPIC-IIB is a trademark of Texas Instruments Incorporated.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1994, Texas Instruments Incorporated


SCAS332 - DECEMBER 1992 - REVISED MARCH 1994

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





SCAS332 - DECEMBER 1992 - REVISED MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} –0.5 V to 7	v
Input voltage range, VI (see Note 1)	
Voltage range applied to any output in the high state or power-off state, Vo0.5 V to V _{CC} + 0.5	V
Current into any output in the low state, I _O	۱A
Input clamp current, I _{IK} (VI < 0)	۱A
Storage temperature range	ΥĊ

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and negative-voltage rating may be exceeded if the input clamp-current rating is observed.

recommended operating conditions (see Note 2)

		MIN	MAX	UNIT
Vcc	Supply voltage	4.75	5.25	V
VIH	High-level input voltage	2		V
VIL	Low-level input voltage		0.8	V
VI	Input voltage	0	Vcc	V
юн	High-level output current		-48	mA
IOL	Low-level output current		48	mA
fclock	Input clock frequency		80	MHz
TA	Operating free-air temperature	0	70	°C

NOTE 2: Unused pins (input or I/O) must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		T _A = 25°C		MIN MAX	UNIT		
PARAMETER				MIN	TYP‡	MAX	MILLA	MAA	UNIT
VIK	V _{CC} = 4.75 V,	lı = –18 mA				-1.2		-1.2	V
	V _{CC} = 4.75 V,	I _{OH} = - 3 mA		2.5			2.5		
∨он	V _{CC} = 5 V,	I _{OH} = - 3 mA		3			3		v
	V _{CC} = 4.75 V,	I _{OH} = 48 mA		2			2		
VOL	V _{CC} = 4.75 V,	I _{OL} = 48 mA						0.5	v
-11	V _{CC} = 5.25 V,	VI = V _{CC} or GND				±1		±1	μΑ
10 [§]	V _{CC} = 5.25 V,	V _O = 2.5 V		-50	-100	-200	-50	-200	mA
laa	V _{CC} = 5.25 V,	1 _O = 0,	Outputs high		2			3.5	mA
lcc	VI = V _{CC} or GND		Outputs low		24			33	- MA
Ci	Vj = 2.5 V or 0.5 V				3				pF

[‡] All typical values are at V_{CC} = 5 V.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.



SCAS332 - DECEMBER 1992 - REVISED MARCH 1994

switching characteristics, C_L = 50 pF (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO	V(CC = 5 \ A = 25°C	/, ;	V _{CC} = 4.75 T _A = 0°	5 V to 5.25 V, C to 70°C	UNIT
	(INPOT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	
^t PLH	A	v	3.4		4.5	3	4.8	ns
^t PHL		I	3.2		4.3	2.8	4.7	115
^t PLH	G	G Y	2		3.8	2	4	ns
^t PHL			2		3.8	2	4	
^t sk(o)				0.3	0.5		0.6	
^t sk(p)	Α	Y		0.6	0.8		0.9	ns
^t sk(pr)					1.1		1.1	
tr	Α	Y					1.5	ns
t r	Α	Y					1.5	ns

t_{pd} performance information relative to $V_{\mbox{CC}}$ and temperature variation (see Note 3)

DtPLH(TA) [†]	Temperature drift of tPLH from 0°C to 70°C	–53 ps/10°C
DtpHL(TA) [†]	Temperature drift of tPHL from 0°C to 70°C	-58 ps/10°C
DtpLH(VCC) [‡]	V _{CC} drift of tPLH from 4.75 V to 5.25 V	+ 43 ps/ 100 mV
DtPHL(VCC) [‡]	V _{CC} drift of tp _{HL} from 4.75 V to 5.25 V	–33 ps/100 mV


[†] Virtually independent of V_{CC}

[‡] Virtually independent of temperature


NOTE 3: The data extracted is from a wide range of characterization material.




PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR OUTPUTS




VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES



B. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z₀ = 50 Ω, t_f ≤ 2.5 ns, t_f ≤ 2.5 ns.

Figure 1. Load Circuit and Voltage Waveforms



NOTES: A. Output skew, $t_{sk(o)}$, is calculated as the greater of:

- The difference between the fastest and slowest of tpLHn (n = 1, 2)
- The difference between the fastest and slowest of tpHLn (n = 1, 2)
- B. Pulse skew, $t_{sk(p)}$, is calculated as the greater of $|t_{PLHn} t_{PHLn}|$ (n = 1, 2).
- C. Process skew, tsk(pr), is calculated as the greater of:
 - The difference between the fastest and slowest of tpLHn (n = 1, 2) across multiple devices under identical operating conditions
 The difference between the fastest and slowest of tpHLn (n = 1, 2) across multiple devices under identical operating conditions

Figure 2. Waveforms for Calculation of tsk(o), tsk(p), tsk(pr)



SCAS333 - DECEMBER 1992 - REVISED MARCH 1994

 Low Output Skew, Low Pulse Skew for Clock-Distribution and Clock-Generation 	DB OR DW PACKAGE (TOP VIEW)
Applications	
 TTL-Compatible Inputs and Outputs 	
 Distributes One Clock Input to Eight 	1G [] 2 19[] 1Y1 2G [] 3 18[] 1Y2
Outputs	A 4 17 GND
 Distributed V_{CC} and Ground Pins Reduce 	P0 5 16 1Y3
Switching Noise	P1 6 15 1Y4
 High-Drive Outputs (–48-mA I_{OH}, 	V _{CC} []7 14 [] GND
48-mA I _{OL})	2Y4 [8 13] 2Y1
 State-of-the-Art EPIC-IIB[™] BiCMOS Design 	2Y3 []9 12 [] 2Y2
Significantly Reduces Power Dissipation	GND 10 11 GND
Package Ontions Include Plastic	

 Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages

description

The CDC341 is a high-performance clock-driver circuit that distributes one (A) input signal to eight (Y) outputs with minimum skew for clock distribution. Through the use of the control pins (1G and 2G), the outputs can be placed in a low state regardless of the A input.

The CDC341's propagation delays are adjusted at the factory using the P0 and P1 pins. These pins are not intended for customer use and should be strapped to GND.

The CDC341 is characterized for operation from 0°C to 70°C.

FUNCTION TABLE						
INPUTS			OUT	PUTS		
1G	2G	Α	1Y1-1Y4	2Y1-2Y4		
Х	х	L	L	L		
L	L	н	L	L		
L	н	н	L	н		
н	L	н	н	L		
н	н	н	н	н		

EPIC-IIB is a trademark of Texas Instruments Incorporated.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1994, Texas Instruments Incorporated


SCAS333 - DECEMBER 1992 - REVISED MARCH 1994

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





SCAS333 - DECEMBER 1992 - REVISED MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	-0.5 V to 7 V
Input voltage range, V _I (see Note 1)	
Voltage range applied to any output in the high state or power-off state, Vo0.5 V t	o V _{CC} + 0.5 V
Current into any output in the low state, IO	
Input clamp current, I _{IK} (VI < 0)	–18 mA
Storage temperature range	∂5°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and negative-voltage rating may be exceeded if the input clamp-current rating is observed.

recommended operating conditions (see Note 2)

		MIN	MAX	UNIT
Vcc	Supply voltage	4.75	5.25	V
VIH	High-level input voltage	2		V
VIL	Low-level input voltage		0.8	V
VI	Input voltage	0	Vcc	V
юн	High-level output current		-48	mA
IOL	Low-level output current		48	mA
fclock	Input clock frequency		80	MHz
TA	Operating free-air temperature	0	70	°C

NOTE 2: Unused pins (input or I/O) must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS			T _A = 25°C			MIN	МАХ	UNIT	
PANAMETEN				MIN	TYP‡	MAX		MAX	UNIT	
VIK	V _{CC} = 4.75 V,	lı = –18 mA				-1.2		-1.2 [.]	V	
	V _{CC} = 4.75 V,	I _{OH} = 3 mA		2.5			2.5			
Voн	V _{CC} = 5 V,	I _{OH} = - 3 mA		3			3		v	
	V _{CC} = 4.75 V,	IOH = - 48 mA		2			2			
VOL	V _{CC} = 4.75 V,	I _{OL} = 48 mA						0.5	V	
lj	V _{CC} = 5.25 V,	VI = V _{CC} or GND				±1		±1	μA	
10 [§]	V _{CC} = 5.25 V,	V _O = 2.5 V		-50	-100	-200	-50	-200	mA	
las	V _{CC} = 5.25 V,	IO = 0,	Outputs high		2			3.5	mA	
lcc	$V_{I} = V_{CC}$ or GND	Outputs low		24			33			
Ci	Vj = 2.5 V or 0.5 V				3				pF	

[‡] All typical values are at $V_{CC} = 5 V$.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.



SCAS333 - DECEMBER 1992 - REVISED MARCH 1994

switching characteristics, $C_L = 50 \text{ pF}$ (see Figures 1 and 2)

PARAMETER	FROM TO (INPUT) (OUTP	TO	V T	V _{CC} = 5 V, T _A = 25°C			$V_{CC} = 4.75 V \text{ to } 5.25 V,$ $T_A = 0^{\circ}C \text{ to } 70^{\circ}C$		
		(001901)	MIN	ΤΥΡ	MAX	MIN	MAX	1	
^t PLH	Α	v	3.5		4.5	3.1	4.9	ns	
^t PHL	~		3.5		4.3	3.1	4.9		
^t PLH	G	v	2		3.8	2	4		
^t PHL		T	2		3.8	2	4	ns	
^t sk(o)				0.3	0.5		0.6		
^t sk(p)	A	Y		0.6	0.8		0.9	ns	
^t sk(pr)					1		1		
tr	Α	Y					1.5	ns	
t r	Α	Y					1.5	ns	

t_{pd} performance information relative to $V_{\mbox{CC}}$ and temperature variation (see Note 3)

DtPLH(TA) [†]	Temperature drift of tPLH from 0°C to 70°C	-41 ps/10°C
DtPHL(TA) [†]	Temperature drift of tPHL from 0°C to 70°C	-52 ps/10°C
DtpLH(VCC) [‡]	V _{CC} drift of t _{PLH} from 4.75 V to 5.25 V	+28 ps/100 mV
DtPHL(VCC) ^{‡§}	V _{CC} drift of t _{PHL} from 4.75 V to 5.25 V	+20 ps/100 mV

[†] Virtually independent of V_{CC}


[‡] Virtually independent of temperature

NOTE 3. The data extracted is from a wide range of characterization material.




SCAS333 - DECEMBER 1992 - REVISED MARCH 1994

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR OUTPUTS




VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES

- NOTES: A. CL includes probe and jig capacitance.
 - B. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_f ≤ 2.5 ns, t_f ≤ 2.5 ns.

Figure 1. Load Circuit and Voltage Waveforms





- The difference between the fastest and slowest of tpLHn (n = 1, 2)
- The difference between the fastest and slowest of t_{PHLn} (n = 1, 2)
- B. Pulse skew, $t_{sk(p)}$, is calculated as the greater of $|t_{pLHn} t_{pHLn}|$ (n = 1, 2).
- C. Process skew, tsk(pr), is calculated as the greater of:
 - The difference between the fastest and slowest of tpLHn (n = 1, 2) across multiple devices under identical operating conditions
 - The difference between the fastest and slowest of tpHLn (n = 1, 2) across multiple devices under identical operating conditions

Figure 2. Waveforms for Calculation of tsk(o), tsk(p), tsk(pr)



١

CDC391 1-LINE TO 6-LINE CLOCK DRIVER WITH SELECTABLE POLARITY AND 3-STATE OUTPUTS SCAS334 – DECEMBER 1992 – REVISED MARCH 1994

- Low Output Skew for Clock-Distribution and Clock-Generation Applications
- TTL-Compatible Inputs and Outputs
- Distributes One Clock Input to Six Clock Outputs
- Polarity Control Selects True or Complementary Outputs
- Distributed V_{CC} and GND Pins Reduce Switching Noise
- High-Drive Outputs (-48-mA I_{OH}, (48-mA I_{OL})
- State-of-the-Art *EPIC*-II*B*[™] BiCMOS Design Significantly Reduces Power Dissipation
- Package Options Include Plastic Small-Outline (D) and Shrink Small-Outline (DB) Packages

description


The CDC391 contains a clock-driver circuit that distributes one input signal to six outputs with minimum skew for clock distribution. Through the use of the polarity-control (\overline{T}/C) inputs, various combinations of true and complementary outputs can be obtained. The output-enable (\overline{OE}) input is provided to disable the outputs to a high-impedance state.

The CDC391 is characterized for operation from -40°C to 85°C.

	INPUTS	OUTPUT	
OE	Ť/C	Α	Y
н	х	Х	Z
L	L	L	L
L	L	н	н
L	н	L	н
L	н	н	L

FUNCTION TABLE

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

EPIC-IIB is a trademark of Texas Instruments Incorporated.


PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.



D OR DB PACKAGE (TOP VIEW) 16 1Y1 GND 15 1 1T/C 1Y2 2 14 Vcc 1Y3 🛛 3 GND [] 4 13 1 2T/C 2Y1 🚺 5 12 🛛 A 2Y2 🛿 6 11 Vcc GND 7 10 3T/C 3Y1 🛛 8 9 D OE

CDC391 1-LINE TO 6-LINE CLOCK DRIVER WITH SELECTABLE POLARITY AND 3-STATE OUTPUTS SCA5334 – DECEMBER 1992 – REVISED MARCH 1994

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	
Voltage range applied to any output in the high state or power-off state, V_0 0.5 V to V_{CC} + 0.5 V	
Current into any output in the low state, IO	
Input clamp current, I _{IK} (VI < 0)	
Output clamp current, I _{OK} (V _O < 0)	
Continuous total power dissipation at (or below) 25°C free-air temperature (see Note 2) 1000 mW	1
Storage temperature range	;

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. For operation above 25°C free-air temperature, derate to 478 mW at 85°C at the rate of 8.7 mW/°C.

recommended operating conditions (see Note 3)

	· · · · · ·	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.75	5	5.25	V
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	V
VI	Input voltage	0		Vcc	V
юн	High-level output current			-48	mA
IOL	Low-level output current			48	mA
∆t/∆v	Input transition rise or fall rate			5	ns/V
fclock	Input clock frequency			100	MHz
TA	Operating free-air temperature	-40		85	°C

NOTE 3: Unused inputs must be held high or low.



CDC391 1-LINE TO 6-LINE CLOCK DRIVER WITH SELECTABLE POLARITY AND 3-STATE OUTPUTS SCAS334 - DECEMBER 1992 - REVISED MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYPT	MAX	UNIT
VIK	V _{CC} = 4.75 V,	lį = –18 mA				-1.2	v
VOH	V _{CC} = 4.75 V,	I _{OH} = 48 mA		2			V
VOL	V _{CC} = 4.75 V,	I _{OL} = 48 mA				0.5	V
łį	V _{CC} = 5.25 V,	VI = V _{CC} or GND				±1	μA
loz	V _{CC} = 5.25 V,	V _O = V _{CC} or GND				±50	μA
10 [‡]	V _{CC} = 5.25 V,	V _O = 2.5 V		-15		-100	mA
			Outputs high			10	
ICC	V _{CC} = 5.25 V, V _I = V _{CC} or GND	I _O = 0,	Outputs low			40	mA
			Outputs disabled			10	
Ci	VI = 2.5 V or 0.5 V				3		pF
Co	V _O = 2.5 V or 0.5 V				5		рF

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C


[‡] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	МАХ	UNIT
tPLH	A	Any Y	1.5	5	ns
tPHL	~ ~		1.5	5	115
tPLH	T/C	Any Y	1.5	5	ns
^t PHL	1/0		1.5	5	115
^t PZH		Any X	1.5	5	ns
^t PZL			3	7	115
^t PHZ	ŌĒ	ŌE Any Y		5	
tPLZ	0E			5	ns
• • • •	٨	Any Y (same phase)		0.5	
^t sk(o)	A	Any Y (any phase)		1	ns
^t sk(p)	A	Any Y		1	ns
tr				1.5	ns
tf				1.5	ns



CDC391 1-LINE TO 6-LINE CLOCK DRIVER WITH SELECTABLE POLARITY AND 3-STATE OUTPUTS SCAS334 - DECEMBER 1992 - REVISED MARCH 1994



PARAMETER MEASUREMENT INFORMATION


NOTES: A. CI includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
- Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one transition per measurement.





CDC391 1-LINE TO 6-LINE CLOCK DRIVER WITH SELECTABLE POLARITY AND 3-STATE OUTPUTS SCAS334 – DECEMBER 1992 – REVISED MARCH 1994



PARAMETER MEASUREMENT INFORMATION

NOTES: A. Output skew, t_{sk(0)}, from A to any Y (same phase), can be measured only between outputs for which the respective polarity-control inputs (T/C) are at the same logic level. It is calculated as the greater of:

- The difference between the fastest and slowest of tpLH from A↑ to any Y (e.g., tpLHn, n = 1 to 4; or tpLHn, n = 5 to 6)
- The difference between the fastest and slowest of tpHL from AI to any Y (e.g., tpHLn, n = 1 to 4; or tpHLn, n = 5 to 6)
- The difference between the fastest and slowest of tpLH from A↓ to any Y (e.g., tpLHn, n = 7 to 8)
- The difference between the fastest and slowest of tpHL from At to any Y (e.g., tpHLn, n = 7 to 8)
- B. Output skew, $t_{sk(0)}$, from A to any Y (any phase), can be measured between outputs for which the respective polarity-control inputs (\overline{T}/C) are at the same or different logic levels. It is calculated as the greater of:
 - The difference between the fastest and slowest of tpLH from A[†] to any Y or tpHL from A[†] to any Y (e.g., tpLHn, n = 1 to 4; or tpLHn, n = 5 to 6, and tpHLn, n = 7 to 8)
 - The difference between the fastest and slowest of tpHL from A↓ to any Y or tpLH from A↓ to any Y (e.g., tpHLn, n = 1 to 4; or tpHLn, n = 5 to 6, and tpLHn, n = 7 to 8)

Figure 2. Waveforms for Calculation of tsk(o)



CDC392 1-LINE TO 6-LINE CLOCK DRIVER WITH SELECTABLE POLARITY AND 3-STATE OUTPUTS SCAS335 – DECEMBER 1992 – REVISED MARCH 1994

- Low Output Skew for Clock-Distribution and Clock-Generation Applications
- TTL-Compatible Inputs and CMOS-Compatible Outputs
- Distributes One Clock Input to Six Clock Outputs
- Polarity Control Selects True or Complementary Outputs
- Distributed V_{CC} and GND Pins Reduce Switching Noise
- High-Drive Outputs (-32-mA I_{OH}, 32-mA I_{OL})
- State-of-the-Art EPIC-IIB[™] BiCMOS Design Significantly Reduces Power Dissipation
- Package Options Include Plastic Small-Outline (D) and Shrink Small-Outline (DB) Packages


description

The CDC392 contains a clock-driver circuit that distributes one input signal to six outputs with minimum skew for clock distribution. Through the use of the polarity-control (\overline{T}/C) inputs, various combinations of true and complementary outputs can be obtained. The output-enable (\overline{OE}) input is provided to disable the outputs to a high-impedance state.

The CDC392 is characterized for operation from -40°C to 85°C.

	FUNCTION TABLE									
		INPUTS	OUTPUT							
	ŌE	Ť/C	Α	Y						
	н	х	х	Z						
	L	L	L	L						
	L	L	н	н						
i	L	н	L	н						
	L	н	н	L						

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

EPIC-IIB is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




(TOP VIEW) GND 16**1** 1Y1 1Y2 1 2 15 1 1T/C 1Y3 3 14 Vcc GND 🚺 4 13 2T/C 2Y1 🛙 5 12 A 2Y2 6 11 Vcc 10 3T/C GND 🚺 7 3Y1 🚺 8 9 0E

D OR DB PACKAGE

Copyright © 1994, Texas Instruments Incorporated

CDC392 1-LINE TO 6-LINE CLOCK DRIVER WITH SELECTABLE POLARITY AND 3-STATE OUTPUTS SCAS335 - DECEMBER 1992 - REVISED MARCH 1994



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	
Input voltage range, V _I (see Note 1)	
Voltage range applied to any output in the high state or power-off state, Vo0.5 V to	[,] V _{CC} + 0.5 V
Current into any output in the low state, IO	64 mA
Input clamp current, I _{IK} (VI < 0)	–18 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Continuous total power dissipation at (or below) 25°C free-air temperature (see Note 2)	1000 mW
Storage temperature range6	5°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. For operation above 25°C free-air temperature, derate to 478 mW at 85°C at the rate of 8.7 mW/°C.

recommended operating conditions (see Note 3)

	MIN	NOM	MAX	UNIT
Supply voltage	4.75	5	5.25	ν
High-level input voltage	2			ν
Low-level input voltage			0.8	V
Input voltage	0		Vcc	V
High-level output current			-32	mA
Low-level output current			32	mA
Input transition rise or fall rate			5	ns/V
Input clock frequency			90	MHz
Operating free-air temperature	-40		85	°C
	High-level input voltage Low-level input voltage Input voltage High-level output current Low-level output current Input transition rise or fall rate Input clock frequency	Supply voltage 4.75 High-level input voltage 2 Low-level input voltage 0 Input voltage 0 High-level output current 0 Low-level output current 0 Input transition rise or fall rate 1 Input clock frequency 0	Supply voltage 4.75 5 High-level input voltage 2 2 Low-level input voltage 0 3 Input voltage 0 3 High-level output current 1 3 Low-level output current 1 3 Input transition rise or fall rate 1 3 Input clock frequency 1 3	Supply voltage 4.75 5 5.25 High-level input voltage 2 2 Low-level input voltage 0 VCC Input voltage 0 VCC High-level output current -32 -32 Low-level output current 32 5 Input transition rise or fall rate 5 5 Input clock frequency 90 90

NOTE 3: Unused inputs must be held high or low.



CDC392 1-LINE TO 6-LINE CLOCK DRIVER WITH SELECTABLE POLARITY AND 3-STATE OUTPUTS SCAS335 - DECEMBER 1992 - REVISED MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYPT	MAX	UNIT
VIK	V _{CC} = 4.75 V,	lj =18 mA				-1.2	V
VOH	V _{CC} = 4.75 V,	1 _{OH} = - 32 mA		3.85			V
VOL	V _{CC} = 4.75 V,	I _{OL} = 32 mA				0.55	V
1	V _{CC} = 5.25 V,	VI = VCC or GND				±1	μΑ
loz	V _{CC} = 5.25 V,	V _O = V _{CC} or GND				±50	μΑ
			Outputs high			10	
ICC	$V_{CC} = 5.25 V,$ $V_{I} = V_{CC} \text{ or GND}$	lO = 0,	Outputs low			40	mA
			Outputs disabled			10	
Ci	VI = 2.5 V or 0.5 V				3		pF
Co	VO = VCC or GND				7		pF


[†] All typical values are at V_{CC} = 5 V, T_A = 25°C

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	то (оитрит)	MIN	түр	MAX	UNIT
^t PLH	А	Any Y	2		6.5	ns
^t PHL			1.5		5	115
^t PLH	E/O	Any Y	1.5		5	
^t PHL	T/C	Any t	1.5		5	ns
^t PZH	ŌĒ	Any Y	1.5		6	
^t PZL		Any t	3		8	ns
^t PHZ	ŌĒ	Any Y	1.5		5	-
^t PLZ	OE	Any t	1.5		5	ns
•	•	Any Y (same phase)			0.6	
^t sk(o)	A	Any Y (any phase)			2.2	ns
tr				1.4		ns
t _f				0.83		ns




CDC392 1-LINE TO 6-LINE CLOCK DRIVER WITH SELECTABLE POLARITY AND 3-STATE OUTPUTS SCA5335 - DECEMBER 1992 - REVISED MARCH 1994



PARAMETER MEASUREMENT INFORMATION


NOTES: A. Cl includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns. C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one transition per measurement.





CDC392 **1-LINE TO 6-LINE CLOCK DR** WITH SELECTABLE POLARITY AND 3-STATE OUTPUTS SCAS335 - DECEMBER 1992 - REVISED MARCH 1994



PARAMETER MEASUREMENT INFORMATION

NOTES: A. Output skew, t_{sk(0)}, from A to any Y (same phase), can be measured only between outputs for which the respective polarity-control inputs (T/C) are at the same logic level. It is calculated as the greater of:


- The difference between the fastest and slowest of tpLH from At to any Y (e.g., tpLHn, n = 1 to 4; or tpLHn, n = 5 to 6)
- The difference between the fastest and slowest of tpHL from A1 to any Y (e.g., tpHLn, n = 1 to 4; or tpHLn, n = 5 to 6)
- The difference between the fastest and slowest of tPLH from A1 to any Y (e.g., tPLHn, n = 7 to 8)

- The difference between the fastest and slowest of tPHL from At to any Y (e.g., tPHLn, n = 7 to 8)

- B. Output skew, tsk(o), from A to any Y (any phase), can be measured between outputs for which the respective polarity-control inputs (T/C) are at the same or different logic levels. It is calculated as the greater of:
 - The difference between the fastest and slowest of tpLH from A† to any Y or tpHL from A† to any Y (e.g., tpLHn, n = 1 to 4; or tpLHn, n = 5 to 6, and tpHLn, n = 7 to 8)
 - The difference between the fastest and slowest of tPHL from A↓ to any Y or tpLH from A↓ to any Y (e.g., tpHLn, n = 1 to 4; or tPHLn, n = 5 to 6, and tPLHn, n = 7 to 8)


Figure 2. Waveforms for Calculation of tsk(o)





SCAS321 - SEPTEMBER 1993 - REVISED MARCH 1994

- Low Output Skew for Clock-Distribution and Clock-Generation Applications
- Differential Low Voltage Pseudo ECL (LVPECL)-Compatible inputs and Outputs
- Distributes Differential Clock Inputs to Nine Differential Clock Outputs
- Output Reference Voltage, V_{REF}, Allows Distribution From a Single-Ended Clock Input
- Single-Ended LVPECL-Compatible Output Enable
- Packaged in 28-Pin Plastic Chip Carrier



description

The differential LVPECL clock–driver circuit distributes one pair of differential LVPECL clock inputs (CLKIN, CLKIN) to nine pairs of differential clock (Y, \overline{Y}) outputs with minimum skew for clock distribution. It is specifically designed for driving 50- Ω transmission lines.

When the output-enable (\overline{OE}) input is in the low state, the nine differential outputs switch at the same frequency as the differential clock inputs. When \overline{OE} is in the high state, the nine differential outputs will be in static states (Y outputs will be in the low state, \overline{Y} outputs will be in the high state).

The V_{REF} output can be strapped to the CLKIN input for a single-ended CLKIN input.


The CDC111 is characterized for operation from 0°C to 70°C.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Toxas instruments reserves the right to change or discontinue these products without notice.



SCAS321 - SEPTEMBER 1993 - REVISED MARCH 1994

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	–0.5 V to 4.6 V
Input voltage range, VI (see Note 1)	-0.5 V to V _{CC} + 0.5 V
Output voltage range, V _O (see Note 1)	-0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (VI < 0)	
Output clamp current, I_{OK} (V _O < 0 or V _O > V _{CC})	
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	–50 mA
Continuous current through V _{CC} or GND	± 70 mA
Maximum power dissipation at T _A = 55°C (in still air)	525 mW
Maximum operating free-air temperature range, T _A	0°C to 70°C
Storage temperature range	65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.



SCAS321 - SEPTEMBER 1993 - REVISED MARCH 1994

recommended operating conditions (see Note 2)

			MIN	MAX	UNIT
Vcc	Supply voltage		3	3.6	V
VIH	High-level input voltage	V _{CC} = 3 V to 3.6 V	V _{CC} -1.165	V _{CC} -0.88	v
ЧH		V _{CC} = 3.3 V	2.135	2.420	v
.,	Low-level input voltage	V _{CC} = 3 V to 3.6 V	V _{CC} -1.81	V _{CC} -1.475	v
VIL		V _{CC} = 3.3 V	1.490	1.825	v
TA	Operating free-air temperature		0	70	°C

NOTE 2: VCC = VCC0

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)


PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
N	V _{CC} = 3 V to 3.6 V		V _{CC} -1.38	V _{CC} -1.26	v
VREF	V _{CC} = 3.3 V	/ _{CC} = 3.3 V 1.925			
Maria	V _{CC} = 3 V to 3.6 V		V _{CC} -1.025	V _{CC} -0.88	v
∨он	V _{CC} = 3.3 V		2.275	2.42	v
	V _{CC} = 3 V to 3.6 V	V _{CC} = 3 V to 3.6 V			v
VoL	V _{CC} = 3.3 V		1.49	1.68	ľ
l	V _I = 2.4 V,	V _{CC} = 3 .6 V		150	μΑ
lcc	IO = 0,	V _{CC} = 3 .6 V		70	mA

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (see Figures 1 and 2)


PARAMETER	FROM (INPUT)	то (OUTPUT)	MIN MAX	UNIT
tPLH	CLKIN, CLKIN	Y, Ŧ		ps
^t PHL	CERIN; CERIN	Ť, Ť		μs
^t PLH	ŌĒ	Y or ₹		
^t PHL	ÛE	Y or ₹		ps
^t sk(o)		Y, 7	50	ps
^t sk(pr)		Υ, Ϋ	100	ps



SCAS321 - SEPTEMBER 1993 - REVISED MARCH 1994




NOTES: A. All input pulses are supplied by generators having the following characteristics: PRR \leq 45 MHz, Z_O = 50 Ω , t_f \leq 1 ns, t_f \leq 1 ns. B. The outputs are measured one at a time with one transition per measurement.






SCAS321 - SEPTEMBER 1993 - REVISED MARCH 1994



PARAMETER MEASUREMENT INFORMATION



NOTES: A. Output skew, $t_{Sk(0)}$, is calculated as the greater of: — The difference between the fastest and slowest t_{PLHn} (n = 1, 2, . . . 9)

- The difference between the fastest and slowest tpHLn (n = 1, 2, ... 9)
- B. Process skew, tsk(pr), is calculated as:

 - The difference between the fastest and slowest tpLHn (n = 1, 2, ... 9)
 The difference between the fastest and slowest tpHLn (n = 1, 2, ... 9) across multiple devices

Figure 2. Waveforms for Calculation of tsk(o), tsk(pr)



SCAS322 - DECEMBER 1993 - REVISED MARCH 1994

- Low Output Skew for Clock-Distribution and Clock-Generation Applications
- Differential Low Voltage Pseudo ECL (LVPECL)-Compatible Inputs and Outputs
- Distributes Differential Clock Inputs to Nine
 Differential Clock Outputs
- Output Reference Voltage, V_{REF}, Allows Distribution From a Single-Ended Clock Input
- LVTTL-Compatible Output Enable
- Packaged in 28-Pin Plastic Chip Carrier


description

The differential LVPECL clock-driver circuit distributes one pair of differential LVPECL clock inputs (CLKIN, CLKIN) to nine pairs of differential clock (Y, \overline{Y}) outputs with minimum skew for clock distribution. It is specifically designed for driving 50- Ω transmission lines.

When the output-enable (\overline{OE}) input is in the low state, the nine differential outputs switch at the same frequency as the differential clock inputs. When \overline{OE} is in the high state, the nine differential outputs will be in static states (Y outputs will be in the low state, \overline{Y} outputs will be in the high state).

The V_{REF} output can be strapped to the CLKIN input for a single-ended CLKIN input.

The CDC112 is characterized for operation from 0°C to 70°C.




PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas instruments reserves the right to change or discontinue these products without notice.



SCAS322 - DECEMBER 1993 - REVISED MARCH 1994

logic diagram



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	–0.5 V to 4.6 V
Input voltage range, VI (see Note 1)	
Output voltage range, V _O (see Note 1)	$\dots \dots \dots \dots -0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I _{IK} (V _I < 0)	–18 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	–18 mA
Continuous output current, I _O (V _O = 0 to V _{CC})	
Continuous current through V _{CC} or GND	± 70 mA
Maximum power dissipation at T _A = 55°C (in still air)	
Storage temperature range	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.



SCAS322 - DECEMBER 1993 - REVISED MARCH 1994

recommended operating conditions (see Note 2)

			MIN	MAX	UNIT
Vcc	Supply voltage		3	3.6	V
VIH High-level input voltage, (CLKIN, CLKIN only)		V _{CC} = 3 V to 3.6 V	V _{CC} -1.165	V _{CC} -0.88	v
		V _{CC} = 3.3 V	2.135	2.42	v
		V _{CC} = 3 V to 3.6 V	V _{CC} -1.81	V _{CC} -1.475	v
۷L	VIL Low-level input voltage, (CLKIN, CLKIN only)	V _{CC} = 3.3 V	1.49	1.825	v
VIH	High-level input voltage, (OE only)		2		V
VIL	Low-level input voltage, (OE only)			0.8	V
TA	Operating free-air temperature		0	70	°C

NOTE 2: VCC = VCC0

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)


PARAMETER	•	TEST CONDITIONS	MIN	MAX	UNIT
Ma	V _{CC} = 3 V to 3.6 V		V _{CC} -1.025	V _{CC} -0.88	v
Voн	V _{CC} = 3.3 V		2.275	2.42	v
N	V _{CC} = 3 V to 3.6 V		V _{CC} -1.81	V _{CC} -1.62	v
VOL	V _{CC} = 3.3 V		1.49	1.68	v
N	V _{CC} = 3 V to 3.6 V		V _{CC} -1.38	V _{CC} -1.26	v
VREF	V _{CC} = 3.3 V		1.925	2.075	v
l	VI = 2.4 V,	V _{CC} = 3 .6 V		150	μA
lcc	IO = 0,	V _{CC} = 3 .6 V		70	mΑ

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN MAX	UNIT
^t PLH	CLKIN, CLKIN	Y, Ŧ		00
^t PHL	CERIN, CERIN	T, T		ps
tPLH	ŌĒ	Y or ₹		
^t PHL	UE UE	Y or Y		ps
^t sk(o)		Y, Ŧ	50	ps
^t sk(pr)		Υ, Ϋ	100	ps



SCAS322 - DECEMBER 1993 - REVISED MARCH 1994




A. All input pulses are supplied by generators having the following characteristics: PHH ≤ 45 MHz, Z_O = 50 Ω, t_f ≤ 1 ns, t_f ≤ B. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



PRODUCT PREVIEW

SCAS322 -- DECEMBER 1993 -- REVISED MARCH 1994



PARAMETER MEASUREMENT INFORMATION

- - The difference between the fastest and slowest tpLHn (n = 1, 2, ... 9) The difference between the fastest and slowest tpHLn (n = 1, 2, ... 9)
 - B. Process skew, tsk(pr), is calculated as as the greater of:
 - The difference between the fastest and slowest tpLHn (n = 1, 2, ... 9)
 - The difference between the fastest and slowest tPHLn (n = 1, 2, ... 9) across multiple devices

Figure 2. Waveforms for Calculation of t_{sk(o)}, t_{sk(pr)}



SCAS324 - OCTOBER 1989 - REVISED MARCH 1994

 Replaces 74AC11203 Low-Skew Propagation Delay Specifications 	DW PACKAGE (TOP VIEW)			
for Clock Driver Applications				
 Operates at 3.3-V V_{CC} 	2Y 2 19 2A			
 Flow-Through Architecture Optimizes PCB Layout 	3Y 3 18 3A GND 4 17 NC			
 Center-Pin V_{CC} and GND Pin Configurations Minimize High-Speed Switching Noise 	GND [5 16] V _{CC} GND [6 15] V _{CC}			
 EPIC[™] (Enhanced-Performance Implanted CMOS) 1-µm Process 	GND [] 7 14]] NC 4Y [] 8 13 [] 4A			
 500-mA Typical Latch-Up Immunity at 125°C Packaged in Plastic Small-Outline Package 	5Y [] 9 12] 5A 6Y [] 10 11] 6A			

description


NC - No internal connection

The CDC203 contains six independent inverters. The device performs the Boolean function $Y = \overline{A}$. It is designed specifically for applications requiring low skew between switching outputs.

The CDC203 is characterized for operation from 25°C to 70°C.


FUNCTION TABLE			
INPUT A	OUTPUT Y		
н	L		
L	н		

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1994, Texas Instruments Incorporated

SCAS324 - OCTOBER 1989 - REVISED MARCH 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage range, VI (see Note 1)	
Output voltage range, V _O (see Note 1)	$\dots -0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I _{IK} (V _I < 0 or V _I > V _{CC})	±20 mA
Output clamp current, I_{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V _{CC} or GND	±150 mA
Storage temperature range	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

recommended operating conditions

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage		3	3.3	3.6	V
		V _{CC} = 3 V	2.1			v
ЧH	High-level input voltage	V _{CC} = 3.6 V	2.5			v
N	VIL Low-level input voltage	V _{CC} = 3 V			0.9	
۷L		V _{CC} = 3.6 V			1.1	v
VI	Input voltage		0		Vcc	V
Vo	Output voltage		0		Vcc	V
	High-level output current	V _{CC} = 3 V			-12	A
юн		V _{CC} = 3.6 V			-12	mA
1		V _{CC} = 3 V			12	mA
IOL	Low-level output current	V _{CC} = 3.6 V			12	mA
∆t/∆v	Input transition rise or fall rate		0		10	ns/V
fclock	Input clock frequency .				40	MHz
TA	Operating free-air temperature		25		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vaa	Т/	4 = 25°C		MIN MA	MAX	UNIT
PARAMETER	TEST CONDITIONS	Vcc	MIN	ТҮР	MAX	MIIN	MAA	ONT
	1 FOA	3 V	2.9			2.9		
Maria	I _{OH} = - 50 μA	3.6 V	3.5			3.5		v
Voн	I _{OH} = - 12 mA	3 V	2.58			2.48		v
		3.6 V	3.18			3.08		
	I _{OI} = 50 μA	3 V			0.1		0.1	v
	$10L = 30 \mu\text{A}$	3.6 V			0.1		0.1	
VOL	I _{OL} = 12 mA	3 V			0.36		0.44	
		3.6 V			0.36		0.44	
lj	VI = V _{CC} or GND	3.6 V			±0.1		±1	μΑ
lcc	$V_{I} = V_{CC}$ or GND, $I_{O} = 0$	3.6 V			4		40	μΑ
Ci	VI = V _{CC} or GND	3.3 V		4				pF




SCAS324 - OCTOBER 1989 - REVISED MARCH 1994

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (see Note 2 and Figures 1 and 2)


PARAMETER	FROM (INPUT)	то (оитрит)	MIN	МАХ	UNIT
tPLH	•	v	3.5	6.1	-
^t PHL	~	•	3.5	6.1	ns
^t sk(o)	A	Y ·		0.7	ns

NOTE 2: All specifications are valid only for all outputs switching simultaneously and in phase.

PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT




NOTES: A. CL includes probe and jig capacitance.

- B. Input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r = 3 ns, t_f = 3 ns.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



SCAS324 - OCTOBER 1989 - REVISED MARCH 1994



NOTE A: Output skew, $t_{sk(0)}$, is calculated as the greater of: — The difference between the fastest and slowest of t_{PLHn} (n = 1, 2, ..., 6)

- The difference between the fastest and slowest of tpHLn (n = 1, 2, ..., 6)





 Low Output Skew, Low Pulse Skew for Clock-Distribution and Clock-Generation 	DB OR DW PACKAGE (TOP VIEW)
Applications	GND 1 24 GND
 Operates at 3.3 V_{CC} 	Y10 2 23 Y1
 LVTTL-Compatible Inputs and Outputs 	
 Distributes One Clock Input to Ten Outputs 	Y9 4 21 Y2
 Distributed V_{CC} and Ground Pins Reduce 	OE 5 20 GND
Switching Noise	A [] 6 19] Y3
 High-Drive Outputs (-32-mA I_{OH}, 	P0 7 18 Y4
32-mA I _{OL})	P1 [] 8 17 [] GND Y8 [] 9 16 [] Y5
 State-of-the-Art EPIC-IIB[™] BiCMOS Design 	V _{CC} 10 15 V _{CC}
Significantly Reduces Power Dissipation	Y7 11 14 Y6
 Package Options Include Plastic 	GND 12 13 GND
Smail-Outline (DW) and Shrink Smail-Outline (DB) Packages	۲۲

description

The CDC351 is a high-performance clock-driver circuit that distributes one input (A) to ten outputs (Y) with minimum skew for clock distribution. The output-enable (\overline{OE}) input is provided to disable the outputs to a high-impedance state.

The CDC351 propagation delays are adjusted at the factory using the P0 and P1 pins. The factory adjustments ensure that the part to part skew is minimized and is kept within a specified window. Pins P0 and P1 are not intended for customer use and should be connected to GND.

The CDC351 is characterized for operation from 0°C to 70°C.

	FUNCTION TABLE							
ſ	INP	UTS	OUTPUTS					
ſ	A	ŌĒ	Yn					
ſ	LH		Z					
	н	н	z					
	L	L	L					
	н	L	н					

FUNCTION TABLE

EPIC-IIB is a trademark of Texas Instruments Incorporated.


PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas instruments reserves the right to change or discontinue these products without notice.



Copyright © 1994, Texas Instruments Incorporated

CDC351 1-LINE TO 10-LINE CLOCK DRIVER WITH 3-STATE OUTPUTS SCAS339 - FEBRUARY 1994 - REVISED MARCH 1994


logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1)	
Voltage range applied to any output in the high state or power-off state, V _O	
Current into any output in the low state, I _O	
Input clamp current, I _{IK} (VI < 0)	–18 mA
Output clamp current, I _{OK} (V ₁ < 0)	–50 mA
Storage temperature range	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and negative-voltage rating may be exceeded if the input clamp-current rating is observed.



recommended operating conditions (see Note 2)

	4	MIN	MAX	UNIT
Vcc	Supply voltage	3	3.6	v
VIH	High-level input voltage	2		v
V _{IL}	Low-level input voltage		0.8	V
٧ _I	Input voltage	0	5.5	v
ЮН	High-level output current		-32	mA
IOL	Low-level output current		32	mA
fclock	Input clock frequency		100	MHz
TA	Operating free-air temperature	0	70	°C

NOTE 2: Unused pins (input or I/O) must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS			T _A =	T _A = 25°C			
PANAMETEN		TEST CONDITIONS			MAX	MIN	MAX	UNIT
VIK	$V_{CC} = 3 V,$	l∣ = −18 mA			-1.2		-1.2	V
VOH	V _{CC} = 3 V,	I _{OH} = - 32 mA		2		2		v
VOL	$V_{CC} = 3 V,$	I _{OL} = 32 mA					0.5	v
lj	V _{CC} = 3.6 V,	$V_{I} = V_{CC} \text{ or } GND$			±1		±1	μA
lo†	V _{CC} = 3.6 V,	V _O = 2.5 V				·		mA
loz	V _{CC} = 3.6 V	V _O = 3 V or 0						μA
	$V_{CC} = 3.6 V,$ $V_{I} = V_{CC} \text{ or GND}$	l _O = 0,	Outputs high					mA
lcc			Outputs low					
		Outputs disabled						1
Ci	$V_{I} = V_{CC} \text{ or } GND$							pF
Co	VO = VCC or GND	V _O = V _{CC} or GND						pF


[†] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

switching characteristics, C_L = 50 pF (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _C	V _{CC} = 3.3 V, T _A = 25°C			V _{CC} = 3 V to 3.6 V, T _A = 0°C to 70°C		
			MIN	TYP	MAX	MIN	MAX		
^t PLH	- A	Y						ns	
^t PHL								611	
^t PZH	OE	v ·						ns	
^t PZL	UE						_		
^t PHZ	~~	OE Y						ns	
^t PLZ	UE							113	
^t sk(o)	A	Y		0.3	0.5		0.5	ns	
^t sk(p)	A	Y		0.6	0.8		0.8	ns	
^t sk(pr)	A	Y,			1		1	ns	
tr	A	Y					1.5	ns	
tf	A	Y					1.5	ns	



CDC351 **1-LINE TO 10-LINE CLOCK DRIVE** WITH 3-STATE OUTPUTS SCAS339 - FEBRUARY 1994 - REVISED MARCH 1994




PARAMETER MEASUREMENT INFORMATION

- NOTES: A. CL includes probe and jig capacitance.
 - B. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_f ≤ 2.5 ns, t_f ≤ 2.5 ns. C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
 - Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms







- NOTES: A. Output skew, t_{sk(0)}, is calculated as the greater of: The difference between the fastest and slowest of tp_{LHn} (n = 1, 2, 3, 4, 5, 6, 7, 8, 9, 10)
 - The difference between the fastest and slowest of tPHLn (n = 1, 2, 3, 4, 5, 6, 7, 8, 9, 10)
 - B. Pulse skew, $t_{sk(p)}$, is calculated as the greater of $|t_{PLHn} t_{PHLn}|$ (n = 1, 2, 3, 4, 5, 6, 7, 8, 9, 10).
 - C. Process skew, tsk(pr), is calculated as the greater of:
 - The difference between the fastest and slowest of tpLHn (n = 1, 2, 3, 4, 5, 6, 7, 8, 9, 10) across multiple devices under identical operating conditions
 - The difference between the fastest and slowest of tPHLn (n = 1, 2, 3, 4, 5, 6, 7, 8, 9, 10) across multiple devices under identical operating conditions

Figure 2. Waveforms for Calculation of $t_{sk(0)}$, $t_{sk(p)}$, $t_{sk(pr)}$



CDC536 3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS SCAS378 - APRIL 1994

28

27

26

25

24

23

22

21

20

DL PACKAGE (TOP VIEW)

2

5

6

7

8

9

011

113

10

12

14

[3

04

- Low Output Skew for Clock-Distribution and Clock-Generation Applications
- Operates at 3.3-V V_{CC}
- Distributes One Clock Input to Six Outputs
- One Select Input Configures Up to Three Outputs to Operate at One-Half or Double the Input Frequency
- No External RC Network Required
- External Feedback Pin (FBIN) is Used to Synchronize the Outputs to the Clock Input
- Application for Synchronous DRAM, High-Speed Microprocessor
- Edge-Triggered Clear for Half-Frequency Outputs
- TTL-Compatible Inputs and Outputs
- Outputs Drive 50-Ω Parallel-Terminated Transmission Lines
- State-of-the-Art EPIC-IIB[™] BiCMOS Design Significantly Reduces Power Dissipation
- Distributed V_{CC} and Ground Pins Reduce Switching Noise
- Packaged in Plastic 28-Pin Shrink Small Outline Package (SSOP)

description

The CDC536 is a high-performance, low-skew, low-jitter clock driver. It uses a phase-lock loop (PLL) to precisely align, in both frequency and phase, the clock output signals to the clock input (CLKIN) signal. It is specifically designed for use with syncronous DRAMs and popular microprocessors operating at speeds from 50 MHz to 100 MHz or down to 25 MHz on outputs configured as half-frequency outputs. The CDC536 operates at 3.3-V V_{CC} and is designed to drive a properly terminated 50- Ω transmission line.

The feedback (FBIN) input is used to synchronize the output clocks in frequency and phase to the input clock (CLKIN). One of the six output clocks must be fed back to the FBIN input for the PLL to maintain synchronization between the CLKIN input and the outputs. The output used as the feedback pin is synchronized to the same frequency as the CLKIN input.

The Y outputs can be configured to switch in phase and at the same frequency as CLKIN. The select input (SEL) configures three Y outputs to operate at one-half or double the CLKIN frequency depending on which pin is fed back to FBIN (see Tables 1 and 2). All output signal duty cycles are adjusted to 50% independent of the duty cycle at the input clock.

Output-enable (\overline{OE}) and clear (\overline{CLR}) inputs are also provided for output control and synchronization. When \overline{OE} is high, the outputs are in the high-impedance state. When \overline{OE} is low, the outputs are active. The \overline{CLR} input is negative edge triggered and is provided to allow phase synchronization of the outputs operating at half frequency on multiple CDC536 devices. The TEST input is used for factory testing of the device and is not intended for customer use. The TEST pin should be strapped to GND.

Unlike many products containing PLLs, the CDC536 does not require external RC networks. The loop filter for the PLL is included on chip, minimizing component count, board space, and cost.

EPIC-IIB is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas instruments reserves the right to change or discontinue these products without notice.



Copyright © 1994	, Texas	Instruments	Incorporated
------------------	---------	-------------	--------------

description (continued)

Because it is based on PLL circuitry, the CDC536 requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization time is required following power up and application of a fixed-frequency, fixed-phase signal at CLKIN as well as following any changes to the PLL reference or feedback signals. Such changes occur upon phase reset of the half-frequency outputs and upon enable of all outputs; therefore, stabilization is also required when switching from the clear or high-impedance state to the active state.

The CDC536 is characterized for operation from 0°C to 70°C.

detailed decription of output configurations

The voltage-controlled oscillator (VCO) used in the CDC536 phase-lock loop has a frequency range of 100 MHz to 200 MHz, twice the operating frequency of the CDC536 outputs. A two-bit counter is used to divide the VCO frequency. The two outputs of this counter (divide-by-two and divide-by-four) operate at one-half and one-fourth the VCO frequency, respectively, at a duty cycle of 50%. The SEL input selects which of these two counter outputs is buffered to each bank of device outputs.

One device output must be externally wired to the feedback input (FBIN) to complete the phase-lock loop. The VCO operates such that the frequency and phase of this output matches that of the CLKIN signal. In the case that a divide-by-two output is wired to FBIN, the VCO must operate at twice the CLKIN frequency resulting in device outputs that operate at either the same or one-half the CLKIN frequency. If a divide-by-four output is wired to FBIN, the device outputs operate at twice the frequency or the same frequency as the CLKIN input.

output configuration A

Output configuration A is valid when any output configured as a 1x frequency output in Table 1 is fed back to the FBIN input. The input frequency range for the CLKIN input is 50 MHz to 100 MHz when using output configuration A. Outputs configured as 1/2x outputs operate at half the CLKIN frequency, while outputs configured as 1x outputs operate at the same frequency as the CLKIN input.

INPUTS	OUTPUTS	
SEL	1/2x FREQUENCY	1x FREQUENCY
L	None	All
н	1Yn	2Yn

Table 1. Output Configuration A

output configuration B


Output configuration B is valid when any output configured as a 1x frequency output in Table 2 is fed back to the FBIN input. The input frequency range for the CLKIN input is 25 MHz to 50 MHz when using output configuration B. Outputs configured as 1x outputs operate at the CLKIN frequency, while outputs configured as 2x outputs operate at double the frequency of the CLKIN input.

Table 2. Output Configuration B

INPUTS	OUTPUTS		
SEL	1x FREQUENCY	2x FREQUENCY	
L	1Yn	2Yn	
н	All	None	



functional block diagram





PRODUCT PREVIEW

Terminal Functions

TERMI	ERMINAL		DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
CLKIN	TBD	I	Clock input. CLKIN provides the clock signal to be distributed by the CDC536 clock-driver circuit. CLKIN is used to provide the reference signal to the integrated phase-lock loop that generates the clock output signals. CLKIN must have a fixed frequency and fixed phase in order for the phase-lock loop to obtain phase lock. Once the circuit is powered up and a valid CLKIN signal is applied, a stabilization time is required for the phase-lock loop to phase lock the feedback signal to its reference signal.
CLR	TBD	I	Clear. $\overline{\text{CLR}}$ is used to reset the Y outputs configured as half-frequency outputs to a known phase. $\overline{\text{CLR}}$ is useful to ensure that the half-frequency output signals of multiple CDC536 circuits are all in the same phase. The $\overline{\text{CLR}}$ is ginal is a negative-edge-triggered signal. When a high-to-low edge occurs at $\overline{\text{CLR}}$, the flip-flop that divides the CLKIN signal is asynchronously cleared to a low level. Following the required stabilization time, half-frequency output signals for all CDC536 units that receive the same CLKIN and $\overline{\text{CLR}}$ signals have the same phase.
FBIN	TBD	I	Feedback input. FBIN provides the feedback signal to the internal PLL. The FBIN terminal must be hard wired to one of the six clock outputs to provide frequency and phase lock. The internal PLL adjusts the output clocks to obtain zero phase delay between the FBIN and differential CLKIN inputs.
ŌE	TBD	I	Output enable. \overline{OE} is the output enable for all outputs. When \overline{OE} is low, all outputs are enabled. When \overline{OE} is high, all outputs are in the high-impedance state. Since the feedback signal for the phase-lock loop is taken directly from an output, placing the outputs in the high-impedance state interrupts the feedback loop; therefore, when a high-to-low transition occurs at \overline{OE} , enabling the output buffers, a stabilization time is required before the phase-lock loop obtains phase lock.
SEL	TBD	1	Counter output select. SEL selects the output configuration (see Tables 1 and 2).
TEST	TBD	1	TEST is used to bypass the phase-lock loop circuitry for factory testing of the device. When TEST is low, all outputs operate using the PLL circuitry. When TEST is high, the outputs are placed in a test mode that bypasses the PLL circuitry. TEST should be grounded for normal operation.
1Y1–1Y3	TBD	0	Four-bit output ports. These outputs are configured by the select input (SEL) to transmit one-half or one-fourth the frequency of the VCO. The relationship between the CLKIN frequency and the output frequency is dependent on the select input. The duty cycle of the Y output signals is nominally 50%, independent of the duty cycle of the CLKIN signal. Since the phase of the output signals configured as half-frequency outputs cannot be determined at power up, the CLR input is provided to allow the outputs of multiple CDC536 circuits operating at half-frequency to be reset to the same phase.
2Y1–2Y3	TBD	ο	Four-bit output ports. These outputs transmit one-half the frequency of the VCO. The relationship between the CLKIN frequency and the output frequency is dependent on the frequency of the output being fed back to the FBIN input. The duty cycle of the Y output signals is nominally 50% independent of the duty cycle of the CLKIN signal.



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	–0.5 V to 4.6 V
Input voltage range, VI (see Note 1)	
Voltage range applied to any output in the high state or power-off state, VO (see Note 1)	
Current into any output in the low state, IO	64 mA
Input clamp current, I _{IK} (V _I < 0)	
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Storage temperature range	. −65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

recommended operating conditions (see Note 2)

		MIN	MAX	UNIT
Vcc	Supply voltage	3	3.6	v
VIH	High-level input voltage	2		v
VIL	Low-level input voltage		0.8	V
VI	Input voltage	0	5.5	V
ЮН	High-level output current		-32	mA
IOL	Low-level output current		32	mA
TA	Operating free-air temperature	0	70	°C

NOTE 2: Unused inputs must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS		T _A = 25°C		UNIT	
PARAMETER		TEST CONDITIONS		MIN	MAX	UNIT
VIK	V _{CC} = 3 V,	lj = –18 mA			-1.2	ν
Vau	$V_{CC} = MIN \text{ to } MAX^{\ddagger},$	IOH = -100 μA		V _{CC} -0	.2	ν
VOH	V _{CC} = 3 V,	I _{OH} = - 32 mA		2		v
Vei	V _{CC} = 3 V,	l _{OL} = 100 μA			0.2	v
VOL	$V_{CC} = 3 V,$	I _{OL} = 32 mA			0.5	v
	$V_{CC} = 0$ or MAX [‡] ,	VI = 3.6 V			±10	μA
i II	V _{CC} = 3.6 V,	VI = V _{CC} or GND			±1	μΑ
IOZH	V _{CC} = 3.6 V,	V _O = 3 V			10	μA
IOZL	V _{CC} = 3.6 V,	V _O = 0			-10	μA
			Outputs high		1	
ICC	$V_{CC} = 3.6 V,$ $V_{I} = V_{CC} \text{ or GND}$	l _O = 0,	Outputs low		1	mA
			Outputs disabled		1	
Ci	$V_{i} = V_{CC} \text{ or } GND$					pF
Co	$V_{O} = V_{CC} \text{ or } GND$					pF

[‡] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Note 3)

			MIN	MAX	UNIT	
		When VCO is operating at four times the CLKIN frequency		50		
fclock	Clock frequency	When VCO is operating at double the CLKIN frequency	50	100	MHz	
	Input clock duty cycle	· · · · · · · · · · · · · · · · · · ·	40%	60%		
tw	Pulse duration	CLR low			ns	
		After SEL		50		
Stabilization time [†]	After CLR↓		50			
	Stabilization time	After OE↓		50	μs	
		After power up		50		

† Time required for the integrated phase-lock loop circuit to obtain phase lock of its feedback signal to its reference signal. In order for phase lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present at CLKIN. Until phase lock is obtained, the specifications for propagation delay and skew parameters given in the switching characteristics table are not applicable.

NOTE 3: Preliminary specifications based on SPICE analysis.


switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 15 pF (see Note 4 and Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	MAX	UNIT
fmax			100		MHz
^t phase error [‡]	CLKIN†	Y		±500	ps
t _{sk(o)} (see Figure 3)	CLKIN	Y		0.5	ns
^t sk(pr)	CLKIN	Y		1	ns
^t jitter (RMS)	CLKIN†	Y		25	ps
Duty cycle		Y	45%	55%	
tr				1.4	ns
tf	· · · · · · · · · · · · · · · · · · ·			1.4	ns

[‡] The propagation delay, t_{phase error}, is dependent on the feedback path from any output to the feedback input FBIN.

NOTE 4: The specifications for parameters in this table are applicable only after any appropriate stabilization time has elapsed.






PARAMETER MEASUREMENT INFORMATION

- NOTES: A. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z₀ = 50 Ω, t_f ≤ 2.5 ns, t_f ≤ 2.5 ns. B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





PARAMETER MEASUREMENT INFORMATION

NOTE A: Output skew, t_{sk(0)}, is calculated as the greater of: - The difference between the fastest and slowest of t_{phase} error n (n = 1, 2, ... 6) - The difference between the fastest and slowest of t_{phase} error n (n = 7, 8, 9)








CDC536 3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS

SCAS378 - APRIL 1994



PARAMETER MEASUREMENT INFORMATION

NOTE A: Output skew, tsk(o), is calculated as the greater of:

- The difference between the fastest and slowest of tphase error n (n = 10, 11, ..., 15) The difference between the fastest and slowest of tphase error n (n = 16, 17, ..., 21) The difference between the fastest and slowest of tphase error n (n = 22, 23, 24) where:

tphase error 22 = tPLH22 -
$$\frac{1}{2 \times (2f_{clock})}$$

tphase error 23 = tPLH23 - $\frac{1}{2 \times (2f_{clock})}$
tphase error 24 = tPLH24 - $\frac{1}{2 \times (2f_{clock})}$

Figure 3. Waveforms for Calculation of tsk(o)





3--34

CDC586 3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS SCAS336 – FEBRUARY 1993 – REVISED MARCH 1994

- Low Output Skew for Clock-Distribution and Clock-Generation Applications
- Operates at 3.3-V V_{CC}
- Distributes One Clock Input to Twelve Outputs
- Two Select Inputs Configure Up to Nine Outputs to Operate at One-Half or Double the Input Frequency
- No External RC Network Required
- External Feedback Pin (FBIN) is Used to Synchronize the Outputs to the Clock Input

- Application for Synchronous DRAM, High-Speed Microprocessor
- Edge-Triggered Clear for Half-Frequency Outputs
- TTL-Compatible Inputs and Outputs
- Outputs Drive 50-Ω Parallel-Terminated Transmission Lines
- State-of-the-Art *EPIC*-II*B*[™] BiCMOS Design Significantly Reduces Power Dissipation
- Distributed V_{CC} and Ground Pins Reduce Switching Noise
- Packaged in 52-Pin Thin Quad Flat Package





description

The CDC586 is a high-performance, low-skew, low-jitter clock driver. It uses a phase-lock loop (PLL) to precisely align, in both frequency and phase, the clock output signals to the clock input (CLKIN) signal. It is specifically designed for use with popular microprocessors operating at speeds from 50 MHz to 100 MHz or down to 25 MHz on outputs configured as half-frequency outputs. The CDC586 operates at 3.3-V V_{CC} and is designed to drive a properly terminated 50- Ω transmission line.

EPIC-IIB is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas instruments reserves the right to change or discontinue these products without notice.



Copyright © 1994, Texas Instruments Incorporated

description (continued)

The feedback (FBIN) input is used to synchronize the output clocks in frequency and phase to the input clock (CLKIN). One of the twelve output clocks must be fed back to the FBIN input for the PLL to maintain synchronization between the CLKIN input and the outputs. The output used as the feedback pin is synchronized to the same frequency as the CLKIN input.

The Y outputs can be configured to switch in phase and at the same frequency as CLKIN. Select inputs (SEL1, SEL0) configure up to nine Y outputs, in banks of three, to operate at one-half or double the CLKIN frequency depending on which pin is fed back to FBIN (see Tables 1 and 2). All output signal duty cycles are adjusted to 50% independent of the duty cycle at the input clock.

Output-enable (\overline{OE}) and clear (\overline{CLR}) inputs are also provided for output control and synchronization. When \overline{OE} is high, the outputs are in the high-impedance state. When \overline{OE} is low, the outputs are active. The \overline{CLR} input is negative edge triggered and is provided to allow phase synchronization of the outputs operating at half frequency on multiple CDC586 devices. The TEST input is used for factory testing of the device and is not intended for customer use. The TEST pin should be strapped to GND.

Unlike many products containing PLLs, the CDC586 does not require external RC networks. The loop filter for the PLL is included on chip, minimizing component count, board space, and cost.

Because it is based on PLL circuitry, the CDC586 requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization time is required following power up and application of a fixed-frequency, fixed-phase signal at CLKIN as well as following any changes to the PLL reference or feedback signals. Such changes occur upon phase reset of the half-frequency outputs and upon enable of all outputs; therefore, stabilization is also required when switching from the clear or high-impedance state to the active state.

The CDC586 is characterized for operation from 0°C to 70°C.

detailed description of output configurations

The voltage-controlled oscillator (VCO) used in the CDC586 phase-lock loop has a frequency range of 100 MHz to 200 MHz, twice the operating frequency range of the CDC586 outputs. A 2-bit counter is used to divide the VCO frequency. The two outputs of this counter (divide-by-two and divide-by-four) operate at one-half and one-fourth the VCO frequency, respectively, at a duty cycle of 50%. The SEL0 and SEL1 inputs select which of these two counter outputs is buffered to each bank of device outputs.

One device output must be externally wired to the feedback input (FBIN) to complete the phase-lock loop. The VCO operates such that the frequency and phase of this output will match that of the CLKIN signal. In the case that a divide-by-two output is wired to FBIN, the VCO must operate at twice the CLKIN frequency resulting in device outputs that operate at either the same or one-half the CLKIN frequency. If a divide-by-four output is wired to FBIN, the device outputs operate at twice or the same as the CLKIN frequency.



output configuration A

Output configuration A is valid when any output configured as a 1x frequency output in Table 1 is fed back to the FBIN input. The input frequency range for the CLKIN input is 50 MHz to 100 MHz when using output configuration A. Outputs configured as 1/2x outputs operate at half the CLKIN frequency, while outputs configured as 1x outputs operate at the same frequency as the CLKIN input.

INP	UTS	OUTPUTS	
SEL1	SEL0	1/2x FREQUENCY	1x FREQUENCY
L	L	None	All
L	н	1Yn	2Yn, 3Yn, 4Yn
н	L	1Yn, 2Yn	3Yn, 4Yn
н	н	1Yn, 2Yn, 3Yn	4Yn
NOTE:	n = 1, 2,	3	

output configuration B


Output configuration B is valid when any output configured as a 1x frequency output in Table 2 is fed back to the FBIN input. The input frequency range for the CLKIN input is 25 MHz to 50 MHz when using output configuration B. Outputs configured as 1x outputs operate at the CLKIN frequency, while outputs configured as 2x outputs operate at double the frequency of the CLKIN input.

INPUTS		OUTPUTS		
SEL1	SEL0	1x FREQUENCY	2x FREQUENCY	
L	н	1Yn	2Yn, 3Yn, 4Yn	
н	L	1Yn, 2Yn	3Yn, 4Yn	
н	н	1Yn, 2Yn, 3Yn	4Yn	
L	L	N/A	N/A	
NOTE: n = 1 2 3				

NOTE: n = 1, 2, 3

CDC586 3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS SCAS336 - FEBRUARY 1993 - REVISED MARCH 1994

functional block diagram





PRODUCT PREVIEW

Terminal Functions

TERM	INAL	1/0	DECODIDE ON
NAME	NO.	1/0	DESCRIPTION
CLKIN	45 ·	I	Clock input. CLKIN is the clock signal to be distributed by the CDC586 clock-driver circuit. CLKIN is used to provide the reference signal to the integrated phase-lock loop that generates the clock output signals. CLKIN must have a fixed frequency and fixed phase in order for the phase-lock loop to obtain phase lock. Once the circuit is powered up and a valid CLKIN signal is applied, a stabilization time is required for the phase-lock loop to phase lock the feedback signal to its reference signal.
CLR	40	I	Clear. $\overline{\text{CLR}}$ is used to reset the Y outputs configured as half-frequency outputs to a known phase. It is useful to ensure that the half-frequency output signals of multiple CDC586 circuits are all in the same phase. The $\overline{\text{CLR}}$ signal is a negative-edge-triggered signal. When a high-to-low edge occurs at $\overline{\text{CLR}}$, the flip-flop that divides the CLKIN signal is a synchronously cleared to a low level. Following the required stabilization time, half-frequency output signals for all CDC586 units that receive the same CLKIN and $\overline{\text{CLR}}$ signals have the same phase.
FBIN	48	I	Feedback input. FBIN provides the feedback signal to the internal PLL. The FBIN terminal must be hard wired to one of the twelve clock outputs to provide frequency and phase lock. The internal PLL adjusts the output clocks to obtain zero phase delay between the FBIN and CLKIN inputs.
ŌĒ	42	I	Output enable. \overline{OE} is the output enable for all outputs. When \overline{OE} is low, all outputs are enabled. When \overline{OE} is high, all outputs are in the high-impedance state. Since the feedback signal for the phase-lock loop is taken directly from an output terminal, placing the outputs in the high-impedance state interrupts the feedback loop; therefore, when a high-to-low transition occurs at \overline{OE} , enabling the output buffers, a stabilization time is required before the phase-lock loop obtains phase lock.
SEL1, SEL0	51, 50	I	Counter output select. These inputs select up to nine outputs in banks of three to operate at half or double the frequency of the CLKIN signal (see Tables 1 and 2).
TEST	41	ł	TEST is used to bypass the phase-lock loop circuitry for factory testing of the device. When TEST is low, all outputs operate using the PLL circuitry. When TEST is high, the outputs are placed in a test mode that bypasses the PLL circuitry. TEST should be strapped to GND for normal operation.
1Y1-1Y3 2Y1-2Y3 3Y1-3Y3	2, 5, 8 12, 15, 18 22, 25, 28	ο	Four-bit output ports. These outputs are configured by the select inputs (SEL1, SEL0) to transmit one-half or one-fourth the frequency of the VCO. The relationship between the CLKIN frequency and the output frequency is dependent on the select inputs and the frequency of the output being fed back to the FBIN input. The duty cycle of the Y output signals will be nominally 50% independent of the duty cycle of the CLKIN signal. Since the phase of the output signals configured as half-frequency outputs cannot be determined at power up, the CLR input is provided to allow the outputs of multiple CDC586 circuits operating at half-frequency to be reset to the same phase.
4Y1-4Y3	32, 35, 38	0	Four-bit output ports. These outputs transmit one-half the frequency of the VCO. The relationship between the CLKIN frequency and the output frequency is dependent on the frequency of the output being fed back to the FBIN input. The duty cycle of the Y output signals is nominally 50% independent of the duty cycle of the CLKIN signal.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	
Input voltage range, VI (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, Vo (see Note 1)	-0.5 V to 5.5 V
Current into any output in the low state, Io	64 mA
Input clamp current, IIK (VI < 0)	–20 mA
Output clamp current, I_{OK} (V _O < 0)	–50 mA
Storage temperature range	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.



recommended operating conditions (see Note 2)

		MIN	MAX	UNIT
Vcc	Supply voltage	3	3.6	v
VIH	High-level input voltage	2		v
VIL	Low-level input voltage		0.8	V
٧j	Input voltage	0	5.5	v
ЮН	High-level output current		-32	mA
IOL	Low-level output current		32	mA
TA	Operating free-air temperature	0	70	°C

NOTE 2: Unused inputs must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TA = 2					
PARAMETER		MIN	MAX	UNIT			
VIK	V _{CC} = 3 V,	lj =18 mA			-1.2	V	
Mari	$V_{CC} = MIN \text{ to MAX}^{\dagger},$	lOH = -100 μA		V _{CC} -0	.2	v	
VOH	$V_{CC} = 3 V,$	I _{OH} = - 32 mA				v	
	N== 0.1	l _{OL} = 100 μA			0.2	v	
VOL	V _{CC} = 3 V	I _{OL} = 32 mA		0.5	v		
	$V_{CC} = 0$ or MAX [†] ,	VI = 3.6 V			±10		
lj	V _{CC} = 3.6 V,	VI = V _{CC} or GND		±1	μA		
lozh	V _{CC} = 3.6 V,	V _O			10	μA	
IOZL	V _{CC} = 3.6 V,	V _O = 0	- MARY - COMPANY		-10	μA	
			Outputs high		1		
lcc	$V_{CC} = 3.6 V,$ $V_1 = V_{CC} \text{ or GND}$	I _O = 0, Outputs low Outputs disabled			1	mA	
					1		
Ci	VI = V _{CC} or GND				4	pF	
Co	$V_{O} = V_{CC}$ or GND				8	pF	

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



CDC586 3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS SCAS336 - FEBRUARY 1993 - REVISED MARCH 1994

timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Note 3)

			MIN	MAX	UNIT
4.	Clask from one	VCO is operating at four times the CLKIN frequency	25	50	Mille
fclock	Clock frequency	VCO is operating at double the CLKIN frequency		100	MHz
t _w	Pulse duration	CLR low			ns
	Input clock duty cycle	40	60	%	
		After SEL1, SEL0		50	
Stabilization		After CLR↓		50	
	Stabilization time	After OE↓		50	μs
		After power up		50	

[†] Time required for the integrated phase-lock loop circuit to obtain phase lock of its feedback signal to its reference signal. In order for phase lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present at CLKIN. Until phase lock is obtained, the specifications for propagation delay and skew parameters given in the switching characteristics table are not applicable.

NOTE 3: Preliminary specifications based on SPICE analysis.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 15 \text{ pF}$ (see Note 4 and Figures 1 thru 3)


PARAMETER	FROM (INPUT)	то (ОИТРИТ)	MIN MAX	UNIT
f _{max}			100	MHz
^t phase error [‡]	CLKIN†	Y	± 500	ps
^t sk(o)	CLKIN	Y	0.5	ns
^t sk(pr)	CLKIN	Y	1	ns
^t jitter(RMS)	CLKIN†	Y	25	ps
Duty cycle		Y .	45% 55%	
tr			1.4	ns
tf			1.4	ns

[‡] The propagation delay, t_{phase error}, is dependent on the feedback path from any output to the feedback input FBIN.

NOTE 4: The specifications for parameters in this table are applicable only after any appropriate stabilization time has elapsed.



PARAMETER MEASUREMENT INFORMATION




NOTES: A. All input pulses are supplied by generators having the following characteristics: PRR \leq 100 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns. B. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



CDC586 3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS

SCAS336 - FEBRUARY 1993 - REVISED MARCH 1994







Figure 2. Waveforms for Calculation of tsk(o)





CDC586 3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS SCAS336 - FEBRUARY 1993 - REVISED MARCH 1994



PARAMETER MEASUREMENT INFORMATION

NOTE A: Output skew, tsk(o), is calculated as the greater of:

- The difference between the fastest and slowest of tphase error n (n = 10, 11, ..., 15) The difference between the fastest and slowest of tphase error n (n = 16, 17, ..., 21) The difference between the fastest and slowest of tphase error n (n = 22, 23, 24) where:
 - a. $t_{phase error 22} = t_{PLH22} \frac{1}{2 \times (2f_{clock})}$ b. t_{phase error 23} = t_{PLH23} - $\frac{1}{2 \times (2f_{clock})}$
 - c. t_{phase error 24} = t_{PLH24} $\frac{1}{2 \times (2f_{clock})}$

Figure 3. Waveforms for Calculation of tsk(o)



PRODUCT PREVIEW

CDC2351 1-LINE TO 10-LINE CLOCK DRIVER WITH 3-STATE OUTPUTS SCAS340 – FEBRUARY 1994 – REVISED MARCH 1994

24 GND

23 1 Y1

21 Y2

19 Y3

18 Y4

16 Y5

14 Y6

15 Vcc

13 🛛 GND

17 GND

22 VCC

20 GND

DB OR DW PACKAGE (TOP VIEW)

GND

Y10 🛛 2

V_{CC} [З

Y9 🛚 4

OE I 5

A I 6

P0 17

P1 18

Y8 🛛 9

V_{CC} [] 10

GND [12

Y7 🚺 11

- Low Output Skew, Low Pulse Skew for Clock-Distribution and Clock-Generation Applications
- Operates at 3.3-V V_{CC}
- LVTTL-Compatible Inputs and Outputs
- Distributes One Clock Input to Ten Outputs
- Outputs Have Internal Series Damping Resistor To Reduce Transmission Line Effects
- Distributed V_{CC} and Ground Pins Reduce Switching Noise
- State-of-the-Art EPIC-IIB[™] BiCMOS Design Significantly Reduces Power Dissipation
- Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages

description

The CDC2351 is a high-performance clock-driver circuit that distributes one input (A) to ten outputs (Y) with minimum skew for clock distribution. The output-enable (\overline{OE}) input is provided to disable the outputs to a high-impedance state. Each output has an internal series damping resistor to improve signal integrity at the load. The CDC2351 operates at 3.3-V V_{CC}.

The CDC2351 propagation delays are adjusted at the factory using the P0 and P1 pins. The factory adjustments ensure that the part to part skew is minimized and is kept within a specified window. Pins P0 and P1 are not intended for customer use and should be connected to GND.

The CDC2351 is characterized for operation from 0°C to 70°C.

FONCTION TABLE								
	INP	UTS	OUTPUTS					
	Α	ŌĒ	Yn					
	L	н	Z					
	н	н	z					
	L	L	L					
	н	L	н					

FUNCTION TABLE

PRODUCT PREVIEW


EPIC-IIB is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas instruments reserves the right to change or discontinue these products without notice.



CDC2351 1-LINE TO 10-LINE CLOCK DRIVER WITH 3-STATE OUTPUTS SCAS340 - FEBRUARY 1994 - REVISED MARCH 1994


logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

PRODUCT PREVIEW

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	
Input voltage range, V _I (see Note 1)	
Voltage range applied to any output in the high state or power-off state, Vo	
Current into any output in the low state, IO	64 mA
Input clamp current, I _{IK} (VI < 0)	
Output clamp current, I _{OK} (V _I < 0)	
Storage temperature range	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and negative-voltage rating may be exceeded if the input clamp-current rating is observed.



recommended operating conditions (see Note 2)

		MIN	MAX	UNIT
VCC	Supply voltage	3	3.6	V
VIH	High-level input voltage	2		V
VIL	Low-level input voltage		0.8	V
٧I	Input voltage	0	5.5	V
ЮН	High-level output current		-12	mA
IOL	Low-level output current		12	mA
fclock	Input clock frequency		100	MHz
TA	Operating free-air temperature	0	70	°C

NOTE 2: Unused pins (input or I/O) must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)


PARAMETER		T _A = 25°C		MIN				
PARAMETER		TEST CONDITIONS					MAX	UNIT
VIK	V _{CC} = 3 V,	lj =18 mA	:		-1.2		-1.2	V
VOH	V _{CC} = 3 V,	loh = - 32 mA		2		2		V
VOL	V _{CC} = 3 V,	I _{OL} = 32 mA					0.5	٧
l	V _{CC} = 3.6 V,	VI = V _{CC} or GND			±1		±1	μA
10 [†]	V _{CC} = 3.6 V,	V _O = 2.5 V						mA
loz	V _{CC} = 3.6 V,	V _{CC} = 3 V or 0						μA
	$V_{CC} = 3.6 V,$ $V_{I} = V_{CC} \text{ or GND}$		Outputs high					mA
lcc		lO = 0,	Outputs low					
		Outputs disabled						
Ci	$V_{I} = V_{CC} \text{ or } GND$							pF
Co	V _O = V _{CC} or GND							pF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

switching characteristics, CL = 50 pF (see Figures 1 and 2)

PARAMETER	FROM	TO	V _{CC} = 3.3 V, T _A = 25°C			V _{CC} = 3 V T _A = 0°C	UNIT	
	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	
^t PLH	А	Y						ns
^t PHL	л	1						113
^t PZH	ŌĒ	Y						ns
^t PZL	UE -	I.					113	
^t PHZ	ŌĒ	Y						ns
^t PLZ	UE	1						113
^t sk(o)	Α	Y		0.3	0.5		0.5	ns
^t sk(p)	A	Y		0.6	0.8		0.8	ns
^t sk(pr)	A	Y			1		1	ns
tr	A	Y					1.5	ns
t _f	A	Y				ς	1.5	ns





PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns. C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.


Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

PRODUCT PREVIEW





The difference between the fastest and slowest of tpLHn (n = 1, 2, 3, 4, 5, 6, 7, 8, 9, 10)

- The difference between the fastest and slowest of tPHLn (n = 1, 2, 3, 4, 5, 6, 7, 8, 9, 10)
- B. Pulse skew, $t_{sk(p)}$, is calculated as the greater of $|t_{pLHn} t_{pHLn}|$ (n = 1, 2, 3, 4, 5, 6, 7, 8, 9, 10).
- C. Process skew, tsk(pr), is calculated as the greater of:
 - The difference between the fastest and slowest of tpLHn (n = 1, 2, 3, 4, 5, 6, 7, 8, 9, 10) across multiple devices under identical operating conditions
 - The difference between the fastest and slowest of tPHLn (n = 1, 2, 3, 4, 5, 6, 7, 8, 9, 10) across multiple devices under identical operating conditions

Figure 2. Waveforms for Calculation of $t_{sk(0)}$, $t_{sk(p)}$, $t_{sk(pr)}$



 Low Output Skew for Clock-Distribution and Clock-Generation Applications 	DL PACKAGE (TOP VIEW)				
 Operates at 3.3-V V_{CC} 		ፓጌ			
 Distributes One Clock Input to Six Outputs 	$ \begin{bmatrix} 1\\ 2 \end{bmatrix} $	28 27			
One Select Input Configures Up to Three	[]3	26			
Outputs to Operate at One-Half or Double the Input Frequency	04 05	25 24			
No External RC Network Required		23			
 On-Chip Series Damping Resistors 	g 7	22			
 External Feedback Pin (FBIN) is Used to 	LI 8	21			
Synchronize the Outputs to the Clock Input	Ц9	20			
Application for Synchronous DRAM,	0 10 0 11	19 18			
High-Speed Microprocessor	12	170			
 Edge-Triggered Clear for Half-Frequency 	13	16			
Outputs	[14	15			
 TTL -Compatible Inputs and Outputs 		b			

- TTL-Compatible Inputs and Outputs
 Outputs Drive 50-Ω Parallel-Terminated
- Transmission Lines

 State-of-the-Art *EPIC*-II*B*[™] BiCMOS Design
 Significantly Reduces Power Dissipation
- Distributed V_{CC} and Ground Pins Reduce Switching Noise
- Packaged in Platic 28-Pin Shrink Small Outline Package (SSOP)

description

The CDC2536 is a high-performance, low-skew, low-jitter clock driver. It uses a phase-lock loop (PLL) to precisely align, in both frequency and phase, the clock output signals to the clock input (CLKIN) signal. It is specifically designed for use with syncronous DRAMs and popular microprocessors operating at speeds from 50 MHz to 100 MHz or down to 25 MHz on outputs configured as half-frequency outputs. The CDC2536 operates at 3.3-V V_{CC} and is designed to drive a properly terminated 50- Ω transmission line. The CDC2536 also provides on-chip series damping resistors, eliminating the need for external termination components.

The feedback (FBIN) input is used to synchronize the output clocks in frequency and phase to the input clock (CLKIN). One of the six output clocks must be fed back to the FBIN input for the PLL to maintain synchronization between the CLKIN input and the outputs. The output used as the feedback pin is synchronized to the same frequency as the CLKIN input.

The Y outputs can be configured to switch in phase and at the same frequency as CLKIN. The select input (SEL) configures three Y outputs to operate at one-half or double the CLKIN frequency depending on which pin is fed back to FBIN (see Tables 1 and 2). All output signal duty cycles are adjusted to 50% independent of the duty cycle at the input clock.

Output-enable (\overline{OE}) and clear (\overline{CLR}) inputs are also provided for output control and synchronization. When \overline{OE} is high, the outputs are in the high-impedance state. When \overline{OE} is low, the outputs are active. The \overline{CLR} input is negative edge triggered and is provided to allow phase synchronization of the outputs operating at half frequency on multiple CDC2536 devices. The TEST input is used for factory testing of the device and is not intended for customer use. The TEST pin should be strapped to GND.

EPIC-IIB is a trademark of Texas Instruments Incorporated

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Toxas harturments reserves the right to change or discontinue these products without notice.



Copyright © 1994, Texas Instruments Incorporated

description (continued)

Unlike many products containing PLLs, the CDC2536 does not require external RC networks. The loop filter for the PLL is included on chip, minimizing component count, board space, and cost.

Because it is based on PLL circuitry, the CDC2536 requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization time is required following power up and application of a fixed-frequency, fixed-phase signal at CLKIN as well as following any changes to the PLL reference or feedback signals. Such changes occur upon phase reset of the half-frequency outputs and upon enable of all outputs; therefore, stabilization is also required when switching from the clear or high-impedance state to the active state.

The CDC2536 is characterized for operation from 0°C to 70°C.

detailed description of output configurations

The voltage-controlled oscillator (VCO) used in the CDC2536 phase-lock loop has a frequency range of 100 MHz to 200 MHz, twice the operating frequency of the CDC2536 outputs. A two-bit counter is used to divide the VCO frequency. The two outputs of this counter (divide-by-two and divide-by-four) operate at one-half and one-fourth the VCO frequency, respectively, at a duty cycle of 50%. The SEL input selects which of these two counter outputs is buffered to each bank of device outputs.

One device output must be externally wired to the feedback input (FBIN) to complete the phase-lock loop. The VCO operates such that the frequency and phase of this output matches that of the CLKIN signal. In the case that a divide-by-two output is wired to FBIN, the VCO must operate at twice the CLKIN frequency resulting in device outputs that operate at either the same or one-half the CLKIN frequency. If a divide-by-four output is wired to FBIN, the device outputs operate at twice the frequency or the same frequency as the CLKIN input.

output configuration A

Output configuration A is valid when any output configured as a 1x frequency output in Table 1 is fed back to the FBIN input. The input frequency range for the CLKIN input is 50 MHz to 100 MHz when using output configuration A. Outputs configured as 1/2x outputs operate at half the CLKIN frequency, while outputs configured as 1x outputs operate at the same frequency as the CLKIN input.

INPUTS	OUTPUTS			
SEL	1/2x FREQUENCY	1x FREQUENCY		
L	None	All		
H,	1Yn	2Yn		

Table 1. Output Configuration A

NOTE: n = 1, 2, 3





output configuration B

Output configuration B is valid when any output configured as a 1x frequency output in Table 2 is fed back to the FBIN input. The input frequency range for the CLKIN input is 25 MHz to 50 MHz when using output configuration B. Outputs configured as 1x outputs operate at the CLKIN frequency, while outputs configured as 2x outputs operate at double the frequency of the CLKIN input.


INPUTS	OUTPUTS			
SEL	1x FREQUENCY	2x FREQUENCY		
н	Ali	None		
L	1Yn	2Yn		

Table 2. Output Configuration B

NOTE: n = 1, 2,



functional block diagram





3--54

Terminal Functions

TERMINAL		1/0	DESCRIPTION			
NAME	NO.	1/0	DESCRIPTION			
CLKIN	TBD	1	Clock input. CLKIN provides the clock signal to be distributed by the CDC2536 clock-driver circuit. CLKIN is used to provide the reference signal to the integrated phase-lock loop that generates the clock output signals. CLKIN must have a fixed frequency and fixed phase in order for the phase-lock loop to obtain phase lock. Once the circuit is powered up and a valid CLKIN signal is applied, a stabilization time is required for the phase-lock loop to phase lock the feedback signal to its reference signal.			
CLR	TBD	l	Clear. $\overline{\text{CLR}}$ is used to reset the Y outputs configured as half-frequency outputs to a known phase. $\overline{\text{CLR}}$ is useful to ensure that the half-frequency output signals of multiple CDC2536 circuits are all in the same phase. The $\overline{\text{CLR}}$ is useful is a negative-edge-triggered signal. When a high-to-low edge occurs at $\overline{\text{CLR}}$, the flip-flop that divides the CLKIN signal is asynchronously cleared to a low level. Following the required stabilization time, half-frequency output signals for all CDC2536 units that receive the same CLKIN and $\overline{\text{CLR}}$ signals have the same phase.			
FBIN	TBD	ł	Feedback input. FBIN provides the feedback signal to the internal PLL. FBIN must be hard wired to one of the six clock outputs to provide frequency and phase lock. The internal PLL adjusts the output clocks to obtain zero phase delay between the FBIN and differential CLKIN inputs.			
ŌĒ	TBD	l	Output enable. \overline{OE} is the output enable for all outputs. When \overline{OE} is low, all outputs are enabled. When \overline{OE} is high, all outputs are in the high-impedance state. Since the feedback signal for the phase-lock loop is taken directly from an output, placing the outputs in the high-impedance state interrupts the feedback loop; therefore, when a high-to-low transition occurs at \overline{OE} , enabling the output buffers, a stabilization time is required before the phase-lock loop obtains phase lock.			
SEL	TBD	1	Counter output select. SEL selects the output configuration (see Tables 1 and 2 for details).			
TEST	TBD	I	TEST is used to bypass the phase-lock loop circuitry for factory testing of the device. When TEST is low, all outputs operate using the PLL circuitry. When TEST is high, the outputs are placed in a test mode that bypasses the PLL circuitry. TEST should be grounded for normal operation.			
1Y1-1Y3	TBD	ο	Four-bit output ports. These outputs are configured by the select input (SEL) to transmit one-half or one-fourth the frequency of the VCO. The relationship between the CLKIN frequency and the output frequency is dependent on the select input. The duty cycle of the Y output signals is nominally 50%, independent of the duty cycle of the CLKIN signal. Since the phase of the output signals configured as half-frequency outputs cannot be determined at power up, the CLR input is provided to allow the outputs of multiple CDC2536 circuits operating at half-frequency to be reset to the same phase.			
2Y1–2Y3	TBD	0	Four-bit output ports. These outputs transmit one-half the frequency of the VCO. The relationship between the CLKIN frequency and the output frequency is dependent on the frequency of the output being fed back to the FBIN input. The duty cycle of the Y output signals is nominally 50%, independent of the duty cycle of the CLKIN signal.			



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Output clamp current, I _{OK} (V _O < 0)

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

recommended operating conditions (see Note 2)

		MIN	MAX	UNIT
Vcc	Supply voltage	3	3.6	٧
VIH	High-level input voltage	2		٧
VIL	Low-level input voltage		0.8	٧
VI	Input voltage	0	5.5	٧
ЮН	High-level output current		-12	mA
IOL	Low-level output current		12	mA
TA	Operating free-air temperature	0	70	°C

NOTE 2: Unused inputs must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS			TA = 2	T _A = 25°C		
PANAMEIEN				MIN	MAX	UNIT	
VIK	V _{CC} = 3 V,	lj = −18 mA			-1.2	V	
	$V_{CC} = MIN \text{ to } MAX^{\ddagger},$	IOH = - 100 μA	V _{CC} -0.2	2	v		
VOH	V _{CC} = 3 V,	I _{OH} = - 32 mA		2		v	
Ve	V _{CC} = 3 V,	I _{OL} = 100 μA			0.2	v	
VOL	$V_{CC} = 3 V,$	I _{OL} = 32 mA			0.8	v	
l.	$V_{CC} = 0 \text{ or MAX}^{\ddagger},$	VI = 3.6 V			±10	μA	
li .	V _{CC} = 3.6 V,	VI = V _{CC} or GND			±1	μА	
^I OZH	V _{CC} = 3.6 V,	V _O = 3 V			10	μA	
OZL	V _{CC} = 3.6 V,	V _O = 0			-10	μA	
	$V_{CC} = 3.6 V,$ $V_{I} = V_{CC} \text{ or GND}$		Outputs high		1		
lcc		lO = 0,	Outputs low		1	mA	
			Outputs disabled		1		
Ci	VI = VCC or GND					рF	
Co	V _O = V _{CC} or GND					pF	

[‡] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Note 3)

			MIN	MAX	UNIT
		When VCO is operating at four times the CLKIN frequency		50	MHz
fclock	Clock frequency	When VCO is operating at double the CLKIN frequency	50 100		
	Input clock duty cycle		40%	60%	
tw	Pulse duration				ns
		After SEL		50	
	Stabilization time [†]	After CLR		50	_
	Stabilization time	After OE↓		50	μs
		After power up		50	

NOTE 3: Preliminary specifications based on SPICE analysis.


† Time required for the integrated phase-lock loop circuit to obtain phase lock of its feedback signal to its reference signal. In order for phase lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present at CLKIN. Until phase lock is obtained, the specifications for propagation delay and skew parameters given in the switching characteristics table are not applicable.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_1 = 15 \text{ pF}$ (see Note 4 and Figures 1 and 2)

PARAMETER	FROM (INPUT)	то (ОUТРUТ)	MIN	MAX	UNIT
f _{max}			100		MHz
^t phase error [‡]	CLKIN†	Y		±500	ps
t _{sk(o)} (see Figure 3)	CLKIN	Y		0.5	ns
^t sk(pr)	CLKIN	Y		1	ns
^t jitter (RMS)	CLKIN†	Y		25	ps
Duty cycle		Y	45%	55%	
tr				1.4	ns
t _f				1.4	ns
	ters in this table are applicable only dependent on the feedback path fro			sed.	








NOTES: A. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_f ≤ 2.5 ns, t_f ≤ 2.5 ns.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms






- The difference between the fastest and slowest of $t_{phase error n}$ (n = 7, 8, 9)

Figure 2. Skew Waveforms and Calculations





NOTE A: Output skew, $t_{sk(o)}$, is calculated as the greater of:

- The difference between the fastest and slowest of tphase error n (n = 10, 11, ... 15)
- The difference between the fastest and slowest of $t_{phase error n}$ (n = 16, 17, . . . 21)
- The difference between the fastest and slowest of tphase error n (n = 22, 23, 24) where:

a. t_{phase error 22} = t_{PLH22} -
$$\frac{1}{2 \times (2t_{clock})}$$

b. t_{phase error 23} = t_{PLH23} - $\frac{1}{2 \times (2t_{clock})}$
c. t_{phase error 24} = t_{PLH24} - $\frac{1}{2 \times (2t_{clock})}$

Figure 3. Waveforms for Calculation of tsk(o)




3-60

CDC2582 3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH DIFFERENTIAL LVPECL CLOCK INPUTS SCAS379 – FEBRUARY 1993 – REVISED MARCH 1994

- Low Output Skew for Clock-Distribution and Clock-Generation Applications
- Operates at 3.3-V V _{CC}
- Distributes Differential LVPECL Clock Inputs to Twelve TTL-Compatible Outputs
- Two Select Inputs Configure Up to Nine Outputs to Operate at One-Half or Double the Input Frequency
- No External RC Network Required
- External Feedback Pin (FBIN) is Used to Synchronize the Outputs With the Clock Inputs

- Application for Synchronous DRAMs
- Outputs Have Internal 26-Ω Series Resistors To Dampen Transmission Line Effects
- Edge-Triggered Clear for Half-Frequency Outputs
- State-of-the-Art EPIC-IIB[™] BiCMOS Design Significantly Reduces Power Dissipation
- Distributed V_{CC} and Ground Pins Reduce Switching Noise
- Packaged in 52-Pin Quad Flat Package



description

The CDC2582 is a high-performance, low-skew, low-jitter clock driver. It uses a phase-lock loop (PLL) to precisely align the frequency and phase of the clock output signals to the differential LVPECL clock (CLKIN, CLKIN) input signals. It is specifically designed to operate at speeds from 50 MHz to 100 MHz or down to 25 MHz on outputs configured as half-frequency outputs. Each output has an internal 26- Ω series resistor that improves the signal integrity at the load. The CDC2582 operates at 3.3-V V_{CC}.

The feedback (FBIN) input is used to synchronize the output clocks frequency with the input clock signals (CLKIN, CLKIN). One of the twelve output clocks must be fed back to the FBIN input for the PLL to maintain synchronization between the differential CLKIN and CLKIN inputs and the outputs. The output used as the feedback pin is syncronized to the same frequency as the clock inputs (CLKIN and CLKIN).

EPIC-IIB is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas instruments reserves the right to change or discontinue these products without notice.



description (continued)

The Y outputs can be configured to switch in phase and at the same frequency as differential clock inputs (CLKIN and CLKIN). Select inputs (SEL1, SEL0) configure up to nine Y outputs, in banks of three, to operate at one-half or double the differential clock input frequency, depending upon the feedback configuration (see Tables 1 and 2). All output signal duty cycles are adjusted to 50% independent of the duty cycle at the input clocks.

Output-enable ($\overline{\text{OE}}$) and clear ($\overline{\text{CLR}}$) inputs are also provided for output control and synchronization. When $\overline{\text{OE}}$ is high, the outputs are in the low state. When $\overline{\text{OE}}$ is low, the outputs are active. The $\overline{\text{CLR}}$ input is negative-edge-triggered and is provided to allow phase synchronization of the outputs operating at half frequency on multiple CDC2582 devices. The test input is used for factory testing of the device and is not intended for customer use. The test pin should be connected to GND.

Unlike many products containing a PLL, the CDC2582 does not require external RC networks. The loop filter for the PLL is included on chip, minimizing component count, board space, and cost.

Because it is based on PLL circuitry, the CDC2582 requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization time is required following power up and application of a fixed-frequency, fixed-phase signal at CLKIN and CLKIN as well as following any changes to the PLL reference or feedback signal. Such changes occur upon phase reset of the half-frequency outputs and upon enable of all outputs. Therefore, stabilization is also required when switching from the clear or low state to the active state.

The CDC2582 is characterized for operation from 0°C to 70°C.

detailed description of output configurations

The voltage-controlled oscillator (VCO) used in the CDC2582 phase-lock loop has a frequency range of 100 MHz to 200 MHz, twice the operating frequency range of the CDC2582 outputs. A 2-bit counter is used to divide the VCO frequency. The two outputs of this counter (divide-by-two and divide-by-four) operate at one-half and one-fourth the VCO frequency, respectively, at a duty cycle of 50%. The SEL0 and SEL1 inputs select which of these two counter outputs is buffered to each bank of device outputs.

One device output must be externally wired to the feedback input (FBIN) to complete the phase-lock loop. The VCO operates such that the frequency and phase of this output will match that of the differential clock inputs. In the case that a divide-by-two output is wired to FBIN, the VCO must operate at twice the differential clock inputs frequency resulting in device outputs that operate at either the same or one-half the frequency of the differential clock inputs. If a divide-by-four output is wired to FBIN, the device outputs operate at twice or the same as the CLKIN frequency.



output configuration A

Output configuration A is valid when any output configured as a 1x frequency output in Table 1 is fed back to the FBIN input. The frequency range for the differential clock input is 50 MHz to 100 MHz when using output configuration A. Outputs configured as 1/2x outputs operate at half the input clock frequency, while outputs configured as 1x outputs operate at the same frequency as the differential clock input.

INPUTS		OUTPUTS	
SEL1	SEL0	1/2x FREQUENCY	1x FREQUENCY
L	L	None	All
L	н	1Yn	2Yn, 3Yn, 4Yn
н	L	1Yn, 2Yn	3Yn, 4Yn
н	н	1Yn, 2Yn, 3Yn	4Yn
NOTE:	n = 1, 2,	3	

Table 1. Output Configuration A

output configuration B


Output configuration B is valid when any output configured as a 1x frequency output in Table 2 is fed back to the FBIN input. The frequency range for the differential clock inputs is 25 MHz to 50 MHz when using output configuration B. Outputs configured as 1x outputs operate at the input clock frequency, while outputs configured as 2x outputs operate at double the frequency of the differential clock inputs.

INPUTS		OUTPUTS		
SEL1	SEL0	1x FREQUENCY	2x FREQUENCY	
L	н	1Yn	2Yn, 3Yn, 4Yn	
н	L	1Yn, 2Yn	3Yn, 4Yn	
н	н	1Yn, 2Yn, 3Yn	4Yn	
L	L	N/A	N/A	

Table 2. Output Configuration B

NOTE: n = 1, 2, 3

functional block diagram





Terminal Functions

TERM	INAL	1/0	DECODINE ION
NAME	NO.	1/0	DESCRIPTION
CLKIN CLKIN	44, 45	I	Clock input. CLKIN and $\overline{\text{CLKIN}}$ are the clock signals to be distributed by the CDC2582 clock-driver circuit. These inputs are used to provide the reference signal to the integrated phase-lock loop that generates the clock output signals. CLKIN and $\overline{\text{CLKIN}}$ must have a fixed frequency and fixed phase in order for the phase-lock loop to obtain phase lock. Once the circuit is powered up and valid CLKIN and $\overline{\text{CLKIN}}$ signals are applied, a stabilization time is required for the phase-lock loop to phase lock the feedback signal to its reference signal.
CLR	40	I	Clear. $\overline{\text{CLR}}$ is used to reset the Y outputs configured as half-frequency outputs to a known phase. It is useful to ensure that the half-frequency output signals of multiple CDC2582 circuits are all in the same phase. The $\overline{\text{CLR}}$ signal is a negative-edge-triggered signal. When a high-to-low edge occurs at $\overline{\text{CLR}}$, the flip-flop that divides the CLKIN signal is a synchronously cleared to a low level. Following the required stabilization time, half-frequency output signals for all CDC2582 units that receive the same CLKIN, $\overline{\text{CLKIN}}$, and $\overline{\text{CLR}}$ signals will have the same phase.
FBIN	48	I	Feedback input. FBIN provides the feedback signal to the internal PLL. The FBIN terminal must be hard wired to one of the twelve clock outputs to provide frequency and phase lock. The internal PLL adjusts the output clocks to obtain zero phase delay between the FBIN and the differential clock input (CLKIN and CLKIN).
ŌĒ	42	1,	Output enable. \overline{OE} is the output enable for all outputs. When \overline{OE} is low, all outputs are enabled. When \overline{OE} is high, all outputs are in the high-impedance state. Since the feedback signal for the phase-lock loop is taken directly from an output terminal, placing the outputs in the high-impedance state interrupts the feedback loop; therefore, when a high-to-low transition occurs at \overline{OE} , enabling the output buffers, a stabilization time is required before the phase-lock loop obtains phase lock.
SEL1, SEL0	51, 50	I	Counter output select. These inputs select up to nine outputs in banks of three to operate at half or double the frequency of the input clock signals (CLKIN and CLKIN). See Tables 1 and 2.
TEST	41	Ļ	TEST is used to bypass the phase-lock loop circuitry for factory testing of the device. When TEST is low, all outputs operate using the PLL circuitry. When TEST is high, the outputs are placed in a test mode that bypasses the PLL circuitry. TEST should be strapped to GND for normal operation.
1Y1-1Y3 2Y1-2Y3 3Y1-3Y3	2, 5, 8 12, 15, 18 22, 25, 28	0	Four-bit output ports. These output terminals are configured by the select inputs (SEL1, SEL0) to transmit one-half or one-fourth the frequency of the VCO. The relationship between the input clock frequency and the output frequency is dependent on the select inputs and the frequency of the output being fed back to the FBIN input. The duty cycle of the Y output signals is nominally 50% independent of the duty cycle of the input clock signals. Since the phase of the output signals configured as half-frequency outputs cannot be determined at power up, the CLR input is provided to allow the output s of multiple CDC2582 circuits operating at half-frequency to be reset to the same phase. Each output has an internal series resistor to dampen transmission-line effects and improve the signal integrity at the load.
4Y1-4Y3	32, 35, 38	ο	Four-bit output ports. These output terminals transmit one-half the frequency of the VCO. The relationship between the input clock frequency and the output frequency is dependent on the frequency of the output being fed back to the FBIN input. The duty cycle of the Y output signals is nominally 50% independent of the duty cycle of the CLKIN signal. Each output has an internal series resistor to dampen transmission-line effects and improve the signal integrity at the load.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	0.5 V to 4.6 V
Input voltage range, V _I (see Note 1)	0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, VO (see Note 1)	0.5 V to 5.5 V
Current into any output in the low state, Io	64 mA
Input clamp current, I _{IK} (V _I < 0)	–20 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Storage temperature range	65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.



recommended operating conditions (see Note 2)

				MIN	MAX	UNIT
Vcc	Supply voltage			3	3.6	V
	High-level input voltage	Other inputs		2		v
VIH High-level inpu	High-level input voltage	CLKIN, CLKIN	1	/CC-1.025		v
V		Other inputs			V _{CC} -1.62	v
VIL	Low-level input voltage	CLKIN, CLKIN			1.6	v
VI	Input voltage			0	5.5	V
ЮН	High-level output current				-12	mA
IOL	Low-level output current				12	mA
TA	Operating free-air temperature			0	70	°C

NOTE 2: Unused inputs must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED		TEST CONDITIONS		T _A = 2	5°C	
PARAMETER	TEST CONDITIONS			MIN	MAX	UNIT
VIK	V _{CC} = 3 V,	lj =18 mA			-1.2	٧
Marri	$V_{CC} = MIN \text{ to MAX}^{\dagger},$	l _{OH} = –100 μA		V _{CC} -0.2		v
VOH	V _{CC} = 3 V,	l _{OH} = 12 mA		2		v
N.e.	No. 81	l _{OL} = 100 μA			0.2	v
VOL	V _{CC} = 3 V	I _{OL} = 12 mA			0.8	
1.	$V_{CC} = 0$ or MAX [†] ,	V _I = 3.6 V			±10	
łı	V _{CC} = 3.6 V,	V _I = V _{CC} or GND			±1	μA
	V _{CC} = 3.6 V,	l _O = 0,	Outputs high		5	mA
lcc	$V_{I} = V_{CC}$ or GND	Outputs low			1	IIIA
Ci	V _I = 3 V or 0				4	pF
Co	V _O = 3 V or 0				8	pF

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Note 3)

			MIN	MAX	UNIT
fclock Clock frequency	VCO is operating at four times the CLKIN/CLKIN free	VCO is operating at four times the CLKIN/CLKIN frequency	25	50	
	Clock frequency	VCO is operating at double the CLKIN/CLKIN freque	50	100	MHz
tw	Pulse duration	CLR low			ns
	Input clock duty cycle		40	60	%
		After SEL1, SEL0		50	
Stabilization time [†]		After CLR↓		50	
	Stabilization time i	After OE↓		50	μs
		After power up		50	

[†] Time required for the integrated phase-lock loop circuit to obtain phase lock of its feedback signal to its reference signal. In order for phase lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present at CLKIN. Until phase lock is obtained, the specifications for propagation delay and skew parameters given in the switching characteristics table are not applicable.

NOTE 3: Preliminary specifications based on SPICE analysis.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 15 \text{ pF}$ (see Note 4 and Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN MAX	UNIT
fmax			100	MHz
^t phase error [‡]	CLKIN†	Y	±500	ps
t _{sk(o)} (see Figure 3)	CLKIN	Y	0.5	ns
^t sk(pr)	CLKIN	Y	1	ns
^t jitter(RMS)	CLKIN	Y	25	ps
Duty cycle		Y	45 55	%
tr			1.4	ns
tf			1.4	ns

[‡] The propagation delay, t_{phase error}, is dependent on the feedback path from any output to the feedback input FBIN.

NOTE 4: The specifications for parameters in this table are applicable only after any appropriate stabilization time has elapsed.

PARAMETER MEASUREMENT INFORMATION 3 V CLR From Output 1.5 1.5 V Input **Under Test 500** Ω 0 V ξ 15 pf **VOLTAGE WAVEFORMS** LOAD CIRCUIT FOR OUTPUTS PULSE DURATION 2.4 V CLKIN 3 V ŌE 2 V Inputs 1.5 V (low-level 1.6 V enabling) tphase error 0 V tpHL--▶ ۷он 2 2 1 Output 5 0.8 V 0.8 V Output VOL Waveform 1 1.5 V tr (see Note B) VOL

VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

NOTES: A. All input pulses are supplied by generators having the following characteristics: PRR ≤ 75 MHz, Z₀ = 50 Ω, t_f ≤ 2.5 ns, t_f ≤ 2.5 ns.


B. Waveform 1 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms








PARAMETER MEASUREMENT INFORMATION

NOTE A: Output skew, t_{sk(0)}, is calculated as the greater of: — The difference between the fastest and slowest of t_{phase} error n (n = 1, 2, ... 6) — The difference between the fastest and slowest of t_{phase} error n (n = 7, 8, 9)

Figure 2. Skew Waveforms and Calculations





PARAMETER MEASUREMENT INFORMATION

NOTE A: Output skew, tsk(o), is calculated as the greater of:

- The difference between the fastest and slowest of tphase error n (n = 10, 11, ... 15)
- The difference between the fastest and slowest of tphase error n (n = 16, 17, ... 21)
- The difference between the fastest and slowest of tphase error n (n = 22, 23, 24)
 - where:

^tphase error 22 = ^tPLH22 - $\frac{1}{2 \times (2f_{clock})}$ tphase error 23 = tPLH23 - $\frac{1}{2 \times (2f_{clock})}$ tphase error 24 = tPLH24 - $\frac{1}{2 \times (2f_{clock})}$

Figure 3. Waveforms for Calculation of tsk(o)




PRODUCT PREVIEW

CDC2586 3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS SCAS337 - FEBRUARY 1993 - REVISED MARCH 1994

- Low Output Skew for Clock-Distribution and Clock-Generation Applications
- Operates at 3.3-V V_{CC}
- Distributes One Clock Input to Twelve Outputs
- Two Select Inputs Configure Up to Nine Outputs to Operate at One-Half or Double the Input Frequency
- No External RC Network Required
- External Feedback Pin (FBIN) is Used to Synchronize the Outputs to the Clock Input
- Application for Synchronous DRAM, High-Speed Microprocessor

- Edge-Triggered Clear for Half-Frequency Outputs
- TTL-Compatible Inputs and Outputs
- Outputs Have Internal 26-Ω Series Resistors to Dampen Transmission Line Effects
- State-of-the-Art EPIC-IIB[™] BiCMOS Design Significantly Reduces Power Dissipation
- Distributed V_{CC} and Ground Pins Reduce Switching Noise
- Packaged in 52-Pin Thin Quad Flat Package



NC - No internal connection

description

The CDC2586 is a high-performance, low-skew, low-jitter clock driver. It uses a phase-lock loop (PLL) to precisely align, in both frequency and phase, the clock output signals to the clock input (CLKIN) signal. It is specifically designed for use with popular microprocessors operating at speeds from 50 MHz to 100 MHz or down to 25 MHz on outputs configured as half-frequency outputs. Each output has an internal $26-\Omega$ series resistor that improves the signal integrity at the load. The CDC2586 operates at $3.3-V V_{CC}$.

EPIC-IIB is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas instruments reserves the right to change or discontinue these products without notice.



description (continued)

The feedback (FBIN) input is used to synchronize the output clocks in frequency and phase to the input clock (CLKIN). One of the twelve output clocks must be fed back to the FBIN input for the PLL to maintain synchronization between the CLKIN input and the outputs. The output used as the feedback pin is synchronized to the same frequency as the CLKIN input.

The Y outputs can be configured to switch in phase and at the same frequency as CLKIN. Select inputs (SEL1, SEL0) configure up to nine Y outputs, in banks of three, to operate at one-half or double the CLKIN frequency depending on which pin is fed back to FBIN (see Tables 1 and 2). All output signal duty cycles are adjusted to 50% independent of the duty cycle at the input clock.

Output-enable ($\overline{\text{OE}}$) and clear ($\overline{\text{CLR}}$) inputs are also provided for output control and synchronization. When $\overline{\text{OE}}$ is high, the outputs are in the high-impedance state. When $\overline{\text{OE}}$ is low, the outputs are active. The $\overline{\text{CLR}}$ input is negative edge triggered and is provided to allow phase synchronization of the outputs operating at half frequency on multiple CDC2586 devices. The TEST input is used for factory testing of the device and is not intended for customer use. The TEST pin should be strapped to GND.

Unlike many products containing PLLs, the CDC2586 does not require external RC networks. The loop filter for the PLL is included on chip, minimizing component count, board space, and cost.

Because it is based on PLL circuitry, the CDC2586 requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization time is required following power up and application of a fixed-frequency, fixed-phase signal at CLKIN as well as following any changes to the PLL reference or feedback signals. Such changes occur upon phase reset of the half-frequency outputs and upon enable of all outputs; therefore, stabilization is also required when switching from the clear or high-impedance state to the active state.

The CDC2586 is characterized for operation from 0°C to 70°C.

detailed description of output configurations

The voltage-controlled oscillator (VCO) used in the CDC2586 phase-lock loop has a frequency range of 100 MHz to 200 MHz, twice the operating frequency range of the CDC2586 outputs. A 2-bit counter is used to divide the VCO frequency. The two outputs of this counter (divide-by-two and divide-by-four) operate at one-half and one-fourth the VCO frequency, respectively, at a duty cycle of 50%. The SEL0 and SEL1 inputs select which of these two counter outputs is buffered to each bank of device outputs.

One device output must be externally wired to the feedback input (FBIN) to complete the phase-lock loop. The VCO operates such that the frequency and phase of this output will match that of the CLKIN signal. In the case that a divide-by-two output is wired to FBIN, the VCO must operate at twice the CLKIN frequency resulting in device outputs that operate at either the same or one-half the CLKIN frequency. If a divide-by-four output is wired to FBIN, the device outputs operate at twice or the same as the CLKIN frequency.



output configuration A

Output configuration A is valid when any output configured as a 1x frequency output in Table 1 is fed back to the FBIN input. The input frequency range for the CLKIN input is 50 MHz to 100 MHz when using output configuration A. Outputs configured as 1/2x outputs operate at half the CLKIN frequency, while outputs configured as 1x outputs operate at the same frequency as the CLKIN input.

INPUTS		OUTPUTS	
SEL1	SEL0	1/2x FREQUENCY	1x FREQUENCY
L	L	None	All
L	н	1Yn	2Yn, 3Yn, 4Yn
н	L	1Yn, 2Yn	3Yn, 4Yn
н	н	1Yn, 2Yn, 3Yn	4Yn

Table 1. Output Configuration A

output configuration B

Output configuration B is valid when any output configured as a 1x frequency output in Table 2 is fed back to the FBIN input. The input frequency range for the CLKIN input is 25 MHz to 50 MHz when using output configuration B. Outputs configured as 1x outputs operate at the CLKIN frequency, while outputs configured as 2x outputs operate at double the frequency of the CLKIN input.

Table 2.	Output	Configuration	в
----------	--------	---------------	---


SEL0	1x FREQUENCY	2x FREQUENCY
н	1Yn	2Yn, 3Yn, 4Yn
L	1Yn, 2Yn	3Yn, 4Yn
н	1Yn, 2Yn, 3Yn	4Yn
L	N/A	N/A
	HL	SEL0 FREQUENCY H 1Yn L 1Yn, 2Yn H 1Yn, 2Yn, 3Yn

NOTE: n = 1, 2, 3



CDC2586 3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS SCAS337 - FEBRUARY 1993 - REVISED MARCH 1994

functional block diagram





PRODUCT PREVIEW

CDC2586 3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS SCAS337 - FEBRUARY 1993 - REVISED MARCH 1994

Terminal Functions

TERM	INAL		
NAME	NO.	1/0	DESCRIPTION
CLKIN	45	I	Clock input. CLKIN is the clock signal to be distributed by the CDC2586 clock-driver circuit. CLKIN is used to provide the reference signal to the integrated phase-lock loop that generates the clock output signals. CLKIN must have a fixed frequency and fixed phase in order for the phase-lock loop to obtain phase lock. Once the circuit is powered up and a valid CLKIN signal is applied, a stabilization time is required for the phase-lock loop to phase lock the feedback signal to its reference signal.
CLR	40	I	Clear. $\overline{\text{CLR}}$ is used to reset the Y outputs configured as half-frequency outputs to a known phase. $\overline{\text{CLR}}$ is useful to ensure that the half-frequency output signals of multiple CDC2586 circuits are all in the same phase. The $\overline{\text{CLR}}$ signal is a negative-edge-triggered signal. When a high-to-low edge occurs at $\overline{\text{CLR}}$, the flip-flop that divides the CLKIN signal is asynchronously cleared to a low level. Following the required stabilization time, half-frequency output signals for all CDC586 units that receive the same CLKIN and $\overline{\text{CLR}}$ signals have the same phase.
FBIN	48	1	Feedback input. FBIN provides the feedback signal to the internal PLL. The FBIN terminal must be hard wired to one of the twelve clock outputs to provide frequency and phase lock. The internal PLL adjusts the output clocks to obtain zero phase delay between the FBIN and CLKIN inputs.
ŌĒ	42	1	Output enable. \overline{OE} is the output enable for all outputs. When \overline{OE} is low, all outputs are enabled. When \overline{OE} is high, all outputs are in the high-impedance state. Since the feedback signal for the phase-lock loop is taken directly from an output, placing the outputs in the high-impedance state interrupts the feedback loop; therefore, when a high-to-low transition occurs at \overline{OE} , enabling the output buffers, a stabilization time is required before the phase-lock loop obtains phase lock.
SEL1, SEL0	51, 50	I	Counter output select. These inputs select up to nine outputs in banks of three to operate at half or double the frequency of the CLKIN signal (see Tables 1 and 2).
TEST	41	1	TEST is used to bypass the phase-lock loop circuitry for factory testing of the device. When TEST is low, all outputs operate using the PLL circuitry. When TEST is high, the outputs are placed in a test mode that bypasses the PLL circuitry. TEST should be strapped to GND for normal operation.
1Y1-1Y3 2Y1-2Y3 3Y1-3Y3	2, 5, 8 12, 15, 18 22, 25, 28	ο	Four-bit output ports. These outputs are configured by the select inputs (SEL1, SEL0) to transmit one-half or one-fourth the frequency of the VCO. The relationship between the CLKIN frequency and the output frequency is dependent on the select inputs and the frequency of the output being fed back to the FBIN input. The duty cycle of the Y output signals is nominally 50% independent of the duty cycle of the CLKIN signal. Since the phase of the output signals configured as half-frequency outputs cannot be determined at power up, the CLR input has been provided to allow the outputs of multiple CDC2586 circuits operating at half-frequency to be reset to the same phase. Each output has an internal series resistor to dampen transmission-line effects and improve the signal integrity at the load.
4Y1-4Y3	32, 35, 38	0	Four-bit output ports. These outputs transmit one-half the frequency of the VCO. The relationship between the CLKIN frequency and the output frequency is dependent on the frequency of the output being fed back to the FBIN input. The duty cycle of the Y output signals is nominally 50%, independent of the duty cycle of the CLKIN signal. Each output has an internal series resistor to dampen transmission-line effects and improve the signal integrity at the load.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	–0.5 V to 4.6 V
Input voltage range, VI (see Note 1)	
Voltage range applied to any output in the high state or power-off state, V _O (see Note 1)	0.5 V to 5.5 V
Current into any output in the low state, Io	64 mA
Input clamp current, I _{IK} (V _I < 0)	–20 mA
Output clamp current, I _{OK} (V _O < 0)	
Storage temperature range	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.



recommended operating conditions (see Note 2)

		MIN	MAX	UNIT
VCC	Supply voltage	3	3.6	v
VIH	High-level input voltage	2		v
VIL	Low-level input voltage		0.8	v
٧I	Input voltage	0	5.5	v
ЮН	High-level output current		-12	mA
IOL	Low-level output current		12	mA
TA	Operating free-air temperature	0	70	°C

NOTE 2: Unused inputs must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER		TEST CONDITIONS			T _A = 25°C	
PARAMETER				MIN	MAX	UNIT
VIK	V _{CC} = 3 V,	lj = −18 mA			-1.2	V
Maria	$V_{CC} = MIN \text{ to } MAX^{\dagger},$	lOH = -100 μA		V _{CC} -0.2		v
VOH	V _{CC} = 3 V,	I _{OH} = - 12 mA		2		v
Max	N== 0.1	I _{OL} = 100 μA			0.2	v
VOL	V _{CC} = 3 V	I _{OL} = 12 mA	,		0.8	v
	$V_{CC} = 0$ or MAX [†] . $V_{I} = 3.6$ V				±10	
l	V _{CC} = 3.6 V,	VI = V _{CC} or GND	VI = V _{CC} or GND		±1	μA
IOZH	V _{CC} = 0 or 3.6 V,	V _O = 3 V			10	μA
IOZL	V _{CC} = 0 or 3.6 V,	V _O = 0			-10	μA
			Outputs high		1	
ICC	$V_{CC} = 3.6 V,$ $V_{I} = V_{CC} \text{ or GND}$	l _O = 0,	Outputs low		•1	mA
			Outputs disabled		1	
Ci	VI = V _{CC} or GND				4	pF
Co	V _O = V _{CC} or GND				8	pF

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



CDC2586 3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS SCAS337 - FEBRUARY 1993 - REVISED MARCH 1994

timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Note 3)

			MIN	MAX	UNIT
4	Clock frequency	VCO is operating at four times the CLKIN frequency	25	50	A 41 1-
fclock	Clock frequency	VCO is operating at double the CLKIN frequency	50	100	MHz
tw	Pulse duration	CLR low			ns
	Input clock duty cycle		40%	60%	
		After SEL1, SEL0		50	
		After CLR↓	{	50	
Stabilization time [†]	After OE↓		50	μs	
		After power up		50	

[†] Time required for the integrated phase-locked loop circuit to obtain phase lock of its feedback signal to its reference signal. In order for phase lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present at CLKIN. Until phase lock is obtained, the specifications for propagation delay and skew parameters given in the switching characteristics table are not applicable.

NOTE 3: Preliminary specifications based on SPICE analysis.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 15 \text{ pF}$ (see Note 4 and Figures 1 thru 3)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN MAX	UNIT
fmax			100	MHz
tphase error [‡]	CLKIN†	Y	±500	ps
t _{sk(o)}	CLKIN	Y	0.5	ns
^t sk(pr)	CLKIN	Y	1	ns
^t jitter(RMS)	CLKIN†	Y	25	ps
Duty cycle		Y	45% 55%	
tr			1.4	ns
tf		[1.4	ns

[‡] The propagation delay, t_{phase error}, is dependent on the feedback path from any output to the feedback input FBIN.

NOTE 4: The specifications for parameters in this table are applicable only after any appropriate stabilization time has elapsed.



PARAMETER MEASUREMENT INFORMATION




NOTES: A. All input pulses are supplied by generators having the following characteristics: PRR \leq 100 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns. B. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



CDC2586 3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS SCAS337 - FEBRUARY 1993 - REVISED MARCH 1994



PARAMETER MEASUREMENT INFORMATION





Figure 2. Waveforms for Calculation of tsk(o)



CDC2586 3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS SCAS337 - FEBRUARY 1993 - REVISED MARCH 1994



PARAMETER MEASUREMENT INFORMATION

NOTE A: Output skew, $t_{sk(o)}$, is calculated as the greater of:

- The difference between the fastest and slowest of tphase error n (n = 10, 11, ..., 15) The difference between the fastest and slowest of tphase error n (n = 16, 17, ..., 21)
- The difference between the fastest and slowest of tphase error n (n = 22, 23, 24)
 - where:
 - a. t_{phase error 22} = t_{PLH22} $\frac{1}{2 \times (2f_{clock})}$ b. t_{phase error 23} = t_{PLH23} - $\frac{1}{2 \times (2f_{clock})}$ c. t_{phase error 24} = t_{PLH24} - $\frac{1}{2 \times (2f_{clock})}$

Figure 3. Waveforms for Calculation of tsk(o)



PRODUCT PREVIEW

General Information	1
5-V Clock-Distribution Data Sheets	2
3.3-V Clock-Distribution Data Sheets	3
Application Notes	4
Application Notes Supplemental Technical Information	4 5

Contents

	Page
Clock Distribution in High-Performance PCs	4–3
Phase-Lock Loop-Based (PLL) Clock Driver: A Critical Look at Benefits Versus Costs	4–13
Minimizing Output Skew Using Ganged Outputs	4–21
EMI Prevention in Clock-Distribution Circuits	4–31

Clock Distribution In High-Performance PCs

A.R. Austin LSI Product Engineering Manager Advanced System Logic – Semiconductor Group



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1994, Texas Instruments Incorporated

Contents Title

Introduction	-7
What is Skew?	-8
Output Skew	-8
Input Skew	-8
Pulse Skew	
Process Skew	
Limit Skew	-9
Power Dissipation	10
High-Speed Design Considerations	2
Summary	2

Page

4-6

Introduction

Personal computer and workstation designers are pushing the operating speeds of new equipment to ever-higher frequencies with technological advances in areas such as RISC/CISC microprocessors, high-speed SRAMs, and cache memories. At higher frequencies, the timing delays and uncertainties associated with clock signal generation and distribution in a system become critical factors in determining the system's overall performance and reliability. System performance is optimized by carefully considering the attributes of the components used in designing the clock circuit. The clocking network is the heart of any system. There are two main aspects to this network: clock generation and clock distribution. Clock generation is accomplished by taking the output of some source (a crystal oscillator, for example) and manipulating it to obtain pulses with a specific frequency, duty cycle, and amplitude. These signals are then fanned out to the various system components by a clock-distribution network. As system speeds rise to 33, 40, or 50 MHz and clock periods grow shorter, the uncertainties of meeting setup, hold, and pulse duration requirements become critical due to a narrowing time window. A clocking system that does not fully consider these uncertainties will suffer degraded performance and reliability.




Figure 1. Clock Network

Texas Instruments, as well as several of the other major integrated-circuit (IC) vendors, offers the designer a choice of clock generation and distribution circuits commonly referred to as clock drivers. Clock driver ICs are able to provide clock generation functions (frequency multiplication, division, and duty-cycle control) as well as clock-distribution functions (buffering and fanout) with timing specifications unavailable on older CMOS and TTL logic families. Advances in process technology have allowed IC vendors to offer circuits with tight specifications on switching speeds and skew parameters. The high speed, fast edge rates, and tight skew specs offered on clock driver data sheets give the designer additional flexibility, but component selections must be closely tied to proper board layout techniques. The purpose of this application report is to discuss considerations in the design of clocking networks for high-performance systems wherein proper clock generation and distribution are essential.

What is Skew?

Any discussion of clock-driver attributes ultimately centers around skew. Simply defined, skew is the difference between the expected and actual arrival time of a clock pulse. In an ideal clock circuit, propagation delays remain fixed and equal for high-to-low and low-to-high transitions over the entire ranges of supply voltage, operating temperature, and output loading and are independent of the number of outputs switching. However, the world is not ideal, and definitions have evolved to help the designer deal with the various types of skew that can be encountered. Clock-driver performance can be described in terms of five types of skew as defined in JEDEC Standard 99, clause 2.3.5 (refer to Figure 3).

Output Skew


Output skew, $t_{sk(o)}$, is the difference between any two propagation delay times when a single switching input or multiple inputs switching simultaneously cause multiple outputs to switch, as observed across all switching outputs. This parameter is used to describe the fanout capability of a clock driver and is of concern when making decisions on clock buffering and distribution networks.

Input Skew

Input skew, $t_{sk(i)}$, is the difference between any two propagation delay times that originate at different inputs and terminate at a single output. Input skew describes the ability of a device to manipulate (stretch, shrink, or chop) a clock signal. This is typically accomplished with a multiple-input gate wherein one of the inputs acts as a controlling signal to pass the clock through. $t_{sk(i)}$ describes the ability of the gate to shape the pulse to the same duration regardless of the input used as the controlling input.

Pulse Skew

Pulse skew, $t_{sk(p)}$, is the difference between propagation delay times t_{PHL} and t_{PLH} when a single switching input causes one or more outputs to switch. $t_{sk(p)}$ quantifies the duty-cycle characteristic of a clock driver. Certain applications require a fixed duty cycle for proper operation. As an example, the CLK2 input of an MC68020 processor operating at 40 MHz requires a duty cycle of $50 \pm 5\%$. $t_{sk(p)}$ is a measure of a clock driver's ability to supply such a precisely controlled pulse.





Process Skew

Process skew, $t_{sk(pr)}$, is the difference between identically specified propagation delay times on any two like ICs operating under identical conditions. $t_{sk(pr)}$ quantifies the skew induced by variations in the IC manufacturing process but not by variations in supply voltage, operating temperature, output loading, input edge rate, input frequency, etc. Process skew is commonly specified and production tested under fixed conditions (e.g., $V_{CC} = 5.25 \text{ V}$, $T_A = 70^{\circ}\text{C}$, $C_L = 50 \text{ pF}$, all inputs switching simultaneously).

Limit Skew

Limit skew, $t_{sk(l)}$, is the difference between 1) the greater of the maximum specified values of t_{PLH} and t_{PHL} and 2) the lesser of the minimum specified values of t_{PLH} and t_{PHL} . Limit skew is not directly observed on a device but rather is calculated from the data sheet limits for t_{PLH} and t_{PHL} . $t_{sk(l)}$ quantifies for the designer how much variation in propagation delay time will be induced by operation over the entire ranges of supply voltage, temperature, output load, and other specified operating conditions. Specified as such, $t_{sk(l)}$ also accounts for process variation. In fact, all other skew specifications [$t_{sk(o)}$, $t_{sk(i)}$, $t_{sk(p)}$, and $t_{sk(pr)}$] are subsets of $t_{sk(l)}$; they will never be greater than $t_{sk(l)}$.

In general, not all skew parameters are of interest on a device, but their discussion is included for illustration. The designer's goal is to minimize skew to an acceptably small fraction of the system clock period. A design rule of thumb is that clock skew should be less than 10% of the system clock period.

The desired operating frequency determines the designer's *skew budget*, or the maximum amount of skew allowed. For example, a system operating at 33 MHz has a period of 30.3 ns, and the allowable skew budget is 3 ns using the 10% rule. At 50 MHz, the period is reduced to 20 ns and the permissible skew is now a scant 2 ns. Components in the clock network must be carefully selected in order to meet the shrinking skew budget as operating frequencies increase.




Figure 3. Skew Definitions

tPLH4 - tPHL4

Power Dissipation

Power consumption becomes an important consideration as operating frequencies rise but is often overlooked as a designer tackles other issues. A much-touted aspect of devices fabricated in CMOS and BiCMOS technologies is low power consumption, especially when compared to equivalent devices fabricated in a purely bipolar process. At lower frequencies, this generalization holds true but power consumption at higher frequencies becomes less a function of process technology and more a function of output loading. To illustrate this point, the dynamic power (P_d) consumed by a CMOS device will be examined. The dynamic power consumed consists of two components:

- 1. Power used by the device as it switches states
- 2. Power required to charge any load capacitance

P_d is easily calculated using the following expression:

$$P_{d} = [C_{pd} \times V_{CC}^{2} \times f_{i}] + n[C_{L} \times V_{CC}^{2} \times f_{o}]$$

Where:

- C_{nd} = power dissipation capacitance of the device as specified on the data sheet
- f_i = input switching frequency
- $f_0 = output$ switching frequency
- C_{I} = load capacitance on each output
- n = the number of outputs switching

This example assumes all outputs are equally loaded. Power consumed by the device switching logic states occurs because fabricated transistors on a chip are not ideal. Parasitic capacitances are present, and they must be charged and discharged. C_{pd} quantifies the magnitude of these parasitic capacitances and is in the range of 24–30 pF for clock-driver devices fabricated using Texas Instruments EPIC[™] Advanced CMOS process. Power needed to charge the load capacitance, C_L , makes up the second half of the equation. The designer has some control over C_L , while C_{pd} is strictly a property of the device chosen. Power consumed by both is a direct function of the frequency at which the system operates and is usually fixed by the processor speed. The designer's goal is to reduce and evenly distribute the load that a device must drive. The SPICE data shown in Figure 4 for the CDC337 clock driver graphically illustrates the power-consumption tradeoffs that can be made between switching frequency and output loading.

The CDC337 is fabricated in Texas Instruments EPIC-IIB[™] BiCMOS process and contains four buffered outputs that switch at the clock frequency and four divide-by-two outputs that toggle at one-half the clock frequency. It is specifically designed for applications requiring synchronized output signals at both the clock frequency and one-half the clock frequency. Power consumption also has implications for packaging at both the component and system levels. The general trend is that the system box shrinks with each advance in performance. This in turn requires smaller power supplies, closer board-to-board spacing, and reduced capacity for free air flow, all of which are not compatible with power-hungry designs. Increased system packaging density usually requires the use of surface-mount components that do not have the higher heat dissipation properties of larger DIP devices but do allow closer board-to-board spacing and component placement on both sides of the circuit board. All of these factors can drive up system operating temperature and cost. Power consumption can make or break a system design and should not be treated lightly.




Figure 4. CDC337 Power Dissipation

EPIC and EPIC-IIB are trademarks of Texas Instruments Incorporated.

High-Speed Design Considerations

A number of tightly specified, high-speed, high-drive clock-driver circuits are available to aid the designer in developing a system-clocking network. By carefully following established high-speed circuit design techniques, the designer can achieve superior performance from standard components and not incur the high cost of custom components. Transmission line effects take over in high-speed, high-drive designs, and attention to detail during board layout is critical. A sound high-speed design uses all of the following techniques and rules of thumb:

Keep output loading as light as possible. This reduces power consumption, allows switching at higher frequencies, and reduces skew.

Equally load all outputs where possible

Use short, equal-length etch runs

Avoid sharp corners that may induce unwanted reflections, ringing, and overshoot due to discontinuities

Properly decouple all device V_{CC} pins as close to the pins as possible. The best high-frequency filtering is often accomplished with a combination of capacitors. An effective combination is 0.1 μ F in parallel with 0.01 μ F or 0.005 μ F. Use RF-quality (low-inductance) capacitors.

Use a multilayer board with low-impedance power and ground planes to minimize circuit noise

Select components with low noise characteristics. Components optimized for low noise usually have multiple V_{CC} and GND pins interspersed among the device outputs to help reduce noise.

Summary

High-performance systems demand a carefully designed clock-generation and distribution network. The designer has the challenge of outlining a design that meets tighter timing, lower power consumption, smaller space, lower operating temperature, and lower cost requirements. Timing performance is optimized by reducing clock skew. Skew can be minimized by selecting components optimized for low-skew applications and by tightening power-supply requirements to $\pm 5\%$ instead of $\pm 10\%$. Power consumption is largely a function of operating frequency but can be reduced by making output loading as light as possible. The use of surface-mount components saves board and system box space but requires analyzing tradeoffs in power consumption, air flow, and operating temperature. High-performance, low-cost clock-driver components are now available that can help the designer with this performance juggling.

Phase-Lock Loop-Based (PLL) Clock Driver: A Critical Look at Benefits Versus Costs

Stevan Plote Advanced System Logic – Semiconductor Group



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1994, Texas Instruments Incorporated

	Contents	
	Title	Page
Introduction		
Acknowledgements		
References		

Introduction

Today, system clock frequencies continue to increase; we are now approaching the 50–100-MHz range. The clock period with which systems designers must work is shrinking, as is the tolerance for high propagation delays (t_{pd}) and high output skew $(t_{sk(p)}, t_{sk(p)})$, and $t_{sk(pr)}$ in clock-distribution systems:

 $t_{sk(0)}$ is output-to-output skew in the same device.

 $t_{sk(p)}$ is the difference between the low-to-high and high-to-low transition for a given output terminal:

 $t_{sk(p)} = |t_{PHL} - t_{PLH}|$

 $t_{sk(pr)}/t_{sk(pv)}$ is process skew or part-to-part skew and is a measure of the difference between the minimum low-to-high or high-to-low transition and the maximum high-to-low or low-to-high transition on the same terminal of two different clock drivers under the same operating conditions:

 $t_{sk(pv)} = |\min t_{pd} LH (device 1) - \max t_{pd} HL (device 2)|$

Some manufacturers specify this parameter as:

 $t_{sk(pv)} = |\min t_{pd} LH (device 1) - \max t_{pd} LH (device 2)|$

This is a less-stringent specification.

Table 1. Clock-Driver Timing Requirements

	SYSTEM CLOCK				
	50 MHz 66 MHz 100 MH				
Clock cycle time, t _C †	20 ns	15 ns	10 ns		
Clock pulse duration, t_W [‡]	10 ns	7.5 ns	5 ns		

[†] Clock cycle time ≥ 1/system clock frequency

‡ Assumes a 50% duty cycle

These timing requirements imply that the t_{PLH} and t_{PHL} through the clock buffer and the maximum allowable output skews $t_{sk(0)}$ and $t_{sk(pr)}$ in a given system need to be less than or equal to the clock-pulse duration to not violate system timing specifications:

 $|t_{PLH} + t_{PHL} + t_{sk(o)} + t_{sk(pr)}|$

Maximum allowable $t_{sk(o)}$ for a 50% duty-cycle clock system is 10% of the clock cycle time. This is an estimate.

None of the very fastest gate- and buffer-based clock-distribution devices can meet this timing. A system designer must therefore turn to a PLL-based clock driver as shown in Figure 1.




Figure 1. Block Diagram of a Clock Generator Based on a Charge-Pump PLL

The beauty of phase-lock loops is that they receive an input signal, compare this to the feedback of their internal clock generated by a voltage-controlled oscillator (VCO), and adjust the VCO by way of the charge pump to match the new input frequency and synchronize the internal and external clocks.

In Figure 1, the analog VCO is either a ring-oscillator type or a multivibrator type. The VCO can also be designed using a multistage tapped delay line that is calibrated to a precise delay per stage (a digital approach). The charge-pump design has various approaches using inverters, switches, and a passive RC low-pass filter. The phase detector is the second most important element (see Figure 2). The input from the external clock enters the phase detector, which is a set of balancing buffers and highly balanced D-type flip-flops. The phase detector must always be active. This clock input is compared to the feedback input D from the VCO.




Figure 2. Phase-Detector Block

If the D input to the flip-flop is high before the rising edge of the clock, then D is phase advanced, the voltage to the VCO is reduced via the charge pump, and the internal clock is slowed.

If the D input to the flip-flop is low before the rising edge of the clock, then D is phase retarded and the voltage to the VCO is increased through the charge pump to speed up the VCO.

This process is repeated with every external input-clock pulse so that the feedback clock and the external clock are synchronized; the circuit then locks onto itself within a narrow frequency band. If the input clock slightly varies (within that frequency band), the PLL frequency does not vary. This narrow frequency band is known as the *dead zone* of the phase detector. Within this zone, the feedback clock and the external clock are so close in phase that there are no correction pulses out of the phase-detector circuit. Once the phase drifts out of this frequency band, the phase detector starts correcting again.

Circuit designers have tried to design nondead zone phase detectors such that the phase detector is always active and correcting. This, however, is very difficult to implement due to t_{jitter} , an important specification that results from the phase-detector circuit and noise in the VCO:

 t_{iitter} of the phase detector = dead zone + correction pulse

The phase detector must be very accurate and balanced to reduce the dead zone and keep the correction pulses small. The design result is a more analog than digital implementation.

The phase-lock loop locks in a very short time (less than 50 ms). In fact, after lock, many PLL-based clock drivers are termed *zero delay*. The reality is that most have a t_{pd} of ± 1 ns from the input frequencies. Comparing this to the 3- to 12-ns t_{pd} of other gate-based or divider clock drivers, there is a great advantage to a high-performance system designer in using a PLL-based clock driver.

Another feature of a PLL is the skew control of the device. Since the input signal is locked onto and regenerated at the output of the device, the variation of the signal from output to output is no longer a function of the chip layout and process as it is in gate- and flip-flop-based devices. PLL designs achieve maximum output skew $[t_{sk(or)}]$ of 500 ps or less and process skew $[t_{sk(or)}]$ of < 1 ns; very important features from the designer's point of view.

Two other aspects of a PLL design allow for additional functionality. One of these is external feedback (not all PLL devices have this). This allows a designer to use an external gate- or flip-flop-based clock driver to drive multiple loads off of one PLL output. The PLL output drives the input of the external clock driver and, by feeding one output of that external buffer back into the PLL-based clock driver through the feedback terminal, one can synchronize the remaining PLL outputs with the remaining external buffer outputs and the input clock to the PLL-based clock driver. The other aspect is output jitter (t_{jitter}). Jitter occurs when a signal deviates in phase or frequency from that of an ideal clock. This shows up as noise on the outputs of the device. When a PLL locks into the input frequency, there is a limited variation of that signal at the outputs. This provides for good, low t_{jitter} specifications both on individual outputs and the entire device.

Multiple-board systems derive a huge benefit from this feature. A designer can use a master PLL based on a motherboard and synchronize the other boards in the system by driving the oscillator signal through the master PLL and out through the backplane, than recovering it on each of the boards via a PLL-based clock driver on each of the system boards. This works best because the master PLL has the lowest signal loss/output skew and can have high-drive outputs. Each system board is then synchronized to the master clock, and each board individually drives the clock via its own clock driver. This application also works best when the oscillator signal is divided down, driven across the backplane, and multiplied back up through the clock recovery PLLs to the system operating frequency desired across all of the boards. By reducing the clock frequency driven across the backplane, the level of extraneous noise in the signal is also reduced.

The main drawback to the PLL-based clock driver is cost. Due to the complexity of the circuitry and speeds at which the VCO needs to run, PLLs are expensive. In general, a PLL-based clock driver costs two to five times the price of a gate-based clock driver. This price is based upon the value of the product. If the accuracy and speed of the PLL is not needed, other solutions can be used.

Other disadvantages of PLLs are:

- 1. They are inherently very noise sensitive.
- 2. They are untestable by the end user, but can have the VCO bypassed in a system to allow examination of other parts of the device circuitry (mainly inputs) during debug stages of board-level design.
- 3. Some PLLs can require expensive, high-quality external components to implement the loop-filter design.
- The external loop filter may have to be modified from part to part due to processing variations in a vendor's PLL silicon.
- 5. t_{jitter} can also occur due to substrate conditions. Isolation of key components such as the VCO and charge pump from the outputs and on-chip digital circuitry can reduce t_{jitter} . t_{jitter} is also increased if an external feedback terminal is implemented in the design along with the reference clock terminal. If the feedback terminals is tied to a separate V_{CC} and ground from the analog circuitry, it can increase jitter via shifting rail and ground levels between the feedback and the analog VCO and reference input. This can be combatted by tying the feedback terminals/clock input/VCO/charge pump to the same V_{CC} and ground.

Texas Instruments has developed a group of three low-voltage, high-performance, PLL-based clock drivers. These devices are targeted at the high-performance (50 MHz-100 MHz), 3.3-V power-supply markets for RISC processors, Intel Pentium[™] microprocessors, and synchronous DRAMs.

Each of these markets require multiple outputs, twelve on each device, and a way to configure the device outputs to be one half the input frequency, two times the input frequency, and the same frequency at the input frequency. Some of the devices also incorporate dampening resistors on the outputs to reduce reflections caused by transmission-line effects and increase the integrity of the signal at the load.

The TI devices incorporate a five-stage ring oscillator VCO, and internal loop filter, and an external feedback terminal (which allows for doubling the input-clock frequency at the outputs). The VCO, charge pump, reference-clock input, and feedback terminal are all tied to the same V_{CC} and GND and fully isolated from the remaining on-chip logic and outputs of the device.

This design is inherently stable and exhibits low t_{jitter} on each of its outputs. Measured t_{jitter} in spice simulation is 48 ps or less with a typical number of 23 ps.

The CDC2582, CDC2586, and CDC586 are very competitive solutions for the telecommunications, workstation, and PC-equipment clock distribution requirements.

Acknowledgements

Tim Ten Eyck for suggestions and design work. Brett Clark for his dedicated lab work. Craig Spurlin for his design work.

References

Jeong, Deog-Kyoon, Gaetano Borriello, David Hodges, and Randy Katz, "Design of PLL Based Clock Generation Circuits," <u>IEEE Journal of Solid-State Circuits</u>, Vol. 22, No. 2, April 1987.

Manasce, Victor, and Steve Sadler, "A Fully Digital Phase Locked Loop," Bell Northern Research.

Young, Ian, Jeffrey Greason, and Ken Wong, "A PLL Clock Generator With 5 to 110 MHz of Lock Range for Microprocessors," IEEE Journal of Solid-State Circuits, Vol. 27, No. 11, November 1992.

Minimizing Output Skew Using Ganged Outputs

Brett Clark Advanced System Logic – Semiconductor Group



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1994, Texas Instruments Incorporated

Contents *Title*

Introduction	-25
Skew Definitions	⊢25
Ganged Outputs	⊢25
Performance Evaluation	⊢25
Reliability	-29
Applications	-29

List of Illustrations

Figure	Title	Page
1	Graphics Plot CDC209 V _{OH} /I _{OH} Curves	4-26
2	Graphics Plot CDC209 V _{OL} /I _{OL} Curves	4–26
3	CDC209 Ganged Outputs	427
4	CDC209 T _{PLH} vs C _{LOAD}	4–27
5	CDC209 T _{PHL} vs C _{LOAD}	4-28
6	CDC209 Output Waveforms	4–28
7	Test Circuit	4–29



Introduction

The purpose of this application report is to help designers use existing clock-driver products to drive large loads and maintain a minimum amount of skew between outputs of the device. The emphasis of this report will be on using parallel, or ganged, outputs to drive loads.

Skew Definitions

Output Skew - tsk(o)

Output skew is defined as the difference in propagation delay of the fastest and slowest paths on a single device that originate at either a single input or multiple simultaneously switched inputs. This parameter is useful when considering the distribution of a clock signal to multiple targets.

Pulse Skew - tsk(p)

Pulse skew is defined as the difference between the propagation delay times t_{PLH} and t_{PHL} on the same pin at identical operating conditions. This parameter is useful when considering the output duty cycle characteristics of a device.

Process Skew - t_{sk(pr)}

Process skew is defined as the difference between propagation delay times on any two samples of an integrated circuit at identical operating conditions. This parameter addresses the difference in propagation delay times due to process variations.

Board Skew

Board skew is introduced into the clock system by unequal trace lengths and loads. It is independent of the skew generated by the clock driver. It is important to keep line lengths equal to minimize board skew.

When measuring propagation delays to determine the parameters $t_{sk(o)}$, $t_{sk(p)}$, and $t_{sk(pr)}$, the device(s) must be tested under identical operating conditions such as temperature, power supply voltage (V_{CC}), output loading, and input edge rates.

Ganged Outputs

As system frequencies increase, the need to minimize skews of clock drivers becomes critical to overall system performance. Existing non-PLL-based clock driver products deliver guaranteed output skews ($t_{sk(0)}$) in the 500-ps to 1-ns range. It is possible to use these low-skew clock drivers in a way that eliminates the output skew of the device. This can be achieved by using parallel, or ganged, outputs. Two or more outputs ganged (connected to a single transmission line) create a single clock source for all the target devices. Output skew of the clock driver is eliminated, and the drive capability is increased.

Performance Evaluation

To evaluate the impact of connecting all the outputs of a device to a single transmission line, a test board with traces of equal length to and from the inputs and outputs of the device was constructed. Using traces of equal length prevents board skew from being introduced into the system.

Various tests were performed on the CDC209 and CDC208 to evaluate their changes in performance when one output was used to drive a load versus four or eight ganged outputs. The dc-drive capability increases as more outputs are used to drive the load. Figures 1 and 2 show V_{OH}/I_{OH} and V_{OL}/I_{OL} curves displaying the difference between one, four, and eight outputs.




Figure 1




Figure 2

Figure 3 shows the difference in supply current versus operating frequency for four and eight ganged outputs.




Figure 3

Figures 4 and 5 show the difference in tpLH and tpHL versus capacitive loading for one, four, and eight ganged outputs.




Figure 4




Figure 5

Figure 6 shows the difference in output waveforms of a CDC209 for one, four, and eight ganged outputs driving a 470-pF load in parallel with 500 Ω .





Figure 6. CDC209 Output Waveforms

Reliability

A life test of 1000 hours was also performed on 52 devices using the circuit shown in Figure 7. No failures were observed.






Figure 7. Test Circuit

Applications

One application for ganged outputs is a backplane or bus on a motherboard. A backplane usually requires a single system clock capable of driving multiple plug-in boards. Ganged outputs are very effective at driving capacitive loads distributed along a single transmission line.

Great care must be taken when connecting more than one output to a single transmission line. The length and impedance of the transmission lines from each output to the point of intersection must be matched. The same attention must be given to the input traces if the outputs are driven from multiple inputs. If the lengths and impedances are not matched, a shelf may be visible in the output waveform.

4–30

EMI Prevention in Clock-Distribution Circuits

Song Song Cho Texas Instruments Incorporated – Japan



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1994, Texas Instruments Incorporated

Title	Page
Introduction	
Higher Harmonic Components of Digital Waveforms	
Transmission Line and Radiated Emissions The Antenna Effect Spectrum Analyzer Results Effects of Impedance Matching	
Summary of Methods for EMI Prevention Characteristic Impedance of the Transmission Line PCB Shielding Effects Impedance Matching	
Conclusion	

Contents

List of Illustrations

Figure	Title	Page
1	Triangle Wave	4–35
2	Spectrum Envelope for Triangle Wave of Figure 1	4–35
3	Square Wave	436
4	Spectrum Envelope for Square Wave Shown in Figure 3	4–36
5	Square Wave, Duty Cycle = 50%	4–37
6	Spectrum Envelope for Square Wave Shown in Figure 5	4–37
7	Square Wave, Duty Cycle = 50%	4–37
8	Spectrum Envelope for Square Wave Shown in Figure 7	4–37
9	Transmission Line With a Driver and a Receiver	4–38
10	Transmission Line With a Termination Resistor Value Less than Z_0	4–39
11	Impedance Matching Through a Pulldown Resistor	4-40
12	Impedance Matching Through Parallel Resistors (Thevenin's Termination)	4–40
13	Impedance Matching Through a Damping Resistor	4-40
14	Antenna Effect of Transmission Lines	4-41
15	Block Diagram of Test Setup for Measuring Radiated Emissions	4–41
16	Emission Level vs Frequency	4–42
17	Test Setup With Unterminated Transmission Lines	4–43
18	Test Setup With 56- Ω Damping Resistor Terminations	4–43
19	EMI Evaluation Results (Device Under Test = CDC208)	4–44
20	EMI Evaluation Results (Device Under Test = CDC204)	4-45
21	EMI Evaluation Results (Device Under Test = ABT240)	4–45
22	EMI Evaluation Results (Device Under Test = CDC303)	4-46

4-34

Introduction

Although the importance of electromagnetic interference (EMI) has been recognized, most system designers have tended to handle the problem by shielding via metal cabinets or through RC networks to limit the rise and fall times of digital pulse waveforms. These design practices were motivated by 1) a lack of EMI-prevention design rules and by 2) designers' tendencies to prioritize apparent system performance only to have that performance subsequently degraded through the later addition to the system of EMI-prevention devices such as metal chassis or RC networks.

With the current trend towards lighter, more compact personal computers and engineering workstations, system designers can no longer rely upon after-the-fact EMI shielding techniques; rather, they must learn to build in EMI protection at the design stage. This application report discusses EMI protection for a clock distributor, an application characterized by multiple simultaneously switching bits and relatively long transmission lines.


Higher-Harmonic Components of Digital Waveforms

In general, the decay rate of a Fourier-spectrum envelope is greater for a waveform with slow rise and fall times than for a waveform with fast rise and fall times. Figures 1 and 2 show a triangular waveform and its spectrum envelope. The 12 dB/octave decay rate shown in Figure 2 means that if two x-axis values of 1X frequency and 2X frequency are considered, the corresponding y-axis values are 1X and 1/4X amplitude, respectively.



Time

Figure 1. Triangle Wave





4-35

Figures 3 and 4 show an ideal square waveform (0-ns rise and fall times) and its spectrum envelope. Comparing 1X frequency and 2X frequency x-axis values, the corresponding y-axis values are 1X and 1/2X, respectively.




Figure 4. Spectrum Envelope for Square Wave Shown in Figure 3

By comparing Figures 1 and 2 with Figures 3 and 4, it is evident that the ideal square wave, with its sharp discontinuities (0-ns rise and fall times), contains many more higher harmonics than does the triangle wave. Hence, an electronic circuit stimulated by an ideal square wave would require employment of more EMI-protection design techniques than a circuit stimulated by a triangle wave of the form shown in Figure 1.

In real digital-circuit applications, square waves are not ideal but instead have finite rise and fall times. Although the decay rate of the spectrum envelope for a real square wave will be greater than the 6 dB/octave rate of the ideal square-wave spectrum envelope, its decay rate will still be small enough to cause EMI problems. The spectrum-envelope decay rate for a square wave is also dependent on its pulse duration, as shorter pulse durations equate to frequency spectra exhibiting higher amplitudes at higher frequencies. In comparing Figures 5 and 6 (time and frequency plots for a 50% duty-cycle square wave) with Figures 7 and 8 (time and frequency plots for a less-than-50% duty-cycle square wave), the following may be observed:

- The amplitude-vs-frequency plot remains flat up to a frequency equal to the inverse of the pulse duration, or $1/t_w$. This first node in the frequency plot occurs at a higher frequency for the less-than-50% duty-cycle waveform than for the 50% duty-cycle waveform.
- Beyond this first node in the frequency plot, both frequency plots have spectrum envelopes that decay at the 6 dB/octave rate.




Figure 5. Square Wave, Duty Cycle = 50%




Figure 6. Spectrum Envelope for Square Wave Shown in Figure 5




Figure 7. Square Wave, Duty Cycle < 50%





Figure 8. Spectrum Envelope for Square Wave Shown in Figure 7


Transmission Line and Radiated Emissions

The transmission lines connected to clock drivers or bus drivers are often relatively long. When transient currents flow on such transmission lines, the transmission lines act as efficient antennae, radiating high-frequency electromagnetic waves. If such a transmission line is unterminated, its radiated spectrum shows maximum peak voltage.

In the transmission line shown in Figure 9, the input impedance of the receiver is high $(10 \, k\Omega \text{ to } 100 \, k\Omega)$ relative to the transmission-line characteristic impedance (Z_0) . The transmission-line input impedance versus length can be represented by a cotangent function. For a particular signal frequency, the transmission-line input impedance is at a minimum when the transmission-line length is an odd multiple of 1/4 of the wavelength of the signal. When the frequency spectrum of the output waveform of the driver shown in Figure 9 contains such frequency components, current through the transmission line and radiated emissions from the transmission line are maximized.









(b) PLOT OF TRANSMISSION-LINE INPUT IMPEDANCE VERSUS LENGTH

Figure 9. Transmission Line With a Driver and a Receiver

On the other hand, if the transmission line is terminated with less impedance than the transmission-line characteristic impedance (Z_0) (see Figure 10), the transmission-line input impedance versus length can be represented by a tangent function. For a particular signal frequency, the transmission-line input impedance is minimized when the transmission-line length is an integer multiple of 1/2 of the wavelength of the signal. Radiated emissions are maximized at these frequencies.



(a) MODEL OF TRANSMISSION LINE SHOWING TERMINATION RESISTOR R < $Z_{\mbox{\scriptsize O}}$



(b) PLOT OF TRANSMISSION-LINE INPUT IMPEDANCE VERSUS LENGTH

Figure 10. Transmission Line With a Termination Resistor Value Less Than Z_0

In summary, impedance mismatching causes a maximum current flow on the transmission line, thus maximizing radiated emissions. It is obviously desirable to assure impedance matching to minimize radiated emissions. There are two basic methods of assuring impedance matching: 1) termination at a line end point, and 2) termination at a line start point.

Terminating the end of a transmission line can be done either by use of a pulldown resistor (see Figure 11) or through parallel resistors (the so-called Thevenin's termination; see Figure 12). Termination at a transmission-line start point is done via a damping resistor (see Figure 13).




Figure 11. Impedance Matching Through a Pulldown Resistor




Figure 12. Impedance Matching Through Parallel Resistors (Thevenin's Termination)




Figure 13. Impedance Matching Through a Damping Resistor

For a clock-distribution circuit, in which transmission is restricted to a single direction, termination at the transmission-line start point (i.e., through a damping resistor) is recommended as this approach minimizes power consumption (albeit at the cost of a slight increase in the clock signal rise and fall times). In contrast, a Thevenin (end-of-transmission-line) termination is recommended for bus interface circuits wherein bidirectional signal flow is assumed.

The Antenna Effect

When relatively long transmission lines have a high characteristic impedance, they tend to mimic antennae, both receiving and radiating noise easily, so it is desirable to design transmission lines with as low a characteristic impedance as possible. When a multilayered printed-circuit board (PCB) is used, transmission lines can be laid out on an intermediate layer; the shielding effects of the V_{CC} and GND planes of the PCB will then suppress vertically polarized waves.




Figure 14. Antenna Effect of Transmission Lines

Spectrum Analyzer Results

Data from the test setup shown in Figure 15 was examined via a spectrum analyzer to determine which element of the test setup was most critical relative to radiated emissions (the oscillator, the shielded line, the driver, the transmission lines, or the receiver) and to observe the effects of line terminations. The data as plotted in Figure 16 showed that the oscillator exhibits a maximum value of $47dB\mu V/m$ at 150 MHz and that the oscillator has high shielding capability. Table 1 gives the mean and maximum values for the four plots in Figure 16. It is clear from Figure 16 that the transmission line is the most significant contributor to radiated emissions.





Figure 15. Block Diagram of Test Setup for Measuring Radiated Emissions

	MEAN	MAX
A	33	47
в	38	54
С	49	68
D	67	93
Units:	dBuV/m	

Table 1. Comparison of Radiated Emissions

Driver: CDC208

Receiver: CDC204



A = Oscillator

B = Oscillator + Shielded Line

C = Oscillator + Shielded Line + Driver

D = Oscillator + Shielded Line + Driver + Transmission Line + Receiver

Figure 16

Effects of Impedance Matching

Practically speaking, impedance matching is the easiest way to minimize radiated emissions. Figures 17 and 18 show test setups (transmitter = CDC208; receiver = CDC204) with unterminated transmission lines and with transmission lines terminated with 56- Ω damping resistors, respectively. The oscilloscope display for the transmitted waveform from the test setup of Figure 17 showed significant overshoot and undershoot due to signal reflections, and a spectrum analyzer showed a maximum value of 90 dB μ V/m. In contrast, the transmitted waveform from the test setup of Figure 18 showed no overshoot and undershoot, and the amplitudes of higher-harmonic components were reduced.




Figure 17. Test Setup With Unterminated Transmission Lines




Figure 18. Test Setup With 56-Ω Damping-Resistor Terminations

Similar analyses were made using CDC204/CDC204 and ABT240/ABT240 transmitter/receiver pairs. The results for all three transmitter/receiver pairs for unterminated transmission lines are summarized in Table 2.

INTERFACE	MIN	MAX
CDC208-CDC204	8.8	17
CDC204-CDC204	4.9	9.2
ABT240-ABT240	7.3	13

Table 2

NOTE: MIN and MAX values at higher harmonics

In the case of transmission lines terminated with 56- Ω damping resistors, the data values in Table 2 could be expected to improve by 5 to 9 dB μ V/m (means) and 9 to 17 dB μ V/m (maximums).

Figures 19 through 22 show EMI evaluation results for CDC208, CDC204, ABT240, and CDC303 devices in both unterminated and damping-resistor-terminated configurations. The x-axis (frequency) values in these figures are odd higher harmonics for the given transmission lines. The radiated emission values in these figures are relatively high for the following reasons:

- The transmission lines were up to 500 mm in length.
- The transmission lines were laid out on a surface layer of the PCB.
- The PCBs were not shielded by metal cabinets.

Figures 19 through 22 clearly show that when signal reflections are controlled by impedance matching, the radiated emissions are reduced.







Figure 19. EMI Evaluation Results (Device Under Test = CDC208)












Figure 22. EMI Evaluation Results (Device Under Test = CDC303)

Summary of Methods for EMI Prevention

Characteristic Impedance of the Transmission Line

A transmission line should be designed with as low a characteristic impedance as possible to reduce the antenna effect. Long transmission lines such as those in clock-driver or bus-interface circuits should be laid out in intermediate PCB layers rather than surface layers (the characteristic impedance of intermediate-layer lines is on the order of 50 Ω , while surface-layer lines have 75- Ω characteristic impedances).

PCB Shielding Effects


Laying out transmission lines between PCB V_{CC} and GND planes both reduces their characteristic impedance and reduces horizontal polarization through shielding by PCB copper planes. The metal stiffeners at the PCB edges also shield against horizontal polarization.

Impedance Matching

Radiated emissions are high when transmitted signals exhibit overshoot, undershoot, and ringing. Careful impedance matching must be maintained between drivers and transmission lines and between transmission lines and receivers to minimize these effects. For clock-distribution circuits, use of 10- Ω damping resistors between the drivers and transmission lines or pulldown resistors, Thevenin's terminations, or clamp diodes between the transmission lines and receiver inputs is recommended.

Conclusion

As the data in this application report shows, unsuitable transmission-line terminations both contribute to radiated emissions and cause signal distortion. The evaluations described in this report seek not to measure exact values of radiated emissions but rather to demonstrate the effectiveness of impedance matching for reducing both radiated emissions and signal distortion.



5-2

Analysis of Clock-Driver Circuit Output Drive Capability and Incident-Wave Switching

The recommended I_{OH} and I_{OL} are -48 mA and 48 mA, respectively, for many CDC devices. However, these devices are capable of driving beyond these limits, an important factor when considering switching a low-impedance load on the incident wave.

Incident-wave switching ensures that for a given transition (either high-to-low or loW-to-high) the output will reach a valid level on the initial wavefront (i.e., does not require reflections). Figure 1 shows the possible problems a designer can encounter when a device does not switch on the incident wave. A shelf below $V_{IL(max)}$ on signal A causeS the propagation delay of the signal to slow by the amount of time it takes for the signal to reach the end-of-line receiver and reflect back. This effect can increase the board skew of a clock tree (e.g., when loads on a given output switch on the incident wave). Signal B shows the case where there is a shelf in the threshold region. When this phenomenon occurs, the input to the receiver is in an unknown state which could cause several problems associated with slow input edges such as output oscillations. Signal C is an example of incident-wave switching. This signal will not cause problems or increase the propagation delay because the shelf occurs after the necessary V_{IH} level has been attained.




Figure 1. Reflected Wave Switching

The I_{OH} and I_{OL} curves for typical CDC outputs are shown in Figures 2 through 23. The recommended operating I_{OH} and I_{OL} can be found on the individual CDC data sheets.

Worst-case incident-wave switching analysis can be performed for the CDC341 using the data sheet specifications. For a low-to-high transition ($V_{OH} = 2 V @ I_{OH} = -48 mA$), the CDC341 can meet a $V_{IH(min)}$ requirement of 2 V @ IOH = -48 mA, providing incident-wave switching for loads as heavy as 37.5 Ω (Equation 1).

$$Z_{LH} = \frac{V_{OLq} - V_{IH(min)}}{I_{OH}} = \frac{0.2 \ V - 2 \ V}{-48 \ mA} = 37.5 \ \Omega$$
(1)

For a high-to-low transition ($V_{OL} = 0.5 V @ I_{OL} = 48 \text{ mA}$), the device can meet a $V_{IL(min)}$ requirement of 0.8 V @ $I_{OH} = 48 \text{ mA}$, providing incident-wave switching for loads as heavy as 60 Ω (Equation 2).

$$Z_{HL} = \frac{V_{OHq} - V_{IL(max)}}{I_{OL}} = \frac{3.7 \ V - 0.8 \ V}{48 \ mA} = 60 \ \Omega$$
(2)

Using typical V_{OH} and V_{OL} values along with data points from the curves, it can be shown that the CDC341 can be used to switch greater loads. From the CDC341 curves of Figures 16 and 17, an analysis can be performed to determine the load capability for the CDC341 (Equations 3 and 4).

For a low-to-high transition ($V_{OH} = 2.7 \text{ V} @ I_{OH} = -96 \text{ mA}$):

$$Z_{LH} = \frac{V_{OLq} - V_{OH}}{I_{OH}} = \frac{0.2 \ V - 2.7 \ V}{-96 \ mA} = 26 \ \Omega$$
(3)

For a high-to-low transition ($V_{OL} = 0.4 \text{ V} @ I_{OL} = 96 \text{ mA}$):

$$Z_{HL} = \frac{V_{OHq} - V_{OL}}{I_{OL}} = \frac{3.7 \ V - 0.4 \ V}{96 \ mA} = 34 \ \Omega$$
(4)




Figure 2





Figure 3

5-4








Figure 5




Figure 6






Figure 7










Figure 11




Figure 12




Figure 13




Figure 14




Figure 15




Figure 16






Figure 17










Figure 21




Figure 23

General Information	1
5-V Clock-Distribution Data Sheets	2
3.3-V Clock-Distribution Data Sheets	3
Application Notes	4
Supplemental Technical Information	5
Mechanical Data	6

Contents

	Page
Ordering Instructions	6–3
Mechanical Data	65

Electrical characteristics presented in this data book, unless otherwise noted, apply for the circuit type(s) listed in the page heading regardless of package. The availability of a circuit function in a particular package is denoted by an alphabetical reference above the pin-connection diagram(s). These alphabetical references refer to mechanical outline drawings shown in this section.

Factory orders for circuits described in this data book should include a four-part type number as explained in the following example.

	EXAMPLE:	SN	CDC208	DW
Prefix				/
MUST CONTAIN TWO TO FOUR LETTERS				
SN = Standard prefix				
SNJ = MIL-STD-883 processed and screened per JEDEC Standard 101				
		/		
Unique Circuit Description		/		
MUST CONTAIN SIX TO NINE CHARACTERS		/	/	
Examples: CDC204				
CDC329A				
CDC2582		/		
Package	/	, ,		
MUST CONTAIN ONE TO THREE LETTERS				
D, DW = plastic small-outline package DB = plastic shrink small-outline package				

FN = plastic J-leaded chip carrier

N, NT = dual-in-line package

PBG = plastic quad flatpack

PW = plastic small-outline package


(from pin-connection diagram on individual data sheet)



D/R-PDSO-G**

PLASTIC NARROW-BODY SMALL-OUTLINE PACKAGE

16 PIN SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. Leads are within 0.005 (0,127) radius of true postion at maximum material condition.
- D. Body dimensions do not include mold flash or protrusion.
- E. Mold protrusion shall not exceed 0.006 (0,15).



DB/R-PDSO-G**

PLASTIC SMALL-OUTLINE PACKAGE


16 PIN SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Leads are within 0,127 radius of true position at maximum material condition.
- D. Body dimensions do not include mold flash or protrusion.
- E. Mold protrusion shall not exceed 0.006 (0,15).





PLASTIC WIDE-BODY SMALL-OUTLINE PACKAGE

20 A PINS* Π A H П П H A A A 16 20 24 28 DIM 0.400 0.500 0.600 0.700 0.419 (10,65) A MIN (10,16) (12,70) (15,24) (17,78) 0.400 (10,15) 0.410 0.510 0.610 0.710 0.299 (7,59) A MAX (12,95) (10,41) (15,49) (18,03) 0.293 (7,45) О Н HHH Н Н Н Н Н Н 10 1 0.364 (9,24) 0.104 (2,65) Seating Plane 0.338 (8,58) 0.093 (2,35) ☐ 0.004 (0,10) 0.012 (0,30) 0.012 (0,30) 0.004 (0,10) 0.020 (0,51) 0°-8° 0.009 (0,23) 0.050 (1,27) 0.016 (0,40) 0.014 (0,35) 0.050 (1,27) (see Note C) 4040000/A-10/93


NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Leads are within 0.005 (0,127) radius of true postion at maximum material condition.
- D. Body dimensions do not include mold flash or protrusion.
- E. Mold protrusion shall not exceed 0.006 (0,15).





PLASTIC J-LEADED CHIP CARRIER




NOTES: A. All linear dimensions are in inches (millimeters).


B. This drawing is subject to change without notice.

C. Falls within JEDEC MO-047.





N/R-PDIP-T**



NOTES: A. All linear dimensions are in inches (millimeters).


B. This drawing is subject to change without notice.

C. Each lead centerline is located within 0.010 (0,254) of its true longitudinal position.



NT/R-PDIP-T** 24 PIN SHOWN

PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


C. Each lead centerline is located within 0.010 (0,254) of its true longitudinal position.

- D. This dimension does not apply for solder-dipped leads.
- E. For solder-dipped leads, dipping area of the leads extends from the lead tip to at least 0.020 (0,51) above seating plane.





PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Falls within JEDEC MO-136



PW/R-PDSO-G**


PLASTIC SMALL-OUTLINE PACKAGE


0,60

0,40

4040064/A-07/93

8-PIN SHOWN





- NOTES: D. All linear dimensions are in millimeters.
 - E. This drawing is subject to change without notice. F. Drawing source: SCJ Package Handbook, 1990

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

NOTES

TI Worldwide Sales Offices

ALABAMA: Huntsville: 4970 Corporate Drive, NW Suite 125H, Huntsville, AL 35805-6230, (205) 430-0114.

ARIZONA: Phoenix: 2525 E. Camelback, Suite 500, Phoenix, AZ 85016, (602) 224-7800. CALIFORNIA: Irvine: 1920 Main Street, CALIFORNIA: Irvine: 1920 Main Street, Suite 900, Irvine, CA 92714, (714) 660-1200; San Diego: 5625 Ruffin Road, Suite 100, San Jose; CA 92123, (619) 278-9600; San Jose: 2825 North First Street, Suite 200, San Jose; CA 95134, (408) 894-9000; Woodland Hillis; CA 91367, (818) 704-8100. COLORADC: Aurora: 1400 S. Potomac Street, Suite 101, Aurora, CO 80012, (303) 368-8000. CONNECTICUT: Wallingtord: 1062 Barnes

CONNECTICUT: Wallingford: 1062 Barnes Industrial Park Road, Suite 303, Wallingford, CT 06492, (203) 265-3807.

FLORIDA: Orlando: 370 S. North Lake Boulevard, Suite 1008, Altamonte Springs, FL 32701, (407) 260-2116;

(407) 260-2116; Fort Lauderdaie: Hillsboro Center, Suite 110, 600 W. Hillsboro Boulevard, Deerfield Beach, FL 33441, (305) 425-7820; Tampa: 4803 George Road, Suite 390, Tampa, FL 33634-6234, (813) 882-0017.

GEORGIA: Atlanta: 5515 Spalding Drive, Norcross, GA 30092-2560, (404) 662-7967. ILLINOIS: Arlington Heights: 515 West Algonquin, Arlington Heights, IL 60005, (708) 640-2925.

INDIANA: Indianapolis: 550 Congressional Drive, Suite 100, Carmel, IN 46032, (317) 573-6400; Fort Wayne: 103 Aliport North Office Park, Fort Wayne, IN 46825, (219) 489-3860.

KANSAS: Kansas City: 7300 College Boulevard, Lighton Plaza, Suite 150, Overland Park, KS 66210, (913) 451-4511.

MARYLAND: Columbia: 8815 Centre Park Drive, Suite 100, Columbia, MD 21045, (410) 964-2003. MASSACHUSETTS: Boston: Bay Colony

Corporate Center, 950 Winter Street, Suite 2800, Waltham, MA 02154, (617) 895-9100.

MICHIGAN: Detroit: 33737 W. 12 Mile Road, Farmington Hills, MI 48331, (313) 553-1500. MINNESOTA: Minneapolis: 11000 W. 78th Street, Suite 100, Eden Prairie, MN 55344, (612) 828-9300.

NEW JERSEY: Edison: 399 Thornall Street, Edison, NJ 08837-2236, (908) 906-0033.

NEW MEXICO: Albuquerque: 3916 Juan Tabo Place NE, Suite 22, Albuquerque, NM 87111, (505) 345-2555.

NEW YORK: East Syracuse: 5015 Campuswood NEW YORK: East Syracuse: 5015 Campuswooc Drive, East Syracuse, NY 13057, (315) 463-8291; Poughkeepsie: 300 Westage Business Center, Suite 250, Fishkill, NY 12524, (914) 897-2900; Long Island: 48 South Service Road, Suite 100, Melville, NY 11747, (516) 454-6601; Rochester: 2851 Clover Street, Pittsford, NY 14534, (716) 385-6700.

NORTH CAROLINA: Charlotte: 8 Woodlawn Green, Suite 100, Charlotte, NC 28217, (704) 522-5487; Raleigh: Highwoods Tower 1, 3200 Beach Leaf Court, Suite 206, Raleigh, NC 27604, (919) 876-2725.

OHIO: Cleveland: 23775 Commerce Park Road, Beachwood, OH 44122-5875, [216] 765-7528; Dayton: 4035 Colonel Glenn Highway, Suite 310, Beavercreek, OH 45431-1601, (513) 427-6200.

OREGON: Portland: 6700 S.W. 105th Street, Suite 110, Beaverton, OR 97005, (503) 643-6758. Germantown Pike, Suite 200, Plymouth Meeting, PA 19462, (215) 825-9500.

PUERTO RICO: Hato Rey: 615 Mercantil Plaza Building, Suite 505, Hato Rey, PR 00919, (809) 753-8700.

(809) 73-5700. **TEXAS: Austin:** 12501 Research Boulevard, Austin, TX 78759, (512) 250-6769; **Dailas:** 7839 Churchill Way, Dailas, TX 75251, (214) 917-1264; **Houston:** 9301 Southwest Freeway, Commerce Park, Suite 380, Houston, TX 77074, (713) 778-6592; **Midland:** FM 1788 & 1-20, Midland, TX 79711-0448, (915) 561-7137.

UTAH: Sait Lake City: 2180 South 1300 East, Suite 335, Sait Lake City, UT 54106, (801) 466-8973.

WISCONSIN: Milwaukee: 20825 Swenson Drive, Suite 900, Waukesha WI 53186, (414) 798-1001. CanADA: Ottawa: 303 Moodie Drive, Suite 1200, Mallorn Centre, Nepean, Ontario, Canada KZH 9R4, (613) 726-3201; Toronto: 280 Centre Street East, Richmond Hill, Ontario, Canada L4C 181, (416) 884-9181; Montreal: 9460 Trans Coarde Hichway, St. Jewret Orthoga Coardid Canada Highway, St. Laurent, Quebec, Canada H4S 1R7, (514) 335-8392.

MEXICO: Texas Instruments de Mexico S.A. de C.V., Xola 613, Modulo 1-2, Colina del Valle, 03100 Mexico, D.F., 5-639-9740.

AUSTRALIA (& NEW ZEALAND): Texas Instruments Australia Ltd., 6-10 Talavera Road, North Ryde (Sydney), New South Wales, Australia 2,113, 2-878-9000; 14th Floor, 380 Street, Kilda Road, Melbourne, Victoria, Australia 3000, 3-696-1211

BELGIUM: Texas Instruments Belgium S.A./N.V., Avenue Jules Bordetlaan 11, 1140 Brussels, Belgium, (02) 242 30 80.

BRAZIL: Texas Instrumentos Electronicos do Brasil Lida., Av. Eng. Luiz Carlos Berrini, 1461, 11 andar, 04571-903, Sao Paulo, SP, Brazil, 11-535-5133.

DENMARK: Texas Instruments A/S, Borupvang 2D, 2750 Ballerup, Denmark, (44) 68 74 00. FINLAND: Texas Instruments OY, Tekniikantie 12, 02150 Espoo, Finland, (0) 43 54 20 33.

FRANCE: Texas Instruments France, 8-10 Avenue Morane-Saulnier, B.P. 67, 78141 Velizy-Villacoublay Cedex, France, (1) 30 70 10 01.

GERMANY: Texas Instruments Deutschland Germany: lexas instruments Deutschland GmbH., Haggertystraße 1, 85365 Freising, Germany, (08161) 80-0; Kirchhorster Straße 2, 30659 Hannover, Germany, (0511) 90 49 60; Maybachstraße II, 73760 Ostfildern, Germany, (0711) 34 03 0.

HONG KONG: Texas Instruments Hong Kong Ltd., 8th Floor, World Shipping Centre, 7 Canton Road, Kowloon, Hong Kong, 737-0338.

HUNGARY: Texas Instruments Representation. Budaörsi u.50, 3rd floor, 1112 Budapest, Hungary, (1) 269 8310.

INDIA: Texas Instruments India Private Ltd., AL-Aabeeb, 150/1 Infantry Road, Bangalore 560 001, India, (91-80) 226-9007.

IRELAND: Texas Instruments Ireland Ltd., 7/8 Harcourt Street, Dublin 2, Ireland, (01) 475 52 33.

(11) TALY: Texas Instruments Italia S.p.A., Centro Direzionale Colleoni, Palazzo Perseo-Via Paracelso 12, 20041 Agrate Brianza (Mi), Italy, (039) 63 221; Via Castello della Magliana, 38, 00148 Roma, Italy (06) 657 26 51.

JAPAN: Texas instruments Japan Ltd., Aoyama

JAPAN: Texas Instruments Japan Ltd., Aoyama Fuji Building 3-6-12 Kita-Aoyama Minato-ku, Tokyo, Japan 107, 03-498-2111; MS Shibaura, Building 9F, 4-13-23 Shibaura, Minata-ku, Tokyo, Japan 108, 03-769-8700; Nissho-Iwai Building 5F, 2-5-8 Imabashi, Chuou-ku, Osaka, Japan 541, 06-204-1881; Dai-ni Toyota Building Nishi-kan 7F, 4-10-27 Meieki, Nakamura-ku, Nagoya, Japan 450, 052-583-8691; Kanazawa Oyama-cho Dalichi Seimel Building 6F, 3-10 Oyama-cho, Kanazawa-shi, Ishikawa, Japan 920, 0762-23-5471; Matsumoto-Shi, Nagano, Japan 390, 0263-33-1060; Dalichi Olympic Tachikawa Building 6F, 1-25-12, Akebono-cho, Tachikawa-shi, Tokyo, Japan 190, 0425-27-6760; Yokohama Business Park East Tower 10F, 134 Goudo-cho, Hodogaya-ku, Yokohama-shi, Kanagawa, Japan 240, 045-338-1220; Nihon Seimel Kyoto Yasaka Building 5F, 843-2, Higashi Shiokohji-cho, Higashi-iru, Nishinotoh-in, Shiokohji-cho, Higashi-iru, Kumagaya-shi, Saitama, Japan 360, 0485-22-2440; 4262, Aza Takao, Oaza Kawasaki, Hiji-Machi, Hayami-Gun, Oita, Japan 879-15, 0777-31-1557.

KOREA: Texas Instruments Korea Ltd., 28th Floor, Trade Tower, 159-1, Samsung-Dong, Kangnam-ku Seoul, Korea, 2-551-2800.

MALAYSIA: Texas Instruments, Malaysia, SDN. BHD., Lot 36.1 #Box 93, Menara Maybank, 100 Jalan Tun Perak, 50050 Kuala Lumpur, Malaysia, 50-3-230-6001.

NORWAY: Texas Instruments Norge A/S, P.B. 106, Brin Sveien 3, 0513 Oslo 5, Norway, (02) 264 75 70.

PEOPLE'S REPUBLIC OF CHINA: Texas Instruments China Inc., Beijing Representative Office, 7-05 CITIC Building, 19 Janguomenwai Dajie, Beijing, China, 500-2255, Ext. 3750.

PHILIPPINES: Texas Instruments Asia Ltd. Philippines Branch, 14th Floor, Ba-Lepanto Building, 8747 Paseo de Roxas, 1226 Makati, Metro Manila, Philippines, 2-817-6031.

PORTUGAL: Texas Instruments Equipamento Electronico (Portugal) LDA., Eng. Frederico Ulricho, 2650 Moreira Da Maia, 4470 Maia, Portugal (2) 948 10 03.

SINGAPORE (& INDONESIA, THAILAND): Texas Instruments Singapore (PTE) Ltd., 990 Bendemeer Road, Singapore 1233, (65) 390-7100

SPAIN: Texas Instruments España S.A., c/Gobelas 43, 28023, Madrid, Spain, (1) 372 80 51; Parc Technologic Del Valles, 06290 Cerdanyola, Barcelona, Spain, (3) 31 791 80.

SWEDEN: Texas Instruments International Trade Corporation (Sverigefilialen), Box 30, 164 93, Isafjordsgatan 7, Kista, Sweden, (08) 752 58 00.

SWITZERLAND: Texas Instruments Switzerland AG, Riedstrasse 6, CH-8953 Dietikon, Switzerland, (01) 744 2811.

TAIWAN: Texas instruments Taiwan Limited, Taipei Branch, 23th Floor, Sec. 2, Tun Hua S. Road, Taipei 106, Taiwan, Republic of China, (2) 378-6800.

UNITED KINGDOM: Texas Instruments Ltd., Manton Lane, Bedford, England, MK41 7PA, (0234) 270 111.







