INSTRUMENTS

## High-Performance FIFO Memories

Standard and Specialty Memories
From 1-Bit to 36-Bit Widths

## Data Book

General Information ..... 1
Multi-Q ${ }^{\text {m }}$ 18-Bit FIFO ..... 2
3.3-V Low-Powered 18-Bit FIFOs
Telecom Single-Bit FIFOs ..... 4
DSP 36-Bit Clocked FIFOs ..... 5
Internetworking 36-Bit Clocked FIFOs ..... 6
H-B Computing 36-Bit Clocked FIFOs
18-Bit Clocked FIFOs
18-Bit Strobed FIFOs9
9-Bit Clocked/Strobed FIFOs ..... 10
9-Bit Asynchronous FIFOs ..... 11
9-Bit Synchronous FIFOs ..... 12
Reduced-Width FIFOs ..... 13
Application Notes ..... 14
Mechanical Data ..... 15

# High-Performance FIFO Memories Data Book 

## Standard and Specialty Memories From 1-Bit to 36-Bit Widths

## IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

## INTRODUCTION

First-in, first-out (FIFO) memories from Texas Instruments are valuable data-path elements for eliminating bottlenecks and regulating flow. Data transfers in and out of a FIFO memory are independent of one another and allow the device to be the communication medium between two asynchronous systems. Empty and full status flags that prevent underflow and overflow conditions are standard with all devices, and many have prog'ammable almost-full and almost-empty flags to optimize the control of a particular system.
Each advanced FIFO is constructed with a dual-port SRAM, read and write address incrementing logic, and flag circuitry. Rising-edge-triggered clocks are featured on all TI FIFOs, with self-timed reads and writes on memory that allow a large variance of usable pulse widths. The strobed style of FIFO produced by TI writes data to memory on each low-to-high transition of the load-clock (LDCK) input and reads data on each rising edge of the unload-clock (UNCK) input.
Tl's clocked style FIFO can also receive asynchronous clocks for writing and reading data, but the clock inputs are designed to be continuous, with the rising edge affecting data transfers when separate enable signals are asserted. This characteristic allows a seamless interface between the device and other high-speed buses or microprocessors with similar control. The availability of the free-running clock also provides the means to synchronize the full and empty status flags for use as reliable control signals and reduce the amount of external support logic. Each TI clocked FIFO has the empty flag synchronized to the read clock and the full flag synchronized to the write clock with at least two flip-flop stages. Clocked FIFOs produced in advanced CMOS technology can support clock frequencies up to 67 MHz . The SN74ABT7819, produced in advanced BiCMOS technology, is capable of speeds up to 80 MHz . The SN74ABT7819 is also a bidirectional FIFO, with two independent FIFO memories combined on one chip to buffer data in opposite directions.
Memory organization of the FIFOs ranges in depth from 16 words to 2048 words and data bit widths of $1,4,5,8,9,18,32$, and 36 . To accommodate the need of reducing the package area as data widths increase, many TI FIFO memories are offered in thin surface-mount packages. The SSOP and TQFP packages, with $25-\mathrm{mil}, 0.5-\mathrm{mm}$, and $0.4-\mathrm{mm}$ lead pitch, respectively, can reduce the FIFO-dedicated board area by greater than $70 \%$ over PLCC packages.
Texas Instruments continues to offer leading-edge solutions to customers' needs in both packaging technology and device architecture. This is evidenced by the 120-pin TQFP with $16-\mathrm{mm} \times 16-\mathrm{mm}$ area used to house the 32 - and 36 -bit products. With features such as synchronous retransmit, mailbox bypass registers, byte swapping, and bus-width matching, these devices provide a high level of integration in a compact area for applications such as interfacing a digital signal processor (DSP) to a host processor and matching systems with different memory organizations.

## PRODUCT STAGE STATEMENTS

Product stage statements are used on Texas Instruments data sheets to indicate the development stage(s) of the product(s) specified in the data sheets.
If all products specified in a data sheet are at the same development stage, the appropriate statement from the following list is placed in the lower left corner of the first page of the data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.
ADVANCEINFORMATION concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.
If not all products specified in a data sheet are at the PRODUCTION DATA stage, then the first statement below is placed in the lower left corner of the first page of the data sheet. Subsequent pages of the data sheet containing PRODUCT PREVIEW information or ADVANCE INFORMATION are then marked in the lower left-hand corner with the appropriate statement given below:

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

ADVANCEINFORMATION concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

## Contents

Section 1 - General Information ..... 1-1
Alphanumeric Index ..... 1-3
Glossary ..... 1-5
Explanation of Function Tables ..... 1-9
D Flip-Flop and Latch Signal Conventions ..... 1-11
Thermal Information ..... 1-12
Section 2 - Multi-Q ${ }^{\text {M }} 18$-Bit FIFO ..... 2-1
SN74ACT53861
$4096 \times 18$ Clocked Multi-Q First-In, First-Out Memory ..... 2-3
Section 3-3.3-V Low-Powered 18-Bit FIFOs ..... 3-1
SN74ALVC7803, SN74ALVC7805, SN74ALVC7813
$512 \times 18,256 \times 18$, and $64 \times 18$ Clocked First-In, First-Out Memories ..... 3-3
SN74ALVC7804, SN74ALVC7806, SN74ALVC7814
$512 \times 18,256 \times 18$, and $64 \times 18$ Clocked First-In, First-Out Memories ..... 3-17
Section 4 - Telecom Single-Bit FIFOs ..... 4-1
SN74ACT2226, SN74ACT2228
Dual $64 \times 1$ and Dual $256 \times 1$ Clocked First-In, First-Out Memories ..... 4-3
SN74ACT2227, SN74ACT2229
Dual $64 \times 1$ and Dual $256 \times 1$ First-In, First-Out Memories ..... 4-15
Section 5 - DSP 36-Bit Clocked FIFOs ..... 5-1
SN74ACT3631
$512 \times 36$ Clocked First-In, First-Out Memory ..... 5-3
SN74ACT3641
$1024 \times 36$ Clocked First-In, First-Out Memory ..... 5-27
SN74ACT3651
$2048 \times 36$ Clocked First-In, First-Out Memory ..... 5-51
SN74ACT3622
$256 \times 36 \times 2$ Clocked First-In, First-Out Memory ..... 5-75
SN74ACT3638
$512 \times 32 \times 2$ Clocked First-In, First-Out Memory ..... 5-101
SN74ACT3632
$512 \times 36 \times 2$ Clocked First-In, First-Out Memory ..... 5-131
SN74ACT3642
$1024 \times 36 \times 2$ Clocked First-In, First-Out Memory ..... 5-157
Section 6 - Internetworking 36-Bit Clocked FIFOs ..... 6-1
SN74ABT3613
$64 \times 36$ Clocked First-In, First-Out Memory With Bus Matching and Byte Swapping ..... 6-3
SN74ABT3614
$64 \times 36 \times 2$ Clocked First-In, First-Out Memory With Bus Matching and Byte Swapping ..... 6-35
Section 7-H-B Computing 36-Bit Clocked FIFOs ..... 7-1
SN74ABT3611
$64 \times 36$ Clocked First-In, First-Out Memory ..... 7-3
SN74ABT3612
$64 \times 36 \times 2$ Clocked First-In, First-Out Memory ..... 7-29
Section 8 - 18-Bit Clocked FIFOs ..... 8-1
SN74ACT7813
$64 \times 18$ Clocked First-In, First-Out Memory ..... 8-3
SN74ACT7805
$256 \times 18$ Clocked First-In, First-Out Memory ..... 8-17
SN74ACT7803
$512 \times 18$ Clocked First-In, First-Out Memory ..... 8-31
SN74ACT7811
$1024 \times 18$ Clocked First-In, First-Out Memory With 3-State Outputs ..... 8-45
SN74ACT7881
$1024 \times 18$ Clocked First-In, First-Out Memory ..... 8-61
SN74ACT7882
$2048 \times 18$ Clocked First-In, First-Out Memory ..... 8-77
SN74ACT7884
$4096 \times 18$ Clocked First-In, First-Out Memory ..... 8-93
SN74ABT7819
$512 \times 18 \times 2$ Clocked First-In, First-Out Memory ..... 8-109
Section 9-18-Bit Strobed FIFOs ..... 9-1
SN74ACT7814
$64 \times 18$ First-In, First-Out Memory ..... 9-3
SN74ACT7806
$256 \times 18$ First-In, First-Out Memory ..... 9-15
SN74ACT7804
$512 \times 18$ First-In, First-Out Memory ..... 9-27
SN74ACT7802
$1024 \times 18$ First-In, First-Out Memory ..... 9-39
SN74ABT7820
$512 \times 18 \times 2$ First-In, First-Out Memory ..... 9-51
Section 10 - 9-Bit Clocked/Strobed FIFOs ..... 10-1
SN74ACT7807
$2048 \times 9$ Clocked First-In, First-Out Memory ..... 10-3
SN74ACT7808
$2048 \times 9$ First-In, First-Out Memory ..... 10-19
SN74ACT2235
$1024 \times 9 \times 2$ Asynchronous First-In, First-Out Memory ..... 10-33
SN74ACT2236
$1024 \times 9 \times 2$ Asynchronous First-In, First-Out Memory ..... 10-45
SN74ALS2232A
$64 \times 8$ Asynchronous First-In, First-Out Memory ..... 10-57
SN74ALS2233A
$64 \times 9$ Asynchronous First-In, First-Out Memory ..... 10-65
SN74ALS2238
$32 \times 9 \times 2$ Asynchronous Bidirectional First-In, First-Out Memory ..... 10-73
Section 11 - 9-Bit Asynchronous FIFOs ..... 11-1
SN74ACT7200L, SN74ACT7201LA, SN74ACT7202LA $256 \times 9,512 \times 9,1 \mathrm{~K} \times 9$ First-In, First-Out Memories ..... 11-3
SN74ACT7203L, SN74ACT7204L
$2048 \times 9,4096 \times 9$ First-In, First-Out Memories ..... 11-23
Section 12 - 9-Bit Synchronous FIFOs ..... 12-1
SN74ACT72211L, SN74ACT72221L, SN74ACT72231L, SN74ACT72241L $512 \times 9,1024 \times 9,2048 \times 9,4096 \times 9$ Synchronous First-In, First-Out Memories ..... 12-3
Section 13 - Reduced-Width FIFOs ..... 13-1
SN74ALS232B
$16 \times 4$ Asynchronous First-In, First-Out Memory ..... 13-3
SN74S225
$16 \times 5$ Asynchronous First-In, First-Out Memory ..... 13-11
SN74ALS229B
$16 \times 5$ Asynchronous First-In, First-Out Memory ..... 13-21
SN74ALS233B
$16 \times 5$ Asynchronous First-In, First-Out Memory ..... 13-29
SN74ALS234 $64 \times 4$ Asynchronous First-In, First-Out Memory ..... 13-37
SN74ALS236 $64 \times 4$ Asynchronous First-In, First-Out Memory ..... 13-47
SN74ALS235
$64 \times 5$ Asynchronous First-In, First-Out Memory ..... 13-57
Section 14 - Appllcation Notes ..... 14-1
FIFO Solutions for Increasing Clock Rates and Data Widths ..... 14-3
FIFO Surface-Mount Package Information ..... 14-13
FIFO Memories: Fine-Pitch Surface-Mount Manufacturability ..... 14-23
Metastability Performance of Clocked FIFOs ..... 14-33
FIFO Memories: Solution to Reduce FIFO Metastability ..... 14-45
$1 \mathrm{~K} \times 9 \times 2$ Asynchronous FIFOs SN74ACT2235 and SN74ACT2236 ..... 14-51
Section 15 - Mechanical Data ..... 15-1
Ordering Instructions ..... 15-3
DL/R-PDSO-G** ..... 15-5
DV/R-PDSO-G28 ..... 15-6
DW/R-PDSO-G** ..... 15-7
FN/S-PQCC-J** ..... 15-8
N/R-PDIP-T16 ..... 15-9
N/R-PDIP-T24 ..... 15-10
NP/R-PDIP-T28 ..... 15-11
NT/R-PDIP-T24 ..... 15-12
PAG/S-PQFP-G64 ..... 15-13
PCB/S-PQFP-G120 ..... 15-14
PH/R-PQFP-G80 ..... 15-15
PM/S-PQFP-G64 ..... 15-16
PN/S-PQFP-G80 ..... 15-17
PQ/S-PQFP-G100 ..... 15-18
PZ/S-PQFP-G100 ..... 15-19
RJ/R-PQCC-J32 ..... 15-20

## General Information

Multi-Q ${ }^{\text {m }}$ 18-Bit FIFO
3.3-V Low-Powered 18-Sit FIFOs

Telecom Single-Bir FIFOs
DSP 36-Bit Clocked FIFOs
Internetworking 36-Bit Clocked FIFOS
H-B Compuîing 36-Bii Clocked FIFOs
18-Bit Clocked FIFOs
18-Bit Strobed FIFOs
9-Bit Clocked/Strobed FIFOs
9-Bit Asynchronous FIFOs
9-Bit Synchronous FIFOs
Reduced-Width FIFOs
Application Notes
Mechanical Data

## Contents

Page
Alphanumeric Index ..... 1-3
Glossary ..... 1-5
Explanation of Function Tables ..... 1-9
D Flip-Flop and Latch Signal Conventions ..... 1-11
Thermal Information ..... 1-12

| DEVICE | PAGE |
| :---: | :---: |
| SN74ABT3611 | . 7-3 |
| SN74ABT3612 | . 7-29 |
| SN74ABT3613 | .6-3 |
| SN74ABT3614 | . 6-35 |
| SN74ABT7819 | . 8-109 |
| SN74ABT7820 | 9-51 |
| SN74ACT2226 | 4-3 |
| SN74ACT2227 | 4-15 |
| SN74ACT2228 | 4-3 |
| SN74ACT2229 | 4-15 |
| SN74ACT2235 | 10-33 |
| SN74ACT2236 | . 10-45 |
| SN74ACT3622 | .5-75 |
| SN74ACT3631 | 5-3 |
| SN74ACT3632 | . 5-131 |
| SN74ACT3638 | 5-101 |
| SN74ACT3641 | 5-27 |
| SN74ACT3642 | 5-157 |
| SN74ACT3651 | 5-51 |
| SN74ACT7200L | 11-3 |
| SN74ACT7201LA | 11-3 |
| SN74ACT7202LA | 11-3 |
| SN74ACT7203L | 11-23 |
| SN74ACT7204L | 11-23 |
| SN74ACT7802 | 9-39 |
| SN74ACT7803 | 8-31 |
| SN74ACT7804 | 9-27 |
| SN74ACT7805. | 8-17 |

DEVICE ..... PAGE
SN74ACT7806 ..... 9-15
SN74ACT7807 ..... 10-3
SN74ACT7808 ..... 10-19
SN74ACT7811 ..... 8-45
SN74ACT7813 ..... 8-3
SN74ACT7814 ..... 9-3
SN74ACT7881 ..... 8-61
SN74ACT7882 ..... 8-77
SN74ACT7884 ..... 8-93
SN74ACT53861 ..... 2-3
SN74ACT72211L ..... 12-3
SN74ACT72221L ..... 12-3
SN74ACT72231L ..... 12-3
SN74ACT72241L ..... 12-3
SN74ALS229B ..... 13-21
SN74ALS232B ..... 13-3
SN74ALS233B ..... 13-29
SN74ALS234 ..... 13-37
SN74ALS235 ..... 13-57
SN74ALS236 ..... 13-47
SN74ALS2232A ..... 10-57
SN74ALS2233A ..... 10-65
SN74ALS2238 ..... 10-73
SN74ALVC7803 ..... 3-3
SN74ALVC7804 ..... 3-17
SN74ALVC7805 ..... 3-3
SN74ALVC7806 ..... 3-17
SN74ALVC7813 ..... 3-3
SN74ALVC7814 ..... 3-17
SN74S225 ..... 13-11

## INTRODUCTION

These symbols, terms, and definitions are in accordance with those currently agreed upon by the JEDEC Council of the Electronic Industries Association (EIA) for use in the USA and by the International Electrotechnical Commission (IEC) for international use.

## operating conditions and characteristics (in sequence by letter symbols)

$C_{l} \quad$ Input capacitance
The internal capacitance at an input of the device
Co Output capacitance
The internal capacitance at an output of the device

## $\mathrm{C}_{\text {pd }} \quad$ Power dissipation capacitance

Used to determine the no-load dynamic power dissipation per logic function (see individual circuit pages): $P_{D}=C_{p d} V_{C C}{ }^{2} f+I_{C c} V_{C C}$.
$f_{\text {max }} \quad$ Maximum clock frequency
The highest rate at which the clock input of a bistable circuit can be driven through its required sequence while maintaining stable transitions of logic level at the output with input conditions established that should cause changes of output logic level in accordance with the specification.
IcC Supply current The current into* the $\mathrm{V}_{\mathrm{CC}}$ supply terminal of an integrated circuit
$\Delta$ lCC Supply current change
The increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or $\mathrm{V}_{\mathrm{Cc}}$
ICEX Output high leakage current
The maximum leakage current into the collector of the pulldown output transistor when the output is high and the output forcing condition $\mathrm{V}_{\mathrm{O}}=5.5 \mathrm{~V}$.
$l_{\text {(hold) }}$ Input hold current
Input current that holds the input at the previous state when the driving device goes to a high-impedance state
$I_{I H} \quad$ High-level input current
The current into* an input when a high-level voltage is applied to that input
IIL Low-level input current
The current into* an input when a low-level voltage is applied to that input
Ioff Input/output power-off leakage current
The maximum leakage current into/out of the input/output transistors when forcing the input/output to 4.5 V and $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$
$\mathrm{I}_{\mathrm{OH}} \quad$ High-level output current
The current into* an output with input conditions applied that, according to the product specification, will establish a high level at the output.
IOL Low-level output current
The current into* an output with input conditions applied that, according to the product specification, will establish a low level at the output.
*Current out of a terminal is given as a negative value.

| loz | Off-state (high-impedance-state) output current (of a 3-state output) |
| :---: | :---: |
|  | The current flowing into* an output having 3 -state capability with input conditions established that, according to the product specification, will establish the high-impedance state at the output |
| $t_{a}$ | Access time |
|  | The time interval between the application of a specified input pulse and the availability of valid signals at an output |
| $t_{c}$ | Clock cycle time |
|  | Clock cycle time is $1 / \mathrm{f}_{\text {max }}$. |
| $\mathrm{t}_{\mathrm{dls}}$ | Disable time (of a 3-state or open-collector output) |
|  | The propagation time between the specified reference points on the input and output voltage waveforms with the output changing from either of the defined active levels (high or low) to a high-impedance (off) state |
|  | NOTE: For 3 -state outputs, $\mathrm{t}_{\text {dis }}=\mathrm{t}_{\text {PHZ }}$ or $\mathrm{t}_{\text {PLZ }}$. Open-collector outputs will change only if they are low at the time of disabling, so $\mathrm{t}_{\text {dis }}=\mathrm{t}_{\mathrm{PLL}}$. |
| $t_{\text {en }}$ | Enable time (of a 3-state or open-collector output) |
|  | The propagation time between the specified reference points on the input and output voltage waveforms with the output changing from a high-impedance (off) state to either of the defined active levels (high or low) |
|  | NOTE: In the case of memories, this is the access time from an enable input (e.g., $\overline{O E}$ ). For 3 -state outputs, $t_{\text {en }}=t_{\text {pZH }}$ or $t_{p z L}$. Open-collector outputs will change only if they are responding to data that would cause the output to go low, so $\mathrm{t}_{\mathrm{en}}=\mathrm{t}_{\mathrm{PHL}}$. |
| $t_{n}$ | Hold time |
|  | The time interval during which a signal is retained at a specified input terminal after an active transition occurs at another specified input terminal |
|  | NOTES: 1. The hold time is the actual time interval between two signal events and is determined by the system in which the digital circuit operates. A minimum value is specified that is the shortest interval for which correct operation of the digital circuit is to be expected. |
|  | 2. The hold time may have a negative value in which case the minimum limit defines the longest interval (between the release of the signal and the active transition) for which correct operation of the digital circuit is to be expected. |
| $t_{\text {pd }}$ | Propagation delay time |
|  | The time between the specified reference points on the input and output voltage waveforms with the output changing from one defined level (high or low) to the other defined level ( $t_{\text {pd }}=t_{\text {PHL }}$ or $t_{\text {PLH }}$ ) |
| ${ }_{\text {tPHL }}$ | Propagation delay time, high-to-low level output |
|  | The time between the specified reference points on the input and output voltage waveforms with the output changing from the defined high level to the defined low level |
| $t_{\text {PHZ }}$ | Disable time (of a 3-state output) from high level |
|  | The time interval between the specified reference points on the input and the output voltage waveforms with the 3 -state output changing from the defined high level to the high-impedance (off) state |
| $t_{\text {PLH }}$ | Propagation delay time, low-to-high level output |
|  | The time between the specified reference points on the input and output voltage waveforms with the output changing from the defined low level to the defined high level |

*Current out of a terminal is given as a negative value.

| $t_{\text {PLZ }}$ | Disable time (of a 3-state output) from low level |
| :---: | :---: |
|  | The time interval between the specified reference points on the input and the output voltage waveforms with the 3 -state output changing from the defined low level to the high-impedance (off) state |
| ${ }^{\text {t }}$ PZH | Enable time (of a 3-state output) to high level |
|  | The time interval between the specified reference points on the input and output voltage waveforms with the 3 -state output changing from the high-impedance (off) state to the defined high level |
| $t_{\text {PRL }}$ | Enable time (of a 3-state output) to low level |
|  | The time interval between the specified reference points on the input and output voltage waveforms with the 3 -state output changing from the high-impedance (off) state to the defined low level |
| $\mathrm{t}_{\text {su }}$ | Setup time |
|  | The time interval between the application of a signal at a specified input terminal and a subsequent active transition at another specified input terminal |
|  | NOTES: 1 . The setup time is the actual time interval between two signal events and is determined by the system in which the digital circuit operates. A minimum value is specified that is the shortest interval for which correct operation of the digital circuit is guaranteed. |
|  | 2. The setup time may have a negative value, in which case the minimum limit defines the longest interval (between the active transition and the application of the other signal) for which correct operation of the digital circuit is guaranteed. |
| ${ }^{\text {w }}$ w | Pulse duration (wldth) |
|  | The time interval between specified reference points on the leading and trailing edges of the pulse waveform |
| $\mathrm{V}_{\mathbf{I H}}$ | High-level input voltage |
|  | An input voltage within the more positive (less negative) of the two ranges of values used to represent the binary variables |
|  | NOTE: A minimum is specified that is the least-positive value of high-level input voltage for which operation of the logic element within specification limits is to be expected. |
| $V_{\text {IL }}$ | Low-level Input voltage |
|  | An input voltage within the less positive (more negative) of the two ranges of values used to represent the binary variables |
|  | NOTE: A maximum is specified that is the most-positive value of low-level input voltage for which operation of the logic element within specification limits is to be expected. |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage |
|  | The voltage at an output terminal with input conditions applied that, according to product specification, will establish a high level at the output |
| $\mathrm{V}_{\text {OL }}$ | Low-level output voltage |
|  | The voltage at an output terminal with input conditions applied that, according to product specification, will establish a low level at the output |
| $\mathrm{V}_{1 \text { T }+}$ | Positive-going input threshold level |
|  | The voltage level at a transition-operated input that causes operation of the logic element according to specification as the input voltage rises from a level below the negative-going threshold voltage, $\mathrm{V}_{\mathrm{IT}}$ - |
| VIT- | Negative-going input threshold level |
|  | The voltage level at a transition-operated input that causes operation of the logic element according to specification as the input voltage falls from a level above the positive-going threshold voltage, $\mathrm{V}_{1 \mathrm{~T}}$ + |

## GLOSSARY <br> SYMBOLS, TERMS, AND DEFINITIONS

## definitions

## asynchronous FIFO

A first-in, first-out memory that allows asynchronous data reads and writes. The asynchronous FIFO differs from clocked or synchronous FIFOs in the control used to read or write data. Data writes are not edge triggered but initiated by a low level on the write-enable input when the empty flag is high. Likewise, data reads are not edge triggered but initiated by a low-level on the read enables. Flag outputs reflect the instantaneous comparison of the read and write pointers.

## clocked FIFO

A first-in, first-out memory that allows data to be written to its array and read from its array at independent rates. The low-to-high transition of a continuous (free-running) write clock stores data in memory when write-enable input signals are asserted. The low-to-high and high-to-low transitions of the input-ready flag (or full flag) output are synchronous to the rising edge of the write clock. The low-to-high transition of a continuous (free-running) read clock reads data from memory when read-enable input signals are asserted. The low-to-high and high-to-low transitions of the output-ready flag (or empty flag) output are synchronous to the rising edge of the read clock.

## strobed FIFO

A first-in, first-out memory that allows data to be written to its array and read from its array at independent rates. Data is written on a low-to-high transition on the load-clock (LDCK) input and is read on a low-to-high transition of the unload-clock (UNCK) input. Flag outputs are not synchronized to a particular clock and reflect the comparison of the read and write pointers.

## synchronous FIFO

The term synchronous refers to a port-control method and does not imply that data writes and reads must be synchronous to one another. Control is the same as for a clocked FIFO wherein data is written by a low-to-high transition of a write clock when write-enable inputs are asserted and data is read by a low-to high transition of a read clock when read enables are asserted. Data writes and reads can be synchronous or asynchronous to one another. The empty flag is synchronized to the read clock, and the full flag is synchronized to the write clock.

The following symbols are used in function tables on TI data sheets:

| H | $=$ high level (steady state) |
| :---: | :---: |
| L | = low level (steady state) |
| $\uparrow$ | $=$ transition from low to high level |
| $\downarrow$ | $=$ transition from high to low level |
| $\longrightarrow$ | = value/level or resulting value/level is routed to indicated destination |
| $\curvearrowleft$ | = value/level is re-entered |
| X | $=$ irrelevant (any input, including transitions) |
| Z | $=$ off (high-impedance) state of a 3-state output |
| a...h | $=$ the level of steady-state inputs $A$ through $H$ respectively |
| $Q_{0}$ | $=$ level of $Q$ before the indicated steady-state input conditions were established |
| $\bar{Q}_{0}$ | $=$ complement of $Q_{0}$ or level of $\bar{Q}$ before the indicated steady-state input conditions were established |
| $Q_{n}$ | $=$ level of $Q$ before the most recent active transition indicated by $\downarrow$ or $\uparrow$ |
| $\Omega$ | = one high-level pulse |
| T | = one low-level pulse |
| Toggle | $=$ each output changes to the complement of its previous level on each active transition indicated by $\downarrow$ or $\uparrow$ |

If, in the input columns, a row contains only the symbols $\mathrm{H}, \mathrm{L}$, and/or X , this means the indicated output is valid whenever the input configuration is achieved and regardless of the sequence in which it is achieved. The output persists so long as the input configuration is maintained.

If, in the input columns, a row contains $\mathrm{H}, \mathrm{L}$, and/or $X$ together with $\uparrow$ and/or $\downarrow$, this means the output is valid whenever the input configuration is achieved but the transition(s) must occur following the achievement of the steady-state levels. If the output is shown as a level $\left(H, L, Q_{0}\right.$, or $\left.\bar{Q}_{0}\right)$, it persists so long as the steady-state input levels and the levels that terminate indicated transitions are maintained. Unless otherwise indicated, input transitions in the opposite direction to those shown have no effect at the output. (If the output is shown as a pulse, $\varsigma\llcorner$ or $\urcorner\ulcorner$, the pulse follows the indicated input transition and persists for an interval dependent on the circuit.)

## EXPLANATION OF FUNCTION TABLES

Among the most complex function tables are those of the shift registers. These embody most of the symbols used in any of the function tables, plus more. Below is the function table of a 4-bit bidirectional universal shift register, e.g., type SN74194.

FUNCTION TABLE

| INPUTS |  |  |  |  |  |  |  |  |  | OUTPUTS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLEAR | MODE |  | CLOCK | SERIAL |  | PARALLEL |  |  |  | $Q_{A}$ | $\mathrm{O}_{\mathrm{B}}$ | $a_{c}$ | $Q_{D}$ |
|  | S1 | So |  | LEFT | RIGHT | A | B | C | D |  |  |  |  |
| L | X | X | X | X | X | X | X | X | X | L | L | L | L |
| H | X | X | L | $x$ | X | X | X | X | X | $Q_{A 0}$ | Q ${ }_{\text {B0 }}$ | Qco | Q 0 |
| H | H | H | $\uparrow$ | x | X | a | b | c | d | a | b | c | $d$ |
| H | L | H | $\uparrow$ | X | H | H | H | H | H | H | $Q_{\text {An }}$ | $\mathrm{Q}_{\mathrm{Bn}}$ | $Q_{C n}$ |
| H | L | H | $\uparrow$ | X | L | L | L | L | $L$ | L | $Q_{A n}$ | $\mathrm{Q}_{\mathrm{Bn}}$ | $Q_{C n}$ |
| H | H | L | $\uparrow$ | H | $x$ | X | X | X | X | $Q_{B n}$ | $Q_{C n}$ | $Q_{D n}$ | H |
| H | H | L | $\uparrow$ | L | $x$ | x | X | X | X | $Q_{B n}$ | $Q_{C n}$ | $Q_{D n}$ | L |
| H | L | L | X | X | X | X | X | X | X | $Q_{A O}$ | $Q_{B 0}$ | Qco | Q 0 |

The first line of the table represents a synchronous clearing of the register and says that if clear is low, all four outputs will be reset low regardless of the other inputs. In the following lines, clear is inactive (high) and so has no effect.
The second line shows that so long as the clock input remains low (while clear is high), no other input has any effect and the outputs maintain the levels they assumed before the steady-state combination of clear high and clock low was established. Since on other lines of the table only the rising transition of the clock is shown to be active, the second line implicitly shows that no further change in the outputs will occur while the clock remains high or on the high-to-low transition of the clock.

The third line of the table represents synchronous parallel loading of the register and says that if S1 and S0 are both high then, without regard to the serial input, the data entered at $A$ will be at output $Q_{A}$, data entered at $B$ will be at $Q_{B}$, and so forth, following a low-to-high clock transition.
The fourth and fifth lines represent the loading of high-and low-level data; respectively, from the shift-right serial input and the shifting of previously entered data one bit; data previously at $Q_{A}$ is now at $Q_{B}$, the previous levels of $Q_{B}$ and $Q_{C}$ are now at $Q_{C}$ and $Q_{D}$, respectively, and the data previously at $Q_{D}$ is no longer in the register. This entry of serial data and shift takes place on the low-to-high transition of the clock when S1 is low and SO is high and the levels at inputs A through D have no effect.
The sixth and seventh lines represent the loading of high- and low-level data, respectively, from the shift-left serial input and the shifting of previously entered data one bit; data previously at $Q_{B}$ is now at $Q_{A}$, the previous levels of $Q_{C}$ and $Q_{D}$ are now at $Q_{B}$ and $Q_{C}$, respectively, and the data previously at $Q_{A}$ is no longer in the register. This entry of serial data and shift takes place on the low-to-high transition of the clock when S1 is high and SO is low and the levels at inputs $A$ through $D$ have no effect.

The last line shows that as long as both inputs are low, no other input has any effect and, as in the second line, the outputs maintain the levels they assumed before the steady-state combination of clear high and both mode inputs low was established.
The function table functional tests do not reflect all possible combinations or sequential modes.

## D FLIP-FLOP AND LATCH SIGNAL CONVENTIONS

It is normal TI practice to name the outputs and other inputs of a D-type flip-flop or latch and to draw its logic symbol based on the assumption of true data (D) inputs. Outputs that produce data in phase with the data inputs are called $Q$ and those producing complementary data are called $\bar{Q}$. An input that causes a $Q$ output to go high or a $\bar{Q}$ output to go low is called preset (PRE). An input that causes a $\bar{Q}$ output to go high or a Q output to go low is called clear (CLR). Bars are used over these pin names (PRE and CLR) if they are active low.
The devices on several data sheets are second-source designs, and the pin name conventions used by the original manufacturers have been retained. That makes it necessary to designate the inputs and outputs of the inverting circuits $\bar{D}$ and $Q$.
In some applications, it may be advantageous to redesignate the data input from $D$ to $\bar{D}$ or vice versa. In that case, all the other inputs and outputs should be renamed as shown below. Also shown are corresponding changes in the graphical symbols. Arbitrary pin numbers are shown.


The figures show that when $Q$ and $\bar{Q}$ exchange names, the preset and clear pins also exchange names. The polarity indicators ( $\triangle$ ) on $\overline{P R E}$ and $\overline{C L R}$ remain, as these inputs are still active low, but the presence or absence of the polarity indicator changes at $D($ or $\bar{D}), Q$, and $\bar{Q}$. Pin $5(Q$ or $\bar{Q})$ is still in phase with the data input ( $D$ or $\bar{D}$ ); their active levels change together.

In digital system design, consideration must be given to thermal management of components. The small size of the small-outline package makes this even more critical. Figure 1 shows the thermal resistance of these packages for various rates of air flow.
The thermal resistances in Figure 1 can be used to approximate typical and maximum virtual junction temperatures. In general, the junction temperature for any device can be calculated using using the following equation:

$$
T_{J}=R_{\theta J A} \times P_{T}+T_{A}
$$

where:
$T_{J}=$ virtual junction temperature
$\mathrm{R}_{\theta \mathrm{JA}}=$ thermal resistance, junction to free air
$\mathrm{P}_{\mathrm{T}}=$ total power dissipation of the device
$T_{A}=$ free-air temperature


Figure 1
Derating curves for 210-mil shrink small-outline package are shown in Figures 2 through 5.

DERATING CURVES FOR 210-MIL SHRINK SMALL-OUTLINE PACKAGE (DB)


Figure 2


Figure 4


Figure 3


Figure 5
General Information1 莒
Multi-Q ${ }^{\text {™ }} 18$-Bit FIFO2
3.3-V Low-Powered 18-Bit FIFOs
Telecom Single-Bit FIFOs4
DSP 36-Bit Clocked FIFOs5
Internetworking 36-Bit Clocked FIFOs
H-B Computing 36-Bit Clocked FIFOs
18-Bit Clocked FIFOs
18-Bit Strobed FIFOs
9-Bit Clocked/Strobed FIFOs ..... 10
9-Bit Asynchronous FIFOs ..... 11
9-Bit Synchronous FIFOs ..... 12.
Reduced-Width FIFOs ..... 13
Application Notes ..... 14
Mechanical Data15

## Features

- Three programmable FIFOs on one device. Depths range from 256 to 4 K words.
- Synchronous multiplexer for queue output selections
- Cell-ready flag for each queue synchronized to read clock
- Three programmable-cell flags
- Programmable-cell size for each queue
- Clocked interface
- Separate programming/diagnostic bus
- Input and output start of cell indicator
- $0.8-\mu \mathrm{m}$ CMOS process
- EIAJ standard 100-pin thin quad flat package (TQFP)

Benefits

- Permits user to define each FIFO queue depth for quality of service (QOS)
- Allows user to easily select desired output
- Indicates minimum of one complete cell available for reads
- Allows user to choose each cell-status indicator
- Allows user to define from 10 to 32 18-bit words for cell
- Read and write enables synchronized to continuous clock signal
- Allows separate bus for programming required parameters as well as allowing a direct path into each cell for diagnostics
- Ensures cell alignment for writes and reads
- Fast access times combined with low power
- Fine-pitch package option for reduced board space
－ $4 K \times 18$ Total Memory Size
－Three Programmable－Depth FIFOs on One Device
－Memory Allocation of $256 \times 18$ Blocks
－Two Separate Read and Write Clocks That Can Operate Synchronously or Asynchronously
－Clocked Interface；Read and Write Enables Synchronize Data Transfers to Continuous Clocks
－Programmable Cell Size From 10 to 32 18－Bit Words
－Cell－Abort Feature to Discard a Previous Cell Write
－Cell－Ready Flag for Each Queue Synchronized to Read Clock
－Programmable Flag With Hysteresis for Each Queue Synchronized to Write Clock
－Last Word of Cell Flag Synchronized to Read Clock
－Input or Output Bus Size of 9 Bits or 18 Bits，Byte Stuff／Destuff Capability
－Data Access Times of 11 ns
－Synchronous Multiplexer for Queue Output Selection
－8－bit Bidirectional Programming Port
－Clock Frequencles up to 50 MHz
－Produced In 0．8－$\mu \mathrm{m}$ Advanced CMOS Technology
－Available in 100－Pin Thin Quad Flat Package（PZ）


## description



MULTI－Q is a trademark of Texas Instruments Incorporated．

## description

The Multi-Q FIFO is a first-in first-out (FIFO) memory with three programmable-length queues and a total memory size of 4096 words of 18 bits each to provide two or three quality of service (QOS) bins for ATM traffic in a single device. The core memory is divided into sixteen $256 \times 18$ blocks that can be allocated to each queue according to the user's need.

Flags for the queues are designed to indicate the presence or absence of entire cells rather than individual words. The number of 18 -bit words that constitutes one cell is programmable by the user and has a default value of 27. A cell ready (CR) flag for a queue is high when at least one complete cell is present in the queue. Each CR flag is synchronized to the read clock (RDCLK). The full flag ( $\overline{\mathrm{FF}}$ ) for each queue is synchronized to the write clock (WRTCLK) and indicates when no more cells can be written to the queue. A programmable flag (PF) is provided for each queue, which is synchronized to the WRTCLK. Each PF has two programmable values. PF is low when the number of cells in the queue are greater than or equal to the first limit, and it is set high when the number of cells in the queue are reduced to the second limit. This allows the user to define a hysteresis threshold for the flag if it is needed. No flag is provided to indicate when a queue is completely filled to prevent overflow of a queue.

WRTCLK and RDCLK are designed to be free-running clock inputs to maintain the proper synchronization of the flags. The clocks are synchronized or asynchronous in phase, frequency, or both. Writes to one of the three queues is done by a rising edge of WRTCLK when the queue's write enable (WRTEN) is high. Any write can be done to two or three of the queues simply by asserting two or three of the WRTEN inputs for a WRTCLKrising edge. Data is read from a queue by the rising edge of RDCLK when the queue is selected by the multiplexer (MUX0, MUX1) inputs and the read enable (RDEN) is high. Configuration registers can be programmed to set the input or output port sizes to 9 -bits or 18 -bits. Big- or little-endian data format can be selected for the buses. When matching 9-bit buses to 18-bit or 36-bit buses with the Multi-Q, byte stuffing can be selected for the data input and byte destuffing can be done on the data output.
functional block diagram


## SN74ACT53861

$4096 \times$ MULTIPLE-QUEUE (MULTI-Q™) FIRST-IN, FIRST-OUT MEMORY WITH THREE PROGRAMMABLE-DEPTH BUFFERS AND CELL-BASED FLAGS
SCAS443-JUNE 1994
Terminal Functions

| TERMINAL NAME | 1/0 | DESCRIPTION |
| :---: | :---: | :---: |
| $\overline{\text { ALER }}$ | 0 | Align error. $\overline{\text { ALER }}$ maintains cell synchronization at the input. If ISOC and internal start-of-cell status disagree, $\overline{\text { ALER }}$ is low and writes are disabled. |
| BREQ | 1 | Bus request. When $\overline{B R E Q}$ is low, DWRDY is set high and writes are performed to the configuration registers. When $\overline{B R E Q}$ is high, DWRDY is set high and writes are performed to the 18 -bit input port. |
| $\overline{C R}$ | 0 | Cell ready flag. $\overline{\mathrm{CR}}$ for each queue is high when at least one complete cell is present in the queue. $\overline{\mathrm{CR}}$ is set low upon the read of the last word or byte in a cell, if no other complete cells are stored in the FIFO. |
| D0-D17 | 1 | 18-bit data input port |
| $\overline{\text { DS }}$ | 1 | Data strobe. A high-to-low transition of $\overline{\mathrm{DS}}$ latches the data on the 8 -bit programming bus to the configuration registers. A low-to-high transition of $\overline{D S}$ sends the data from configuration registers to the programming bus. |
| DWRDY | 0 | Data write ready. DWRDY gives control of data writing to the input bus or the 8 -bit programming bus. Data writes to the programming bus are allowed when DWRDY is low and data writes to the synchronous bus are allowed when DWRDY is high. |
| $\overline{F F}$ | 0 | Full flag. Full flag for each queue is synchronized to the WRTCLK. When FF is low, no more cells can be written to the FIFO. $\overline{F F}$ is set high by the second low-to-high transition of WRTCLK after the last byte or word read of a cell in the queue. |
| ISOC | 1 | Input start of cell. ISOC must be high for the first word or byte write of a cell and low for all other word or byte writes. |
| MUX1, MUXO | 1 | Multiplexer inputs. MUX1 and MUX0 select one of the three queues output registers. |
| OE | 1 | Output enable. The data outputs (Q0-Q17) are in the high-impedance state when OE is low. |
| OSOC | 0 | Output start of cell. OSOC is high when the first word or byte of cell is present in the output register of the queue. When any other word or byte of a cell or invalid data is present in the output register of Q, OSOC is low. |
| P0-P7 | 1/O | 8 -bit bidirectional programming bus |
| PF | 0 | Programmable flag. PF is low when the number of cells in the queue are greater than or equal to write threshold stored in the queue's PFX_W register. PF is set high when the number of cells in the queue are reduced to the read threshold stored in the queue's PFX_R register. |
| $\overline{\text { POE }}$ | 1 | Program output enable. The programming bus (PO-P7) outputs are active when $\overline{\text { POE }}$ is low and $\mathrm{R} \overline{\mathrm{W}}$ is high. |
| Q0-Q17 | 0 | 18-bit data output port |
| $\overline{\mathrm{RST}}$ | 1 | FIFO reset. To reset FIFO, four low-to-high transitions of WRTCLK and four low-to-high transition of CLRB must occur while $\overline{\operatorname{RST}}$ is low. |
| RDCLK | 1 | Read clock. RDCLK is a continuous clock and is asynchronous or coincident to WRTCLK. A low-to-high transition of RDCLK reads data from a queue when the queue is selected by the multiplexer (MUXO, MUX1) and RDEN is high. |
| R/W | 1 | Read/write select. R $\bar{W}$ high selects a read operation and low selects a write operation on the 8 -bit programming bus. |
| RDEN | 1 | Read enable. RDEN high enables a low-to-high transition of the read clock to read data from the queue selected by MUX1 and MUXO. |
| WRTCLK | 1 | Write clock. WRTCLK is a continuous clock and can be asynchronous or coincident to RDCLK. A low-to-high transition of WRTCLK writes data to one of the 3 queues when WRTEN and $\overline{\text { FF }}$ are high. |
| WRTEN | 1 | Write enable. A queue's WRTEN must be high to enable a low-to-high transition of WRTCLK to write data to the queue. |

## detailed description

## reset

The Multi-Q FIFO is reset by setting the reset ( $\overline{\operatorname{RST}}$ ) input low for four WRTCLK and four RDCLK low-to-high transitions. When the device is reset, the cell ready (CR1, CR2, and CR3) flags for each queue are set low, the programmable flags (PF1, PF2, and PF3) are set high, the full flags ( $\overline{F F 1}$, $\overline{\text { FF2 }}$, and $\overline{\text { FF3 }}$ ) are set high, the align error ( $\overline{\text { ALER }}$ ) is set high, and the output start of cell (OSOC) is set low. During a device reset, the default values shown in Table 1 are loaded into the configuration registers.

Table 1. Configuration Registers

| REGISTER SYMBOL | REGISTER NAME | NO. OF BITS | DEFAULT VaLUE | PROGRAMMABLE RANGE | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PORT | Port Control | 5 | 0 | Bit-slice control | Chooses the data input and output bus size and format. Controls output byte destuffing. |
| QL1 | Queue1 Length | 5 | 8 | 0-16 | Defines number of $256 \times 18$ memory blocks allocated to Queue1 |
| QL2 | Queue2 Length | 4 | 6 | 0-15 | Defines number of $256 \times 18$ memory blocks allocated to Queue2 |
| QL3 | Queue3 Length | 4 | 2 | 0-15 | Defines number of $256 \times 18$ memory blocks allocated to Queue3 |
| CLSZ | Cell Size | 6 | 27 | 10-32 | Defines the number of 18 -bit words in one cell |
| PF1_W | Programmable Flag 1. Write Threshold | 9 | 71 | 1-409 | Defines the number of cells stored in Queue1 to set PF1 low |
| PF1_R | Programmable Flag 1, Read Threshold | 9 | 70 | 0-408 | Defines the number of cells stored in Queue1 to reset PF1 high |
| PF2_W | Programmable Flag 2, Write Threshold | 9 | 51 | 1-383 | Defines the number of cells stored in Queue2 to set PF2 low |
| PF2_R | Programmable Flag 2, Read Threshold | 9 | 50 | 0-382 | Defines the number of cells stored in Queue2 to reset PF2 high |
| PF3_W | Programmable Flag 3, Write Threshold | 8 | 13 | 1-383 | Defines the number of cells stored in Queue3 to set PF3 low |
| PF3_R | Programmable Flag 3, Read Threshold | 8 | 12 | 0-382 | Defines the number of cells stored in Queue3 to reset PF3 high |

## Default Values for the Configuration Registers

Port Control:
A 4-bit register that controls the sizing and word-align functions of the input and output data ports. Figure 1 shows the bit configuration of the port control register. Table 2 lists the register bits, names, and functions.


Figure 1. Port Control Register

## Default Values for the Configuration Registers (continued)

Table 2. Port Control Register Blits

| BIT | NAME | VALUE | FUNCTION |
| :---: | :---: | :---: | :--- |
| 0 | INSIZ | 0 (default value) <br> 1 | Enables an 18-bit input data bus <br> Enables a 9-bit input data bus |
| 1 | INBE | 0 (default value) <br> 1 | Enables the placement of DO-D8 data In memory with a little-endian format if INSIZ bit is a 1. <br> Enables the placement of DO-D8 data in memory with a big-endian format (INSIZ bit is a 1). |
| 2 | INSTF | 0 (default) <br> 1 | Sets the end of a cell write to be the last byte write of the last word as defined by the cell size (CLSZ) <br> register if INSIZ bit is a 1. <br> Sets the end of a cell write to be the first byte write of the last word and the byte write is copied to both <br> bytes of the word (INSIZ bit is a 1 ). |
| 3 | OUTSTF | 0 (default) <br> 1 | Enables 18 -bit data output <br> Enables 9-bit data output |
| 4 | OUTSTF | 0 (default) <br> 1 | Allows byte reads to precede normally on all words of a cell, (OUTSIZ bit is a 1). <br> After the first byte of the last word of a cell is read, the last byte of the last word of that cell is ignored <br> and the first byte of the first word of the subsequent cell is read (OUTSIZ bit is a 1). |

Queue Length:
The three queue length registers (QL1, QL2, and QL3) have default values of 8,6 , and 2 , respectively. This defines the 18-bit wide Queue1 memory depth as 2048 ( $8 \times 256$ ); Queue2 memory depth as 1536 ( $6 \times 256$ ); and Queue3 memory depth as $512(2 \times 256)$. The QL1 register has 5 bits and can be programmed to utilize the entire memory of the device for Queue1.

Cell Size:
The cell size register (CLSZ) has a default value of 27. This defines 27 18-bit words as one cell for the cell ready flags and programmable flags.
Programmable Flag Write Threshold:
The default values for the PF1_W, PF2_W, and PF3_W registers are chosen to set the respective programmable flags low when the number of 27 -word cells stored in its queue is five cells from filling its buffer.

Programmable Flag Read Threshold:
The default values for the PF1_R, PF2_R, and PF3_R registers are chosen to reset the respective programmable flags high when the number of 27 -word cells stored in its queue is reduced by one.

## data writes

Data writes are synchronized to the write clock (WRTCLK) and can occur asynchronous to the read clock (RDCLK) while any of the three queues are being read. The data write ready (DWRDY) output must be high to allow a data write from the data inputs (D0-D17) into one or more of the queue memories. When DWRDY is high, the low-to-high transition of WRTCLK stores data (D0-D17) in Queue1 when the WRTEN1 input is high and the FF1 output is high, Queue2 when the WRTEN2 input is high and the FF2 output is high, and Queue3 when the WRTEN3 input is high and the FF3 output is high. Data can be stored in two or three queues simultaneously by asserting two or three WRTEN signals.
The input start of cell (ISOC) input and the align error ( $\overline{\mathrm{ALER}}$ ) output are used to maintain cell synchronization at the input of the device. The ISOC should be high for the first word or byte write of a cell and should be low for all other word or byte writes of the cell. The SN74ACT53861 maintains its own start-of-cell status and compares this to the ISOC on each word or byte write. If a word or byte write is attempted when the ISOC and the internal start-of-cell status disagree, the write is prevented and the ALER output is set low.

## data writes (continued)

When all words of a cell are successfully written to one of the queues, the queue's flags are updated. In addition to updating the queue's flags, a completed cell write moves the cell-abort marker to the next memory write location in the queue. After a reset, the cell-abort marker for each queue is positioned at the first memory write location.

If a 9-bit data input is selected by the port control register, data is input to the FIFO through bits DO-D8. If the INBE bit of the PORT register is set to 1 , data is stacked into memory big-endian style with the first byte write of a word stored in the D9-D17 byte and the second byte write of a word stored in the D0-D8 byte. If INBE is set to 0 , little-endian stacking is enabled with the first byte write of a word stored in the D0-D8 byte and the second byte write of a word stored in the D9-D17 byte.
All data writes since a queue's last cell-abort marker are discarded when the abort ( $\overline{\mathrm{ABRT}}$ ) input is held low and the queue's write enable (WRTEN1, WRTEN2, or WRTEN3) is held high for a low-to-high transition of WRTCLK. The internal write pointer for the queue memory is set to the cell-abort marker for the queue, thereby discarding all data written since the last cell completion. No data write is performed during the abort cycle.

## data reads

Data reads are synchronized to the read clock (RDCLK) and can occur asynchronous to the write clock (WRTCLK) while any of the three queues are being written. A data read is done on a queue by the low-to-high transition of RDCLK when the queue is selected by the multiplexer (MUX0, MUX1) inputs (see Table 3), the read enable (RDEN) input is high, and the cell ready flag (CR1, CR2, or CR3) output for the queue is high.

Table 3. Output-Queue Selection by Multiplexer Inputs

| MUX1 | MUX0 | QUEUE OUTPUT |
| :---: | :---: | :---: |
| 0 | 0 | Queue1 |
| 0 | 1 | Queue1 |
| 1 | 0 | Queue2 |
| 1 | 1 | Queue3 |

The status of the OUTSIZ bit in the PORT register determines if the output data bus size is 18 -bit word or 9 -bit byte. If OUTSIZ is 0 , each read outputs a new queue word on Q0-Q17. If OUTSIZ is 1 , the first read outputs a new queue word on Q0-Q17 and the next read swaps the byte order of Q0-Q8 and Q9-Q17. This pattern is repeated for each subsequent word read.

If the OUTSTF bit in the PORT register is a 1 and the OUTSIZ bit is a 1 , the first byte read of the last word of a cell completes the cell read and the next byte read outputs a new word on the data bus, thereby discarding the last byte of each cell. No change in data output flow occurs if OUTSTF is a 0 .
The cell ready flag and programmable flag for each queue are updated upon the read of the last word of a cell. The number of words in a cell is defined by the contents of the cell size (CLSZ) configuration register. When the output data bus size is byte and the OUTSTF bit is a 0 , the last byte read of the last word of a cell updates the flags. If OUTSTF bit is a 1 , the first byte read of the last word of a cell updates the flags.

The output start of cell (OSOC) output is high when the first word or byte of a cell is present in the output register of the queue selected by the MUX1 and MUXO inputs. When any other word or byte of a cell is present in the output register of the queue selected by the MUX1 and MUXO outputs, or if the contents of the selected register is invalid, the OSOC is low. OSOC is synchronous to the low-to-high transition of RDCLK.
Switching queues for data output is done synchronous to the low-to-high transition of RDCLK. If the RDEN input and cell ready flag are high at the time the queue output switch occurs, a read is done on the new queue. If the RDEN input is low at the time the queue output switch occurs, the previously read data value held in the new queue's output register is output on Q0-Q17. Queue switching should only be performed on cell boundaries.

## data reads (continued)

OE controls the state of the data outputs (Q0-Q17). When OE is high, Q0-Q17 are active. When OE is low, Q0-Q17 are in the high-impedance state.

## cell ready flags

Each queue has a cell ready flag (CR1, CR2, or CR3) that is high when at least one complete cell is stored in the queue. The cell ready flags are synchronized to the low-to-high transition of the RDCLK. After reset, the cell ready flags are set low. The low-to-high transition of a queue's cell ready flag is initiated when a cell write to an empty queue is complete. The queue's cell ready flag is set high by the second RDCLK rising edge after this event. The cell ready flag is set low upon the read of the last word or byte in a cell if no other complete cells are loaded in the queue. Reads from a queue are inhibited while its cell ready flag is low.

## full flags

Each queue has a full flag ( $\overline{\mathrm{FF} 1}, \overline{\mathrm{FF} 2}$, or $\overline{\mathrm{FF} 3}$ ) that is set high when at least one complete cell space is available in the queue. Upon programming the queue length and the cell size, the SN74ACT53861 calculates the maximum number of complete cells which can be written to a queue. When the number of cells stored in a queue is equal to this maximum value, the queue's full flag is set low. full flags are synchronous to the low-to-high transition of the WRTCLK. When a queue's full flag is low, the full flag is set high by the second WRTCLK low-to-high transition after the last byte or word read of a cell in the queue.

## programmable flags

Each queue has one programmable flag (PF1, PF2, or PF3) that is synchronized to the low-to-high transition of the WRTCLK. Two registers per queue define the boundaries of the programmable flags; the write threshold register (PF1_W, PF2_W, or PF3_W) and the read threshold register (PF1_R, PF2_R, or PF3_R). When the word write that stores the number of complete cells equals the queue's PFx-W register, its programmable flag is set low. The low-to-high transition of the programmable flag is initiated by the read of the last word or byte in a cell. This reduces the number of stored cells equal to the queue's PFx_R value. The programmable flag is set high by the second WRTCLK low-to-high transition after this event.

## programming the configuration registers

The configuration registers for the Multi-Q FIFO can be programmed after a device reset and before data is written to one of the queues. The programming port ( $\mathrm{PO}-\mathrm{P} 7$ ) is used to sequentially write or read the configuration registers.
In order to write to the configuration registers, control of the bus must-first-be acquired by-asserting the bus request ( $\overline{\mathrm{BREQ}}$ ) input low, which in turn sets the data write ready (DWRDY) output low after two rising edges of WRTCLK. The DWRDY output gives data writing control to the synchronous input bus (WRTCLK, WRTEN1-3, D0-D17) or the 8 -bit programming bus. Data writes to the programming bus are allowed when DWRDY is low and data writes to the synchronous input bus are allowed when DWRDY is high. Data on P0-P7 is written to the configuration registers on the high-to-low transition of data strobe ( $\overline{\mathrm{DS}}$ ) when DWRDY is low and the read/write ( $\mathrm{R} \overline{\mathrm{W}}$ ) input is low. The configuration registers are written in the sequence shown in Table 4. Ten writes are needed to program the configuration registers. After all ten registers are programmed, further data write attempts to the configuration registers are ignored until the device is reset again. When programming is complete, the $\overline{B R E Q}$ input is set high to set DWRDY high and returns input control to the 18 -bit synchronous input port. A list of rules for configuration register programming follows.
Rules for queue length (QL1, QL2, QL3) register values:

1. Zero is the minimum value.
2. Sixteen is the maximum value for QL1. Fifteen is the maximum value for QL2 and QL3.
3. Only QL1 and QL2 can be programmed by the user. QL3 is calculated by the device to use the remaining memory (if any exists).

## programming the configuration registers (continued)

Rules for cell size (CS) register values:

1. Ten is the minimum value.
2. Thirty-two is the maximum value.

Rules for programmable flag write threshold (PF1_W, PF2_W, and PF2_W) register values:

1. One is the minimum value.
2. Value must not exceed number of complete cells that can be stored in the buffer defined by its queue length register and the cell size register.
3. The PF1_W, PF2_W, and PF3_W registers are nine bits each. The most significant eight bits are programmable by the user and the least significant bit is always a 1 ; therefore, PFx W values are odd.
Rules for programmable flag read threshold (PF1_R, PF2_R, and PF3_R) register values:
4. Zero is the minimum value.
5. Value must be less than the corresponding programmable flag write threshold register value.
6. The PF1_R, PF2_R, and PF3_R registers are nine bits each. The most significant eight bits are programmable by the user and the least significant bit is always 0 ; therefore, all $P F x$ _R values are even.

Table 4. Accessing Configuration Registers From the Programming Bus for Data Writes

| WRITE <br> ORDER | REGISTER | PROGRMAMMING <br> BUS PORTS |  |
| :---: | :---: | :---: | :---: |
|  |  | MSB | LSB |
| $\mathbf{1}$ | PORT | P4 | P0 |
| 2 | QL1 | P4 | P0 |
| 3 | QL2 | P3 | P0 |
| 4 | CLSZ | P5 | P0 |
| 5 | PF1_W | P7 | P0 |
| 6 | PF1_R | P7 | P0 |
| 7 | PF2_W | P7 | P0 |
| 8 | PF2_R | P7 | P0 |
| 9 | PF3_W | P7 | P0 |
| 10 | PF3_R | P7 | PO |

The programming bus (PO-P7) is a bidirectional port whose outputs are active when the program output enable ( $\overline{\mathrm{POE}}$ ) input is low and the read/write ( $\mathrm{R} \bar{W}$ ) input is high. When the PO-P7 outputs are active, data from the configuration registers are output. The next configuration register in sequence shown in Table 5 is sent to tre programming bus outputs on a low-to-high transition of $\overline{\mathrm{DS}}$ when $\mathrm{R} \overline{\mathrm{W}}$ is high. After all ten registers have been read in sequence, a subsequent programming bus read accesses the QL1 register again. Unused bit values for a register appear as logical 0 on the programming bus.

## programming the configuration registers（continued）

Table 5．Accessing Configuration Registers From the Programming Bus for Data Reads

| WRITE <br> ORDER | REGISTER | PROGRMAMMING <br> BUS PORTS |  |
| :---: | :---: | :---: | :---: |
|  |  | MSB | LSB |
| 1 | PORT | P3 | PO |
| 2 | QL1 | P4 | PO |
| 3 | QL2 | P3 | PO |
| 4 | CLSZ | P5 | PO |
| 5 | PF1＿W | P7 | PO |
| 6 | PF1＿R | P7 | PO |
| 7 | PF2＿W | P7 | PO |
| 8 | PF2＿R | P7 | PO |
| 9 | PF3＿W | P7 | PO |
| 10 | PF3＿R | P7 | PO |



Figure 2．Device Reset


NOTES: A. DWRDY $=\mathrm{H}$
B. Data is loaded to Queue2 or Queue3 in the same manner when the corresponding WRTEN is active.
C. INSIZ bit of PORT register $=0$

Figure 3. Writing Word-Length Data to Queue1


NOTES: A. DWRDY $=\mathrm{H}$
B. Data is loaded to Queue2 or Queue3 in the same manner when the corresponding WRTEN is active.
C. INSIZ bit of PORT register $=1$; $\operatorname{INBE}$ bit of PORT register $=1$.

Figure 4. Writing Byte Data to Queue1 in Big-Endian Configuration

SN74ACT53861
$4096 \times$ MULTIPLE-QUEUE (MULTI-Q™ ${ }^{\text {™ }}$ FIRST-IN, FIRST-OUT MEMORY WITH THREE PROGRAMMABLE-DEPTH BUFFERS AND CELL-BASED FLAGS


NOTES: A. DWRDY $=\mathrm{H}$
B. Data is loaded to Queue2 or Queue3 in the same manner when the corresponding WRTEN is active.
C. $\operatorname{INSIZ}$ bit of PORT register $=1$; $\operatorname{INBE}$ bit of PORT register $=0$.

Figure 5. Writing Byte Data to Queue1 in Little-Endian Configuration


NOTES:
A. $\mathrm{CLSZ}=27$ for the example
B. DWRDY $=\mathrm{H}$
C. A cell is confirmed to Queue2 or Queue3 in the same manner when the corresponding WRTEN is active.
D. INSIZ bit of PORT register $=0$.

Figure 6. Cell-Write Completion With 18-Bit Input



NOTES: A. $C L S Z=27$ for the example
B. DWRDY $=\mathrm{H}$
C. A cell is confirmed to Queue2 or Queue3 in the same manner when the corresponding WRTEN is active.
D. $\operatorname{INSIZ}$ bit of PORT register $=1$, INSTF bit of PORT register $=1$.

Figure 8. Cell-Write-Completion Example With 9-Bit Input and Byte Stuffing


Figure 9. Setting $\overline{\text { ALER }}$ When ISOC is Misaligned


NOTES:
A. $\operatorname{DWRDY}=\mathrm{H}$
B. Data written since the last confirmation in Queue2 or Queue3 are aborted in the same manner when the corresponding WRTEN Is actlve.

Figure 10. Aborting Data In Queue1 Written Since the Last Cell Completion


NOTES: A. OE=H
B. Data is read from Queue2 in the same manner when CR2 is high with MUX1 $=H$ and $M U X 0=L$. Data is read from Queue3 in the same manner when CR3 is high with MUX1 $=H$ and MUXO $=H$.
C. OUTSIZ bit of PORT register $=0$

Flgure 11. Reading Word-Size Data From Queue1


NOTES: A. $O E=H$
B. Data is read from Queue2 in the same manner when CR2 is high with MUX1 $=H$ and $M U X 0=L$. Data is read from Queue3 in the same manner when CR3 is high with MUX1 $=H$ and MUXO $=H$.
C. OUTSIZ bit of PORT register $=1$

Figure 12. Reading Byte-Size Data From Queue1


NOTES: D. CLSZ $=27$ for the example
E. $O E=H$
F. Data is read from Queue2 in the same manner when CR2 is high with MUX1 $=H$ and MUXO $=\mathrm{L}$. Data is read from Queue3 in the same manner when CR3 is high with MUX1 $=\mathrm{H}$ and MUXO $=\mathrm{H}$.
G. OUTSIZ bit of PORT register $=1$; OUTSTF bit of PORT register $=1$.

Figure 13. Reading Byte-Size Data With Byte Destuffing


NOTES: A. $O E=H$
B. If a read from Queue2 is disabled by CR2 low or RDEN low during the cycle the output switch occurs, the previous data held in the Queue2 output register is output.
C. OUTSIZ bit of PORT register $=0$

Figure 14. Example of Switching Queues on the Output


SN74ACT53861
$4096 \times$ MULTIPLE－QUEUE（MULTI－Q™）FIRST－IN，FIRST－OUT MEMORY WITH THREE PROGRAMMABLE－DEPTH BUFFERS AND CELL－BASED FLAGS
SCAS443－JUNE 1994


Figure 16．$\overline{\text { FF1 }}$ Timing Example


SN74ACT53861
$4096 \times$ MULTIPLE－QUEUE（MULTI－QM）FIRST－IN，FIRST－OUT MEMORY
WITH THREE PROGRAMMABLE－DEPTH BUFFERS AND CELL－BASED FLAGS
SCAS443－JUNE 1994


Figure 18．Writing to the Programming Bus


Figure 19．Reading Conflguration Registers From the Programming Bus

## SN74ACT53861 <br> $4096 \times$ MULTIPLE-QUEUE (MULTI-Q™ ${ }^{\text {I }}$ FIRST-IN, FIRST-OUT MEMORY WITH THREE PROGRAMMABLE-DEPTH BUFFERS AND CELL-BASED FLAGS

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) ${ }^{\dagger}$


$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: The input and output voltage ratings may be exceeded provided the input and output current ratings are observed.
recommended operating conditions

|  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $V_{C C}$ | Supply voltage | 4.5 | 5.5 | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage | 2 |  | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage |  | 0.8 | V |
| 1 OH | High-level output current |  | -8 | mA |
| IOL | Low-level output current |  | 16 | mA |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  |  | MIN | TYP $\ddagger$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V OH | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $1 \mathrm{OH}=-4 \mathrm{~mA}$ |  | 2.4 |  |  | V |
| VOL | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $1 \mathrm{OL}=8 \mathrm{~mA}$ |  |  |  | 0.5 | V |
| 1 | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or 0 |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| Ioz | $V_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}$ or 0 |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| ICC | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=\mathrm{V}_{\text {cc }}-0.2 \mathrm{~V}$ or 0 |  |  |  | 400 | $\mu \mathrm{A}$ |
| $\Delta \mathrm{Cc}{ }^{\text {§ }}$ | $V_{C C}=5.5 \mathrm{~V}$, | One input at 3.4 V, | Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND |  |  | 1 | mA |
| $\mathrm{C}_{i}$ | $V_{1}=0$, | $f=1 \mathrm{MHz}$ |  |  | 4 |  | pF |
| $\mathrm{C}_{0}$ | $\mathrm{V}_{\mathrm{O}}=0$, | $\mathrm{f}=1 \mathrm{MHz}$ |  |  | 8 |  | pF |

[^0]
## $4096 \times$ MULTIPLE-QUEUE (MULTI-Q™ $)$ FIRST-IN, FIRST-OUT MEMORY WITH THREE PROGRAMMABLE-DEPTH BUFFERS AND CELL-BASED FLAGS

## timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Figures 2 through 19)

|  |  | MIN MAX | UNIT |
| :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {clock }}$ | Clock frequency, WRTCLK or RDCLK | 50 | MHz |
| ${ }^{\text {t }}$ c | Clock cycle time, WRTCLK or RDCLK | 20 | ns |
| ${ }^{\text {tw }}$ (CLKH) | Pulse duration, WRTCLK and RDCLK high | 7 | ns |
| ${ }^{\text {w }}$ (CL.KL) | Pulse duration, WRTCLK and RDCLK low | 7 | ns |
| ${ }^{\text {tw }}$ (DS) | Pulse duration, $\overline{D S}$ high or low | 15 | ns |
| ${ }^{\text {tsu( }}$ ( $)$ | Setup time, D0-D17 before WRTCLK $\uparrow$ | 5 | ns |
| $\mathrm{t}_{\text {su }}(\mathrm{EN})$ | Setup time, ISOC, ABRT, WRTEN1, WRTEN2, and WRTEN3 before WRTCLK $\uparrow$; RDEN, MUXO, and MUX1 before RDCLK $\uparrow$ | 5 | ns |
| ${ }^{\text {tsu}}$ (RS) | Setup time, $\overline{\text { RST }}$ low before WRTCLK $\uparrow$ or RDCLK $\uparrow \dagger$ | 7 | ns |
| $t_{\text {su (RS2) }}$ | Setup time, $\overline{\text { RST }}$ high before first data write | 20 | ns |
| $t_{\text {su }}$ (R-DS) | Setup time, R/W before $\overline{\mathrm{DS}} \downarrow$ | 8 | ns |
| $\mathrm{t}_{\text {su }}$ (DR-DS) | Setup time, DWRDY before $\overline{\text { DS }} \downarrow$ | 8 | ns |
| $t_{\text {su }}(\mathrm{P})$ | Setup time, PO-P7 before $\overline{\text { DS }} \downarrow$ | 8 | ns |
| $\mathrm{th}^{\text {(D) }}$ | Hold time, D0-D17 after WRTCLK $\dagger$ | 0 | ns |
| $\mathrm{th}^{\text {(EN }}$ ) | Hold time, ISOC, $\overline{\text { ABRTT}}$, WRTEN1, WRTEN2, and WRTEN3 after WRTCLK $\uparrow$; RDEN, MUXO, and MUX1 after RDCLK $\uparrow$ | 0 | ns |
| th(RS) | Hold time, $\overline{\text { RST }}$ low after WRTCLK $\uparrow$ or RDCLK $\uparrow \dagger$ | 7 | ns |
| th(R-DS) | Hold time, R $\bar{W}$ after $\overline{D S} \downarrow$ | 1 | ns |
| $\mathrm{th}^{(\mathrm{P})}$ | Hold time, PO-P7 after $\overline{\text { DS }} \downarrow$ | 1 | ns |

$\dagger$ Requirement to count the clock edge as one of at least four needed to reset a FIFO
$\ddagger$ Skew time is not a timing constraint for proper device operation.
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$

|  | PARAMETER | MIN MAX | UNIT |
| :---: | :---: | :---: | :---: |
| ${ }^{\text {clock }}$ | Clock frequency, WRTCLK or RDCLK | 50 | MHz |
| ta | Access time, RDCLK $\dagger$ to Q0-Q17 | 11 | ns |
| tpd(R-CR) | Propagation delay time, RDCLK $\dagger$ to CR1, CR2, or CR3 | 10 | ns |
| $\mathrm{t}_{\mathrm{pd}}$ (R-OS) | Propagation delay time, RDCLK $\uparrow$ to OSOC | 10 | ns |
| $t_{\text {pd }}(\mathrm{W}-\mathrm{AE})$ | Propagation delay time, WRTCLK $\dagger$ to $\overline{\text { ALER }}$ | 10 | ns |
| tpd(W-PF) | Propagation delay time, WRTCLK $\uparrow$ to PF1, PF2, or PF3 | 10 | ns |
| $\mathrm{t}_{\text {pd }}(\mathrm{W}$-FF) | Propagation delay time, WRTCLK $\uparrow$ to $\overline{\text { FF1, }}$ FF2, or $\overline{\text { FF3 }}$ | 10 | ns |
| $t_{\text {pd }}(W-W R)$ | Propagation delay time, WRTCLK $\uparrow$ to DWRDY | 10 | ns |
| tpd(DS-P) | Propagation delay time, $\overline{\mathrm{DS}} \uparrow$ to P0-P7 | 20 | ns |
| $\mathrm{t}_{\text {en( }} \mathrm{Q}$ ) | Enable time, OE to Q0-Q17 active | 1 | ns |
| $\mathrm{t}_{\text {dis }}(\mathrm{Q})$ | Disable time, OE to Q0-Q17 at high impedance | 9 | ns |
| $t$ en(P) | Enable time, $\overline{\mathrm{POE}}$ and $\mathrm{R} \bar{W}$ to PO-P7 active | 1 | ns |
| $\mathrm{t}_{\text {dis }(\mathrm{P})}$ | Disable time, $\overline{\mathrm{POE}}$ and $\mathrm{R} \overline{\mathrm{W}}$ to PO-P7 at high impedance | 9 | ns |

## PARAMETER MEASUREMENT INFORMATION



Figure 9. Standard CMOS Outputs


Figure 10. 3-State Outputs

## General Iniormation

Multi-Q ${ }^{\text {TM }}$ - 18 -Bit FIFO
3.3-V Low-Powered 18-Biì FiFOs
Telecom Single-Bit FIFOs
DSP 36-Bit Clocked FIFOs
Internetworking 36-Bit Clocked FIFOs
H-B Computing 36-Bix Clocked FIFOs
18-Bii Clocked FIFOs
18-Bit Strobed FIFOs
9-Bit Clocked/Strobed FIFOs ..... 10
9-Bit Asynchronous FIFOs11
9-Bit Synchronous FIFOs
Reduced-Width FIFOs
Application Notes14
Mechanical Data ..... 15

## 3.3-V LOW-POWERED 18-BIT FIFOS

Features

- Designed for 3.3-V operations
- Drop in replaceable for the following:

Clocked 5 V SN74ACT7803
SN74ACT7805 SN74ACT7813

Strobed 5 V SN74ACT7804 SN74ACT7806 SN74ACT7814

- Member of Texas Instruments Widebus ${ }^{\text {Tm }}$ family
- $0.8-\mu \mathrm{m}$ CMOS process
- Tl's advanced clocked interface
- Clock frequencies as high as 50 MHz
- Fast access time
- High drive capabilities
- Depth from 64 to 2 K words
- Latched input and output registers
- Grey-code flag architecture
- First-word fall-through
- Programmable AF/AE flag
- Multistage flag synchronization
- Output edge control (OEC ${ }^{\text {rM }}$ ) circuitry
- Distributed $V_{C C}$ and GND
- JEDEC standard 56-pin SSOP package

Benefits

- Ensures maximum clock speed, access times and low power operations
- Allows easy scalability from 5 V to 3.3 V

Clocked 3.3 V SN74ALVC7803 SN74ALVC7805 SN74ALVC7813

Strobed 3.3 V SN74ALVC7804 SN74ALVC7806 SN74ALVC7814

- Combined wider data path capability with reduced board space area
- Fast access times combined with low power
- Supports free-running clocks with enables
- Supports high-performance systems
- Access times as low as 13 ns for improved performance
- $-8 \mathrm{~mA} / 16 \mathrm{~mA}$ drive capability for high fanout and bus applications
- Multiple depths to optimize system applications
- -Allows for fast access times as well as setup and hold times as reduced setup and hold times
- Eliminates race conditions
- Eases system interface requirements
- Increases design flexibility
- Increases reliability by increasing (MTBF) mean time between failures
- Improved reliability
- Improved noise immunity and mutual coupling effects
- 18-bit product in equal or less space than 9 -bit FIFO options
- Operates at 3-V to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$
- Free-Running Read and Write Clocks Can Be Asynchronous or Coincident
- Read and Write Operations Synchronized to Independent System Clocks
- Low-Power Advanced CMOS Technology
- Half-Full Flag and Programmable Almost-Full/Almost-Empty Flag
- Bidirectional Configuration and Width Expansion Without Additional Logic
- Input-Ready Flag Synchronized to Write Clock
- Output-Ready Flag Synchronized to Read Clock
- Fast Access Times of 13 ns With a 50-pF Load and All Data Outputs Switching Simultaneously
- Data Rates From 0 to 50 MHz
- Pin Compatible With SN74ACT7803, SN74ACT7805 and SN74ACT7813
- Packaged in Shrink Small-Outline $\mathbf{3 0 0}$-mil Package (DL) Using 25-mil Center-to-Center Lead Spacing


## description

The SN74ALVC7803, SN74ALVC7805 and SN74ALVC7813 are FIFOs suited for buffering asynchronous data paths at $50-\mathrm{MHz}$ clock rates and $13-$ ns access times and is designed for $3-\mathrm{V}$ to $3.6-\mathrm{V} V_{C C}$ operation. The 56 -pin shrink smalloutline (DL) package offers greatly reduced board space over DIP, PLCC, and conventional SOIC packages. Two devices can be configured for bidirectional data buffering without additional logic.

DL PACKAGE
(TOP VIEW)


The write clock (WRTCLK) and read clock (RDCLK) should be free running and can be asynchronous or coincident. Data is written to memory on the rising edge of WRTCLK when WRTEN1 is high, WRTEN2 is low, and IR is high. Data is read from memory on the rising edge of RDCLK when $\overline{\operatorname{RDEN}}, \overline{\mathrm{OE}}$, and $\overline{\mathrm{OE} 2}$ are low and OR is high. The first word written to memory is clocked through to the output buffer regardless of the RDEN, $\overline{\mathrm{OE}}$, and $\overline{\mathrm{OE}}$ levels. The OR flag indicates that valid data is present on the output buffer.

The FIFO can be reset asynchronously to WRTCLK and RDCLK. RESET must be asserted while at least four WRTCLK and four RDCLK rising edges occur to clear the synchronizing registers. Resetting the FIFO initializes the IR, OR, and HF flags low and the AF/AE flag high. The FIFO must be reset upon power up.
logic symbol $\dagger$

$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## functlonal block diagram



## Terminal Functions

| TERMINAL |  | I/O | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. |  |  |
| AF/AE | 24 | 0 | Almost-full/almost-empty flag. Depth offset values can be programmed for this flag, or the default value of 64 can be used for both the almost-empty offset $(X)$ and the almost-full offset ( $Y$. AF/AE is high when memory contains $X$ or less words or ( 512 minus $Y$ ) or more words. AF/AE is high after reset. |
| D0-D17 | $\begin{gathered} 21-14,12-11, \\ 9-2 \end{gathered}$ | 1 | 18-bit data input port |
| HF | 22 | 0 | Half-full flag. HF is high when the FIFO memory contains 256 or more words. HF is low after reset. |
| IR | 28 | 0 | Input ready flag. IR is synchronized to the low-to-high transition of WRTCLK. When IR is low, the FIFO is full and writes are disabled. IR is low during reset and goes high on the second low-to-high transition of WRTCLK after reset. |
| $\overline{\mathrm{OE}}, \overline{\mathrm{OE} 2}$ | 56, 30 | 1 | Output enables. When $\overline{O E 1}, \overline{O E 2}$, and $\overline{R D E N}$ are low and OR is high, data is read from the FIFO on a low-to-high transition of RDCLK. When either $\overline{O E 1}$ or $\overline{O E 2}$ is high, reads are disabled and the data outputs are in the high-impedance state. |
| OR | 29 | 0 | Output ready flag. OR is synchronized to the low-to-high transition of RDCLK. When OR is low, the FIFO is empty and reads are disabled. Ready data is present on Q0-Q17 when OR is high. OR is low during reset and goes high on the third low-to-high transition of RDCLK after the first word is loaded to empty memory. |
| PEN | 23 | 1 | Program enable. After reset and before the first word is written to the FIFO, the binary value on DO-D7 is latched as an AF/AE offset value when PEN is low and WRTCLK is high. |
| Q0-Q17 | $\begin{gathered} 33-34,36-38, \\ 40-43,45-49, \\ 51,53-55 \end{gathered}$ | 0 | 18 -bit data output port. After the first valid write to empty memory, the first word is output on Q0-Q17 on the third rising edge of RDCLK. OR is also asserted high at this time to indicate ready data. When OR is low, the last word read from the FIFO is present on QO-Q17. |
| RDCLK | 32 | 1 | Read clock. RDCLK is a continuous clock and can be asynchronous or coincident to WRTCLK. A low-to-high transition of RDCLK reads data from memory when $\overline{O E 1}, \overline{O E 2}$, and $\overline{\text { RDEN }}$ are low and $O R$ is high. $O R$ is synchronous to the low-to-high transition or RDCLK. |
| $\overline{R D E N}$ | $\bigcirc 1$ | 1 | Read enable. When $\overline{\operatorname{RDEN}}, \overline{\mathrm{OE1}}$, and $\overline{\mathrm{OE} 2}$ are low and OR is high, data is read from the FIFO on the low-to-high transition of RDCLK. |
| RESET | 1 | 1 | Reset. To reset the FIFO, four low-to-high transitions of RDCLK and four low-to-high transitions of WRTCLK must occur while $\overline{\text { RESET }}$ is low. This sets HF, IR, and OR low and AF/AE high. |
| WRTTCLK | 25 | 1 | Write clock. WRTCLK is a continuous clock and can be asynchronous or coincident to RDCLK. A low-to-high transition of WRTCLK writes data to memory when WRTEN2 is low, WRTEN1 is high, and IR is high. IR is synchronous to the low-to-high transition of WRTCLK. |
| $\begin{aligned} & \hline \text { WRTEN1, } \\ & \text { WRTEN2 } \end{aligned}$ | 27, 26 | 1 | Write enables. When WRTEN1 is high, WRTEN2 is low, and IR is high, data is written to the FIFO on a low-to-high transition of WRTCLK. |



Figure 1. Reset Cycle


DATA WORD NUMBER FOR FLAG TRANSITIONS

| DEVICE | TRANSITION WORD |  |  |
| :---: | :---: | :---: | :---: |
|  | Af | B | C |
| SN74ALVC7813 | W33 | W(65-Y | W65 |
| SN74ALVC7805 | W129 | W(257-Y) | W257 |
| SN74ALVC7803 | W257 | W((513-Y) | W513 |

Figure 2. FIFO Write


Figure 3. FIFO Read

## offset values for AF/AE

The almost-full/almost-empty (AF/AE) flag has two programmable limits: the almost-empty offset value $(X)$ and the almost-full offset value ( $Y$ ). They can be programmed after the FIFO is reset and before the first word is written to memory. If the offsets are not programmed, the default values of $X=Y=64$ are used. The AF/AE flag is high when the FIFO contains $X$ or less words or ( 512 minus $Y$ ) or more words.
Program enable ( $\overline{\mathrm{PEN}}$ ) should be held high throughout the reset cycle. $\overline{\text { PEN }}$ can be brought low only when IR is high. On the following low-to-high transition of WRTCLK, the binary value on DO-D7 is stored as the almost empty offset value $(\mathrm{X})$ and the almost full offset value ( Y ). Holding PEN low for another low-to-high transition of WRTCLK reprograms Y to the binary value on DO-D7 at the time of the second WRTCLK low-to-high transition. When the offsets are being programmed, writes to the FIFO memory are disabled regardless of the state of the write enables (WRTEN1, WRTEN2). A maximum value of 255 can be programmed for either $X$ or $Y$ (see Figure 4). To use the default values of $X=Y=64, \overline{\mathrm{PEN}}$ must be held high.


Figure 4. Programming $\bar{X}$ and $Y$ Separately
absolute maximum ratings over operating free-air temperature range (unless otherwise noted) ${ }^{\dagger}$


Output voltage range, $\mathrm{V}_{\mathrm{O}}$ (see Notes 1 and 2 ) ....................................... 0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$


Continuous output current, $\mathrm{I}_{\mathrm{O}}\left(\mathrm{V}_{\mathrm{O}}=0\right.$ to $\left.\mathrm{V}_{\mathrm{C}}\right)$ ) .................................................. $\pm 50 \mathrm{~mA}$

Voltage applied to a disabled 3 -state output ............................................................. 3.6 V

Storage temperature range ................................................................... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output voltage ratings can be exceeded if the input and output clamp current ratings are observed.
2. This value is limited to 4.6 V maximum.
recommended operating conditions

|  |  |  | 'ALVC7803-20 <br> 'ALVC7805-20 <br> 'ALVC7813-20 $V_{C C}=3.3 V \pm 0.3 V$ |  | 'ALVC7803-25 <br> 'ALVC7805-25 <br> 'ALVC7813-25 $V_{C C}=3.3 V \pm 0.3 V$ |  | 'ALVC7803-40 <br> 'ALVC7805-40 <br> 'ALVC7813-40 $V_{C C}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{V}_{\mathrm{H}}$ | High-level input voltage |  | 2 |  | 2 |  | 2 |  | V |
| $\mathrm{V}_{\text {II }}$ | Low-level input voltage |  | 0.8 |  | 0.8 |  | 0.8 |  |  |
| ${ }^{1} \mathrm{OH}$ | High-level output current, Q outputs, Flags | $V_{C C}=3 \mathrm{~V}$ |  | -8 | -8 |  | -8 |  | mA |
| IOL | Low-level output current, Q outputs, Flags | $\mathrm{VCC}=3 \mathrm{~V}$ |  | 16 | 16 |  | 16 |  |  |
| ${ }^{\text {f }}$ lock | Clock frequency |  |  | 50 |  | 40 | 25 |  | MHz |
| $t_{w}$ | Pulse duration | D0 -D17 high or low | 9 |  | 10 |  | 14 |  | ns |
|  |  | WRTCLK high or low | 7 |  | 8 |  | 12 |  |  |
|  |  | RDCLK high or low | 7 |  | 8 |  | 12 |  |  |
|  |  | PEN low | 9 |  | 9 |  | 12 |  |  |
|  |  | WRTEN1 high, WRTEN2 low | 8 |  | 8 |  | 12 |  |  |
|  |  | OE1, OE2 low | 9 |  | 9 |  | 12 |  |  |
|  |  | RDEN low | 8 |  | 8 |  | 12 |  |  |
| $\mathrm{t}_{\text {su }}$ | Setup time | D0-D17 before WRTCLK $\uparrow$ | 5 |  | 5 |  | 5 |  | ns |
|  |  | WRTEN1, WRTEN2 before WRTCLK $\uparrow$ | 5 |  | 5 |  | 5 |  |  |
|  |  | $\overline{\mathrm{OE}}, \overline{\mathrm{OE} 2} \text { before }$ RDCLK $\uparrow$ | 5 |  | 6 |  | 6 |  |  |
|  |  | $\overline{\text { RDEN }}$ before RDCLK $\uparrow$ | 5 |  | 5 |  | 5 |  |  |
|  |  | Reset: RESET low before first WRTCLK $\uparrow$ and RDCLK ${ }^{\dagger}{ }^{\dagger}$ | 6 |  | 6 |  | 6 |  |  |
|  |  | PEN before WRTCLK $\uparrow$ | 6 |  | 6 |  | 6 |  |  |
| $t^{\text {th }}$ | Hold time | D0-D17 after WRTCLK $\uparrow$ | 0 |  | 0 |  | 0 |  | ns |
|  |  | WRTEN1, WRTEN2 after WRTCLK $\uparrow$ | 0 |  | 0 |  | 0 |  |  |
|  |  | $\begin{aligned} & \overline{\mathrm{OE1}}, \overline{\mathrm{OE} 2}, \overline{\mathrm{RDEN}} \\ & \text { after RDCLK } \uparrow \end{aligned}$ | 0 |  | 0 |  | 0 |  |  |
|  |  | Reset: $\overline{\text { ESSET }}$ low after fourth WRTCLK $\uparrow$ and RDCLK $\dagger \dagger$ | 2 |  | 2 |  | 2 |  |  |
|  |  | $\overline{\text { PEN }}$ low after WRTCLK $\uparrow$ | 2 |  | 2 |  | 2 |  |  |
| $T_{A}$ | Operating free-air temperature |  | 0 | 70 | 0 | 70 | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |

${ }^{\dagger}$ To permit the clock pulse to be utilized for reset purposes

## CLOCKED FIRST-IN, FIRST-OUT MEMORIES

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS $\dagger$ |  | MIN | TYP $\ddagger$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IK }}$ |  | $\mathrm{V}_{\text {CC }}=3 \mathrm{~V}$, | $\mathrm{I}_{\mathrm{K}}=-18 \mathrm{~mA}$ |  |  | -1.2 | V |
| VOH | Flags, Q outputs | $\mathrm{V}_{C C}=$ MIN to MAX, | $\mathrm{IOH}=-100 \mu \mathrm{~A}$ | $\mathrm{V}_{\text {cc-0. }}$ |  |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$, | $1 \mathrm{OH}=-8 \mathrm{~mA}$ | 2.4 |  |  |  |
| VOL | Flags, Q outputs | $V_{C C}=$ MIN to MAX, | $\mathrm{IOL}=100 \mu \mathrm{~A}$ |  |  | 0.2 | V |
|  | Flags | $V_{C C}=3 V_{1}$ | $\mathrm{IOL}=8 \mathrm{~mA}$ |  |  | 0.4 |  |
|  | Q outputs | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$, | $\mathrm{IOL}=16 \mathrm{~mA}$ |  |  | 0.55 |  |
| 1 |  | $V_{C C}=3.6 \mathrm{~V}$, | $\mathrm{V}_{1}=\mathrm{V}_{\text {cC }}$ or GND |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| loz |  | $\mathrm{V}_{\text {cC }}=3.6 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}$ or GND |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| ICC |  | $V_{1}=V_{\text {cc }}$ or 0 |  |  |  | 40 | $\mu \mathrm{A}$ |
| $\mathrm{alcc}^{\S}$ |  | $\begin{array}{\|l\|} \hline V_{C C}=3.6 \mathrm{~V} \\ \text { One input at } V_{C C}-0.6 \mathrm{~V} \\ \hline \end{array}$ | Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND, |  |  | 500 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{i}$ |  | $\mathrm{V}_{\text {CC }}=3.3 \mathrm{~V}$, | $\mathrm{V}_{1}=\mathrm{V}_{\text {cc }}$ or GND |  | 2.5 |  | pF |
| $\mathrm{C}_{0}$ |  | $\mathrm{V}_{C C}=3.3 \mathrm{~V}$, | $V_{0}=V_{\text {CC }}$ or GND |  | 3.5 |  | pF |

$\dagger$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
$\ddagger$ All typical values are at $\mathrm{V}_{\mathrm{C}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\S$ This is the supply current for each input that is at one of the specified $T T L$ voltage levels rather than 0 V or $\mathrm{V}_{\mathrm{CC}}$.
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (unless otherwise noted) (see Figure 7)

| PARAMETER | FROM (OUTPUT) | $\begin{gathered} \text { TO } \\ \text { (INPUT) } \end{gathered}$ | 'ALVC7803-20 <br> 'ALVC7805-20 <br> 'ALVC7813-20 $V_{C C}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ |  | 'ALVC7803-25 <br> 'ALVC7805-25 <br> 'ALVC7813-25 $V_{C C}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ |  | 'ALVC7803-40 <br> 'ALVC7805-40 <br> 'ALVC7813-40 $V_{C C}=3.3 V \pm 0.3 V$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $f_{\text {max }}$ | WRTCLK or RDCLK |  | 50 |  | 40 |  | 25 |  | MHz |
| $t_{\text {pd }}$ | RDCLK $\uparrow$ | Any Q | 4 | 13 | 4 | 15 | 4 | 20 | ns |
| $t_{\text {tpd }}{ }^{\text {I }}$ |  |  |  |  |  |  |  |  |  |
| $t_{\text {pd }}$ | WRTCLK $\uparrow$ | IR | 3 | 11 | 3 | 13 | 3 | 15 | ns |
| tpd | RDCLK $\uparrow$ | OR | 3 | 11 | 3 | 13 | 3 | 15 | ns |
| $t_{\text {pd }}$ | WRTCLK $\uparrow$ | AF/AE | 7 | 19 | 7 | 21 | 7 | 23 | ns |
| tpd | RDCLK $\uparrow$ | AF/AE | 7 | 19 | 7 | 21 | 7 | 23 | ns |
| tpLH | WRTCLK $\uparrow$ | HF | 7 | 17 | 7 | 19 | 7 | 21 | ns |
| tPHL | RDCLK $\uparrow$ |  | 7 | 18 | 7 | 20 | 7 | 22 |  |
| tpLH | RESET low | AF/AE | 2 | 11 | 2 | 13 | 2 | 15 | ns |
| tPHL |  | HF | 2 | 12 | 2 | 14 | 2 | 16 |  |
| $t_{\text {en }}$ | OE1, $\overline{O E 2}$ | Any Q | 2 | 11 | 2 | 11 | 2 | 11 | ns |
| $t_{\text {dis }}$ |  |  | 2 | 11 | 2 | 14 | 2 | 14 |  |

${ }^{7}$ This parameter is measured with a $50-\mathrm{pF}$ load (see Figure 7 ).
operating characteristics, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  | TEST CONDITIONS | TYP | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance | Outputs enabled | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \quad \mathrm{f}=5 \mathrm{MHz}$ | 53 |

APPLICATION INFORMATION


Figure 5. Bidirectional Configuration


Figure 6. Word-Width Expansion: $512 \times 36 \mathrm{Bit}, 256 \times 36 \mathrm{Bit}$, and $64 \times 36 \mathrm{Bit}$

## APPLICATION INFORMATION

## calculating power dissipation

The maximum power dissipation based on all data outputs changing states on each read can be calculated using:

$$
P_{t}=V_{C C} \times\left[I_{C C F}+\left(N \times \Delta I_{C C} \times d c\right)\right]+\Sigma\left(C_{L} \times V_{C C}{ }^{2} \times f 0\right)
$$

A more accurate power calculation based on device use and average number of data outputs switching can be found using:

$$
P_{t}=V_{C C} \times\left[I I_{C C}+\left(N \times \Delta I_{C C} \times d c\right)\right]+\Sigma\left(C_{p d} \times V_{C C}{ }^{2} \times f i\right)+\Sigma\left(C_{L} \times V_{C C}{ }^{2} \times f 0\right)
$$

where:

```
Icc = power-down Icc maximum
\(\mathrm{N}=\) number of inputs driven by a TTL device
\(\Delta I_{C C}=\) increase in supply current
dc \(=\) duty cycle of inputs at a TTL high level of 3.4 V
\(\mathrm{C}_{\mathrm{pd}}=\) power dissipation capacitance
\(C_{L}=\) output capacitive load
\(f_{i}=\) data input frequency
\(\mathrm{f}_{0}=\) data output frequency
```


## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR OUTPUTS


NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

3-STATE OUTPUTS (ANY Q)

| PARAMETER |  | R1, R2 | $C_{L}{ }^{\text { }}$ | S1 |
| :---: | :---: | :---: | :---: | :---: |
| ten | tPZH | $500 \Omega$ | 50 pF | GND |
|  | tPZL |  |  | 6 V |
| $t_{\text {dis }}$ | tPHZ | $500 \Omega$ | 50 pF | GND |
|  | tPLZ |  |  | 6 V |
| $t_{\text {pd }}$ | ${ }^{\text {tPLH }} / \mathrm{t}_{\text {PHL }}$ | $500 \Omega$ | 50 pF | Open |

$\dagger$ Includes probe and test-fixture capacitance
Figure 7. Standard CMOS Outputs (FULL, EMPTY, HF, AF/AE)

- Operates at $3-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{Cc}}$
- Load Clock and Unload Clock Can Be Asynchronous or Coincldent
- Low-Power Advanced CMOS Technology
- Full, Empty, and Half-Full Flags
- Programmable Almost-Full/AImost-Empty Flag
- Fast Access Times of 18 ns With a $50-\mathrm{pF}$ Load and All Data Outputs Swltching Simultaneously
- Data Rates From 0 to 40 MHz
- 3-State Outputs
- Pin Compatible With SN74ACT7804, SN74ACT7806 and SN74ACT7814
- Packaged In Shrink Small-Outine 300-mil Package (DL) Using 25 -mil Center-to-Center Spacing


## description

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The SN74ALVC7804, SN74ALVC7806, SN74ALVC7814 are 18-bit FIFOs with high speed and fast access times. Data is processed at rates up to 40 MHz with access times of 18 ns in a bit-parallel format. These memories are designed for $3-\mathrm{V}$ to $3.6-\mathrm{V}$ $\mathrm{V}_{\mathrm{CC}}$ operation.
Data is written into memory on a low-to-high transition of the load clock (LDCK) and is read out on a low-to-high transition of the unload clock (UNCK). The memory is full when the number of words clocked in exceeds the number of words clocked out by 512 . When the memory is full, LDCK has no effect on the data residing in memory. When the memory is empty, UNCK has no effect.
Status of the FIFO memory is monitored by the full ( $\overline{\text { FULL }}$ ), empty (EMPTY), half-full (HF), and almost-full/almost-empty (AF/AE) flags. The FULL output is low when the memory is full and high when the memory is not full. The EMPTY output is low when the memory is empty and high when it is not empty. The HF output is high whenever the FIFO contains 256 or more words and is low when it contains 255 or less words. The AF/AE status flag is a programmable flag. The first one or two low-to-high transitions of LDCK after reset are used to program the almost-empty offset value $(X)$ and the almost-full offset value $(Y)$ if program enable ( $\overline{P E N}$ ) is low. The AF/AE flag is high when the FIFO contains $X$ or less words or ( 512 minus $Y$ ) or more words. The AF/AE flag is low when the FIFO contains between ( X plus 1 ) and ( 511 minus Y ) words.
A low level on the reset ( $\overline{R E S E T}$ ) resets the internal stack pointers and sets FULL high, AF/AE high, HF low, and EMPTY low. The Q outputs are not reset to any specific logic level. The FIFO must be reset upon power up. The first word loaded into empty memory causes EMPTY to go high and the data to appear on the Q outputs. The data outputs are in the high-impedance state when the output-enable ( $\overline{\mathrm{OE}}$ ) is high.
logic symbol ${ }^{\dagger}$

$\dagger$ This symbol is in accordance with ANSI//EEE Std 91-1984 and IEC Publication 617-12.
functional block diagram


Terminal Functions

| TERMINAL |  |  | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. | $1 / 0$ |  |
| AF/AE | 24 | 0 | Almost full/almost empty flag. Depth offset values can be programmed for this flag, or the default value of 64 can be used for both the almost empty offset $(X)$ and the almost full offset ( $Y$ ). AF/AE is high when memory contains $X$ or less words or ( $512-\eta$ ) or more words. AF/AE is high after reset. |
| D0-D17 | $\begin{gathered} 21-14,12-11 \\ 9-2 \end{gathered}$ | 1 | 18-bit data input port |
| $\overline{\text { EMPTY }}$ | 29 | 0 | Empty flag. EMPTY is low when the FIFO is empty. A FIFO reset also causes EMPTY to go low. |
| $\overline{\text { FULL }}$ | 28 | 0 | Full flag. $\overline{\text { FULL }}$ is low when the FIFO is full. A FIFO reset causes FULL to go high. |
| HF | 22 | 0 | Half-full flag. HF is high when the FIFO memory contains 256 or more words. HF is low after reset. |
| LDCK | 25 | 1 | Load clock. Data is written to the FIFO on the rising edge of LDCK when FULL is high. |
| $\overline{\mathrm{OE}}$ | 56 | 1 | Output enable. When $\overline{O E}$ is high, the data outputs are in the high-impedance state. |
| PEN | 23 | 1 | Program enable. After reset and before the first word is written to the FIFO, the binary value on DO-D7 is latched as an AF/AE offset value when $\overline{P E N}$ is low and WRTCLK is high. |
| Q0-Q17 | $\begin{gathered} 33-34,36-38, \\ 40-43,45-49, \\ 51,53-55 \end{gathered}$ | 0 | 18-bit data output port |
| RESET | 1 | 1 | Reset. A low level on RESET resets the FIFO and drives AF/AE and FULL high and HF and EMPTY low. |
| UNCK | 32 | 1 | Unload clock. Data is read from the FIFO on the rising edge of UNCK when EMPTY is high. |

MヨI^ヨyd $\perp$ IOnaOyd

Figure 1. Write, Read, and Flag Tlming Reference

DATA WORD NUMBERS FOR FLAG TRANSITIONS

| DEVICE | TRANSITION WORD |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A | B | C | D | E | $F$ | G | H | 1 |
| SN74ALVC7814 | W32 | W(64-Y) | W64 | W33 | W34 | W(64-X) | W(65-X) | W64 | W64 |
| SN74ALVC7806 | W128 | $W(256-Y)$ | W256 | W129 | W130 | W (256-X) | W(257-X) | W255 | W256 |
| SN74ALVC7804 | W256 | $W(512-Y)$ | W512 | W257 | W258 | W(512-X) | W(513-X) | W511 | W512 |

## offset values for AF/AE

The almost-full/almost-empty (AF/AE) flag has two programmable limits: the almost-empty offset value $(\mathrm{X})$ and the almost-full offset value ( $Y$ ). They can be programmed after the FIFO is reset and before the first word is written to memory. The AF/AE flag is high when the FIFO contains X or less words or ( 512 minus Y ) or more words.

To program the offset values, $\overline{\text { PEN }}$ can be brought low after reset. On the following low-to-high transition of LDCK, the binary value on D0-D7 is stored as the almost empty offset value $(X)$ and the almost full offset value (Y). Holding PEN low for another low-to-high transition of LDCK will reprogram $Y$ to the binary value on DO-D7 at the time of the second LDCK low-to-high transition. Writes to the FIFO memory are disabled while the offsets are programmed. A maximum value of 255 can be programmed for either X or Y (see Figure 2). To use the default values of $X=Y=64, \overline{P E N}$ must be held high.


Figure 2. Programming $X$ and $Y$ Separately

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) ${ }^{\dagger}$

| Sup | -0.5 V to 4.6 V |
| :---: | :---: |
| Input voltage range, $\mathrm{V}_{1}$ (see Note 1) | -0.5 V to 4.6 V |
| Output voltage range, $\mathrm{V}_{\mathrm{O}}$ (see Notes 1 and 2) | -0.5V to $V_{\text {CC }}+0.5 \mathrm{~V}$ |
| Input clamp current, $\mathrm{I}_{\mathrm{K}}\left(\mathrm{V}_{1}<0\right)$ | $-50 \mathrm{~mA}$ |
| Output clamp current, $\mathrm{I}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right.$ or $\left.\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}\right)$ | $\pm 50 \mathrm{~mA}$ |
| Continuous output current, $\mathrm{IO}_{0}\left(\mathrm{~V}_{\mathrm{O}}=0\right.$ to $\mathrm{V}_{\mathrm{Cc}}$ ) | $\pm 50 \mathrm{~mA}$ |
| Continuous current through $\mathrm{V}_{\text {CC }}$ or GND | $\pm 100 \mathrm{~mA}$ |
| Voltage applied to a disabled 3-state output | 3.6 V |
| Operating free-air temperature range, $\mathrm{T}_{\mathrm{A}}$ | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| Storage temperature range | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output voltage ratings can be exceeded if the input and output clamp current ratings are observed.
2. This value is limited to 4.6 V maximum.
recommended operating conditions

|  |  |  | 'ALVC7804-25 <br> 'ALVC7806-25 <br> 'ALVC7814-25 $V_{C C}=3.3 V \pm 0.3 V$ |  | 'ALVC7804-40 <br> 'ALVC7806-40 <br> 'ALVC7814-40 $V_{C C}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX |  |
| $\mathrm{V}_{1 \mathrm{H}}$ | High-level input voltage |  | 2 |  | 2 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  |  | 0.8 |  | 0.8 | V |
| $V_{1}$ |  |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{0}$ |  |  | 0 | $V_{C C}$ | 0 | $V_{C C}$ | V |
| IOH | High-level output current, Q outputs, Flags | $V_{C C}=3 V$ |  | -8 |  | -8 | mA |
| IOL | Low-level output current, Q outputs, Flags | $V_{C C}=3 V$ |  | 16 |  | 16 | mA |
| $\mathrm{f}_{\text {clock }}$ | Clock frequency |  |  | 40 |  | 25 | MHz |
| ${ }^{\text {tw }}$ | Pulse duration | D0-D17 high or low | 8 |  | $12^{-}$ |  | ns |
|  |  | LDCK high or low | 8 |  | 12 |  |  |
|  |  | UNCK high or low | 8 |  | 12 |  |  |
|  |  | PEN Iow | 8 |  | 12 |  |  |
|  |  | RESET low | 10 |  | 12 |  |  |
| $\mathrm{t}_{\mathrm{su}}$ | Setup time | D0-D17 before LDCK $\uparrow$ | 5 |  | 5 |  | ns |
|  |  | LDCK inactive before RESET high | 6 |  | 6 |  |  |
|  |  | $\overline{\text { PEN }}$ before LDCK $\uparrow$ | 5 |  | 5 |  |  |
| th | Hold time | D0-D17 after LDCK $\uparrow$ | 0 |  | 0 |  | ns |
|  |  | $\overline{\text { PEN }}$ high after LDCK low | 0 |  | 0 |  |  |
|  |  | $\overline{\text { PEN }}$ low after LDCK $\uparrow$ | 3 |  | 3 |  |  |
|  |  | LDCK inactive after $\overline{\text { RESET }}$ high | 6 |  | 6 |  |  |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  | 0 | 70 | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS $\dagger$ |  | MIN TYP $\ddagger$ MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Flags, Q outputs | $V_{C C}=$ MIN to MAX, | $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ | $\mathrm{V}_{\text {CC }}-0.2$ | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$, | $1 \mathrm{OH}=-8 \mathrm{~mA}$ | 2.4 |  |
| $\mathrm{V}_{\text {OL }}$ | Flags, Q outputs | $V_{C C}=$ MIN to MAX, | $1 \mathrm{OL}=100 \mu \mathrm{~A}$ | 0.2 | V |
|  | Flags | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$, | $\mathrm{IOL}=8 \mathrm{~mA}$ | 0.4 |  |
|  | Q outputs | $V_{C C}=3 \mathrm{~V}$, | $1 \mathrm{OL}=16 \mathrm{~mA}$ | 0.55 |  |
| 1 |  | $V_{C C}=3.6 \mathrm{~V}$, | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND | $\pm 5$ | $\mu \mathrm{A}$ |
| IOZ |  | $V_{C C}=3.6 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}$ or GND | $\pm 10$ | $\mu \mathrm{A}$ |
| ICC |  | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}$, | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}$ or GND and $\mathrm{IO}=0$ | 40 | $\mu \mathrm{A}$ |
| $\Delta_{C C C}{ }^{\text {S }}$ |  | $\mathrm{V}_{\mathrm{Cc}}=3.6 \mathrm{~V} \text {, }$ <br> Other inputs at $V_{C C}$ or GND | One input at $\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V}_{1}$ | 500 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{i}$ |  | $\mathrm{V}_{\text {CC }}=3.3 \mathrm{~V}$, | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND | 2.5 | pF |
| $\mathrm{C}_{0}$ |  | $\mathrm{V}_{\text {CC }}=3.3 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {cc }}$ or GND | 3.5 | pF |

$\dagger$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
$\ddagger$ All typical values are at $\mathrm{V}_{C C}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
§ This is the supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or $\mathrm{V}_{\mathrm{CC}}$
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (unless otherwise noted) (see Figure 4)

| PARAMETER | FROM (INPUT) | то (OUTPUT) | 'ALVC7804-25'ALVC7806-25'ALVC7814-25$\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ |  | 'ALVC7804-40 <br> 'ALVC7806-40 <br> 'ALVC7814-40 $V_{C C}=3.3 V \pm 0.3 V$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX |  |
| $\mathrm{f}_{\text {max }}$ | LDCK or UNCK |  | 40 |  | 25 |  | MHz |
| $\mathrm{t}_{\mathrm{pd}}$ | LDCK $\uparrow$ | Any Q | 9 | 22 | 9 | 24 | ns |
| $t_{\text {pd }}$ | UNCK $\uparrow$ |  | 6 | 18 | 6 | 20 |  |
| tpd ${ }^{\text {I }}$ | UNCK $\uparrow$ |  |  |  |  |  |  |
| tPLH | LDCK $\uparrow$ | EMPTY | 6 | 17 | 6 | 19 | ns |
| tPHL | UNCK $\uparrow$ |  | 6 | 17 | 6 | 19 |  |
| $\mathrm{t}_{\text {PHL }}$ | RESET low |  | 4 | 18 | 4 | 20 |  |
| tPHL | LDCK $\uparrow$ | FULL | 6 | 17 | 6 | 19 | ns |
| tPLH | UNCK $\uparrow$ |  | 6 | 17 | 6 | 19 |  |
| ${ }_{\text {PLLH }}$ | RESET low |  | 4 | 20 | 4 | 22 |  |
| tpd | LDCK $\uparrow$ | AF/AE | 7 | 20 | 7 | 22 | ns |
| tpd | UNCK $\uparrow$ |  | 7 | 20 | 7 | 22 |  |
| tpli | RESET low |  | 2 | 12 | 2 | 14 |  |
| tPLH | LDCK $\uparrow$ | HF | 5 | 20 | 5 | 22 | ns |
| ${ }^{\text {tPHL }}$ | UNCK $\uparrow$ |  | 7 | 20 | 7 | 22 |  |
| tpHL | RESET Iow |  | 3 | 14 | 3 | 16 |  |
| $t_{\text {en }}$ | $\overline{O E}$ | Any Q | 2 | 10 | 2 | 11 | ns |
| $\mathrm{t}_{\text {dis }}$ |  |  | 2 | 11 | 2 | 12 |  |

IThis parameter tested with a 50-pF load (see Figure 4).
operating characteristics, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  | TEST CONDITIONS | TYP | UNIT |
| :---: | :--- | :---: | :---: | :---: |
| $C_{p d}$. Power dissipation capacitance per FIFO channel | Outputs enabled | $C_{L}=50 \mathrm{pF}, \quad \mathrm{f}=5 \mathrm{MHz}$ | 53 | pF |



Figure 3. Word-Width Expansion: $512 \times 36$ Bit , $256 \times 36$ Bit, and $64 \times 36$ Bit

## calculating power dissipation

The maximum power dissipation based on all data outputs changing states on each read can be calculated using:

$$
P_{t}=V_{C C} \times\left[I_{C C F}+\left(N \times \Delta I_{C C} \times d c\right)\right]+\Sigma\left(C_{L} \times V_{C C}{ }^{2} \times f 0\right)
$$

A more accurate power calculation based on device use and average number of data outputs switching can be found using:

$$
\left.P_{t}=V_{C C} \times \| l C C+\left(N \times \Delta l_{C C} \times d c\right)\right]+\Sigma\left(C_{p d} \times V_{C C^{2}} \times \text { fi }\right)+\Sigma\left(C_{L} \times V_{C C}{ }^{2} \times f 0\right)
$$

where:

```
ICC = power-down Icc maximum
\(\mathrm{N}=\) number of inputs driven by a TTL device
\(\Delta^{\prime} \mathrm{CC}=\) increase in supply current
dc \(=\) duty cycle of inputs at a TTL high level of 3.4 V
\(\mathrm{C}_{\text {pd }}=\) power dissipation capacitance
\(C_{L}=\) output capacitive load
\(f_{i}=\) data input frequency
\(f_{0}=\) data output frequency
```


## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR OUTPUTS


VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
enable and disable times

NOTES: A. $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance.
B. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

| PARAMETER |  | R1, R2 | $C_{L}{ }^{\dagger}$ | S1 |
| :---: | :---: | :---: | :---: | :---: |
| ten | tPZH | $500 \Omega$ | 50 pF | GND |
|  | tPZL |  |  | 6 V |
| $t_{\text {dis }}$ | tPHZ | $500 \Omega$ | 50 pF | GND |
|  | tplz |  |  | 6 V |
| tpd | ${ }^{\text {PLLH }} / \mathrm{t}_{\mathrm{PHL}}$ | $500 \Omega$ | 50 pF | Open |

$\dagger$ Includes probe and test-fixture capacitance
Figure 4. Standard CMOS Outputs (FULL, EMPTY, HF, AF/AE)

## General Information

$$
\text { Multi-Q }{ }^{\text {rM }} 18 \text {-Bit FIFO }
$$

3.3-V Low-Powered 18-Bit FIFOs
Telecom Single-Bit FIFOs
DSP 36-Bit Clocked FIFOs
Internetworking 36-Bit Clocked FIFOs6
H-B Computing 36-Bit Clocked FIFOs
18-Bit Clocked FIFOs ..... 3
18-Bit Strobed FIFOs ..... 0
9-Bit Clocked/Strobed FIFOs19
9-Bit Asynchronous FIFOs
9-Bit Synchronous FIFOsW2
Reduced-Width FIFOs
Application Notes
Mechanical Data

## TELECOM SINGLE-BIT FIFOS

## Features

- 0.8- $\mu \mathrm{m}$ CMOS process
- Dual independent FIFOs
- Separate inputs, outputs, resets and enables
- Synchronous IR and OR flags
- Tl's advanced clocked interface
- Empty, full, and almost-full/almost-empty flags
- $-40^{\circ} \mathrm{C} / 85^{\circ} \mathrm{C}$ characterization


## Beneflts

- High-performance, low-power process
- Allows either a transmit and receive configuration, two transmits, or two receive operations
- Greater design flexibility
- Flag synchronization is done on chip.
- Supports free-running clocks with enables
- Multiple status flags enables greater system control
- Industrial temperature range for field applications
- Dual Independent FIFOs Organized as:
- 64 Words by 1 Blt Each - SN74ACT2226
- 256 Words by 1 Blt Each - SN74ACT2228
- Free-Running Read and Write Clocks Can Be Asynchronous or Colncident on Each FIFO
- Input-Ready Flags Synchronized to Write Clocks
- Output-Ready Flags Synchronlzied to Read Clocks
- Half-Full and Almost-Full/Almost-Empty Flags
- Support Clock Frequencies up to 22 MHz
- Characterized for Operation Over the Industrial Temperature Range $\left(-40^{\circ} \mathrm{C}\right.$ to $85^{\circ} \mathrm{C}$ )
- Access Times of 20 ns
- Low-Power Advanced CMOS Technology
- Avallable in 24-Pin SOIC (DW) Package


## description

The SN74ACT2226 and SN74ACT2228 are dual FIFOs suited for a wide range of serial data buffering applications including elastic stores for frequencies up to T2 telecommunication rates. Each FIFO on the chip is arranged as $64 \times 1$ (SN74ACT2226) or $256 \times 1$ (SN74ACT2228) and has control signals and status flags for independent operation. Output flags per FIFO include input ready (1IR or 2IR), output ready (10R or 2OR), half full ( 1 HF or 2HF), and almost full/almost empty ( $1 \mathrm{AF} / \mathrm{AE}$ or $2 \mathrm{AF} / \mathrm{AE}$ ).
Serial data is written into a FIFO on the low-to-high transition of the write-clock (1WRTCLK or 2WRTCLK) input when the write-enable (1WRTEN or 2WRTEN) input and input-ready flag (1IR or 2IR) output are both high. Serial data is read from a FIFO on the low-to-high transition of the read-clock (1RDCLK or 2RDCLK) input when the read-enable (1RDEN or 2RDEN) input and output-ready flag (1OR or 2OR) output are both high. The read and write clocks of a FIFO can be asynchronous to one another.
Each input-ready flag (1IR or 2IR) is synchronized by two flip-flop stages to its write clock (1WRTCLK or 2WRTCLK), and each output-ready flag (1OR or 2OR) is synchronized by three flip-flop stages to its read clock (1RDCLK or 2RDCLK). This multistage synchronization ensures reliable flag-output states when data is written and read asynchronously.
A half-full flag (1HF or 2HF) is high when the number of bits stored in its FIFO is greater than or equal to half the depth of the FIFO. An almost-full/almost-empty flag (1AF/AE or 2AF/AE) is high when eight or less bits are stored in its FIFO and when eight or fewer empty locations are left in the FIFO. A bit present on the data output is not stored in the FIFO.
The SN74ACT2226 and SN74ACT2228 are characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

## logic symbols $\dagger$


$\dagger$ These symbols are in accordance with ANSIIIEEE Std 91-1984 and IEC Publication 617-12.

SN74ACT2226 functional block diagram (each FIFO)


## SN74ACT2228 functional block diagram (each FIFO)



Terminal Functions

| TERMINAL |  | 1/0 | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. |  |  |
| 1AF/AE 2AF/AE | $\begin{gathered} 2 \\ 14 \end{gathered}$ | 0 | Aimost-full/almost-empty flag. AF/AE is high when the memory is eight locations or less from a full or empty state. AF/AE is set high after reset. |
| $\begin{aligned} & 1 \mathrm{D} \\ & 2 \mathrm{D} \end{aligned}$ | $\begin{gathered} \hline 6 \\ 18 \end{gathered}$ | 1 | Data input |
| GND | 7 |  | Ground |
| $\begin{aligned} & 1 \mathrm{HF} \\ & 2 \mathrm{HF} \end{aligned}$ | $\begin{gathered} 1 \\ 15 \end{gathered}$ | 0 | Half-full flag. HF is high when the number of bits stored in memory is greater than or equal to half the FIFO depth. HF is set low after reset. |
| $\begin{aligned} & \text { IIR } \\ & 21 R \end{aligned}$ | $\begin{gathered} 5 \\ 17 \end{gathered}$ | 0 | Input-ready flag. IR is synchronized to the low-to-high transition of WRTCLK. When IR is low, the FIFO is full and writes are disabled. IR is set low during reset and is set high on the second low-to-high transition of WRTCLK after reset. |
| $\begin{aligned} & \text { 10R } \\ & \text { 20R } \end{aligned}$ | $\begin{aligned} & 22 \\ & 10 \end{aligned}$ | 0 | Output-ready flag. OR is synchronized to the low-to-high transition of RDCLK. When OR is low, the FIFO is empty and reads are disabled. Ready data is present on the data output when OR is high. OR is set low during reset and set high on the third low-to-high transition of RDCLK after the first word is loaded to empty memory. |
| $\begin{aligned} & 1 Q \\ & 2 Q \end{aligned}$ | $\begin{gathered} 21 \\ 9 \end{gathered}$ | 0 | Data outputs. After the first valid write to empty memory, the first bit is output on the third rising edge of RDCLK. OR for the FIFO is asserted high to indicate ready data. |
| $\begin{aligned} & \text { 1RDCLK } \\ & \text { 2RDCLK } \end{aligned}$ | $\begin{aligned} & 24 \\ & 12 \end{aligned}$ | 1 | Read clock. RDCLK is a continuous clock and can be independent of any other clock on the device. A low-to-high transition of RDCLK reads data from memory when the FIFO RDEN and OR are high. OR is synchronous with the low-to-high transition of RDCLK. |
| $\begin{aligned} & \text { 1RDEN } \\ & \text { 2RDEN } \end{aligned}$ | $\begin{aligned} & 23 \\ & 11 \end{aligned}$ | 1 | Read enable. When the RDEN and OR of a FIFO are high, data is read from the FIFO on the low-to-high transition of RDCLK. |
| $\begin{aligned} & 1 \overline{\text { RESET }} \\ & 2 \overline{\text { RESET }} \end{aligned}$ | $\begin{gathered} 8 \\ 20 \end{gathered}$ | 1 | Reset. To reset the FIFO, four low-to-high transitions of RDCLK and four low-to-high transitions of WRTCLK must occur while RESET is low. This sets HF, IR, and OR low and AFIAE high. Before it is used, a FIFO must be reset after power up. |
| VCC | 19 |  | Supply voltage |
| 1WRTCLK 2WRTCLK | $\begin{gathered} 3 \\ 15 \end{gathered}$ | 1 | Write clock. WRTCLK is a continuous clock and can be independent of any other clock on the device. A low-to-high transition of WRTCLK writes data to memory when WRTEN and IR are high. IR is synchronous with the low-to-high transition of WRTCLK. |
| iWRTEN 2WRTEN | $\begin{gathered} \hline 4 \\ 16 \end{gathered}$ | 1 | Write enable. When WRTEN and IR are high, data is written to the FIFO on a low-to-high transition of WRTCLK. |



Figure 1. FIFO Reset


Figure 2. FIFO Write


Figure 3. FIFO Read

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

| Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$ | -0.5 V to 7 V |
| :---: | :---: |
| Input voltage range, $\mathrm{V}_{1}$ (see Note 1) | -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ |
| Output voltage range, $\mathrm{V}_{0}$ (see Note 1) | -0.5 V to $\mathrm{V}_{\text {cc }}+0.5 \mathrm{~V}$ |
| Input clamp current, $\mathrm{I}_{\text {IK }}\left(\mathrm{V}_{1}<0\right.$ or $\left.\mathrm{V}_{1}>\mathrm{V}_{\text {CC }}\right)$ | $\pm 20 \mathrm{~mA}$ |
| Output clamp current, $\mathrm{I}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right.$ or $\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}$ ) | $\pm 50 \mathrm{~mA}$ |
| Continuous output current, $\mathrm{IO}^{( } \mathrm{V} \mathrm{O}=0$ to $\mathrm{V}_{\mathrm{Cc}}$ ) | $\pm 50 \mathrm{~mA}$ |
| Continuous current through $\mathrm{V}_{C C}$ or GND | $\pm 200 \mathrm{~mA}$ |
| Operating free-air temperature range, $\mathrm{T}_{\mathrm{A}}$ | $40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| Storage temperature range | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" Is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: The input and output voltage ratings may be exceeded provided that the input and output current ratings are observed.

## recommended operating conditions

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 4.5 | 5.5 | V |
| $V_{\text {IH }}$ | High-level input voltage |  | 2 |  | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage |  |  | 0.8 | V |
| IOH | High-level output current | Q outputs, Flags |  | -8 | mA |
| IOL | Low-level output current | Q outputs |  | 16 | mA |
|  |  | Flags |  | 8 |  |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  |  | MIN | TYPt | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V OH |  | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $\mathrm{I}_{\mathrm{OH}}=-8 \mathrm{~mA}$ |  | 2.4 |  |  | V |
| VOL. | Flags | $V_{C C}=4.5 \mathrm{~V}$, | $\mathrm{IOL}^{\mathrm{O}}=8 \mathrm{~mA}$ |  |  |  | 0.5 | V |
|  | Q outputs | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $\mathrm{IOL}=16 \mathrm{~mA}$ |  |  |  | 0.5 |  |
| 4 |  | $V_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or 0 |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| Ioz |  | $V_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}$ or 0 |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| ICC |  | $V_{1}=V_{C C}-0.2$ |  |  |  |  | 400 | $\mu \mathrm{A}$ |
| $\Delta l \mathrm{cc}{ }^{\ddagger}$ |  | $V_{C C}=5.5 \mathrm{~V}$, | One input at 3.4 V , | Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND |  |  | 1 | mA |
| $\mathrm{C}_{\mathrm{i}}$ |  | $V_{1}=0$, | $\mathrm{f}=1 \mathrm{MHz}$ |  |  | 4 |  | pF |
| $\mathrm{C}_{0}$ |  | $V_{0}=0$, | $\mathrm{f}=1 \mathrm{MHz}$ |  |  | 8 |  | pF |

${ }^{\dagger}$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ This is the supply current when each input is at one of the specified TTL voltage levels rather than 0 V or $\mathrm{V}_{\mathrm{CC}}$.
timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figures 1 through 3)

|  |  | MIN MAX | UNIT |
| :---: | :---: | :---: | :---: |
| Clock frequency |  | 22 | MHz |
| $t_{w}$ _ Pulse duration | 1WRTCLK, 2WRTCLK high or low | 15 | ns |
|  | 1RDCLK, 2RDCLK high or low | 15 |  |
| $\mathrm{t}_{\text {su }}$ Setup time | 1D before 1WRTCLK $\uparrow$ and 2D before 2WRTCLK $\uparrow$ | 6 | ns |
|  | 1WRTEN before 1WRTCLK $\uparrow$ and 2WRTEN before 2WRTCLK $\uparrow$ | 6 |  |
|  | 1RDEN before 1RDCLK $\uparrow$ and 2RDEN before 2RDCLK $\uparrow$ | 6 |  |
|  | 1-RESET low before 1WRTCLK $\uparrow$ and 2 $\overline{\text { RESET }}$ low before 2WRTCLK $\dagger$ § | 6 |  |
|  | 1/RESET low before 1RDCLK $\uparrow$ and 2 $\overline{\text { RESET }}$ low before 2RDCLK $\dagger^{\S}$ | 6 |  |
| th Hold time | 1D after 1WRTCLK $\uparrow$ and 2D after 2WRTCLK $\uparrow$ | 0 | ns |
|  | 1WRTEN after 1WRTCLK $\dagger$ and 2WRTEN after 2WRTCLK $\uparrow$ | 0 |  |
|  | 1 RDEN after 1RDCLK $\dagger$ and 2RDEN after 2RDCLK $\uparrow$ | 0 |  |
|  | $1 \overline{R E S E T}$ low after 1WRTCLK $\uparrow$ and 2 $\overline{\text { RESET }}$ low after 2WRTCLK $\uparrow \S$ | 6 |  |
|  | $1 \overline{\mathrm{RESET}}$ low after 1RDCLK $\dagger$ and 2 $\overline{\mathrm{RESET}}$ low after 2RDCLK $\dagger{ }^{\bar{\delta}}$ | 6 |  |

§ Requirement to count the clock edge as one of at least four needed to reset a FIFO
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (unless otherwise noted) (see Figure 4)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {max }}$ | 1WRTCLK, 2WRTCLK, or 1RDCLK, 2RDCLK |  | 22 |  | MHz |
| tpd | 1RDCLK $\dagger$, 2RDCLK $\dagger$ | 1Q, 2Q | 2 | 20 | ns |
| tpd | 1WRTCLK $\uparrow$, 2WRTCLK $\uparrow$ | 1IR, 2IR | 1 | 20 | ns |
| $t_{\text {pd }}$ | 1RDCLK $\uparrow$, 2RDCLK $\dagger$ | 10R, 20R | 1 | 20 | ns |
| ${ }^{\text {tpd }}$ | 1WRTCLK $\dagger$, 2WRTCLK $\dagger$ | 1AF/AE, 2AF/AE | 3 | 20 | ns |
|  | 1RDCLK $\uparrow$, 2RDCLK $\dagger$ |  | 3 | 20 |  |
| tpli | 1WRTCLK $\uparrow$, 2WRTCLK $\uparrow$ | 1HF, 2HF | 2 | 20 | ns |
| ${ }_{\text {PHLL }}$ | 1RDCLK $\uparrow$, 2RDCLK $\dagger$ |  | 3 | 20 |  |
| ${ }^{\text {P }}$ PLH | $1 \overline{\text { RESET, }} 2 \overline{\text { RESET }}$ low | 1AF/AE, 2AF/AE | 1 | 20 | ns |
| ${ }_{\text {P }}$ |  | 1HF, 2HF | 1 | 20 |  |

PARAMETER MEASUREMENT INFORMATION


Figure 4. Load Circuit and Voltage Waveforms

## TYPICAL CHARACTERISTICS

SINGLE FIFO SUPPLY CURRENT
vs
CLOCK FREQUENCY


Figure 5

## calculating power dissipation

Data for Figure 5 is taken with one FIFO active and one FIFO idle on the device. The active FIFO has both writes and reads enabled with its read clock (RDCLK) and write clock (WRTCLK) operating at the rate specified by $f_{\text {clock- }}$ The data input rate and data output rate are half the $f_{\text {clock }}$ rate, and the data output is disconnected. A close approximation to the total device power can be found by using Figure 5, determining the capacitive load on the data output and determining the number of SN74ACT2226/2228 inputs driven by TTL high levels.

With ICC(f) taken from Figure 5, the maximum power dissipation ( $\mathrm{P}_{\mathrm{T}}$ ) of one FIFO on the SN74ACT2226 or SN74ACT2228 can be calculated by:

$$
P_{T}=V_{C C} \times\left[l_{C C}(f)+\left(N \times \Delta l_{C C} \times d c\right)\right]+\left(C_{L} \times V_{C C}^{2} \times f_{0}\right)
$$

where:
$\mathrm{N}=$ number of inputs driven by TTL levels
$\Delta I_{C C}=$ increase in power supply current for each input at a $T L$ high level
dc $=$ duty cycle of inputs at a TTL high level of 3.4 V
$C_{L}=$ output capacitive load
$f_{0}=$ switching frequency of an output

# SN74ACT2226, SN74ACT2228 <br> DUAL $64 \times 1$ AND DUAL $256 \times 1$ <br> CLOCKED FIRST-IN, FIRST-OUT MEMORIES <br> SCAS219A-JUNE 1992-REVISED AUGUST 1993 

## APPLICATION INFORMATION

An example of concentrating two independent serial data signals into a single composite data signal with the use of an SN74ACT2226 or SN74ACT2228 device is shown in Figure6. The input data to the FIFOs share the same average (mean) frequency, and the mean frequency of the SYS_CLOCK is greater than or equal to the sum of the individual mean input rates. A single-bit FIFO is needed for each additional input data signal that is time-division multiplexed into the composite signal.

The FIFO memories provide a buffer to absorb clock jitter generated by the transmission systems of incoming signals and synchronize the phase-independent inputs to one another. FIFO half-full (HF) flags are used to signal the multiplexer to start fetching data from the buffers. The state of the flags can also be used to indicate when a FIFO read should be suppressed to regulate the output flow (pulse-stuffing control). The FIFO almost-full/almost-empty flags (AF/AE) can be used in place of the half-full flags to reduce transmission delay.


Figure 6. Time-Division Multiplexing Using the SN74ACT2226 or SN74ACT2228

- Dual Independent FIFOs Organized as:
- 64 Words by 1 Bit Each - SN74ACT2227
- 256 Words by 1 Bit Each - SN74ACT2229
- Free-Running Read and Write Clocks Can Be Asynchronous or Coincldent on Each FIFO
- Input-Ready Flags Synchronized to Write Clocks
- Output-Ready Flags Synchronized to Read Clocks
- Half-Full and Almost-Full/Almost-Empty Flags
- Characterized for Operation Over the Industrial Temperature Range $\left(-40^{\circ} \mathrm{C}\right.$ to $85^{\circ} \mathrm{C}$ )
- Support Clock Frequencies up to 60 MHz
- Access Times of 9 ns
- 3-State Data Outputs
- Low-Power Advanced CMOS Technology
- Avallable in 28-Pin SOIC (DW) Package

DW PACKAGE
(TOP VIEW)

| $1 \mathrm{HF} \mathrm{C}_{1}$ | $\mathrm{U}_{28} 1_{1 O E}$ |
| :---: | :---: |
| 1AF/AE 2 | 27 1RDCLK |
| 1WRTCLK 3 | 261 1RDEN |
| IWRTEN ${ }_{4}$ | 2510 R |
| 11205 | 2410 |
| 10 6 | 23 2-RESET |
| GND 7 | $22 . \mathrm{v}_{\mathrm{cc}}$ |
| GND 8 | $21 . \mathrm{V}$ cc |
| 1 RESET 9 | 20.20 |
| 20.10 | 19121 R |
| 20R 11 | 18 2WRTEN |
| 2RDEN 12 | 17 2WRTCLK |
| 2RDCLK 13 | 16 2AF/AE |
| 20E 14 | 15 2 HF |

## description

The SN74ACT2227 and SN74ACT2229 are dual FIFOs suited for a wide range of serial data buffering applications including elastic stores for frequencies up to OC-1 telecommunication rates. Each FIFO on the chip is arranged as $64 \times 1$ (SN74ACT2227) or $256 \times 1$ (SN74ACT2229) and has control signals and status flags for independent operation. Output flags per FIFO include input ready (1IR or 2IR), output ready (10R or 20R), half full ( 1 HF or 2HF), and almost full/almost empty (1AF/AE or 2AF/AE).
Serial data is written into a FIFO on the low-to-high transition of the write-clock (1WRTCLK or 2WRTCLK) input when the write-enable (1WRTEN or 2WRTEN) input and input-ready flag (1IR or 2IR) output are both high. Serial data is read from a FIFO on the low-to-high transition of the read-clock (1RDCLK or 2RDCLK) input when the read-enable (1RDEN or 2RDEN) input and output-ready flag (1OR or 2OR) output are both high. The read and write clocks of a FIFO can be asynchronous to one another. A FIFO data output (1Q or 2Q) is in the high-impedance state when its output-enable (1OE or 2OE) input is low.

Each input-ready flag (1IR or 2IR) is synchronized by two flip-flop stages to its write clock (1WRTCLK or 2WRTCLK), and each output-ready flag (1OR or 2OR) is synchronized by three flip-flop stages to its read clock (1RDCLK or 2RDCLK). This multistage synchronization ensures reliable flag-output states when data is written and read asynchronously.
A half-full flag ( 1 HF or 2 HF ) is high when the number of bits stored in its FIFO is greater than or equal to half the depth of the FIFO. An almost-full/almost-empty flag (1AF/AE or 2AF/AE) is high when eight or less bits are stored in its FIFO and when eight or fewer empty locations are left in the FIFO. A bit present on the data output is not stored in the FIFO.

The SN74ACT2227 and SN74ACT2229 are characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

## logic symbols $\dagger$


$\dagger$ These symbols are in accordance with ANSIIEEE Std 91-1984 and IEC Publication 617-12.

SN74ACT2227 functional block diagram (each FIFO)


## SN74ACT2229 functional block diagram (each FIFO)



## Terminal Functions

| TERMINAL |  | V/O | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. |  |  |
| 1AF/AE 2AF/AE | $\begin{gathered} 2 \\ 16 \end{gathered}$ | 0 | Almost-full/almost-empty flag. AF/AE is high when the memory is eight locations or less from a full or empty state. AF/AE is set high after reset. |
| $\begin{aligned} & 1 \mathrm{D} \\ & 2 \mathrm{D} \end{aligned}$ | $\begin{gathered} 6 \\ 20 \end{gathered}$ | 1 | Data input |
| GND | 7, 8 |  | Ground |
| $\begin{aligned} & 1 \mathrm{HF} \\ & 2 \mathrm{HF} \\ & \hline \end{aligned}$ | $\begin{gathered} 1 \\ 15 \\ \hline \end{gathered}$ | 0 | Half-full flag. HF is high when the number of bits stored in memory is greater than or equal to half the FIFO depth. HF is set low after reset. |
| $\begin{aligned} & \text { IIR } \\ & \text { 2IR } \end{aligned}$ | $\begin{gathered} 5 \\ 19 \end{gathered}$ | 0 | Input-ready flag. IR is synchronized to the low-to-high transition of WRTCLK. When IR is low, the FIFO is full and writes are disabled. IR is set low during reset and is set high on the second low-to-high transition of WRTCLK after reset. |
| $\begin{aligned} & 10 E \\ & 20 E \\ & \hline \end{aligned}$ | $\begin{aligned} & 28 \\ & 14 \end{aligned}$ | 1 | Output enable. The data output of a FIFO is active when OE is high and in the high-impedance state when OE is low. |
| $\begin{aligned} & 10 R \\ & 20 R \end{aligned}$ | $\begin{aligned} & 25 \\ & 11 \end{aligned}$ | 0 | Output-ready flag. OR is synchronized to the low-to-high transition of RDCLK. When OR is low, the FIFO is empty and reads are disabled. Ready data is present on the data output when OR is high. OR is set low during reset and set high on the third low-to-high transition of RDCLK after the first word is loaded to empty memory. |
| $\begin{aligned} & \hline 10 \\ & 20 \end{aligned}$ | $\begin{aligned} & 24 \\ & 10 \end{aligned}$ | 0 | Data outputs. After the first valid write to empty memory, the first bit is output on the third rising edge of RDCLK OR for the FIFO is asserted high to indicate ready data. |
| 1RDCLK 2RDCLK | $\begin{aligned} & 27 \\ & 13 \end{aligned}$ | 1 | Read clock. RDCLK is a continuous clock and can be independent of any other clock on the device. A low-to-high transition of RDCLK reads data from memory when the FIFO RDEN and OR are high. OR is synchronous with the low-to-high transition of RDCLK. |
| $\begin{aligned} & \text { 1RDEN } \\ & \text { 2RDEN } \end{aligned}$ | $\begin{aligned} & 26 \\ & 12 \\ & \hline \end{aligned}$ | 1 | Read enable. When the RDEN and OR of a FIFO are high, data is read from the FIFO on the low-to-high transition of RDCLK. |
| $\begin{aligned} & 1 \overline{\text { RESET }} \\ & 2 \overline{\text { RESET }} \end{aligned}$ | $\begin{gathered} 9 \\ 23 \end{gathered}$ | 1 | Reset. To reset the FIFO, four low-to-high transitions of RDCLK and four low-to-high transitions of WRTCLK must occur while $\overline{\text { RESET }}$ is low. This sets HF, IR, and OR low and AF/AE high. Before it is used, a FIFO must be reset after power up. |
| V CC | 21, 22 |  | Supply voltage |
| 1WRTCLK 2WRTCLK | $\begin{gathered} 3 \\ 17 \end{gathered}$ | 1 | Write clock. WRTCLK is a continuous clock and can be independent of any other clock on the device. A low-to-high transition of WRTCLK writes data to memory when WRTEN and IR are high. IR is synchronous with the low-to-high transition of WRTCLK. |
| 1WRTEN 2WRTEN | $\begin{gathered} 4 \\ -18 \end{gathered}$ | 1 | Write enable. When WRTEN and IR are high, data is written to the FIFO on a low-to-high transition of WRTCLK. |



Figure 1. FIFO Reset


DATA BIT NUMBER BASED ON FIFO DEPTH

| DEVICE | DATA BIT |  |  |
| :---: | :---: | :---: | :---: |
|  | A | B | C |
| SN74ACT2227 | B33 | B57 | B65 |
| SN74ACT2229 | B129 | B249 | B257 |

FIgure 2. FIFO Write


Figure 3. FIFO Read

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

| Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$ | 0.5 V to 7 V |
| :---: | :---: |
| Input voltage range, $\mathrm{V}_{1}$ (see Note 1) | -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ |
| Output voltage range, $\mathrm{V}_{\mathrm{O}}$ (see Note 1) | -0.5 V to $\mathrm{V}_{\text {cc }}+0.5 \mathrm{~V}$ |
| Voltage applied to a disabled 3-state output | 5.5 V |
| Input clamp current, $\mathrm{I}_{\text {IK }}\left(\mathrm{V}_{1}<0\right.$ or $\mathrm{V}_{1}>\mathrm{V}_{\text {CC }}$ ) | $\pm 20 \mathrm{~mA}$ |
| Output clamp current, $\mathrm{I}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right.$ or $\left.\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}\right)$ | $\pm 50 \mathrm{~mA}$ |
| Continuous output current, $\mathrm{IO}_{0}\left(\mathrm{~V}_{\mathrm{O}}=0\right.$ to $\mathrm{V}_{\mathrm{Cc}}$ ) | $\pm 50 \mathrm{~mA}$ |
| Continuous current through $\mathrm{V}_{\mathrm{CC}}$ or GND | $\pm 200 \mathrm{~mA}$ |
| Operating free-air temperature range, $\mathrm{T}_{\mathrm{A}}$ | $40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| Storage temperature range | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: The input and output voltage ratings may be exceeded provided that the input and output current ratings are observed.

## recommended operating conditions

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{C C}$ | Supply voltage |  | 4.5 | 5.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage |  | 2 |  | V |
| VIL | Low-level input voltage |  |  | 0.8 | V |
| IOH | High-level output current | Q outputs, Flags |  | -8 | mA |
| ${ }^{\text {IOL}}$ | Low-level output current | Q outputs |  | 16 | mA |
|  |  | Flags |  | 8 |  |
| TA | Operating free-air temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  |  | MIN | TYP $\ddagger$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ |  | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $\mathrm{IOH}^{\prime}=-8 \mathrm{~mA}$ |  | 2.4 |  |  | V |
| VOL | Flags | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$ |  |  |  | 0.5 | V |
|  | Qoutputs | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $1 \mathrm{OL}^{\prime}=16 \mathrm{~mA}$ |  |  |  | 0.5 |  |
| 4 |  | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=\mathrm{V}_{\text {ce }}$ or 0 |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| Ioz |  | $V_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}$ or 0 |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| ICC |  | $V_{1}=V_{C C}-0.2$ |  |  |  |  | 400 | $\mu \mathrm{A}$ |
| $\mathrm{\Delta lcc}^{\text {§ }}$ |  | $V_{C C}=5.5 \mathrm{~V}$, | One input at 3.4 V, | Other inputs at VCC or GND |  |  | 1 | mA |
| $\mathrm{C}_{\mathrm{i}}$ |  | $\mathrm{V}_{1}=0$, | $f=1 \mathrm{MHz}$ |  |  | 4 |  | pF |
| $\mathrm{C}_{0}$ |  | $\mathrm{V}_{\mathrm{O}}=0$, | $\mathrm{f}=1 \mathrm{MHz}$ |  |  | 8 |  | pF |

$\ddagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
§ This is the supply current when each input is at one of the specified TTL voltage levels rather than 0 V or $\mathrm{V}_{\mathrm{CC}}$.
timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figures 1 through 3)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {clock }}$ | Clock frequency |  |  | 60 | MHz |
| tw | Pulse duration | 1WRTCLK, 2WRTCLK high or low | 5 |  | ns |
|  |  | 1RDCLK, 2RDCLK high or low | 5 |  |  |
| ${ }^{\text {tsu }}$ | Setup time | 1D before 1WRTCLK $\dagger$ and 2D before 2WRTCLK $\dagger$ | 4.5 |  | ns |
|  |  | 1WRTEN before 1WRTCLK $\dagger$ and 2WRTEN before 2WRTCLK $\dagger$ | 4.5 |  |  |
|  |  | 1RDEN before 1RDCLK $\dagger$ and 2RDEN before 2RDCLK $\dagger$ | 4 |  |  |
|  |  | $1 \overline{\text { RESET }}$ low before 1WRTCLK $\dagger$ and 2 $\overline{\text { RESET }}$ low before 2WRTCLK $\dagger \dagger$ | 6 |  |  |
|  |  | 1 $\overline{\text { ESSET }}$ low before 1RDCLK $\uparrow$ and 2 $\overline{\text { RESET }}$ low before 2RDCLK $\uparrow \dagger$ | 6 |  |  |
| th | Hold time | 1D after 1WRTCLK $\dagger$ and 2D after 2WRTCLK $\uparrow$ | 0 |  | ns |
|  |  | 1WRTEN after 1WRTCLK $\dagger$ and 2WRTEN after 2WRTCLK $\dagger$ | 0 |  |  |
|  |  | 1RDEN after 1RDCLK $\uparrow$ and 2RDEN after 2RDCLK $\uparrow$ | 0 |  |  |
|  |  | $1 \overline{\text { RESET }}$ low after 1WRTCLK $\uparrow$ and 2 $\overline{\text { EESET }}$ low after 2WRTCLK $\uparrow \dagger$ | 6 |  |  |
|  |  | $1 \overline{\mathrm{RESET}}$ low after 1RDCLK $\dagger$ and $2 \overline{\text { RESET }}$ low after 2RDCLK $\dagger \dagger$ | 6 |  |  |

$\dagger$ Requirement to count the clock edge as one of at least four needed to reset a FIFO
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (unless otherwise noted) (see Figure 4)

| PARAMETER | FROM (INPUT) | $\begin{gathered} \text { TO } \\ \text { (OUTPUT) } \end{gathered}$ | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $f_{\text {max }}$ | 1WRTCLK, 2WRTCLK, or 1RDCLK, 2RDCLK |  | 60 |  | MHz |
| tpd | 1RDCLK $\uparrow$, 2RDCLK $\dagger$ | 1Q, 2Q | 2 | 9 | ns |
| $t_{\text {pd }}$ | 1WRTCLK $\uparrow$, 2WRTCLK $\uparrow$ | 1IR, 21R | 1 | 8 | ns |
| tpd | 1RDCLK $\uparrow$, 2RDCLK $\uparrow$ | 10R, 20R | 1 | 8 | ns |
|  | 1WRTCLK $\uparrow$. 2WRTCLK $\uparrow$ | 1AF/AE 2AF/AE | 3 | 14 |  |
| pd | 1RDCLK¢, 2RDCLK $\dagger$ | 1AF/AE, 2AF/AE | 3 | 14 | ns |
| tplH | 1WRTCLK $\uparrow$, 2WRTCLK $\uparrow$ | 1HF, 2HF | 2 | 12 | ns |
| tphL | 1RDCLK $\uparrow$, 2RDCLK $\uparrow$ |  | 3 | 14 |  |
| tple | 1 $\overline{\text { RESET, }}$ 2 $\overline{\text { RESET }}$ low | 1AF/AE, 2AF/AE | 1 | 17 | ns |
| $\mathrm{tPHL}^{\text {P }}$ |  | 1HF, 2HF | 1 | 18 |  |
| ten | 10E, 20E | 1Q, 2Q | 0 | 8 | ns |
| $t_{\text {dis }}$ |  |  | 0 | 8 |  |

## PARAMETER MEASUREMENT INFORMATION



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

| PARAMETER |  | R1, R2 | $C_{L}{ }^{\dagger}$ | S1 |
| :---: | :---: | :---: | :---: | :---: |
| ten | tpZH | $500 \Omega$ | 50 pF | Open |
|  | tPZL |  |  | Closed |
| ${ }^{\text {d }}$ dis | ${ }^{\text {tPHZ }}$ | $500 \Omega$ | 50 pF | Open |
|  | tplz |  |  | Closed |
| $\mathrm{t}_{\mathrm{pd}}$ |  | $500 \Omega$ | 50 pF | Open |

$\dagger$ Includes probe and test-fixture capacitance
Figure 4. Load Circuit and Voltage Waveforms

## TYPICAL CHARACTERISTICS



Figure 5

## calculating power dissipation

Data for Figure 5 is taken with one FIFO active and one FIFO idle on the device. The active FIFO has both writes and reads enabled with its read clock (RDCLK) and write clock (WRTCLK) operating at the rate specified by $\mathrm{f}_{\text {clock. }}$. The data input rate and data output rate are half the $\mathrm{f}_{\text {clock }}$ rate, and the data output is disconnected. A close approximation to the total device power can be found by Figure 5, determining the capacitive load on the data output, and determining the number of SN74ACT2227/2229 inputs driven by TTL high levels.

With $\mathrm{I}_{\mathrm{CC}(f)}$ taken from Figure 5, the maximum power dissipation ( $\mathrm{P}_{\mathrm{T}}$ ) of one FIFO on the SN74ACT2227 or SN74ACT2229 can be calculated by:

$$
P_{T}=V_{C C} \times\left[l_{C C}(f)+\left(N \times \Delta I_{C C} \times d c\right)\right]+\left(C_{L} \times V_{C C}{ }^{2} \times f_{0}\right)
$$

where:
$\mathrm{N}=$ number of inputs driven by TTL levels
$\Delta l_{C C}=$ increase in power supply current for each input at a TTL high level
dc $=$ duty cycle of inputs at a TTL high level of 3.4 V
$C_{L}=$ output capacitive load
$\mathrm{f}_{\mathrm{o}}=$ switching frequency of an output

## APPLICATION INFORMATION

An example of concentrating two independent serial data signals into a single composite data signal with the use of an SN74ACT2227 or SN74ACT2229 device is shown in Figure 6. The input data to the FIFOs share the same average (mean) frequency, and the mean frequency of the SYS_CLOCK is greater than or equal to the sum of the individual mean input rates. A single-bit FIFO is needed for each additional input data signal that is time-division multiplexed into the composite signal.
The FIFO memories provide a buffer to absorb clock jitter generated by the transmission systems of incoming signals and synchronize the phase-independent inputs to one another. FIFO half-full (HF) flags are used to signal the multiplexer to start fetching data from the buffers. The state of the flags can also be used to indicate when a FIFO read should be suppressed to regulate the output flow (pulse-stuffing control). The FIFO almost-full/almost-empty flags (AF/AE) can be used in place of the half-full flags to reduce transmission delay.


Figure 6. Time-Division Multiplexing Using the SN74ACT2227 or SN74ACT2229

## General Information

## Multi-Q ${ }^{\text {m }}$ 18-Bit FIFO

3.3-V Low-Powered 18-Bit FIFOs

Telecom Single-Bit FIFOs
DSP 36-Bit Clocked FIFOs
Internetworking 36-Bit Clocked FIFOs
H-B Computing 36-Bit Clocked FIFOs
18-Bit Clocked FIFOs
18-Bit Strobed FIFOs
9-Bit Clocked/Strobed FIFOs
9-Bit Asynchronous FIFOs
9-Bit Synchronous FIFOs
Reduced-Width FIFOs
Application Notes
Mechanical Data

Features

- 36-bit FIFO interface
- Bidirectional 32-bit and 36-bit options
- Depths from 256 to 2 K words
- Mailbox-register bypass
- Microprocessor-control circuitry
- Synchronous retransmit option
- Multiple default values for separate AF and AE flags
- Parallel and serial flag programming options
- EIAJ standard 120-pin thin quad flat package (TQFP)
- TI has established alternate source options


## Benefits

- Single-chip implementation for high levels of intergration
- Two dual-port SRAMs allow true bidirectional capability.
- Multiple depths to optimize system storage applications
- Quick access to priority information
- Interface matches most processors and DSP bus-cycle timing and communications
- Permits user-defined retransmission point
- Easy alternatives for flag settings
- Choice of status-flag programming modes
- $67 \%$ less board space than equivalent 132-pin PQFPs; over 66\% less board space than four 9-bit 32-pin PLCC equivalents
- Standardization that comes from a common second source

The following table lists military FIFO Widebus $+^{\text {ru }}$ devices currently targeted for-market introduction. Customers interested in learning more about Tl's plans for these devices should contact military Advanced System Logic marketing at (915) 561-7289.

| DEVICE | PACKAGE | DESCRIPTION |
| :---: | :---: | :---: |
| SNJ54ACT3641-XX | 120 CQFP | $1 \mathrm{~K} \times 36$-Bit Unidirectional Clocked FIFO |

- Free-Running CLKA and CLKB Can Be Asynchronous or Coincident
- Clocked FIFO Buffering Data From Port A to Port B
- Synchronous Read Retransmit Capability
- Mallbox Register in Each Direction
- Programmable Almost-Full and Almost-Empty Flags
- Microprocessor Interface Control Logic
- Input-Ready (IR) and Almost-Full ( $\overline{\mathrm{AF}}$ ) Flags Synchronized by CLKA
- Output-Ready (OR) and Almost-Empty ( $\overline{\mathrm{AE}}$ ) Flags Synchronized by CLKB
- Low-Power 0.8-MIcron Advanced CMOS Technology
- Supports Clock Frequencies up to 67 MHz
- Fast Access Times of 11 ns
- Pin-to-Pin Compatible With the SN74ACT3641, and SN74ACT3651
- Available in Space-Saving 120-Pin Thin Quad Flat Package (PCB) or 132-Pin Plastic Quad Flat Package (PQ)


NC - No internal connection


NC - No internal connection
$\dagger$ Uses Yamaichi socket IC51-1324-828

## description

The SN74ACT3631 is a high-speed, low-power, CMOS clocked FIFO memory. It supports clock frequencies up to 67 MHz and has read access times as fast as 12 ns . The $512 \times 36$ dual-port SRAM FIFO buffers data from port A to port B. The FIFO memory has retransmit capability, which allows previously read data to be accessed again. The FIFO has flags to indicate empty and full conditions and two programmable flags (almost full and almost empty) to indicate when a selected number of words is stored in memory. Communication between each port can take place with two 36 -bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. Two or more devices can be used in parallel to create wider data paths. Expansion is also possible in word depth.
The SN74ACT3631 is a clocked FIFO, which means each port employs a synchronous interface. All data transfers through a port are gated to the low-to-high transition of a continuous (free-running) port clock by enable signals. The continuous clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple interface between microprocessors and/or buses with synchronous control.

The input-ready (IR) flag and almost-full ( $\overline{\mathrm{AF}}$ ) flag of the FIFO are two-stage synchronized to CLKA. The output-ready (OR) flag and almost-empty (AE) flag of the FIFO are two-stage synchronized to CLKB. Offset values for the almost-full and almost-empty flags of the FIFO can be programmed from port A or through a serial input.
functional block diagram


Terminal Functions

| TERMINAL NAME | 1／0 | DESCRIPTION |
| :---: | :---: | :---: |
| AO－A35 | 1／0 | Port－A data．The 36－bit bldirectional data port for side A． |
| $\overline{\text { AE }}$ | 0 | Almost－empty flag．Programmable flag synchronized to CLKB．$\overline{\mathrm{AE}}$ is low when the number of words in the FIFO is less than or equal to the value in the almost－empty offset register $(X)$ ． |
| $\overline{\mathrm{AF}}$ | 0 | Almost－full flag．Programmable flag synchronized to CLKA．$\overline{A F}$ is low when the number of empty locations in the FIFO is less than or equal to the value in the almost－full offset register $M$ ． |
| B0－B35 | I／O | Port－B data．The 36－bit bidirectional data port for side B． |
| CLKA | I | Port－A clock．CLKA is a continuous clock that synchronizes all data transfers through port A and can be asynchronous or coincident to CLKB．IR and $\overline{\mathrm{AF}}$ are synchronous to the low－to－high transition of CLKA． |
| CLKB | 1 | Port－B clock．CLKB is a continuous clock that synchronizes all data transfers through port $B$ and can be asynchronous or coincident to CLKA．OR and $\overline{A E}$ are synchronous to the low－to－high transition of CLKB． |
| $\overline{\text { CSA }}$ | I | Port－A chip select．$\overline{C S A}$ must be low to enable a low－to－high transition of CLKA to read or write data on port A．The AO－A35 outputs are in the high－impedance state when $\overline{C S A}$ is high． |
| $\overline{\text { CSB }}$ | I | Port－B chip select．$\overline{C S B}$ must be low to enable a low－to－high transition of CLKB to read or write data on port B ．The B0－B35 outputs are in the high－impedance state when $\overline{\mathrm{CSB}}$ is high． |
| ENA | I | Port－A master enable．ENA must be high to enable a low－to－high transition of CLKA to read or write data on port A ． |
| ENB | 1 | Port－B master enable．ENB must be high to enable a low－to－high transition of CLKB to read or write data on port B． |
| $\begin{gathered} \text { FS1/SEN, } \\ \text { FS0/SD } \end{gathered}$ | 1 | Flag offset select 1／serial enable，flag offset select 0／serial data．FS1／SEN and FSO／SD are dual－purpose inputs used for flag offset register programming．During a device reset，FS1／SEN and FSO／SD select the flag offset programming method．Three offset register programming methods are available：automatically load one of two preset values，parallel load from port A，and serial load <br> When serial load is selected for flag offset register programming，FS1／SEN is used as an enable synchronous to the low－to－high transition of CLKA．When FS1／SEN is low，a rising edge on CLKA loads the bit present on FSO／SD into the $X$ and $Y$ offset registers．The number of bit writes required to program the offset register is 18 ．The first bit write stores the Y －register MSB and the last bit write stores the X －register LSB． |
| IR | 0 | Input－ready flag．IR is synchronized to the low－to－high transition of CLKA．When IR is low，the FIFO is full and writes to its array are disabled．When the FIFO is in retransmit mode，IR indicates when the memory has been filled to the point of the retransmit data and prevents further writes．IR is set low during reset and is set high after reset． |
| MBA | 1 | Port－A mailbox select．A high level on MBA chooses a mailbox register for a port－A＇read or write operation． |
| MBB | 1 | Port－B mailbox select．A high level on MBB chooses a mailbox register for a port－B read or write operation．When the B0－B35 outputs are active，a high level on MBB selects data from the mail1 register for output and a low level selects FIFO data for output． |
| $\overline{\text { MBF1 }}$ | 0 | Mail1 register flag．$\overline{M B F 1}$ is set low by the low－to－high transition of CLKA that writes data to the mail1 register．MBF1 is set high by a low－to－high transition of CLKB when a port－B read is selected and MBB is high．$\overline{M B F 1}$ is set high by a reset． |
| $\overline{\text { MBF2 }}$ | 0 | Mail2 register flag．$\overline{\text { MBF2 }}$ is set low by the low－to－high transition of CLKB that writes data to the mail2 register．MBF2 is set high by a low－to－high transition of CLKA when a port－A read is selected and MBA is high．MBF2 is set high by a reset． |
| OR | 0 | Output－ready flag．OR is synchronized to the low－to－high transition of CLKB．When OR is low，the FIFO is empty and reads are disabled．Ready data is present in the output register of the FIFO when OR is high．OR is forced low during the reset and goes high on the third low－to－high transition of CLKB after a word is loaded to empty memory． |
| RFM | I | Read from mark．When the FJFO is in retransmit mode，a high on RFM enables a low－to－high transition of CLKB to reset the read pointer to the beginning retransmit location and output the first selected retransmit data． |
| $\overline{\text { RST }}$ | I | Reset．To reset the device，four low－to－hightransitions of CLKA and four low－to－high transitions of CLKB must occur while $\overline{\mathrm{RST}}$ is low．The low－to－high transition of $\overline{\mathrm{RST}}$ latches the status of FSO and FS1 for $\overline{\mathrm{AF}}$ and $\overline{\mathrm{AE}}$ offset selection． |
| RTM | 1 | Retransmit mode．When RTM is high and valid data is present in the FIFO output register（OR is high），a low－to－high transition of CLKB selects the data for the beginning of a retransmit and puts the FIFO in retransmit mode．The selected word remains the initial retransmit point until a low－to－high transition of CLKB occurs while RTM is low，taking the FIFO out of retransmit mode． |

## Terminal Functions (Continued)

| TERMINAL NAME | 1/0 | DESCRIPTION |
| :---: | :---: | :---: |
| W/RA | 1 | Port-A write/read select. A high on W/FAA selects a write operation and a low selects a read operation on port A for a low-to-high transition of CLKA. The AO-A35 outputs are in the high-impedance state when W/FA is high. |
| $\bar{W} /$ RB | I | Port- 8 write/read select. A low on $\bar{W} / R B$ selects a write operation and a high selects a read operation on port $B$ for a low-to-high transition of CLKB. The BO-B35 outputs are in the high-impedance state when $\bar{W} / R B$ is low. |

## detailed description

## reset

The SN74ACT3631 is reset by taking the reset ( $\overline{\mathrm{RST}}$ ) input low for at least four port-A clock (CLKA) and four port-B clock (CLKB) low-to-high transitions. The reset input can switch asynchronously to the clocks. A reset initializes the memory read and write pointers and forces the input-ready (IR) flag low, the output-ready (OR) flag high, the almost-empty ( $\overline{\text { AE }})$ flag low, and the almost-full $(\overline{\mathrm{AF}})$ flag high. Resetting the device also forces the mailbox flags (MBF1, MBF2) high. After a FIFO is reset, its input-ready flag is set high after at least two clock cycles to begin normal operation. A FIFO must be reset after power up before data is written to its memory.

## almost-empty flag and almost-full flag offset programming

Two registers in the SN74ACT3631 are used to hold the offset values for the almost-empty and almost-full flags. The almost-empty ( $\overline{\mathrm{AE}}$ ) flag offset register is labeled X , and the almost-full ( $\overline{\mathrm{AF}}$ ) flag offset register is labeled Y . The offset registers can be loaded with a value in three ways: one of two preset values are loaded into the offset registers, parallel load from port A, or serial load. The offset register programming mode is chosen by the flag select ( $\mathrm{FS} 1, \mathrm{FSO}$ ) inputs during a low-to-high transition on the RST input (see Table 1).

Table 1. Flag Programming

| FS1 | FSO | $\overline{\text { RST }}$ | X AND Y REGISTERS $\dagger$ |
| :---: | :---: | :---: | :---: |
| H | H | $\uparrow$ | Serial load |
| H | L | $\uparrow$ | 64 |
| L | H | $\uparrow$ | 8 |
| L | L | $\uparrow$ | Parallel load from port A |

$\dagger \mathrm{X}$ register holds the offset for $\overline{\mathrm{AE}}$; Y register holds the offset for $\overline{A F}$.

## preset values

If a preset value of 8 or 64 is chosen by the FS1 and FSO inputs at the time of a RST low-to-high transition according to Table 1, the preset value is automatically loaded into the X and Y registers. No other device initialization is necessary to begin normal operation, and the IR flag is set high after two low-to-high transitions on CLKA.

## parallel load from port $A$

To program the $X$ and $Y$ registers from port A, the device is reset with FS0 and FS1 low during the low-to-high transition of $\overline{\operatorname{RST}}$. After this reset is complete, the IR flag is set high after two low-to-high transitions on CLKA. The first two writes to the FIFO do not store data in its memory but load the offset registers in the order $\mathrm{Y}, \mathrm{X}$. Each offset register of the SN74ACT3631 uses port-A inputs (A8-A0). The highest number input is used as the most significant bit of the binary number in each case. Each register value can be programmed from 1 to 508. After both offset registers are programmed from port A, subsequent FIFO writes store data in the SRAM.

## serlal load

To program the $X$ and $Y$ registers serially, the device is reset with FSO/SD and FS1/SEN high during the low-to-high transition of RST. After this reset is complete, the X and Y register values are loaded bitwise through the FSO/SD input on each low-to-high transition of CLKA that the FS1/SEN input is low. Eighteen-bit writes are needed to complete the programming. The first-bit write stores the most significant bit of the Y register, and the last-bit write stores the least significant bit of the $X$ register. Each register value can be programmed from 1 to 508.

When the option to program the offset registers serially is chosen, the input-ready (IR) flag remains low until all register bits are written. The IR flag is set high by the low-to-high transition of CLKA after the last bit is loaded to allow normal FIFO operation.

## FIFO write/read operation

The state of the port-A data (AO-A35) outputs is controlled by the port-A chip select ( $\overline{C S A}$ ) and the port-A write/read select ( $W / \bar{R} A$ ). The A0-A35 outputs are in the high-impedance state when either CSA or $W / \bar{R} A$ is high. The AO-A35 outputs are active when both $\overline{C S A}$ and $\mathrm{W} / \overline{\mathrm{R}} \mathrm{A}$ are low.
Data is loaded into the FIFO from the AO-A35 inputs on a low-to-high transition of CLKA when CSA and the port-A mailbox select (MBA) are low, W/RA, the port-A enable (ENA), and the input-ready (IR) flag are high (see Table 2). Writes to the FIFO are independent of any concurrent FIFO reads.

Table 2. Port-A Enable Function Table

| $\overline{\text { CSA }}$ | W/ $\overline{\text { RA }}$ | ENA | MBA | CLLKA | AO-A35 OUTPUTS | PORT FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | X | In high-impedance state | None |
| L | H | L | X | X | In high-Impedance state | None |
| L | H | H | L | $\uparrow$ | In high-Impedance state | FIFO write |
| L | H | H | H | $\uparrow$ | In high-Impedance state | Mail1 write |
| L | L | L | L | X | Active, mail2 register | None |
| L | L | H | L | $\uparrow$ | Active, mail2 register | None |
| L | L | L | H | X | Active, mail2 register | None |
| L | L | H | H | $\uparrow$ | Active, mail2 register | Mail2 read (set MBF2 high) |

The port-B control signals are identical to those of port A with the exception that the port-B write/read select ( $\bar{W} / R B$ ) is the inverse of the port-A write/read select ( $W / \bar{R} A$ ). The state of the port- $B$ data ( $B 0-B 35$ ) outputs is controlled by the port-B chip select ( $\overline{\mathrm{CSB}}$ ) and the port-B write/read select ( $\overline{\mathrm{W}} / \mathrm{RB}$ ). The BO-B35 outputs are in the high-impedance state when either $\overline{C S B}$ is high or $\bar{W} / R B$ is low. The BO-B35 outputs are active when $\overline{C S B}$ is low and $\bar{W} / R B$ is high.
Data is read from the FIFO to its output register on a low-to-high transition of CLKB when $\overline{C S B}$ and the port-B mailbox select (MBB) are low, $\bar{W} / R B$, the port-B enable (ENB), and the output-ready (OR) flag are high (see Table 3). Reads from the FIFO are independent of any concurrent FIFO writes.

## FIFO write/read operation (continued)

Table 3. Port-B Enable Function Table

| $\overline{\text { CSB }}$ | $\overline{\text { W } / R B ~}$ | ENB | MBB | CLKB | B0-B35 OUTPUTS | PORT FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | X | In high-impedance state | None |
| L | L | L | X | X | In high-impedance state | None |
| L | L | H | L | $\uparrow$ | In high-impedance state | None |
| L | L | H | H | $\uparrow$ | In high-impedance state | Mail2 write |
| L | H | L | L | X | Active, FIFO output register | None |
| L | H | H | L | $\uparrow$ | Active, FIFO output register | FIFO read |
| L | H | L | H | X | Active, mail1 register | None |
| L | H | H | H | $\uparrow$ | Active, mail1 register | Mail1 read (set MBF1 high) |

The setup- and hold-time constraints to the port clocks for the port-chip selects and write/read selects are only for enabling write and read operations and are not related to high-impedance control of the data outputs. If a port enable is low during a clock cycle, the port chip select and write/read select can change states during the setup- and hold-time window of the cycle.
When the output-ready (OR) flag is low, the next data word is sent to the FIFO output register automatically by the CLKB low-to-high transition that sets the output-ready flag high. When OR is high, an available data word is clocked to the FIFO output register only when a FIFO read is selected by the port-B chip select ( $\overline{\mathrm{CSB}}$ ), write/read select ( $\bar{W} / R B$ ), enable (ENB), and mailbox select (MBB).

## synchronized FIFO flags

Each SN74ACT3631 FIFO flag is synchronized to its port clock through at least two flip-flop stages. This is done to improve the flags' reliability by reducing the probability of metastable events on their outputs when CLKA and CLKB operate asynchronously to one another (see the application report Metastability Performance of Clocked FIFOs in the 1994 High-Performance FIFO Memories Data Book, literature \#SCADOO3B). OR and $\overline{A E}$ are synchronized to CLKB. IR and $\overline{A F}$ are synchronized to CLKA. Table 4 shows the relationship of each flag to the number of words stored in memory.

| NUMBER OF WORDS IN <br> FIFOt $\ddagger$ | SYNCHRONIZED <br> TO CLKB |  | SYNCHRONIZED <br> TO CLKA |  |
| :---: | :---: | :---: | :---: | :---: |
|  | OR | $\overline{\text { AE }}$ | $\overline{\mathrm{AF}}$ | IR |
| 0 | L | L | H | H |
| 1 to X | H | L | H | H |
| $(\mathrm{X}+1)$ to $[512-(\mathrm{Y}+1)]$ | H | H | H | H |
| $(512-\mathrm{Y})$ to 511 | H | H | L | H |
| 512 | H | H | L | L |

$\dagger X$ is the almost-empty offset for $\overline{A E}$. $Y$ is the almost-full offset for $\overline{\mathrm{AF}}$.
$\ddagger$ When a word is present in the FIFO output register, its previous memory location is free.

## output-ready flag (OR)

The output-ready flag of a FIFO is synchronized to the port clock that reads data from its array (CLKB). When the output-ready flag is high, new data is present in the FIFO output register. When the output-ready flag is low, the previous data word is present in the FIFO output register and attempted FIFO reads are ignored.
A FIFO read pointer is incremented each time a new word is clocked to its output register. The state machine that controls an output-ready flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is empty, empty +1 , or empty +2 . From the time a word is written to a FIFO, it can be shifted to the FIFO output register in a minimum of three cycles of CLKB; therefore, an output-ready flag is low if a word in memory is the next data to be sent to the FIFO output register and three CLKB cycles have not elapsed since the time the word was written. The output-ready flag of the FIFO remains low until the third low-to-high transition of CLKB occurs, simultaneously forcing the output-ready flag high and shifting the word to the FIFO output register.
A low-to-high transition on CLKB begins the first synchronization cycle of a write if the clock transition occurs at time $\mathrm{t}_{\mathrm{sk}(1)}$ or greater after the write. Otherwise, the subsequent CLKB cycle can be the first synchronization cycle (see Figure 6).

## input-ready flag (IR)

The input-ready flag of a FIFO is synchronized to the port clock that writes data to its array (CLKA). When the input-ready flag is high, a memory location is free in the SRAM to write new data. No memory locations are free when the input-ready flag is low and attempted writes to the FIFO are ignored.
Each time a word is written to a FIFO, its write pointer is incremented. The state machine that controls an input-ready flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is full, full -1 , or full-2. From the time a word is read from a FIFO, its previous memory location is ready to be written in a minimum of three cycles of CLKA; therefore, an input-ready flag is low if less than two cycles of CLKA have elapsed since the next memory write location has been read. The second low-to-high transition on CLKA after the read sets the input-ready flag high, and data can be written in the following cycle.
A low-to-high transition on CLKA begins the first synchronization cycle of a read if the clock transition occurs at time $\mathrm{t}_{\mathrm{sk}(1)}$ or greater after the read. Otherwise, the subsequent CLKA cycle can be the first synchronization cycle (see Figure 7).

## almost-empty flag ( $\overline{A E}$ )

The almost-empty flag of a FIFO is synchronized to the port clock that reads data from its array (CLKB). The state machine that controls an almost-empty flag-monitors a write-pointer-and read-pointer comparator that indicates when the FIFO SRAM status is almost empty, almost empty +1 , or almost empty+2. The almost-empty state is defined by the contents of register X. This register is loaded with a preset value during a FIFO reset, programmed from port A, or programmed serially (see almost-empty flag and almost-full flag offset programming). The almost-empty flag is low when the FIFO contains X or less words and is high when the FIFO contains ( $\mathrm{X}+1$ ) or more words. A data word present in the FIFO output register has been read from memory.
Two low-to-high transitions of CLKB are required after a FIFO write for the almost-empty flag to reflect the new level of fill; therefore, the almost-empty flag of a FIFO containing ( $\mathrm{X}+1$ ) or more words remains low if two cycles of CLKB have not elapsed since the write that filled the memory to the $(X+1)$ level. An almost-empty flag is set high by the second low-to-high transition of CLKB after the FIFO write that fills memory to the $(X+1)$ level. A low-to-high transition of CLKB begins the first synchronization cycle if it occurs at time $\mathrm{t}_{\mathrm{sk}}(2)$ or greater after the write that fills the FIFO to $(X+1)$ words. Otherwise, the subsequent CLKB cycle can be the first synchronization cycle (see Figure 8).

## almost-full flag $\overline{(\overline{A F})}$

The almost-full flag of a FIFO is synchronized to the port clock that writes data to its array (CLKA). The state machine that controls an almost-full flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is almost full, almost full-1, or almost full-2. The almost-full state is defined by

# SN74ACT3631 $512 \times 36$ CLOCKED FIRST-IN, FIRST-OUT MEMORY 

the contents of register Y . This register is loaded with a preset value during a FIFO reset, programmed from port A, or programmed serially (see almost-empty flag and almost-full flag offset programming). The almost-full flag is low when the number of words in the FIFO is greater than or equal to ( $512-Y$ ). The almost-full flag is high when the number of words in the FIFO is less than or equal to $[512-(Y+1)]$. A data word present in the FIFO output register has been read from memory.
Two low-to-high transitions of CLKA are required after a FIFO read for its almost-full flag to reflect the new level of fill. Therefore, the almost-full flag of a FIFO containing [512-( $Y+1$ )] or less words remains low if two cycles of CLKA have not elapsed since the read that reduced the number of words in memory to [512-(Y+1)]. An almost-full flag is set high by the second low-to-high transition of CLKA after the FIFO read that reduces the number of words in memory to $[512-(Y+1)]$. A low-to-high transition of CLKA begins the first synchronization cycle if it occurs at time $\mathrm{t}_{\mathrm{sk}(2)}$ or greater after the read that reduces the number of words in memory to $[512-(Y+1)]$. Otherwise, the subsequent CLKA cycle can be the first synchronization cycle (see Figure 9).

## synchronous retransmit

The synchronous retransmit feature of the SN74ACT3631 allows FIFO data to be read repeatedly starting at a user-selected position. The FIFO is first put into retransmit mode to select a beginning word and prevent on-going FIFO write operations from destroying retransmit data. Data vectors with a minimum length of three words can retransmit repeatedly starting at the selected word. The FIFO can be taken out of retransmit mode at any time and allow normal device operation.
The FIFO is put in retransmit mode by a low-to-high transition on CLKB when the retransmit mode (RTM) input is high and OR is high. This rising CLKB edge marks the data present in the FIFO output register as the first retransmit data. The FIFO remains in retransmit mode until a low-to-high transition occurs while RTM is low.

When two or more reads have been done past the initial retransmit word, a retransmit is initiated by a low-to-high transition on CLKB when the read-from-mark (RFM) input is high. This rising CLKB edge shifts the first retransmit word to the FIFO output register and subsequent reads can begin immediately. Retransmit loops can be done endlessly while the FIFO is in retransmit mode. RFM must be low during the CLKB rising edge that takes the FIFO out of retransmit mode.

When the FIFO is put into retransmit mode, it operates with two read pointers. The current read pointer operates normally, incrementing each time a new word is shifted to the FIFO output register and used by the OR and $\overline{A E}$ flags. The shadow read pointer stores the SRAM location at the time the device is put into retransmit mode and does not change until the device is taken out of retransmit mode. The shadow read pointer is used by the IR and $\overline{\mathrm{AF}}$ flags. Data writes can proceed while the FIFO is in retransmit mode, but $\overline{\mathrm{AF}}$ is set low by the write that stores $(512-Y)$ words after the first retransmit word. The IR flag is set low by the 512th write after the first retransmit word.

## synchronous retransmit (continued)

When the FIFO is in retransmit mode and RFM is high, a rising CLKB edge loads the current read pointer with the shadow read-pointer value and the OR flag reflects the new level of fill immediately. If the retransmit changes the FIFO status out of the almost-empty range, up to two CLKB rising edges after the retransmit cycle are needed to switch $\overline{A E}$ high (see Figure 11). The rising CLKB edge that takes the FIFO out of retransmit mode shifts the read pointer used by the IR and $\overline{\mathrm{AF}}$ flags from the shadow to the current read pointer. If the change of read pointer used by IR and $\overline{A F}$ should cause one or both flags to transition high, at least two CLKA synchronizing cycles are needed before the flags reflect the change. A rising CLKA edge after the FIFO is taken out of retransmit mode is the first synchronizing cycle of IR if it occurs at time $\mathrm{t}_{\mathrm{sk}(1)}$ or greater after the rising CLKB edge (see Figure 12). A rising CLKA edge after the FIFO is taken out of retransmit mode is the first synchronizing cycle of $\overline{\mathrm{AF}}$ if it occurs at time $\mathrm{t}_{\mathrm{sk}(2)}$ or greater after the rising CLKB edge (see Figure 14).

## SCAS246B-AUGUST 1993-REVISED JUNE 1994

## mallbox registers

Two 36-bit bypass registers are on the SN74ACT3631/3651 to pass command and control information between port A and port B. The mailbox-select (MBA, MBB) inputs choose between a mail register and a FIFO for a port datatransfer operation. A low-to-high transition on CLKA writes A0-A35 data to the mail1 register when a port-A write is selected by CSA, W/RA, and ENA with MBA high. A low-to-high transition on CLKB writes BO-B35 data to the mail2 register when a port-B write is selected by $\overline{\mathrm{CSB}}, \overline{\mathrm{W}} / \mathrm{RB}$, and ENB with MBB high. Writing data to a mail register sets its corresponding flag (MBF1 or $\overline{\mathrm{MBF} 2}$ ) low. Attempted writes to a mail register are ignored while its mail flag is low.

When the port-B data (BO-B35) outputs are active, the data on the bus comes from the FIFO output register when the port-B mailbox select (MBB) input is low and from the mail1 register when MBB is high. Mail2 data is always present on the port-A data (A0-A35) outputs when they are active. The mail1 register flag (MBF1) is set high by a low-to-high transition on CLKB when a port-B read is selected by $\overline{C S B}, \bar{W} / R B$, and ENB with MBB high. The mail2 register flag (MBF2) is set high by a low-to-high transition on CLKA when a port-A read is selected by $\overline{\mathrm{CSA}}, \mathrm{W} / \overline{\mathrm{RA}}$, and ENA with MBA high. The data in a mail register remains intact after it is read and changes only when new data is written to the register.


Figure 1. FIFO Reset Loading $X$ and $Y$ With a Preset Value of Eight


NOTE: $\overline{C S A}=L, W / \bar{R} A=H, M B A=L$ It is not necessary to program offset register on consecutive clock cycles.
Figure 2. Programming the Almost-Full Flag and Almost-Empty Flag Offset Values From Port A


NOTE: It is not necessary to program offset register bits on consecutive clock cycles. FIFO write attempts are ignored until IR is set high.
Figure 3. Programming the Almost-Full Flag and Almost-Empty Flag Offset Values Serially


Figure 4. FIFO Write-Cycle Timing


Figure 5. FIFO Read-Cycle Timing

${ }^{t_{\text {sk }}(1)}$ is the minimum time between a rising CLKA edge and a rising CLKB edge for OR to transition high and to clock the next word to the FIFO output register in three CLKB cycles．If the time between the rising CLKA edge and rising CLKB edge is less than $\mathrm{t}_{\mathrm{sk}}(1)$ ，then the transition of OR high and the first word load to the output register can occur one CLKB cycle later than shown．

Figure 6．OR－Flag Timing and First Data Word Fallthrough When the FIFO Is Empty


Figure 7. IR-Flag Timing and First Available Write When the FIFO Is Full


NOTE：FIFO write $(\overline{C S A}=L, W / \bar{R} A=H, M B A=L), F I F O$ read $(\overline{C S B}=L, \bar{W} / R B=H, M B B=L)$
$\dagger{ }_{\text {sk }}(2)$ is the minimum time between a rising CLKA edge and a rising CLKB edge for $\overline{A E}$ to transition high in the next CLKB cycle．If the time between the rising CLKA edge and rising CLKB edge is less than $\mathrm{t}_{\mathrm{sk}}(2)$ ，then $\overline{\mathrm{AE}}$ can transition high one CLKB cycle later than shown．

Figure 8．Timing for $\overline{A E}$ When FIFO Is Almost Empty


NOTE：FIFO write（ $\overline{C S A}=L, W / \bar{R} A=H, M B A=L$ ），FIFO read（ $\overline{C S B}=L, \bar{W} / R B=H, M B B=L$ ）
$\dagger_{t_{\text {sk }}(2)}$ is the minimum time between a rising CLKA edge and a rising CLKB edge for $\overline{A F}$ totransition high in the next CLKA cycle．If the time between the rising CLKB edge and rising CLKA edge is less than $t_{s k}(2)$ ，then $\overline{A F}$ can transition high one CLKA cycle later than shown．

Figure 9．Timing for $\overline{\mathrm{AF}}$ When FIFO Is Almost Full


NOTE: $\overline{C S B}=L, \bar{W} / R B=H, M B B=L$. No input enables other than RTM and RFM are needed to control retransmit mode or begin a retransmit. Other enables are shown only to relate retransmit operations to the FIFO output register.

Figure 10. Retransmit Timing Showing Minimum Retransmit Length


NOTE: $X$ is the value loaded in the almost-empty flag offset register.
Figure 11. $\overline{\mathrm{AE}}$ MaxImum Latency When Retransmit Increases the Number of Stored Words Above $\mathbf{X}$


Figure 12．IR Timing From the End of Retransmit Mode When One or More Write Locations Are Avallable


Figure 13．$\overline{\mathrm{AF}}$ Timing From the End of Retransmit Mode When $(Y+1)$ or More Write Locations Are Available

SCAS246B - AUGUST 1993 -REVISED JUNE 1994


Figure 14. Timing for Mall1 Register and $\overline{\text { MBF1 }}$ Flag


Figure 15. Timing for Mail2 Register and MBF2 Flag

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) ${ }^{\dagger}$

| Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$ | 0.5 V to 7 V |
| :---: | :---: |
| Input voltage range, $\mathrm{V}_{1}$ (see Note 1) | -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ |
| Output voltage range, $\mathrm{V}_{\mathrm{O}}$ (see Note 1) | -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ |
| Input clamp current, $\mathrm{I}_{\mathrm{K}}\left(\mathrm{V}_{1}<0\right.$ or $\left.\mathrm{V}_{1}>\mathrm{V}_{\mathrm{CC}}\right)$ | $\pm 20 \mathrm{~mA}$ |
| Output clamp current, $\mathrm{I}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right.$ or $\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{C}}$ ) | $\pm 50 \mathrm{~mA}$ |
| Continuous output current, $\mathrm{IO}_{0}\left(\mathrm{~V}_{\mathrm{O}}=0\right.$ to $\left.\mathrm{V}_{\mathrm{Cc}}\right)$ | $\pm 50 \mathrm{~mA}$ |
| Continuous current through $V_{\text {CC }}$ or GND | $\pm 400 \mathrm{~mA}$ |
| Operating free-air temperature range, $\mathrm{T}_{\mathrm{A}}$ | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| Storage temperature range | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: The input and output voltage ratings can be exceeded provided the input and output current ratings are observed.
recommended operating conditions

|  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| VCC | Supply voltage | 4.5 | 5.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | 2 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  | 0.8 | V |
| 1 OH | High-level output current |  | -4 | mA |
| lOL | Low-level output current |  | 8 | mA |
| TA | Operating free-air temperature | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)


## $\ddagger$ All typical values are at $\mathrm{V}_{\mathrm{C}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

$\S$ This is the supply current when each input is at one of the specified $T \mathrm{~L}$ voltage levels rather than 0 V or $\mathrm{V}_{\mathrm{CC}}$.

## timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Figures 1 through 15)

|  |  | 'АСТ3631-15 |  | 'ACT3631-20 |  | 'ACT3631-30 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{f}_{\text {clock }}$ | Clock frequency, CLKA or CLKB |  | 66.7 |  | 50 |  | 33.4 | MHz |
| $\mathrm{t}_{\mathrm{c}}$ | Clock cycle time, CLKA or CLKB | 15 |  | 20 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{w}}(\mathrm{CH})$ | Pulso duration, CLKA and CLKB high |  |  | 8 |  | 12 |  | ns |
| $\mathrm{t}_{\mathrm{w}(\mathrm{CL}}$ | Pulse duration, CLKA and CLKB low |  |  | 8 |  | 12 |  | ns |
| $\mathrm{t}_{\text {su }}(\mathrm{D})$ | Setup time, A0-A35 before CLKA ${ }^{\text {a }}$ and B0-B35 before CLKB $\dagger$ |  |  | 5 |  | 6 |  | ns |
| $t_{\text {su (EN) }}$ | Setup time, $\overline{\mathrm{CSA}}, \mathrm{W} / \overline{\mathrm{R} A}, ~ E N A$, and MBA before CLKA $\uparrow$ $\overline{C S B}, \bar{W} / R B, E N B, M B B$, RTM, and RFM before CLKB $\uparrow$ |  |  | 5 |  | 6 |  | ns |
| $\mathrm{t}_{\text {Su(RS }}$ | Setup time, $\overline{\text { RST }}$ low before CLKA $\dagger$ or $\mathrm{CLKB} \uparrow \dagger{ }^{\dagger}$ |  |  | 6 |  | 7 |  | ns |
| $t_{\text {Su(FS }}$ | Setup time, FSO and FS1 before RST high |  |  | 6 |  | 7 |  | ns |
| $\mathrm{t}_{\text {su }}(\mathrm{SD})^{\ddagger}$ | Setup time, FS0/SD before CLKA $\uparrow$ |  |  | 5 |  | 6 |  | ns |
| $\mathrm{t}_{\text {Su }}$ (SEN) ${ }^{\ddagger}$ | Setup time, FS1/SEN before CLKA $\uparrow$ |  |  | 5 |  | 6 |  | ns |
| th(D) | Hold time, A0-A35 after CLKA $\uparrow$ and B0-B35 after CLKB $\uparrow$ |  |  | 0 |  | 0 |  | ns |
| th(EN) | Hold time, CSA, W/त्रA, ENA, and MBA after CLKA $\uparrow$; $\overline{C S B}, \bar{W} / R B, E N B$, and MBB after CLKB $\dagger$ |  |  | 0 |  | 0 |  | ns |
| th(RS) | Hold time, $\overline{\mathrm{RST}}$ low after CLKA $\uparrow$ or $\mathrm{CLKB} \dagger^{\dagger}$ |  |  | 6 |  | 7 |  | ns |
| th(FS) | Hold time, FS0 and FS1 after RST high |  |  | 3 |  | 3 |  | ns |
| $\left.\mathrm{th}_{\text {( }} \mathrm{SP}\right)^{\ddagger}$ | Hold time, FS1/ $\overline{\text { SEN }}$ high after $\overline{\mathrm{RST}}$ high | 15 |  | 20 |  | 30 |  | ns |
| th(SD) ${ }^{\ddagger}$ | Hold time, FSO/SD after CLKA $\dagger$ |  |  | 0 |  | 0 |  | ns |
| th(SEN) ${ }^{\ddagger}$ | Hold time, FS1/SEN after CLKA $\uparrow$ |  |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{sk}(1)^{\text {s }}}$ | Skew time, between CLKA $\dagger$ and CLKB $\dagger$ for OR and IR |  |  | 8 |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{sk}(2))^{\text { }}}$ | Skew time, between CLKA $\dagger$ and CLKB $\dagger$ for $\overline{\mathrm{AE}}$ and $\overline{\mathrm{AF}}$ | 12 |  | 16 |  | 20 |  | ns |

$\dagger$ Requirement to count the clock edge as one of at least four needed to reset a FIFO
$\ddagger$ Only applies when serial load method is used to program flag offset registers
$\$$ Skew time is not a timing constraint for proper device operation and is only included to illustrate the timing relationship between CLKA cycle and CLKB cycle.
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ (see Figures 1 through 15)

| PARAMETER |  | 'ACT3631-15 | 'ACT3631-20 | 'ACT3631-30 | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN MAX | MIN MAX | MIN MAX |  |
| f clock | Clock frequency, CLKA or CLKB | 66.7 | 50 | 33.4 | MHz |
| $\mathrm{ta}^{\text {a }}$ | Access time, CLKB $\dagger$ to B0-B35 | 11 | 13 | 15 | ns |
| tpd(C-If) | Propagation delay time, CLKA $\dagger$ to IR | 11 | 13 | 15 | ns |
| $t_{\text {pdi }}(\mathrm{C}-\mathrm{OR})$ | Propagation delay time, CLKB $\uparrow$ to OR | 11 | 13 | 15 | ns |
| tpd(C-AE) | Propagation delay time, CLKB $\dagger$ to $\overline{A E}$ | 11 | 13 | 15 | ns |
| tpd $\langle$ C-AF) | Propagation delay time, CLKA $\dagger$ to $\overline{A F}$ | 11 | 13 | 15 | ns |
| tpd(C-MF) | Propagation delay time, CLKA $\uparrow$ to $\overline{\text { MBF1 }}$ low or $\overline{\text { MBF2 }}$ high and CLKB $\uparrow$ to $\overline{M B F 2}$ low or MBF1 high | 11 | 13 | 15 | ns |
| ${ }^{\text {tpd }}$ (C-MR) | Propagation delay time, CLKA $\uparrow$ to $\mathrm{BO}-\mathrm{B} 35^{\dagger}$ and CLKB $\uparrow$ to A0-A35 $\ddagger$ | 11 | 13 | 15 | ns |
| tpd(M-DV) | Propagation delay time, MBB to B0-B35 valid | 9 | 11 | 13 | ns |
| tpd(R-F) | Propagation delay time, $\overline{\mathrm{RST}}$ low to $\overline{\mathrm{AE}}$ low and $\overline{\mathrm{AF}}$ high | 15 | 20 | 30 | ns |
| ten | Enable time, $\overline{C S A}$ and $W / \bar{R} A$ low to $A 0-A 35$ active and $\overline{C S B}$ low and $\bar{W} / R B$ high to $\mathrm{BO}-\mathrm{B} 35$ active | 10 | 12 | 14 | ns |
| $t_{\text {dis }}$ | Disable time, $\overline{C S A}$ or W/ $\bar{R} A$ high to A0-A35 at high impedance and $\overline{\text { CSB }}$ high or $\overline{\text { W }} /$ RB low to $\mathrm{BO}-\mathrm{B35}$ at high impedance | 10 | 12 | 14 | ns |

$\dagger$ Writing data to the mail1 register when the B0-B35 outputs are active and MBB is high
$\ddagger$ Writing data to the mail2 register when the AO-A35 outputs are active and MBA is high

## TYPICAL CHARACTERISTICS

SUPPLY CURRENT
vs
CLOCK FREQUENCY


Figure 16

## calculating power dissipation

With $I_{C C(f)}$ taken from Figure 16, the maximum power dissipation ( $\mathrm{P}_{\mathrm{T}}$ ) of the SN74ACT3631/3651 can be calculated by:

$$
P_{T}=V_{C C} \times\left[I_{C C}(f)+\left(N \times \Delta I_{C C} \times d c\right)\right]+\sum\left(C_{L} \times V_{C C}{ }^{2} \times f_{0}\right)
$$

where:
$\mathrm{N}=$ number of inputs driven by TTL levels
$\Delta{ }^{\prime} \mathrm{CC}=$ increase in power supply current for each input at a $T$ L high level
dc $=$ duty cycle of inputs at a TTL high level of 3.4 V
$C_{L}=$ output capacitive load
$\mathrm{f}_{0} \quad=$ switching frequency of an output

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT


NOTE A：Includes probe and jig capacitance
Figure 17．Load Circuit and Voltage Waveforms

- Free-Running CLKA and CLKB Can Be Asynchronous or Coincident
- Clocked FIFO Buffering Data From Port A to Port B
- Memory Size: $1024 \times 36$
- Synchronous Read Retransmit Capability
- Mallbox Register in Each Direction
- Programmable Almost-Full and Almost-Empty Flags
- Microprocessor Interface Control Logic
- Input-Ready (IR) and Almost-Full ( $\overline{\mathrm{AF}}$ ) Flags Synchronized by CLKA
- Output-Ready (OR) and Almost-Empty ( $\overline{\mathrm{AE}})$ Flags Synchronized by CLKB
- Low-Power 0.8-Micron Advanced CMOS Technology
- Supports Clock Frequencies up to 67 MHz
- Fast Access Times of 11 ns
- Pin-to-Pin Compatible With the SN74ACT3631, and SN74ACT3651
- Avallable in Space-Saving 120-PIn Thin Quad Flat Package (PCB) or 132-Pin Plastic Quad Flat Package (PQ)


NC - No internal connection

## CLOCKED FIRST-IN, FIRST-OUT MEMORY <br> SCAS33BA-JANUARY 1994 -REVISED JUNE 1994



NC - No internal connection
t Uses Yamaichi socket IC51-1324-828

## description

The SN74ACT3641 is a high-speed, low-power, CMOS clocked FIFO memory. It supports clock frequencies up to 67 MHz and has read access times as fast as 12 ns . The $1024 \times 36$ dual-port SRAM FIFO buffers data from port A to port B. The FIFO memory has retransmit capability, which allows previously read data to be accessed again. The FIFO has flags to indicate empty and full conditions and two programmable flags (almost full and almost empty) to indicate when a selected number of words is stored in memory. Communication between each port can take place with two 36 -bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. Two or more devices can be used in parallel to create wider data paths. Expansion is also possible in word depth.
The SN74ACT3641 is a clocked FIFO, which means each port employs a synchronous interface. All data transfers through a port are gated to the low-to-high transition of a continuous (free-running) port clock by enable signals. The continuous clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple interface between microprocessors and/or buses with synchronous control.
The input-ready (IR) flag and almost-full ( $\overline{\mathrm{AF}}$ ) flag of the FIFO are two-stage synchronized to CLKA. The output-ready (OR) flag and almost-empty ( $\overline{\mathrm{AE}}$ ) flag of the FIFO are two-stage synchronized to CLKB. Offset values for the almost-full and almost-empty flags of the FIFO can be programmed from port A or through a serial input.

## functional block diagram



## Terminal Functions

| TERMINAL NAME | 1/0 | DESCRIPTION |
| :---: | :---: | :---: |
| A0-A35 | 1/0 | Port-A data. The 36 -bit bidirectional data port for side A. |
| $\overline{\mathrm{AE}}$ | 0 | Almost-empty flag. Programmable flag synchronized to CLKB. $\overline{A E}$ is low when the number of words in the FIFO is less than or equal to the value in the almost-empty offset register ( X ). |
| $\overline{\mathrm{AF}}$ | 0 | Almost-full flag. Programmable flag synchronized to CLKA. $\overline{\mathrm{AF}}$ is low when the number of empty locations in the FIFO is less than or equal to the value in the almost-full offset register $(\mathrm{Y})$. |
| B0-B35 | 1/0 | Port-B data. 36-bit bidirectional data port for side B. |
| CLKA | 1 | Port-A clock. CLKA is a continuous clock that synchronizes all data transfers through port A and can be asynchronous or coincident to CLKB. IR and $\overline{\mathrm{AF}}$ are synchronous to the low-to-high transition of CLKA. |
| CLKB | 1 | Port-B clock. CLKB is a continuous clock that synchronizes all data transfers through port B and can be asynchronous or coincident to CLKA. OR and $\overline{A E}$ are synchronous to the low-to-high transition of CLKB. |
| $\overline{\text { CSA }}$ | 1 | Port-A chip select. CSA must be low to enable a low-to-high transition of CLKA to read or write data on port A. The AO-A35 outputs are in the high-impedance state when $\overline{C S A}$ is high. |
| $\overline{C S B}$ | 1 | Port-B chip select. $\overline{C S B}$ must be low to enable a low-to-high transition of CLKB to read or write data on port $B$. The BO-B35 outputs are in the high-impedance state when $\overline{\text { CSB }}$ is high. |
| ENA | 1 | Port-A master enable. ENA must be high to enable a low-to-high transition of CLKA to read or write data on port A. |
| ENB | 1 | Port-B master enable. ENB must be high to enable a low-to-high transition of CLKB to read or write data on port B. |
| $\begin{aligned} & \text { FS1/SEN, } \\ & \text { FSO/SD } \end{aligned}$ | 1 | Flag offset select $1 /$ serial enable, flag offset select $0 /$ serial data. FS1/SEN and FSO/SD are dual-purpose inputs used for flag offset register programming. During a device reset, FS1/SEN and FS0/SD select the flag offset programming method. Three offset register programming methods are available: automatically load one of two preset values, parallel load from port A, and serial load. <br> When serial load is selected for flag offset register programming, FS1/ $\overline{\operatorname{SEN}}$ is used as an enable synchronous to the low-to-high transition of CLKA. When FS1/SEN is low, a rising edge on CLKA loads the bit present on FSO/SD into the $X$ and $Y$ offset registers. The number of bit writes required to program the offset registers is $\mathbf{2 0}$. The first bit write stores the Y -register MSB and the last bit write stores the X-register LSB. |
| IR | 0 | Input-ready flag. IR is synchronized to the low-to-high transition of CLKA. When IR is low, the FIFO is full and writes to its array are disabled. When the FIFO is in retransmit mode, IR indicates when the memory has been filled to the point of the retransmit data and prevents further writes. IR is set low during reset and is set high after reset. |
| MBA | 1 | Port-A mailbox select. A high level on MBA chooses a mailbox register for a port-A read or write operation. |
| MBB | 1 | Port-B maillox select. A high level on MBB chooses a mailbox register for a port-B read or write operation. When the B0-B35 outputs are active, a high level on MBB selects data from the mail1 register for output and a low level selects FIFO data for output. |
| $\overline{\text { MBF1 }}$ | 0 | Mail1 register flag. $\overline{\text { MBF1 }}$ is set low by the low-to-high transition of CLKA that writes data to the mail1 register. MBF1 is set high by a low-to-high transition of CLKB when a port-B read is selected and MBB is high. MBF1 is set high by a reset. |
| $\overline{\text { MBF2 }}$ | 0 | Mail2 register flag. $\overline{\text { MBF2 }}$ is set low by the low-to-high transition of CLKB that writes data to the mail2 register. $\overline{\text { MBF2 }}$ is set high by a low-to-high transition of CLKA when a port-A read is selected and MBA is high. MBF2 is set high by a reset. |
| OR | 0 | Output-ready flag. OR is synchronized to the low-to-high transition of CLKB. When OR is low, the FIFO is empty and reads are disabled. Ready data is present in the output register of the FIFO when OR is high. OR is forced low during the reset and goes high on the third low-to-high transition of CLKB after a word is loaded to empty memory. |
| RFM | 1 | Read from mark. When the FIFO is in retransmit mode, a high on RFM enables a low-to-high transition of CLKB to reset the read pointer to the beginning retransmit location and output the first selected retransmit data. |
| $\overline{\mathrm{RST}}$ | 1 | Reset. To reset the device, four low-to-hightransitions of CLKA and four low-to-high transitions of CLKB must occurwhile $\overline{R S T}$ is low. The low-to-high transition of $\overline{R S T}$ latches the status of $F S 0$ and FS1 for $\overline{A F}$ and $\overline{A E}$ offset selection. |
| RTM | 1 | Retransmit mode. When RTM is high and valid data is present in the FIFO output register (OR is high), a low-to-high transition of CL.KB selects the data for the beginning of a retransmit and puts the FIFO in retransmit mode. The selected word remains the initial retransmit point until a low-to-high transition of CLKB occurs while RTM is low, taking the FIFO out of retransmit mode. |

Terminal Functions (Continued)

| TERMINAL <br> NAME | I/O | DESCRIPTION |
| :---: | :---: | :--- |
| W/ $\bar{R} A$ | 1 | Port-A write/read select. A high on W/信A selects a write operation and a low selects a read operation on port $A$ for a <br> low-to-high transition of CLKA. The $A 0-A 35$ outputs are in the high-impedance state when W/ $\bar{R} A$ is high. |
| $\bar{W} / R B$ | 1 | Port-B write/read select. A low on $\bar{W} / R B$ selects a write operation and a high selects a read operation on port $B$ for a <br> low-to-high transition of CLKB. The BO-B35 outputs are in the high-impedance state when $\bar{W} / R B$ is low. |

## detailed description

reset
The SN74ACT3641 is reset by taking the reset ( $\overline{\mathrm{RST}}$ ) input low for at least four port-A clock (CLKA) and four port-B clock (CLKB) low-to-high transitions. The reset input can switch asynchronously to the clocks. A reset initializes the memory read and write pointers and forces the input-ready (IR) flag low, the output-ready (OR) flag low, the almost-empty ( $\overline{\mathrm{AE}}$ ) flag low, and the almost-full ( $\overline{\mathrm{AF}}$ ) flag high. Resetting the device also forces the mailbox flags (MBF1, MBF2) high. After a FIFO is reset, its input-ready flag is set high after at least two clock cycles to begin normal operation. A FIFO must be reset after power up before data is written to its memory.

## almost-empty flag and almost-full flag offset programming

Two registers in the SN74ACT3641 are used to hold the offset values for the almost-empty and almost-full flags. The almost-empty ( $\overline{\mathrm{AE}}$ ) flag offset register is labeled X , and the almost-full ( $\overline{\mathrm{AF}}$ ) flag offset register is labeled Y . The offset registers can be loaded with a value in three ways: one of two preset values are loaded into the offset registers, parallel load from port $A$, or serial load. The offset register programming mode is chosen by the flag select ( $F S 1, F S 0$ ) inputs during a low-to-high transition on the RST input (see Table 1).

Table 1. Flag Programming

| FS1 | FSO | $\overline{\text { RST }}$ | X AND Y REGISTERS $\dagger$ |
| :---: | :---: | :---: | :---: |
| $H$ | $H$ | $\uparrow$ | Serial load |
| $H$ | $L$ | $\uparrow$ | 64 |
| L | $H$ | $\uparrow$ | 8 |
| L | L | $\uparrow$ | Parallel load from port A |

$\dagger \mathrm{X}$ register holds the offsel for $\overline{\mathrm{A}}$; Y register holds the offset for $\overline{A F}$.

## preset values

If a preset value of 8 or 64 is chosen by the FS1 and FSO inputs at the time of a $\overline{\text { RST }}$ low-to-high transition according to Table 1, the preset value is automatically loaded into the X and Y registers. No other device initialization is necessary to begin normal operation, and the IR flag is set high after two low-to-high transitions on CLKA.

## parallel load from port A

To program the $X$ and $Y$ registers from port $A$, the device is reset with FSO and FS1 low during the low-to-high transition of $\overline{\operatorname{RST}}$. After this reset is complete, the IR flag is set high after two low-to-high transitions on CLKA. The first two writes to the FIFO do not store data in its memory but load the offset registers in the order $\mathrm{Y}, \mathrm{X}$. Each offset register of the SN74ACT3641 uses port-A inputs (A9-A0). Data input A9 is used as the most significant bit of the binary number. Each register value can be programmed from 1 to 1020. After both offset registers are programmed from port A, subsequent FIFO writes store data in the SRAM.

## serlal load

To program the $X$ and $Y$ registers serially, the device is reset with $F S 0 / S D$ and $F S 1 / \overline{S E N}$ high during the low-to-high transition of RST. After this reset is complete, the $X$ and $Y$ register values are loaded bitwise through the FSO/SD input on each low-to-high transition of CLKA that the FS1/SEN input is low. 20-bit writes are needed to complete the programming for the SN74ACT3641. The first-bit write stores the most significant bit of the Y register, and the last-bit write stores the least significant bit of the the X register. Each register value can be programmed from 1 to 1020.
When the option to program the offset registers serially is chosen, the input-ready (IR) flag remains low until all 20 bits are written. The IR flag is set high by the low-to-high transition of CLKA after the last bit is loaded to allow normal FIFO operation.

## FIFO write/read operation

The state of the port-A data (AO-A35) outputs is controlled by the port-A chip select ( $\overline{\mathrm{CSA}})$ and the port-A write/read select ( $W / \bar{R} A$ ). The A0-A35 outputs are in the high-impedance state when either $\overline{C S A}$ or $W / \bar{R} A$ is high. The AO-A35 outputs are active when both CSA and W//RA are low.
Data is loaded into the FIFO from the AO-A35 inputs on a low-to-high transition of CLKA when CSA and the port-A mailbox select (MBA) are low, W/RA, the port-A enable (ENA), and the input-ready (IR) flag are high (see Table 2). Writes to the FIFO are independent of any concurrent FIFO reads.

Table 2. Port-A Enable Function Table

| $\overline{\text { CSA }}$ | W/ $\overline{\mathrm{R}}$ A | ENA | MBA | CLKA | A0-A35 OUTPUTS | PORT FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | X | In high-impedance state | None |
| L | H | L | X | X | In high-Impedance state | None |
| L | H | H | L | $\uparrow$ | In high-impedance state | FIFO write |
| L | H | H | H | $\uparrow$ | In high-impedance state | Mail1 write |
| L | L | L | L | X | Active, mail2 register | None |
| L | L | H | L | $\uparrow$ | Active, mail2 register | None |
| L | L | L | H | X | Active, mail2 register | None |
| L | L | H | H | $\uparrow$ | Active, mail2 register | Mail2 read (set MBF2 high) |

The port-B control signals are identical to those of port A with the exception that the port-B write/read select $(\bar{W} / R B)$ is the inverse of the port-A write/read select $(W / \bar{R} A)$. The state of the port- $B$ data ( $B 0-B 35$ ) outputs is controlled by the port-B chip select ( $\overline{\mathrm{CSB}}$ ) and the port-B write/read select ( $\overline{\mathrm{W}} / \mathrm{RB}$ ). The B0-B35 outputs are in the high-impedance state when either $\overline{C S B}$ is high or $\bar{W} / R B$ is low. The BO-B35 outputs are active when $\overline{C S B}$ is low and $\bar{W} / R B$ is high.
Data is read from the FIFO to its output register on a low-to-high transition of CLKB when $\overline{C S B}$ and the port-B mailbox select (MBB) are low, $\overline{\mathrm{W}} / \mathrm{RB}$, the port-B enable (ENB), and the output-ready (OR) flag are high (see Table 3). Reads from the FIFO are independent of any concurrent FIFO writes.

## FIFO write/read operation (continued)

Table 3. Port-B Enable Function Table

| $\overline{\text { CSB }}$ | $\overline{\text { W }} /$ RB | ENB | MBB | CLKB | BO-B35 OUTPUTS | PORT FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | X | In high-impedance state | None |
| L | L | L | X | X | In high-impedance state | None |
| L | L | H | L | $\uparrow$ | In high-impedance stato | None |
| L | L | H | H | $\uparrow$ | In high-impedance state | Mail2 write |
| L | H | L | L | X | Active, FIFO output register | None |
| L | H | H | L | $\uparrow$ | Active, FIFO output register | FIFO read |
| L | H | L | H | X | Active, mail1 register | None |
| L | H | H | H | $\uparrow$ | Active, mail1 register | Mail1 read (set MBF1 nigh) |

The setup- and hold-time constraints to the port clocks for the port-chip selects and write/read selects are only for enabling write and read operations and are not related to high-impedance control of the data outputs. If a port enable is low during a clock cycle, the port chip select and write/read select can change states during the setup- and hold-time window of the cycle.
When the output-ready (OR) flag is low, the next data word is sent to the FIFO output register automatically by the CLKB low-to-high transition that sets the output-ready flag high. When OR is high, an available data word is clocked to the FIFO output register only when a FIFO read is selected by the port-B chip select (CSB), write/read select ( $\bar{W} / R B$ ), enable (ENB), and mailbox select (MBB).

## synchronized FIFO flags

Each SN74ACT3641 FIFO flag is synchronized to its port clock through at least two flip-flop stages. This is done to improve the flags' reliability by reducing the probability of metastable events on their outputs when CLKA and CLKB operate asynchronously to one another (see the application report Metastability Performance of Clocked FIFOs in the 1994 High-Performance FIFO Memories Data Book, literature \#SCAD003B). OR and $\overline{A E}$ are synchronized to CLKB. IR and $\overline{\mathrm{AF}}$ are synchronized to CLKA. Table 4 shows the relationship of each flag to the number of words stored in memory.

Table 4. FIFO Flag Operation

| NUMBER OF WORDS IN FIFOt $\ddagger$ | SYNCHRONIZED to CLKB |  | SYNCHRONIZED TO CLKA |  |
| :---: | :---: | :---: | :---: | :---: |
|  | OR | $\overline{\text { AE }}$ | $\overline{\text { AF }}$ | IR |
| 0 | L | L | H | H |
| 1 to $X$ | H | L | H | H |
| $(X+1)$ to [1024-(Y+1)] | H | H | H | H |
| (1024-Y) to 1023 | H | H | L | H |
| 1024 | H | H | L | L |

[^1]
## CLOCKED FIRST-IN, FIRST-OUT MEMORY

SCAS338A - JANUARY 1994 - REVISED JUNE 1994

## output-ready flag (OR)

The output-ready flag of a FIFO is synchronized to the port clock that reads data from its array (CLKB). When the output-ready flag is high, new data is present in the FIFO output register. When the output-ready flag is low, the previous data word is present in the FIFO output register and attempted FIFO reads are ignored.
A FIFO read pointer is incremented each time a new word is clocked to its output register. The state machine that controls an output-ready flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is empty, empty+1, or empty+2. From the time a word is written to a FIFO, it can be shifted to the FIFO output register in a minimum of three cycles of CLKB; therefore, an output-ready flag is low if a word in memory is the next data to be sent to the FIFO output register and three CLKB cycles have not elapsed since the time the word was written. The output-ready flag of the FIFO remains low until the third low-to-high transition of CLKB occurs, simultaneously forcing the output-ready flag high and shifting the word to the FIFO output register.
A low-to-high transition on CLKB begins the first synchronization cycle of a write if the clock transition occurs at time $\mathrm{t}_{\mathrm{sk}(1)}$ or greater after the write. Otherwise, the subsequent CLKB cycle can be the first synchronization cycle (see Figure 6).

## Input-ready flag (IR)

The input-ready flag of a FIFO is synchronized to the port clock that writes data to its array (CLKA). When the input-ready flag is high, a memory location is free in the SRAM to write new data. No memory locations are free when the input-ready flag is low and attempted writes to the FIFO are ignored.
Each time a word is written to a FIFO, its write pointer is incremented. The state machine that controls an input-ready flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is full, full-1, or full-2. From the time a word is read from a FIFO, its previous memory location is ready to be written in a minimum of three cycles of CLKA; therefore, an input-ready flag is low if less than two cycles of CLKA have elapsed since the next memory write location has been read. The second low-to-high transition on CLKA after the read sets the input-ready flag high, and data can be written in the following cycle.
A low-to-high transition on CLKA begins the first synchronization cycle of a read if the clock transition occurs at time $\mathrm{t}_{\mathrm{sk}(1)}$ or greater after the read. Otherwise, the subsequent CLKA cycle can be the first synchronization cycle (see Figure 7).

## almost-empty flag ( $\overline{\text { AE }}$ )

The almost-empty flag of a FIFO is synchronized to the port clock that reads data from its array (CLKB). The state machine that controls an almost-empty flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is almost empty, almost empty +1 , or almost empty +2 . The almost-empty state is defined by the contents of register X . This register is loaded with a preset value during a FIFO reset, programmed from port A, or programmed serially (see almost-empty flag and almost-full flag offset programming). The almost-empty flag is low when the FIFO contains X or less words and is high when the FIFO contains $(X+1)$ or more words. A data word present in the FIFO output register has been read from memory.
Two low-to-high transitions of CLKB are required after a FIFO write for the almost-empty flag to reflect the new level of fill; therefore, the almost-empty flag of a FIFO containing $(X+1)$ or more words remains low if two cycles of CLKB have not elapsed since the write that filled the memory to the $(X+1)$ level. An almost-empty flag is set high by the second low-to-high transition of CLKB after the FIFO write that fills memory to the $(X+1)$ level. A low-to-high transition of CLKB begins the first synchronization cycle if it occurs at time $t_{\mathrm{sk}(2)}$ or greater after the write that fills the FIFO to $(X+1)$ words. Otherwise, the subsequent CLKB cycle can be the first synchronization cycle (see Figure 8).

## almost-full flag $(\overline{A F})$

The almost-full flag of a FIFO is synchronized to the port clock that writes data to its array (CLKA). The state machine that controls an almost-full flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is almost full, almost full-1, or almost full-2. The almost-full state is defined by the contents of register Y . This register is loaded with a preset value during a FIFO reset, programmed from port A, or programmed serially (see almost-empty flag and almost-full flag offset programming). The almost-full flag is low when the number of words in the FIFO is greater than or equal to ( $1024-\mathrm{Y}$ ). The almost-full flag is high when the number of words in the FIFO is less than or equal to $[1024-(Y+1)]$. A data word present in the FIFO output register has been read from memory.

Two low-to-high transitions of CLKA are required after a FIFO read for its almost-full flag to reflect the new level of fill. Therefore, the almost-full flag of a FIFO containing [1024-(Y+1)] or less words remains low if two cycles of CLKA have not elapsed since the read that reduced the number of words in memory to [1024-(Y+1)]. An almost-full flag is set high by the second low-to-high transition of CLKA after the FIFO read that reduces the number of words in memory to [1024-(Y+1)]. A low-to-high transition of CLKA begins the first synchronization cycle if it occurs at time $\mathrm{t}_{\mathrm{sk}(2)}$ or greater after the read that reduces the number of words in memory to [1024-( $Y+1$ 1)]. Otherwise, the subsequent CLKA cycle can be the first synchronization cycle (see Figure 9).

## synchronous retransmit

The synchronous retransmit feature of the SN74ACT3641 allows FIFO data to be read repeatedly starting at a user-selected position. The FIFO is first put into retransmit mode to select a beginning word and prevent on-going FIFO write operations from destroying retransmit data. Data vectors with a minimum length of three words can retransmit repeatedly starting at the selected word. The FIFO can be taken out of retransmit mode at any time and allow normal device operation.

The FIFO is put in retransmit mode by a low-to-high transition on CLKB when the retransmit mode (RTM) input is high and OR is high. This rising CLKB edge marks the data present in the FIFO output register as the first retransmit data. The FIFO remains in retransmit mode until a low-to-high transition occurs while RTM is low.
When two or more reads have been done past the initial retransmit word, a retransmit is initiated by a low-to-high transition on CLKB when the read-from-mark (RFM) input is high. This rising CLKB edge shifts the first retransmit word to the FIFO output register and subsequent reads can begin immediately. Retransmit loops can be done endlessly while the FIFO is in retransmit mode. RFM must be low during the CLKB rising edge that takes the FIFO out of retransmit mode.

When the FIFO is put into retransmit mode, it operates with two read pointers. The current read pointer operates normally, incrementing each time a new word is shifted to the FIFO output register and used by the OR and $\overline{A E}$ flags. The shadow read pointer stores the SRAM location at the time the device is put into retransmit mode and does not change until the device is taken out of retransmit mode. The shadow read pointer is used by the IR and $\overline{A F}$ flags. Data writes can proceed while the FIFO is in retransmit mode, but $\overline{A F}$ is set low by the write that stores (1024 - Y) words after the first retransmit word. The IR flag is set low by the 1024th write after the first retransmit word.

When the FIFO is in retransmit mode and RFM is high, a rising CLKB edge loads the current read pointer with the shadow read-pointer value and the OR flag reflects the new level of fill immediately. If the retransmit changes the FIFO status out of the almost-empty range, up to two CLKB rising edges after the retransmit cycle are needed to switch $\overline{A E}$ high (see Figure 11). The rising CLKB edge that takes the FIFO out of retransmit mode shifts the read pointer used by the IR and $\overline{\mathrm{AF}}$ flags from the shadow to the current read pointer. If the change of read pointer used by IR and $\overline{\mathrm{AF}}$ should cause one or both flags to transition high, at least two CLKA synchronizing cycles are needed before the flags reflect the change. A rising CLKA edge after the FIFO is taken out of retransmit mode is the first synchronizing cycle of IR if it occurs at timet ${ }_{\text {sk }}$ (1) or greater after the rising CLKB edge (see Figure 12). A rising CLKA edge after the FIFO is taken out of retransmit mode is the first synchronizing cycle of $\overline{\mathrm{AF}}$ if it occurs at time $\mathrm{t}_{\mathrm{sk}(2)}$ or greater after the rising CLKB edge (see Figure 14).

## CLOCKED FIRST-IN, FIRST-OUT MEMORY

SCAS338A - JANUARY 1994 - REVISED JUNE 1994

## mallbox registers

Two 36-bit bypass registers are on the SN74ACT3641 to pass command and control information between portA and port $B$. The mailbox-select (MBA, MBB) inputs choose between a mail register and a FIFO for a port data transfer operation. A low-to-high transition on CLKA writes AO-A35 data to the mail1 register when a port A write is selected by $\overline{C S A}, W / \bar{R} A$, and ENA with MBA high. A low-to-high transition on CLKB writes B0-B35 data to the mail2 register when a port-B write is selected by $\overline{C S B}, \bar{W} / R B$, and ENB with MBB high. Writing data to a mail register sets its corresponding flag (MBF1 or MBF2) low. Attempted writes to a mail register are ignored while its mail flag is low.
When the port-B data ( $\mathrm{BO}-\mathrm{B} 35$ ) outputs are active, the data on the bus comes from the FIFO output register when the port-B mailbox select (MBB) input is low and from the mail1 register when MBB is high. Mail2 data is always present on the port-A data (A0-A35) outputs when they are active. The mail1 register flag (MBF1) is set high by a low-to-high transition on CLKB when a port-B read is selected by $\overline{C S B}, \bar{W} / R B$, and ENB with MBB high. The mail2 register flag (MBF2) is set high by a low-to-high transition on CLKA when a port-A read is selected by $\overline{C S A}, W / \bar{R} A$, and ENA with MBA high. The data in a mail register remains intact after it is read and changes only when new data is written to the register.


Figure 1. FIFO Reset Loading $X$ and $Y$ With a Preset Value of Eight


NOTE: $\overline{C S A}=L, W / \bar{R} A=H, M B A=L$. It is not necessary to program offset register on consecutive clock cycles.
Figure 2. Programming the Almost-Full Flag and Almost-Empty Flag Offset Values From Port A


NOTE: It is not necessary to program offset register bits on consecutive clock cycles. FIFO write attempts are ignored until IR is set high.
Figure 3. Programming the Almost-Full Flag and Almost-Empty Flag Offset Values Serially

## CLOCKED FIRST-IN, FIRST-OUT MEMORY

SCAS338A - JANUARY 1994 - REVISED JUNE 1994


Figure 4. FIFO Write-Cycle Timing


Figure 5. FIFO Read-Cycle Timing

$t_{\text {tS(1) }}$ is the minimum time between a rising CLKA edge and a rising CLKB edge for OR to transition high and to clock the next word to the FIFO output register in three CLKB cycles. If the time between the rising CLKA edge and rising CLKB edge is less than $\mathrm{t}_{\mathrm{sk}}(1)$, then the transition of OR high and the first word load to the output register can occur one CLKB cycle later than shown.

Figure 6. OR-Flag Timing and First Data Word Fallthrough When the FIFO Is Empty

## CLOCKED FIRST-IN, FIRST-OUT MEMORY

SCAS338A - JANUARY 1994 - REVISED JUNE 1994

$t_{\text {sk (1) }}$ is the minimum time between a rising CLKB edge and a rising CLKA edge for IR to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than $\mathrm{t}_{\mathrm{sk}}(1)$, then IR can transition high one CLKA cycle later than shown.

Figure 7. IR-Flag Timing and First Available Write When the FIFO Is Full


NOTE: FIFO write $(\overline{C S A}=L, W / \bar{R} A=H, M B A=L), F I F O$ read $(\overline{C S B}=L, \bar{W} / R B=H, M B B=L)$
${ }^{t_{\text {sk ( }}(2)}$ is the minimum time between a rising CLKA edge and a rising CLKB edge for $\overline{A E}$ to transition high in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than $\mathrm{t}_{\mathrm{sk}}(2)$, then $\overline{A E}$ can transition high one CLKB cycle later than shown.

Figure 8. Timing for $\overline{A E}$ When FIFO Is Almost Empty


NOTE: FIFO write ( $\overline{C S A}=L, W / \bar{R} A=H, M B A=L$ ), FIFO read ( $\overline{C S B}=L, \bar{W} / R B=H, M B B=L$ )
${ }^{{ }^{\text {sk }}}{ }_{\text {sk }}$ (2) is the minimum time between a rising CLKA edge and a rising CLKB edge for $\overline{A F}$ totransition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than $\mathrm{t}_{\mathrm{sk}}(2)$, then $\overrightarrow{\mathrm{AF}}$ can transition high one CLKA cycle later than shown.

Figure 9. Timing for $\overline{\mathrm{AF}}$ When FIFO Is Almost Full

## CLOCKED FIRST-IN, FIRST-OUT MEMORY

SCAS338A- JANUARY 1994 -REVISED JUNE 1994


NOTE: $\overline{C S B}=L, \bar{W} / R B=H, M B B=L$. No input enables other than RTM and RFM are needed to control retransmit mode or begin a retransmit. Other enables are shown only to relate retransmit operations to the FIFO output register.

Figure 10. Retransmit Timing Showing Minimum Retransmit Length


NOTE: X is the value loaded in the almost-empty flag offset register.
Figure 11. $\overline{\mathrm{AE}}$ Maximum Latency When Retransmit Increases the Number of Stored Words Above $\mathbf{X}$

$\dagger{ }_{\text {Sk }}$ (1) is the minimum time between a rising CLKB edge and a rising CLKA edge for IR to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than $\mathrm{t}_{\mathrm{sk}}(1)$, then IR can transition high one CLKA cycle later than shown.

Figure 12. IR Timing From the End of Retransmit Mode When One or More Write Locations Are Avallable


NOTE: $Y$ is the value loaded in the almost-full flag offset register.
$t^{\text {sk (2) }}$ is the minimum time between a rising CLKB edge and a rising CLKA edge for $\overline{A F}$ totransition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than $\mathrm{t}_{\mathrm{sk}}(2)$, then $\overline{\mathrm{AF}}$ can transition high one CLKA cycle later than shown.

Figure 13. $\overline{\mathrm{AF}}$ Timing From the End of Retransmit Mode When $(\boldsymbol{Y}+1)$ or More Write Locations Are Available


Figure 14. Timing for Mall1 Register and MBF1 Flag


Figure 15. Timing for Mail2 Register and MBF2 Flag

## Sin74ÂCT364i

## CLOCKED FIRST-IN, FIRST-OUT MEMORY

SCAS338A - JANUARY 1994 - REVISED JUNE 1994

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

| Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$ | 0.5 V to 7 V |
| :---: | :---: |
| Input voltage range, $\mathrm{V}_{1}$ (see Note 1) | -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ |
| Output voltage range, $\mathrm{V}_{\mathrm{O}}$ (see Note 1) | -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ |
| Input clamp current, $\mathrm{I}_{\mathrm{K}}\left(\mathrm{V}_{1}<0\right.$ or $\left.V_{1}>\mathrm{V}_{\mathrm{CC}}\right)$ | $\pm 20 \mathrm{~mA}$ |
| Output clamp current, $\mathrm{I}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right.$ or $\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{C}}$ ) | $\pm 50 \mathrm{~mA}$ |
| Continuous output current, $\mathrm{l}_{\mathrm{O}}\left(\mathrm{V}_{\mathrm{O}}=0\right.$ to $\mathrm{V}_{\mathrm{Cc}}$ ) | $\pm 50 \mathrm{~mA}$ |
| Continuous current through $\mathrm{V}_{\mathrm{CC}}$ or GND | $\pm 400 \mathrm{~mA}$ |
| Operating free-air temperature range, $\mathrm{T}_{\mathrm{A}}$ | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| Storage temperature range | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

t Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: The input and output voltage ratings may be exceeded provided the input and output current ratings are observed.
recommended operating conditions

|  |  | MIN | MAX |
| :--- | :--- | ---: | :---: |
| $V_{\mathrm{CC}}$ | Supply voltage | 4.5 | 5.5 |
| $\mathrm{~V}_{\text {IH }}$ | High-level input voltage | V |  |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage | 2 | V |
| $\mathrm{IOH}^{\prime}$ | High-level output current | 0.8 | V |
| IOL | Low-level output current | -4 | mA |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating free-air temperature | 8 | mA |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  |  | MIN | TYP $\ddagger$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V OH | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \quad \mathrm{IOH}=-4 \mathrm{~mA}$ |  |  | 2.4 |  |  | V |
| VOL | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \quad \mathrm{IOL}=8 \mathrm{~mA}$ |  |  |  |  | 0.5 | V |
| 1 | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}, \quad \mathrm{~V}_{1}=\mathrm{V}_{\text {CC }}$ or 0 |  |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| Ioz | $\mathrm{V}_{C C}=5.5 \mathrm{~V}_{1} \quad \mathrm{~V}_{\mathrm{O}}=\mathrm{V}_{C C}$ or 0 |  |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| ICC | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}_{1}^{-} \quad \mathrm{V}_{1}=\mathrm{V}_{\text {CC }}-0.2 \mathrm{~V}$ or 0 |  |  |  |  | 400 | $\mu \mathrm{A}$ |
| $\Delta \mathrm{lcc}{ }^{\S}$ | $V_{C C}=5.5 \mathrm{~V}$ <br> One input at 3.4 V , Other inputs at $V_{C C}$ or GND | $\overline{C S A}=\mathrm{V}_{1 \mathrm{H}}$ | A0-A35 |  | 0 |  | mA |
|  |  | $\overline{\mathrm{CSB}}=\mathrm{V}_{1 \mathrm{H}}$ | B0-B35 |  | 0 |  |  |
|  |  | $\overline{\mathrm{CSA}}=\mathrm{V}_{\text {IL }}$ | A0-A35 |  |  | 1 |  |
|  |  | $\overline{\mathrm{CSB}}=\mathrm{V}_{\text {IL }}$ | B0-B35 |  |  | 1 |  |
|  |  | All other inputs |  |  |  | 1 |  |
| $\mathrm{C}_{i}$ | $\mathrm{V}_{1}=0, \quad \mathrm{f}=1 \mathrm{MHz}$ |  |  |  | 4 |  | pF |
| $\mathrm{C}_{0}$ | $\mathrm{V}_{\mathrm{O}}=0, \quad \mathrm{f}=1 \mathrm{MHz}$ |  |  |  | 8 |  | pF |

[^2]timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Figures 1 through 15)

|  |  | 'ACT3641-15 |  | 'ACT3641-20 |  | 'ACT3641-30 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{f}_{\text {clock }}$ | Clock frequency, CLKA or CLKB |  | 66.7 |  | 50 |  | 33.4 | MHz |
| $\mathrm{t}_{\mathrm{c}}$ | Clock cycle time, CLKA or CLKB | 15 |  | 20 |  | 30 |  | is |
| $\mathrm{t}_{\mathrm{w}(\mathrm{CH})}$ | Pulso duration, CLKA and CLKB high | 6 |  | 8 |  | 12 |  | ns |
| $\mathrm{t}_{\mathrm{w}}(\mathrm{CL})$ | Pulse duration. CLKA and CLKB low | 6 |  | 8 |  | 12 |  | ns |
| $\mathrm{t}_{\text {su( }}$ ( ${ }^{\text {d }}$ | Setup time, A0-A35 before CLKA $\uparrow$ and B0-B35 before CLKB $\uparrow$ | 5 |  | 6 |  | 7 |  | ns |
| $\mathrm{t}_{\text {su(EN1) }}$ | Setup time, ENA to CLKA $\uparrow$; ENB to CLKB $\uparrow$ | 5 |  | 6 |  | 7 |  | ns |
| $\mathrm{t}_{\text {su (EN2) }}$ | Setup time, $\bar{C} \overline{S A}, W / \bar{R} A$, and MBA to CLKA $\uparrow$; $\overline{\mathrm{CSB}}, \overline{\mathrm{W}} / \mathrm{RB}$, and MBB to CLKB $\dagger$ | 7 |  | 7.5 |  | 8 |  | ns |
| $\mathrm{t}_{\text {su( }}$ (RM) | Setup time, RTM and RFM to CLKB $\uparrow$ | 6 |  | 6.5 |  | 7 |  | ns |
| $\mathrm{t}_{\text {Su(RS }}$ | Setup time, $\overline{\text { RST }}$ low before CLKA $\dagger$ or CLKB $\dagger \dagger$ | 5 |  | 6 |  | 7 |  | ns |
| $\mathrm{t}_{\text {su }}$ (FS) | Setup time, FS0 and FS1 before $\overline{\text { RST }}$ high | 9 |  | 10 |  | 11 |  | ns |
| $\mathrm{t}_{\text {su }}(\mathrm{SD})^{\ddagger}$ | Setup time, FSO/SD before CLKA $\uparrow$ | 5 |  | 6 |  | 7 |  | ns |
| $\mathrm{t}_{\text {Su(SEN }}{ }^{\ddagger}$ | Setup time, FS1/SEN before CLKA $\uparrow$ | 5 |  | 6 |  | 7 |  | ns |
| $\mathrm{th}_{\text {h }}(\mathrm{D})$ | Hold time, A0-A35 after CLKA $\uparrow$ and B0-B35 after CLKB $\uparrow$ | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{n} \text { (EN1) }}$ | Hold time, ENA after CLKA $\uparrow$; ENB after CLKB $\uparrow$ | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{n} \text { (EN2) }}$ | Hold time, $\overline{C S A}, \mathrm{~W} / \overline{\mathrm{R}} A$, and MBA after CLKA $\uparrow$; $\overline{\mathrm{CSB}}, \overline{\mathrm{W}} / \mathrm{RB}$, and MBB after CLKB $\uparrow$ | 0 |  | 0 |  | 0 |  | ns |
| $t_{n}$ (RM) | Hold time, RTM and RFM after CLKB $\dagger$ | 0 |  | 0 |  | 0 |  | ns |
| th(RS) | Hold time, $\overline{\text { RST }}$ low after CLKA $\dagger$ or CLKB $\dagger \dagger$ | 5 |  | 6 |  | 7 |  | ns |
| th(FS) | Hold time, FS0 and FS1 after $\overline{\text { RST }}$ high | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{th}^{\text {(SP) }}{ }^{\ddagger}$ | Hold time, FS1/SEN high after R̄ST high | 0 |  | 0 |  | 0 |  | ns |
| $\left.\mathrm{th}_{\text {( }} \mathrm{SD}\right)^{\ddagger}$ | Hold time, FS0/SD after CLKA $\dagger$ | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{th}^{\text {(SEN }}{ }^{\ddagger}$ | Hold time, FS $1 / \overline{S E N}$ after CLKA $\uparrow$ | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{sk}(1)^{\S}}$ | Skew time, between CLKA $\uparrow$ and CLKB $\uparrow$ for OR and IR | 9 |  | 11 |  | 13 |  | ns |
| $t_{\text {sk }}(2){ }^{\text {¢ }}$ | Skew time, between CLKA $\uparrow$ and CLKB $\uparrow$ for $\overline{\mathrm{AE}}$ and $\overline{\mathrm{AF}}$ | 12 |  | 16 |  | 20 |  | ns |

t Requirement to count the clock edge as one of at least four needed to reset a FIFO
$\ddagger$ Only applies when serial load method is used to program flag offset registers
§ Skew time is not a timing constraint for proper device operation and is only included to illustrate the timing relationship between CLKA cycle and CLKB cycle.

## CLOCKED FIRST-IN, FIRST-OUT MEMORY <br> SCAS338A - JANUARY 1994 - REVISED JUNE 1994

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ (see Figures 1 through 15)

| PARAMETER |  | 'ACT3641-15 |  | 'ACT3641-20 |  | 'ACT3641-30 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $f_{\text {clock }}$ | Clock frequency, CLKA or CLKB |  | 66.7 |  | 50 |  | 33.4 | MHz |
| $\mathrm{ta}_{\mathrm{a}}$ | Access time, CLKB $\dagger$ to B0-B35 | 3 | 11 | 3 | 13 | 3 | 15 | ns |
| $t_{\text {pd }}(\mathrm{C}-\mathrm{IR})$ | Propagation delay time, CLKA $\dagger$ to IR | 1 | 8 | 1 | 10 | 1 | 12 | ns |
| $t_{\text {pd }}(\mathrm{C}-\mathrm{OR})$ | Propagation delay time, CLKB $\dagger$ to OR | 1 | 8 | 1 | 10 | 1 | 12 | ns |
| $t_{\text {pd }}(\mathrm{C}-\mathrm{AE})$ | Propagation delay time, CLKB $\dagger$ to $\overline{A E}$ | 1 | 8 | 1 | 10 | 1 | 12 | ns |
| tpd(C-AF) | Propagation delay time, CLKA $\dagger$ to $\overline{A F}$ | 1 | 8 | 1 | $10^{\circ}$ | 1 | 12 | ns |
| $t_{\text {tpd }}(\mathrm{C}-\mathrm{MF})$ | Propagation delay time, CLKA to $\overline{M B F 1}$ low or $\overline{M B F 2}$ high and CLKB $\uparrow$ to $\overline{M B F 2}$ low or MBF1 high | 0 | 8 | 0 | 10 | 0 | 12 | ns |
| $t_{p d}(C-M R)$ | Propagation delay time, CLKA $\uparrow$ to $B 0-B 35 \dagger$ and $C L K B \uparrow$ to A0-A35 ${ }^{\ddagger}$ | 3 | 13.5 | 3 | 15 | 3 | 17 | ns |
| $t_{\text {pd }}(M-D V)$ | Propagation delay time, MBB to B0-B35 valid | 3 | 13 | 3 | 15 | 3 | 17 | ns |
| $t_{\text {pd }}(\mathrm{R}-\mathrm{F})$ | Propagation delay time, $\overline{\text { RST }}$ low to $\overline{A E}$ low and $\overline{A F}$ high | 1 | 15 | 1 | 20 | 1 | 30 | ns |
| ten | Enable time, $\overline{C S A}$ and W/RAA low to AO-A35 active and $\overline{\text { CSB }}$ low and $\bar{W} /$ RB high to B0-B35 active | 2 | 12 | 2 | 13 | 2 | 14 | ns |
| $\mathrm{t}_{\text {dis }}$ | Disable time, CSA or W/न्RA high to A0-A35 at high impedance and CSB high or W/RB low to BO-B35 at high impedance | 1 | 8 | 1 | 10 | 1 | 11 | ns |

$\dagger$ Writing data to the mail1 register when the B0-B35 outputs are active and MBB is high
$\ddagger$ Writing data to the mail2 register when the AO-A35 outputs are active and MBA is high

## TYPICAL CHARACTERISTICS

SUPPLY CURRENT
vs
CLOCK FREQUENCY


Figure 16

## calculating power dissipation

The $\mathrm{ICC}_{\mathrm{C}}(\mathrm{f}$ current in Figure 16 was taken while simultaneously reading and writing the FIFO on the SN74ACT3641 with CLKA and CLKB set to $\mathrm{f}_{\text {clock. }}$. All data inputs and data outputs change state during each clock cycle to consume the highest supply current. Data outputs are disconnected to normalize the graph to a zero-capacitance load. Once the capacitive load per data-output channel and the number of SN74ACT3641 inputs driven by TTL high levels are known, the power dissipation can be calculated with the equation below.
With $\operatorname{ICC}(f)$ taken from Figure 16, the maximum power dissipation ( $\mathrm{P}_{\mathrm{T}}$ ) of the SN74ACT3641 can be calculated by:

$$
P_{T}=V_{C C} \times\left[l_{C C}(f)+\left(N \times \Delta l_{C C} \times d C\right)\right]+\sum\left(C_{L} \times V_{C C}{ }^{2} \times f_{0}\right)
$$

where:
$\mathrm{N}=$ number of inputs driven by TTL levels
$\Delta l C C=$ increase in power supply current for each input at a TTL high level
dc $=$ duty cycle of inputs at a TTL high level of 3.4 V
$C_{L}=$ output capacitive load
$\mathrm{f}_{0}=$ switching frequency of an output
When no reads or writes are occurring on the SN74ACT3632, the power dissipated by a single clock (CLKA or CLKB) input running at frequency $f_{\text {clock }}$ is calculated by:

$$
\mathrm{P}_{\mathrm{T}}=\mathrm{V}_{\mathrm{CC}} \times \mathrm{f}_{\text {clock }} \times 0.209 \mathrm{~mA} / \mathrm{MHz}
$$

PARAMETER MEASUREMENT INFORMATION


LOAD CIRCUIT


NOTE A: Includes probe and jig capacitance
Figure 17. Load Circuit and Voltage Waveforms

- Free-Running CLKA and CLKB Can Be Asynchronous or Coincident
- Clocked FIFO Buffering Data From Port A to Port B
- Synchronous Read Retransmit Capability
- Mailbox Register in Each Direction
- Programmable Almost-Full and Almost-Empty Flags
- Microprocessor Interface Control Logic
- Input-Ready (IR) and Almost-Full ( $\overline{\mathrm{AF}}$ ) Flags Synchronized by CLKA
- Output-Ready (OR) and Almost-Empty ( $\overline{\mathrm{AE}}$ ) Flags Synchronized by CLKB
- Low-Power 0.8-Micron Advanced CMOS Technology
- Supports Clock Frequencies up to 67 MHz
- Fast Access Times of 11 ns
- Pin-to-Pin Compatible With the SN74ACT3631 and SN74ACT3641
- Avallable in Space-Saving 120-Pin Thin Quad Flat Package (PCB) or 132-Pin Plastic Quad Flat Package (PQ)


NC - No internal connection


NC - No internal connection
$\dagger$ Uses Yamaichi socket IC51-1324-828

## description

The SN74ACT3651 is a high-speed, low-power, CMOS clocked FIFO memory. It support clock frequencies up to 67 MHz and has read access times as fast as 12 ns . The $2048 \times 36$ dual-port SRAM FIFO buffers data from port A to port B. The FIFO memory has retransmit capability, which allows previously read data to be accessed again. The FIFO has flags to indicate empty and full conditions and two programmable flags (almost full and almost empty) to indicate when a selected number of words is stored in memory. Communication between each port can take place with two 36 -bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. Two or more devices can be used in parallel to create wider data paths. Expansion is also possible in word depth.

The SN74ACT3651 is a clocked FIFO, which means each port employs a synchronous interface. All data transfers through a port are gated to the low-to-high transition of a continuous (free-running) port clock by enable signals. The continuous clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple interface between microprocessors and/or buses with synchronous control.

The input-ready (IR) flag and almost-full ( $\overline{\mathrm{AF}}$ ) flag of the FIFO are two-stage synchronized to CLKA. The output-ready (OR) flag and almost-empty ( $\overline{\mathrm{AE}}$ ) flag of the FIFO are two-stage synchronized to CLKB. Offset values for the almost-full and almost-empty flags of the FIFO can be programmed from port A or through a serial input.
functional block diagram


Terminal Functions

| TERMINAL NAME | I/O | DESCRIPTION |
| :---: | :---: | :---: |
| A0-A35 | 1/0 | Port-A data. The 36-bit bidirectional data port for side A. |
| $\overline{\mathrm{AE}}$ | 0 | Almost-empty flag. Programmable flag synchronized to CLKB. $\overline{A E}$ is low when the number of words in the FIFO is less than or equal to the value in the almost-empty offset register $(X)$. |
| $\overline{\mathrm{AF}}$ | 0 | Almost-full flag. Programmable flag synchronized to CLKA. $\bar{A} \bar{F}$ is low when the number of empty locations in the FIFO is less than or equal to the value in the almost-full offset register $(Y)$. |
| B0-B35 | I/O | Port-B data. The 36 -bit bidirectional data port for side B. |
| CLKA | 1 | Port-A clock. CLKA is a continuous clock that synchronizes all data transfers through port A and can be asynchronous or coincident to CLKB. IR and $\overline{\mathrm{AF}}$ are synchronous to the low-to-high transition of CLKA. |
| CLKB | 1 | Port-B clock. CLKB is a continuous clock that synchronizes all data transfers through port B and can be asynchronous or coincident to CLKA. OR and $\overline{A E}$ are synchronous to the low-to-high transition of CLKB. |
| $\overline{\text { CSA }}$ | 1 | Port-A chip select. CSA must be low to enable a low-to-high transition of CLKA to read or write data on port A. The A0-A35 outputs are in the high-Impedance state when CSA is high. |
| $\overline{C S B}$ | 1 | Port-B chip select. CSB must be low to enable a low-to-high transition of CLKB to read or write data on port B. The BO-B35 outputs are in the high-impedance state when $\overline{C S B}$ is high. |
| ENA | 1 | Port-A master enable. ENA must be high to enable a low-to-high transition of CLKA to read or |
| ENB | 1 | Port-B master enable. ENB must be high to enable a low-to-high transition of CLKB to read or write data on port B. |
| $\begin{aligned} & \text { FS } 1 / \overline{\mathrm{SEN}}, \\ & \mathrm{FS} 0 / \mathrm{SD} \end{aligned}$ | 1 | Flag offset select $1 /$ serial enable, flag offset select 0/serial data. FS1/SEN and FSO/SD are dual-purpose inputs used for flag offset register programming. During a device reset, FS1/SEN and FSO/SD select the flag offset programming method. Three offset register programming methods are available: automatically load one of two preset values, parallel load from port A, and serial load. <br> When serial load is selected for flag offset register programming, FS1/ $\overline{\operatorname{SEN}}$ is used as an enable synchronous to the low-to-high transition of CLKA. When FS1/SEN is low, a rising edge on CLKA loads the bit present on FS0/SD into the $X$ and $Y$ offset registers. The number of bit writes required to program the offset registers is 22 . The first bit write stores the Y -register MSB and the last bit write stores the X-register LSB. |
| IR | 0 | Input-ready flag. IR is synchronized to the low-to-high transition of CLKA. When IR is low, the FIFO is full and writes to its array are disabled. When the FIFO is in retransmit mode, IR indicates when the memory has been filled to the point of the retransmit data and prevents further writes. IR is set low during reset and is set high after reset. |
| MBA | 1 | Port-A mailbox select. A high level on MBA chooses a mailbox register for a port-A read or write operation. |
| MBB | 1 | Port-B mailbox select. A high level on MBB chooses a mailbox register for a port-B read or write operation. When the B0-B35 outputs are active, a high level on MBB selects data from the mail1 register for output and a low level selects FIFO data for output. |
| $\overline{\text { MBF } 1}$ | 0 | Mail1 register flag. $\overline{\text { MBF1 }}$ is set low by the low-to-high transition of CLKA that writes data to the mail1 register. $\overline{\text { MBF1 }}$ is set high by a low-to-high transition of CLKB when a port-B read is selected and MBB is high. MBF1 is set high by a reset. |
| $\overline{\text { MBF2 }}$ | 0 | Mail2 register flag. $\overline{\text { MBF2 }}$ is set low by the low-to-high transition of CLKB that writes data to the mail2 register. $\overline{\text { MBF2 }}$ is set high by a low-to-high transition of CLKA when a port-A read is selected and MBA is high. MBF2 is set high by a reset. |
| OR | 0 | Output-ready flag. OR is synchronized to the low-to-high transition of CLKB. When OR is low, the FIFO is empty and reads are disabled. Ready data is present in the output register of the FIFO when OR is high. OR is forced low during the reset and goes high on the third low-to-high transition of CLKB after a word is loaded to empty memory. |
| RFM | 1 | Read from mark. When the FIFO is in retransmit mode, a high on RFM enables a low-to-high transition of CLKB to reset the read pointer to the beginning retransmit location and output the first selected retransmit data. |
| $\overline{\text { RST }}$ | 1 | Reset. To reset the device, four low-to-hightransitions of CLKA and four low-to-high transitions of CLKB must occur while $\overline{R S T}$ is low. The low-to-high transition of $\overline{R S T}$ latches the status of FSO and FS1 for $\overline{A F}$ and $\overline{A E}$ offset selection. |
| RTM | 1 | Retransmit mode. When RTM is high and valid data is present in the FIFO output register (OR is high), a low-to-high transition of CLKB selects the data for the beginning of a retransmit and puts the FIFO in retransmit mode. The selected word remains the initial retransmit point until a low-to-high transition of CLKB occurs while RTM is low, taking the FIFO out of retransmit mode. |

## Terminal Functions (Continued)

| TERMINAL <br> NAME | $1 / 0$ | DESCRIPTION |
| :---: | :---: | :--- |
| W/ $\bar{R} A$ | 1 | Port-A write/read select. A high on W/ $\bar{R} A$ selects a write operation and a low selects a read operation on port $A$ for a <br> low-to-high transition of CLKA. The $A 0-A 35$ outputs are in the high-impedance state when $W / \bar{R} A$ is high. |
| $\bar{W} / R B$ | 1 | Port-B write/read select. A low on $\bar{W} / R B$ selects a write operation and a high selects a read operation on port $B$ for a <br> low-to-high transition of CLKB. The $B 0-B 35$ outputs are in the high-impedance state when $\bar{W} / R B$ is low. |

## detailed description

## reset

The SN74ACT3651 is reset by taking the reset ( $\overline{\text { RST }}$ ) input low for at least four port-A clock (CLKA) and four port-B clock (CLKB) low-to-high transitions. The reset input can switch asynchronously to the clocks. A reset initializes the memory read and write pointers and forces the input-ready (IR) flag low, the output-ready (OR) flag high, the almost-empty ( $\overline{\mathrm{AE}}$ ) flag low, and the almost-full ( $\overline{\mathrm{AF}}$ ) flag high. Resetting the device also forces the mailbox flags (MBF1, MBF2) high. After a FIFO is reset, its input-ready flag is set high after at least two clock cycles to begin normal operation. A FIFO must be reset after power up before data is written to its memory.

## almost-empty flag and almost-full flag offset programming

Two registers in the SN74ACT3651 are used to hold the offset values for the almost-empty and almost-full flags. The almost-empty ( $\overline{\mathrm{AE}}$ ) flag offset register is labeled X , and the almost-full ( $(\overline{\mathrm{AF}}$ ) flag offset register is labeled Y . The offset registers can be loaded with a value in three ways: one of two preset values are loaded into the offset registers, parallel load from port A, or serial load. The offset register programming mode is chosen by the flag select ( $\mathrm{FS} 1, \mathrm{FSO}$ ) inputs during a low-to-high transition on the RST input (see Table 1).

Table 1. Flag Programming

| FS1 | FSO | $\overline{\text { RST }}$ | X AND Y REGISTERS $\dagger$ |
| :---: | :---: | :---: | :---: |
| $H$ | $H$ | $\uparrow$ | Serial load |
| $H$ | L | $\uparrow$ | 64 |
| L | $H$ | $\uparrow$ | 8 |
| L | L | $\uparrow$ | Parallel load from port A |

$\overline{\mathrm{T}} \times$ register holds the offset for $\overline{\mathrm{AE}}$; Y register holds the offset for $\overline{A F}$.

## preset values

If a preset value of 8 or 64 is chosen by the FS1 and FSO inputs at the time of a $\overline{\text { RST }}$ low-to-high transition according to Table 1, the preset value is automatically loaded into the X and Y registers. No other device initialization is necessary to begin normal operation, and the IR flag is set high after two low-to-high transitions on CLKA.

## parallel load from port $A$

To program the $X$ and $Y$ registers from port A, the device is reset with FSO and FS1 low during the low-to-high transition of $\overline{\mathrm{RST}}$. After this reset is complete, the IR flag is set high after two low-to-high transitions on CLKA. The first two writes to the FIFO do not store data in its memory but load the offset registers in the order $\mathrm{Y}, \mathrm{X}$. Each offset register of the SN74ACT3651 uses port-A inputs (A10-A0). The highest number input is used as the most significant bit of the binary number in each case. Each register value can be programmed from 1 to 2044. After both offset registers are programmed from port A, subsequent FIFO writes store data in the SRAM.

## serlal load

To program the $X$ and $Y$ registers serially, the device is reset with FSO/SD and FS1/EEN high during the low-to-high transition of $\overline{R S T}$. After this reset is complete, the $X$ and $Y$ register values are loaded bitwise through the FSO/SD input on each low-to-high transition of CLKA that the FS1/SEN input is low. Eighteen- or 22-bit writes are needed to complete the programming for the SN74ACT3631 or SN74ACT3651, respectively. The first-bit write stores the most significant bit of the Y register, and the last-bit write stores the least significant bit of the X register. Each register value can be programmed from 1 to 2044.

When the option to program the offset registers serially is chosen, the input-ready (IR) flag remains low until all register bits are written. The IR flag is set high by the low-to-high transition of CLKA after the last bit is loaded to allow normal FIFO operation.

## FIFO write/read operation

The state of the port-A data (AO-A35) outputs is controlled by the port-A chip select ( $\overline{\mathrm{CSA}}$ ) and the port-A write/read select ( $W / \bar{R} A$ ). The AO-A35 outputs are in the high-impedance state when either CSA or $W / \bar{R} A$ is high. The A0-A35 outputs are active when both CSA and W/R̄A are low.
Data is loaded into the FIFO from the AO-A35 inputs on a low-to-high transition of CLKA when CSA and the port-A mailbox select (MBA) are low, W/RA, the port-A enable (ENA), and the input-ready (IR) flag are high (see Table 2). Writes to the FIFO are independent of any concurrent FIFO reads.

Table 2. Port-A Enable Function Table

| CSA | W/ $\bar{R} A$ | ENA | MBA | CLKA | AO-A35 OUTPUTS | PORT FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | X | In high-impedance state | None |
| L | H | L | X | X | In high-impedance state | None |
| L | H | H | L | $\uparrow$ | In high-Impedance state | FIFO write |
| L | H | H | H | $\uparrow$ | In high-impedance state | Mail1 write |
| L | L | L | L | X | Active, mail2 register | None |
| L | L | H | L | $\uparrow$ | Active, mail2 register | None |
| L | L | L | H | X | Active, mail2 register | None |
| L | L | H | H | $\uparrow$ | Active, mail2 register | Mail2 read (set MBF2 high) |

The port-B control signals are identical to those of port A with the exception that the port-B write/read select ( $\bar{W} / R B$ ) is the inverse of the port-A write/read select ( $W / \bar{R} A$ ). The state of the port-B data ( $B 0-B 35$ ) outputs is controlled by the port-B chip select ( $\overline{\mathrm{CSB}}$ ) and the port-B write/read select ( $\overline{\mathrm{W}} / \mathrm{RB}$ ). The B0-B35 outputs are in the high-impedance state when either $\overline{\mathrm{CSB}}$ is high or $\overline{\mathrm{W}} / \mathrm{RB}$ is low. The $\mathrm{BO}-\mathrm{B} 35$ outputs are active when $\overline{\mathrm{CSB}}$ is low and $\bar{W} / R B$ is high.

Data is read from the FIFO to its output register on a low-to-high transition of CLKB when CSB and the port-B mailbox select (MBB) are low, $\bar{W} / R B$, the port-B enable (ENB), and the output-ready (OR) flag are high (see Table 3). Reads from the FIFO are independent of any conrurrent FIFO writes.

## SN74ACT3651 <br> $2048 \times 36$ CLOCKED FIRST-IN, FIRST-OUT MEMORY

SCAS439-JUNE 1994
Table 3. Port-B Enable Function Table

| $\overline{\text { CSB }}$ | $\overline{\text { W }} /$ RB | ENB | MBB | CLKB | B0-B35 OUTPUTS | PORT FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | X | In high-impedance state | None |
| L | L | L | X | X | In high-impedance state | None |
| L | L | H | L | $\uparrow$ | In high-impedance state | None |
| L | L | H | H | $\uparrow$ | In high-impedance state | Mail2 write |
| L | H | L | L | X | Active, FIFO output register | None |
| L | H | H | L | $\uparrow$ | Active, FIFO output register | FIFO read |
| L | H | L | H | X | Active, mail1 register | None |
| L | H | H | H | $\uparrow$ | Active, mail1 register | Mail1 read (set $\overline{\text { MBF1 }}$ high) |

The setup- and hold-time constraints to the port clocks for the port-chip selects and write/read selects are only for enabling write and read operations and are not related to high-impedance control of the data outputs. If a port enable is low during a clock cycle, the port chip select and write/read select can change states during the setup- and hold-time window of the cycle.
When the output-ready (OR) flag is low, the next data word is sent to the FIFO output register automatically by the CLKB low-to-high transition that sets the output-ready flag high. When OR is high, an available data word is clocked to the FIFO output register only when a FIFO read is selected by the port-B chip select ( $\overline{\mathrm{CSB}}$ ), write/read select ( $\bar{W} / R B$ ), enable (ENB), and mailbox select (MBB).

## synchronized FIFO flags

Each SN74ACT3651 FIFO flag is synchronized to its port clock through at least two flip-flop stages. This is done to improve the flags' reliability by reducing the probability of metastable events on their outputs when CLKA and CLKB operate asynchronously to one another (see the application report Metastability Performance of Clocked FIFOs in the 1994 High-Performance FIFO Memories Data Book, literature \#SCAD003B). OR and $\overline{A E}$ are synchronized to CLKB. IR and $\overline{\mathrm{AF}}$ are synchronized to CLKA. Table 4 shows the relationship of each flag to the number of words stored in memory.

Table 4. FIFO Flag Operation

| NUMBER OF WORDS IN <br> FIFO $\ddagger$ | SYNCHRONIZED <br> TO CLKB |  | SYNCHRONIZED <br> TO CLKA |  |
| :---: | :---: | :---: | :---: | :---: |
|  | OR | $\overline{\mathrm{AE}}$ | $\overline{\mathrm{AF}}$ | IR |
| O | L | L | H | H |
| 1 to $X$ | H | L | H | H |
| $(X+1)$ to $[2048-(Y+1)]$ | H | H | H | H |
| $(2048-Y)$ to 2047 | H | H | L | H |
| 2048 | H | H | L | L |

[^3]The output-ready flag of a FIFO is synchronized to the port clock that reads data from its array (CLKB). When the output-ready flag is high, new data is present in the FIFO output register. When the output-ready flag is low, the previous data word is present in the FIFO output register and attempted FIFO reads are ignored.
A FIFO read pointer is incremented each time a new word is clocked to its output register. The state machine that controls an output-ready flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is empty, empty +1 , or empty +2 . From the time a word is written to a FIFO, it can be shifted to the FIFO output register in a minimum of three cycles of CLKB; therefore, an output-ready flag is low if a word in memory is the next data to be sent to the FIFO output register and three CLKB cycles have not elapsed since the time the word was written. The output-ready flag of the FIFO remains low until the third low-to-high transition of CLKB occurs, simultaneously forcing the output-ready flag high and shifting the word to the FIFO output register.
A low-to-high transition on CLKB begins the first synchronization cycle of a write if the clock transition occurs at time $\mathrm{t}_{\mathrm{sk}(1)}$ or greater after the write. Otherwise, the subsequent CLKB cycle can be the first synchronization cycle (see Figure 6).

## Input-ready flag (IR)

The input-ready flag of a FIFO is synchronized to the port clock that writes data to its array (CLKA). When the input-ready flag is high, a memory location is free in the SRAM to write new data. No memory locations are free when the input-ready flag is low and attempted writes to the FIFO are ignored.
Each time a word is written to a FIFO, its write pointer is incremented. The state machine that controls an input-ready flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is full, full-1, or full-2. From the time a word is read from a FIFO, its previous memory location is ready to be written in a minimum of three cycles of CLKA; therefore, an input-ready flag is low if less than two cycles of CLKA have elapsed since the next memory write location has been read. The second low-to-high transition on CLKA after the read sets the input-ready flag high, and data can be written in the following cycle.
A low-to-high transition on CLKA begins the first synchronization cycle of a read if the clock transition occurs at time $\mathrm{t}_{\mathrm{sk}(1)}$ or greater after the read. Otherwise, the subsequent CLKA cycle can be the first synchronization cycle (see Figure 7).
almost-empty flag ( $\overline{\text { AE }})$
The almost-empty flag of a FIFO is synchronized to the port clock that reads data from its array (CLKB). The state machine that controls an almost-empty flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is almost empty, almost empty+1, or almost empty+2. The almost-empty state is defined by the contents of register X. This register is loaded with a preset value during a FIFO reset, programmed from port A, or programmed serially (see almost-empty flag and almost-full flag offset programming). The almost-empty flag is low when the FIFO contains $X$ or less words and is high when the FIFO contains ( $\mathrm{X}+1$ ) or more words. A data word present in the FIFO output register has been read from memory.
Two low-to-high transitions of CLKB are required after a FIFO write for the almost-empty flag to reflect the new level of fill; therefore, the almost-empty flag of a FIFO containing ( $X+1$ ) or more words remains low if two cycles of CLKB have not elapsed since the write that filled the memory to the $(X+1)$ level. An almost-empty flag is set high by the second low-to-high transition of CLKB after the FIFO write that fills memory to the ( $X+1$ ) level. A low-to-high transition of CLKB begins the first synchronization cycle if it occurs at time $\mathrm{t}_{\mathrm{sk}(2)}$ or greater after the write that fills the FIFO to $(X+1)$ words. Otherwise, the subsequent CLKB cycle can be the first synchronization cycle (see Figure 8).

## almost-full flag $(\overline{A F})$

The almost-full flag of a FIFO is synchronized to the port clock that writes data to its array (CLKA). The state machine that controls an almost-full flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is almost full, almost full-1, or almost full-2. The almost-full state is defined by the contents of register Y . This register is loaded with a preset value during a FIFO reset, programmed from port A, or programmed serially (see almost-empty flag and almost-full flag offset programming). The almost-full flag is low when the number of words in the FIFO is greater than or equal to 2048 - Y ). The almost-full flag is high when the number of words in the FIFO is less than or equal to $[2048-(Y+1)]$. A data word present in the FIFO output register has been read from memory.

Two low-to-high transitions of CLKA are required after a FIFO read for its almost-full flag to reflect the new level of fill. Therefore, the almost-full flag of a FIFO containing [2048-(Y+1)] or less words remains low if two cycles of CLKA have not elapsed since the read that reduced the number of words in memory to [2048-(Y+1)]. An almost-full flag is set high by the second low-to-high transition of CLKA after the FIFO read that reduces the number of words in memory to [2048-(Y+1)]. A low-to-high transition of CLKA begins the first synchronization cycle if it occurs at time $t_{s k(2)}$ or greater after the read that reduces the number of words in memory to [2048-(Y+1)]. Otherwise, the subsequent CLKA cycle can be the first synchronization cycle (see Figure 9).

## synchronous retransmit

The synchronous retransmit feature of the SN74ACT3651 allows FIFO data to be read repeatedly starting at a user-selected position. The FIFO is first put into retransmit mode to select a beginning word and prevent on-going FIFO write operations from destroying retransmit data. Data vectors with a minimum length of three words can retransmit repeatedly starting at the selected word. The FIFO can be taken out of retransmit mode at any time and allow normal device operation.

The FIFO is put in retransmit mode by a low-to-high transition on CLKB when the retransmit mode (RTM) input is high and OR is high. This rising CLKB edge marks the data present in the FIFO output register as the first retransmit data. The FIFO remains in retransmit mode until a low-to-high transition occurs while RTM is low.
When two or more reads have been done past the initial retransmit word, a retransmit is initiated by a low-to-high transition on CLKB when the read-from-mark (RFM) input is high. This rising CLKB edge shifts the first retransmit word to the FIFO output register and subsequent reads can begin immediately. Retransmit loops can be done endlessly while the FIFO is in retransmit mode. RFM must be low during the CLKB rising edge that takes the FIFO out of retransmit mode.

When the FIFO is put into retransmit mode, it operates with two read pointers. The current read pointer operates normally, incrementing each time a new word is shifted to the FIFO output register and used by the OR and $\overline{A E}$ flags. The shadow read pointer stores the SRAM location at the time the device is put into retransmit mode and does not change until the device is taken out of retransmit mode. The shadow read pointer is used by the IR and $\overline{\mathrm{AF}}$ flags. Data writes can proceed while the FIFO is in retransmit mode, but $\overline{\mathrm{AF}}$ is set low by the write that stores $(2048-Y)$ words after the first retransmit word. The IR flag is set low by the 2048th write after the first retransmit word.

When the FIFO is in retransmit mode and RFM is high, a rising CLKB edge loads the current read pointer with the shadow read-pointer value and the OR flag reflects the new level of fill immediately. If the retransmit changes the FIFO status out of the almost-empty range, up to two CLKB rising edges after the retransmit cycle are needed to switch $\overline{\mathrm{AE}}$ high (see Figure 11). The rising CLKB edge that takes the FIFO out of retransmit mode shifts the read pointer used by the IR and $\overline{\mathrm{AF}}$ flags from the shadow to the current read pointer. If the change of read pointer used by IR and $\overline{\mathrm{AF}}$ should cause one or both flags to transition high, at least two CLKA synchronizing cycles are needed before the flags reflect the change. A rising CLKA edge after the FIFO is taken out of retransmit mode is the first synchronizing cycle of IR if it occurs at time $t_{s k}(1)$ or greater after the rising CLKB edge (see Figure 12). A rising CLKA edge after the FIFO is taken out of retransmit mode is the first synchronizing cycle of $\overline{\mathrm{AF}}$ if it occurs at time $\mathrm{t}_{\mathrm{sk}(2)}$ or greater after the rising CLKB edge (see Figure 14).

## SCAS439-JUNE 1994

mailbox registers
Two 36-bit bypass registers are on the SN74ACT3631/3651 to pass command and control information between port A and port B. The mailbox-select (MBA, MBB) inputs choose between a mail register and a FIFO for a port data transfer operation. A low-to-high transition on CLKA writes AO-A35 data to the mail1 register when a port-A write is selected by $\overline{C S A}, \mathrm{~W} / \overline{\mathrm{R}}$ A , and ENA with MBA high. A low-to-high transition on CLKB writes B0-B35 data to the mail2 register when a port-B write is selected by CSB, W/RB, and ENB with MBB high. Writing data to a mail register sets its corresponding flag (MBF1 or MBF2) low. Attempted writes to a mail register are ignored while its mail flag is low.

When the port-B data (BO-B35) outputs are active, the data on the bus comes from the FIFO output register when the port-B mailbox select (MBB) input is low and from the mail1 register when MBB is high. Mail2 data is always present on the port-A data (AO-A35) outputs when they are active. The mail1 register flag (MBF1) is set high by a low-to-high transition on CLKB when a port-B read is selected by CSB, $\bar{W} / R B$, and ENB with MBB high. The mail2 register flag (MBF2) is set high by a low-to-high transition on CLKA when a port-A read is selected by $\overline{\mathrm{CSA}}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{A}$, and ENA with MBA high. The data in a mail register remains intact after it is read and changes only when new data is written to the register.


Figure 1. FIFO Reset Loading $X$ and $Y$ With a Preset Value of Elght


NOTE: $\overline{C S A}=L, W / \overline{R A}=H, M B A=L$. It is not necessary to program offset register on consecutive clock cycles.
Figure 2. Programming the Almost-Full Flag and Almost-Empty Flag Offset Values From Port A


NOTE: It is not necessary to program offset register bits on consecutive clock cycles. FIFO write attempts are ignored until IR is set high.
Figure 3. Programming the Almost-Full Flag and Almost-Empty Flag Offset Values Serially


Figure 4. FIFO Write-Cycle Timing


Figure 5. FIFO Read-Cycle Timing

$\dagger_{t_{\text {sk (1) }}}$ is the minimum time between a rising CLKA edge and a rising CLKB edge for OR to transition high and to clock the next word to the FIFO output register in three CLKB cycles. If the time between the rising CLKA edge and rising CLKB edge is less than $\mathrm{t}_{\mathrm{sk}}(1)$, then the transition of OR high and the first word load to the output register can occur one CLKB cycle later than shown.

Figure 6. OR-Flag Timing and First Data Word Fallthrough When the FIFO Is Empty


Figure 7. IR-Flag TImIng and First Avallable Write When the FIFO Is Full


NOTE: FIFO write ( $\overline{C S A}=L, W / \bar{R} A=H, M B A=L)$, FIFO read $(\overline{C S B}=L, \bar{W} / R B=H, M B B=L)$
${ }^{\dagger}{ }_{\text {sk }}(2)$ is the minimum time between a rising CLKA edge and a rising CLKB edge for $\overline{A E}$ to transition high in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than $\mathrm{t}_{\mathrm{sk}}(2)$, then $\overline{\mathrm{AE}}$ can transition high one CLKB cycle later than shown.

Figure 8. Timing for $\overline{\mathrm{AE}}$ When FIFO Is Almost Empty


NOTE: FIFO write ( $\overline{C S A}=L, W / \bar{R} A=H, M B A=L$ ), FIFO read $(\overline{C S B}=L, \bar{W} / R B=H, M B B=L)$
$\dagger_{{ }_{\text {SK }}(2)}$ is the minimum time between a rising CLKA edge and a rising CLKB edge for $\overline{A F}$ to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than $\mathrm{t}_{\mathrm{sk}}(2)$, then $\overline{\mathrm{AF}}$ can transition high one CLKA cycle later than shown.

Figure 9. Timing for $\overline{\mathrm{AF}}$ When FIFO Is Almost Full


NOTE：$\overline{C S B}=L, \bar{W} / R B=H, M B B=L$ ．No input enables other than RTM and RFM are needed to control retransmit mode or begin a retransmit． Other enables are shown only to relate retransmit operations to the FIFO output register．

Figure 10．Retransmit Timing Showing Minimum Retransmit Length


NOTE：$X$ is the value loaded in the almost－empty flag offset register．
Figure 11．$\overline{\mathrm{AE}}$ Maximum Latency When Retransmit Increases the Number of Stored Words Above $\mathbf{X}$

$t_{t_{\text {sk }}(1)}$ is the minimum time between a rising CLKB edge and a rising CLKA edge for IR to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than $\mathrm{t}_{\mathrm{sk}}(1)$, then IR can transition high one CLKA cycle later than shown.

Figure 12. IR Timing From the End of Retransmit Mode When One or More Write Locations Are Avallable


NOTE: Y is the value loaded in the almost-full flag offset register.
${ }^{t_{\text {SK }}(2)}$ is the minimum time between a rising CLKB edge and a rising CLKA edge for $\overline{A F}$ totransition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than $\mathrm{t}_{\mathrm{sk}}(2)$, then $\overline{\mathrm{AF}}$ can transition high one CLKA cycle later than shown.

Figure 13. $\overline{\mathrm{AF}}$ Tlming From the End of Retransmit Mode When $(\mathbf{Y}+\mathbf{1})$ or More Write Locations Are Available
$2048 \times 36$ CLOCKED FIRST－IN，FIRST－OUT MEMORY

SCAS439－JUNE 1994


Figure 14．Timing for Mall1 Register and MBF1 Flag


## $2048 \times 36$ CLOCKED FIRST-IN, FIRST-OUT MEMORY

## SCAS439 - JUNE 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted) ${ }^{\dagger}$

| Supply voltage range, $\mathrm{V}_{\mathrm{C}}$ | $\ldots . . .0 .5 \mathrm{~V}$ to 7 V |
| :---: | :---: |
| Input voltage range, $\mathrm{V}_{\text {I }}$ (see Note 1) | 0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ |
| Output voltage range, $\mathrm{V}_{\mathrm{O}}$ (see Note 1) | -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ |
| Input clamp current, $\mathrm{I}_{\mathrm{K}}\left(V_{1}<0\right.$ or $\left.V_{1}>V_{C C}\right)$ | $\pm 20 \mathrm{~mA}$ |
| Output clamp current, $\mathrm{I}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right.$ or $\mathrm{V}_{O}>\mathrm{V}_{\mathrm{CC}}$ ) | $\pm 50 \mathrm{~mA}$ |
| Continuous output current, $1_{0}\left(\mathrm{~V}_{\mathrm{O}}=0\right.$ to $\mathrm{V}_{\mathrm{CC}}$ ) | $\pm 50 \mathrm{~mA}$ |
| Continuous current through $\mathrm{V}_{\mathrm{CC}}$ or GND | $\pm 400 \mathrm{~mA}$ |
| Operating free-air temperature range, $\mathrm{T}_{\mathrm{A}}$ | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| Storage temperature range | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: The input and output voltage ratings may be exceeded provided the input and output current ratings are observed.

## recommended operating conditions

|  |  | MIN | MAX |
| :--- | :--- | ---: | :---: |
| $V_{C C}$ | Supply voltage | 4.5 | 5.5 |
| $\mathrm{~V}_{\text {IH }}$ | High-level input voltage | V |  |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage | 2 | V |
| IOH | High-level output current | 0.8 | V |
| IOL | Low-level output current | -4 | mA |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating free-air temperature | 8 | mA |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  |  | MIN | TYP $\ddagger$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | $\mathrm{VCC}=4.5 \mathrm{~V}, \quad \mathrm{IOH}=-4 \mathrm{~mA}$ |  |  | 2.4 |  |  | V |
| V OL | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \quad \mathrm{lOL}=8 \mathrm{~mA}$ |  |  |  |  | 0.5 | V |
| 1 | $V_{C C}=5.5 \mathrm{~V}, \quad V_{1}=V_{C C}$ or 0 |  |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| loz | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}, \quad \mathrm{~V}_{\text {O }}=\mathrm{V}_{\text {CC }}$ or 0 |  |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| ICC | $\mathrm{V}_{C C}=5.5 \mathrm{~V}, \quad \mathrm{~V}_{1}=\mathrm{V}_{C C}-0.2 \mathrm{~V}$ or 0 |  |  |  |  | 400 | $\mu \mathrm{A}$ |
| $\Delta \mathrm{Cc} \mathrm{c}^{\S}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \quad \text { One input at } 3.4 \mathrm{~V} \text {, } \\ & \text { Other inputs at } \mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND} \end{aligned}$ | $\overline{C S A}=V_{1 H}$ | A0-A35 |  | 0 |  | mA |
|  |  | $\overline{C S B}=V_{1 H}$ | B0-B35 |  | 0 |  |  |
|  |  | $\overline{C S A}=V_{\text {IL }}$ | A0-A35 |  |  | 1 |  |
|  |  | $\overline{C S B}=V_{\text {IL }}$ | B0-B35 |  |  | 1 |  |
|  |  | All other inputs |  |  |  | 1 |  |
| $\mathrm{C}_{\mathrm{j}}$ | $\mathrm{V}_{1}=0, \quad \mathrm{f}=1 \mathrm{MHz}$ |  |  |  | 4 |  | pF |
| $\mathrm{C}_{0}$ | $\mathrm{V}_{0}=0, \quad f=1 \mathrm{MHz}$ |  |  |  | 8 |  | pF |

[^4]
## SN74ACT3651 $2048 \times 36$ CLOCKED FIRST-IN, FIRST-OUT MEMORY

SCAS 439 - JUNE 1994
timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Figures 1 through 15)

|  |  | 'ACT3651-15 |  | 'ACT3651-20 |  | 'ACT3651-30 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{f}_{\text {clock }}$ | Clock frequency, CLKA or CLKB |  | 66.7 |  | 50 |  | 33.4 | MHz |
| $\mathrm{t}_{\mathrm{c}}$ | Clock cycle time, CLKA or CLKB | 15 |  | 20 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{w}}(\mathrm{CH})$ | Pulse duration, CLKA and CLKB high | 6 |  | 8 |  | 12 |  | ns |
| $t_{\text {w }}(C L)$ | Pulse duration, CLKA and CLKB low | 6 |  | 8 |  | 12 |  | ns |
| $\mathrm{t}_{\text {su }}(\mathrm{D})$ | Setup time, A0-A35 before CLKA $\dagger$ and B0-B35 before CLKB $\uparrow$ | 4 |  | 5 |  | 6 |  | ns |
| $\mathrm{t}_{\text {su }}$ (EN) | Setup time, $\overline{\mathrm{CSA}}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{A}, \mathrm{ENA}$, and MBA before CLKA $\uparrow$; $\overline{C S B}, \bar{W} / R B, ~ E N B, ~ M B B, ~ R T M, ~ a n d ~ R F M ~ b e f o r e ~ C L K B ~ \uparrow ~$ | 4 |  | 5 |  | 6 |  | ns |
| $\mathrm{t}_{\text {su(RS }}$ | Setup time, $\overline{\text { RST }}$ low before CLKA $\uparrow$ or CLKB $\dagger \dagger$ | 5 |  | 6 |  | 7 |  | ns |
| ${ }^{\text {t }}$ su(FS) | Setup time, FS0 and FS1 before RST high | 5 |  | 6 |  | 7 |  | ns |
| $\mathrm{t}_{\text {su }}(\mathrm{SD})^{\ddagger}$ | Setup time, FS0/SD before CLKA $\uparrow$ | 4 |  | 5 |  | 6 |  | ns |
| $\mathrm{t}_{\text {Su }}$ (SEN) ${ }^{\ddagger}$ | Setup time, FS1/SEN before CLKA $\uparrow$ | 4 |  | 5 |  | 6 |  | ns |
| th(D) | Hold time, A0-A35 after CLKA $\dagger$ and B0-B35 after CLKB $\dagger$ | 0 |  | 0 |  | 0 |  | ns |
| $t_{\text {( }}$ (EN) |  $\overline{C S B}, \bar{W} / R B, E N B$, and MBB after CLKB $\dagger$ | 0 |  | 0 |  | 0 |  | ns |
| th(RS) | Hold time, $\overline{\text { RST }}$ low after CLKA $\uparrow$ or CLKB $\dagger \dagger$ | 5 |  | 6 |  | 7 |  | ns |
| th(FS) | Hold time, FS0 and FS1 after RST high | 2 |  | 3 |  | 3 |  | ns |
| $\left.\mathrm{th}_{\text {( }} \mathrm{SP}\right)^{\ddagger}$ | Hold time, FSi/ $\overline{S E N}$ high after $\overline{\mathrm{RST}}$ high | 15 |  | 20 |  | 30 |  | ns |
| $\mathrm{th}_{\mathrm{h}}(\mathrm{SD})^{\ddagger}$ | Hold time, FSO/SD after CLKA $\uparrow$ | 0 |  | 0 |  | 0 |  | ns |
| $t^{\text {h }}$ (SEN) ${ }^{\ddagger}$ | Hold time, FS1/SEN after CLKA $\uparrow$ | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {sk(1) }}{ }^{\text {¢ }}$ | Skew time, between CLKA $\dagger$ and CLKB $\dagger$ for OR and IR | 6 |  | 8 |  | 10 |  | ns |
| $\mathrm{t}_{\text {sk }(2)}{ }^{\text {¢ }}$ | Skew time, between CLKA $\dagger$ and CLKB $\dagger$ for $\overline{\mathrm{AE}}$ and $\overline{\mathrm{AF}}$ | 12 |  | 16 |  | 20 |  | ns |

$\dagger$ Requirement to count the clock edge as one of at least four needed to reset a FIFO
$\ddagger$ Only applies when serial load method used to program flag offset registers
§ Skew time is not a timing constraint for proper device operation and is only included to illustrate the timing reiationship between CLKA cycle and CLKB cycle.

## $2048 \times 36$ CLOCKED FIRST-IN, FIRST-OUT MEMORY

SCAS439 - JUNE 1994
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ (see Figures 1 through 15)

| PARAMETER |  | 'ACT3651-15 | 'ACT3651-20 | 'ACT3651-30 | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN MAX | MIN MAX | MIN MAX |  |
| $\mathrm{f}_{\text {clock }}$ | Clock frequency, CLKA or CLKB | 66.7 | 50 | 33.4 | MHz |
| $\mathrm{ta}^{\text {a }}$ | Access time, CLKB $\dagger$ to B0-B35 | 11 | 13 | 15 | ns |
| $t_{\text {pd }}$ (C.IR) | Propagation delay time, CLKA $\uparrow$ to IR | 11 | 13 | 15 | ns |
| $t_{\text {pd }}(\mathrm{C}-\mathrm{OR})$ | Propagation delay time, CLKB $\dagger$ to OR | 11 | 13 | 15 | ns |
| $t_{\text {pd }}(C-A E)$ | Propagation delay time, CLKB $\dagger$ to $\overline{A E}$ | 11 | 13 | 15 | ns |
| $\mathrm{t}_{\mathrm{pd}}(\mathrm{C}-\mathrm{AF})$ | Propagation delay time, CLKA $\dagger$ to $\overline{\mathrm{AF}}$ | 11 | 13 | 15 | ns |
| ${ }^{\text {tpd }}$ (C-MF) | Propagation delay time, CLKKA $\uparrow$ to $\overline{\text { MBF1 }}$ low or MBF2 high and CLKB t to MBF2 low or MBF1 high | 11 | 13 | 15 | ns |
| $t_{\text {pd }}(C-M R)$ | Propagation delay time, CLKA $\dagger$ to $\mathrm{BO}-\mathrm{B} 35^{\dagger}$ and CLKB $\uparrow$ to A0-A35 $\ddagger$ | 11 | 13 | 15 | ns |
| $t_{p d}(M-D V)$ | Propagation delay time, MBB to B0-B35 valid | 9 | 11 | 13 | ns |
| tpd(R-F) | Propagation delay time, $\overline{\mathrm{RST}}$ low to $\overline{\mathrm{AE}}$ low and $\overline{\mathrm{AF}}$ high | 15 | 20 | 30 | ns |
| ten | Enable time, $\overline{C S A}$ and W/ $\bar{R} A$ low to A0-A35 active and CSB low and $\bar{W} / R B$ high to $\mathrm{BO} 0-\mathrm{B} 35$ active | 10 | 12 | 14 | ns |
| ${ }^{\text {d }}$ dis | Disable time, CSA or W/V̄RA high to AO-A35 at high impedance and $\overline{\mathrm{CSB}}$ high or $\overline{\mathrm{W}} / \mathrm{RB}$ low to BO-B35 at high impedance | 10 | 12 | 14 | ns |

t Writing data to the mail1 register when the BO-B35 outputs are active and MBB is high
$\ddagger$ Writing data to the mail2 register when the A0-A35 outputs are active and MBA is high

## TYPICAL CHARACTERISTICS



Figure 16

## calculating power dissipation

With $\mathrm{IcC}_{(f)}$ taken from Figure 16, the maximum power dissipation ( $\mathrm{P}_{\mathrm{T}}$ ) of the SN74ACT3631/3651 can be calculated by:

$$
P_{T}=V_{C c} \times[l \mathrm{lcc}(f)+(N \times \Delta l c c \times d c)]+\sum\left(C_{L} \times V_{C c}^{2} \times f_{0}\right)
$$

where:
$N=$ number of inputs driven by TTL levels
$\Delta I_{C C}=$ increase in power supply current for each input at a TTL high level
dc = duty cycle of inputs at a TTL high level of 3.4 V
$C_{L}=$ output capacitive load
$f_{0} \quad=$ switching frequency of an output

PARAMETER MEASUREMENT INFORMATION


LOAD CIRCUIT


NOTE A：Includes probe and jig capacitance
Figure 17．Load Circuit and Voltage Waveforms

- Free-Running CLKA and CLKB Can Be Asynchronous or Colncldent
- Two Independent Clocked FIFOs Buffering Data In Opposite Directions
- Mallbox Bypass Register for Each FIFO
- Programmable Almost-Full and Almost-Empty Flags
- Microprocessor Interface Control Logic
- IRA, ORA, $\overline{A E A}$, and $\overline{\text { FFA }}$ Flags Synchronized by CLKA
- IRB, ORB, $\overline{\mathrm{AEB}}$, and $\overline{\mathrm{AFB}}$ Flags Synchronized by CLKB
- Low-Power 0.8-Micron Advanced CMOS Technology
- Supports Clock Frequencles up to 67 MHz
- Fast Access Times of 11 ns
- Pin-to-Pin Compatible With the SN74ACT3632 and SN74ACT3642
- Available in Space-Saving 120-Pin Thin Quad Flat Package (PCB) or 132-Pin Plastic Quad Flat Package (PQ)


NC - No internal connection
$\dagger$ Uses Yamaichi socket IC51-1324-828

## description

The SN74ACT3622 is a high-speed, low-power CMOS bidirectional clocked FIFO memory. It supports clock frequencies up to 67 MHz with read access times of 11 ns . Two independent $1024 \times 36$ dual-port SRAM FIFOs on board the chip buffer data in opposite directions. Each FIFO has flags to indicate empty and full conditions and two programmable flags (almost full and almost empty) to indicate when a selected number of words is stored in memory. Communication between each port can bypass the FIFOs via two 36-bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. Two or more devices can be used in parallel to create wider data paths.

The SN74ACT3622 is a clocked FIFO, which means each port employs a synchronous interface. All data transfers through a port are gated to the low-to-high transition of a port clock by enable signals. The clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses with synchronous control.
The input-ready (IRA, IRB) flag and almost-full ( $\overline{\text { AFA }}, \overrightarrow{\mathrm{AFB}}$ ) flag of a FIFO are two-stage synchronized to the port clock that writes data to its array. The output-ready (ORA, ORB) flag and almost-empty ( $\overline{\mathrm{AEA}}, \overline{\mathrm{AEB}}$ ) flag of a FIFO are two-stage synchronized to the port clock that reads data from its array. Offset values for the almost-full and almost-empty flags of the FIFO can be programmed from port A.
The SN74ACT3622 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.
functional block dlagram


## Terminal Functions

| TERMINAL NAME | vo | DESCRIPTION |
| :---: | :---: | :---: |
| A0-A35 | 1/0 | Port-A data. The 36-bit bidirectional data port for side A. |
| $\overline{\text { AEA }}$ | $\begin{gathered} \mathrm{O} \\ \text { (port A) } \end{gathered}$ | Port-A almost-empty flag. Programmable almost-empty flag synchronized to CLKA. $\overline{A E A}$ is low when the number of words in FIFO2 is less than or equal to the value in the almost-empty A offset register, X2. |
| $\overline{\mathrm{AEB}}$ | $\begin{gathered} \mathrm{O} \\ \text { (port B) } \end{gathered}$ | Port-B almost-ompty flag. Programmable almost-empty flag synchronized to CLKB. $\overline{\mathrm{AEB}}$ is low when the number of words in FIFO1 is less than or equal to the value in the almost-empty B offset register, X1. |
| $\overline{\text { AFA }}$ | $\begin{gathered} \mathrm{O} \\ \text { (port A) } \end{gathered}$ | Port-A almost-full flag. Programmable almost-full flag synchronized to CLKA. $\overline{\text { AFA }}$ is low when the number of empty locations in FIFO1 is less than or equal to the value in the almost-full A offset register, Y1. |
| $\overline{\mathrm{AFB}}$ | $\begin{gathered} \mathrm{O} \\ \text { (port B) } \end{gathered}$ | Port-B almost-full flag. Programmable almost-full flag synchronized to CLKB, $\overline{A F B}$ is low when the number of empty locations in FIFO2 is less than or equal to the value in the almost-full B offset register, Y2. |
| B0-B35 | 1/0 | Port-B data. The 36 -bit bidirectional data port for side B. |
| CLKA | 1 | Port-A clock. CLKA is a continuous clock that synchronizes all data transfers through port A and can be asynchronous or coincident to CLKB. IRA, ORA, $\overline{\text { AFA }}$, and $\overline{\text { AEA }}$ are all synchronized to the low-to-high transition of CLKA. |
| CLKB | 1 | Port-B clock. CLKB is a continuous clock that synchronizes all data transfers through port B and can be asynchronous or coincident to CLKA. IRB, ORB, $\overline{\mathrm{AFB}}$, and $\overline{\mathrm{AEB}}$ are synchronized to the low-to-high transition of CLKB. |
| $\overline{C S A}$ | 1 | Port-A chip select. CSA must be low to enable a low-to-high transition of CLKA to read or write data on port A. The A0-A35 outputs are in the high-impedance state when CSA is high. |
| CSB | 1 | Port-B chip select. $\overline{C S B}$ must be low to enable a low-to-high transition of CLKB to read or write data on port B. The B0-B35 outputs are in the high-impedance state when $\overline{\mathrm{CSB}}$ is high. |
| ENA | 1 | Port-A enable. ENA must be high to enable a low-to-high transition of CLKA to read or write data on port A. |
| ENB | 1 | Port-B enable. ENB must be high to enable a low-to-high transition of CLKB to read or write data on port B. |
| FS1, FSO | 1 | Flag offset selects. The low-to-high transition of a FIFO's reset input latches the values of FSO and FS1. If either FSO or FS1 is high when a reset input goes high, one of three preset values is selected as the offset for the FIFO almost-full and almost-empty flags. If both FIFOs are reset simultaneously and both FSO and FS1 are low when $\overline{\text { RST1 }}$ and $\overline{\text { RST2 }}$ go high, the first four writes to FIFO1 program the almost-full and almost-empty offsets for both FIFOs. |
| IRA | $\underset{\text { (port A) }}{0}$ | Input-ready flag. IRA is synchronized to the low-to-high transition of CLKA. When IRA is low, FIFO1 is full and writes to its array are disabled. IRA is set low when FiFO1 is reset and is set high on the second low-to-high transition of CLKA after reset. |
| IRB | $\underset{\text { (port B) }}{0}$ | Input-ready flag. IRB is synchronized to the low-to-high transition of CLKB. When IRB is low, FIFO2 is full and writes to its array are disabled. IRB is set low when FIFO2 is reset and is set high on the second low-to-high transition of CLKB after reset. |
| MBA | 1 | Port-A mailbox select. A high level on MBA chooses a mailbox register for a port-A read or write operation. When the A0-A35 outputs are active, a high level on MBA selects data from the mail2 register for output and a low level selects FIFO2 output-register data for output. |
| MBB | 1 | Port-B mailbox select. A high level on MBB chooses a mailbox register for a port-B read or write operation. When the BO-B35 outputs are active, a high level on MBB selects data from the mail1 register for output and a low level selects FIFO1 output-register data for output. |
| $\overline{\text { MBF1 }}$ | 0 | Mail1 register flag. $\overline{\text { MBF1 }}$ is set low by a low-to-high transition of CLKA that writes data to the mail1 register. Writes to the mail1 register are inhibited while $\overline{\text { MBF1 }}$ is low. $\overline{\text { MBF1 }}$ is set high by a low-to-high transition of CLKB when a port-B read is selected and MBB is high. $\overline{\text { MBF1 }}$ is set high when FIFO1 is reset. |
| $\overline{\text { MBF2 }}$ | 0 | Mail2 register flag. $\overline{M B F 2}$ is set low by a low-to-high transition of CLKB that writes data to the mail2 register. Writes to the mail2 register are inhibited while MBF2 is low. $\overline{\text { MBF2 }}$ is set high by a low-to-high transition of CLKA when a port-A read is selected and MBA is high. $\overline{\text { MBF2 }}$ is also set high when FIFO2 is reset. |
| ORA | $\underset{\text { (port A) }}{0}$ | Output-ready flag. ORA is synchronized to the low-to-high transition of CLKA. When ORA is low, FIFO2 is empty and reads from its memory are disabled. Ready data is present on the output register of FIFO2 when ORA is high. ORA is forced low when FIFO2 is reset and goes high on the third low-to-high transition of CLKA after a word is loaded to empty memory. |

Terminal Functions (continued)

| $\begin{aligned} & \text { TERMINAL } \\ & \text { NAME } \end{aligned}$ | 1/0 | DESCRIPTION |
| :---: | :---: | :---: |
| ORB | $\underset{\text { (port B) }}{\mathrm{O}}$ | Output-ready flag. ORB is synchronized to the low-to-high transition of CL.KB. When ORB is low, FIFO1 is empty and reads from its memory are disabled. Ready data is present on the output register of FIFO1 when ORB is high. ORB is forced low when FIFO1 is reset and goes high on the third low-to-high transition of CLKB after a word is loaded to empty memory. |
| RST1 | 1 | FIFO1 reset. To reset FIFO1, four low-to-high transitions of CL.KA and four low-to-high transitions of CLKB must occur while $\overline{\mathrm{RST}}$ is low. The low-to-high transition of $\overline{\text { RST1 }}$ latches the status of FSO and FS1 for $\overline{\text { AFA }}$ and $\overline{\text { AEB }}$ offset selection. FIFO1 must be reset upon power up before data is written to its RAM. |
| $\overline{R S T 2}$ | 1 | FIFO2 reset. To reset FIFO2, four low-to-high transitions of CLKA and four low-to-hightransitions of CLKB must occur while $\overline{\operatorname{RST} 2}$ is low. The low-to-high transition of $\overline{\mathrm{RST}}$ latches the status of FSO and FS1 for $\overline{\mathrm{AFB}}$ and $\overline{\mathrm{AEA}}$ offset selection. FIFO2 must be reset upon power up before data is written to its RAM. |
| W/RA | 1 | Port-A write/read select. A high on W/FA $A$ selects a write operation and a low selects a read operation on port A for a low-to-high transition of CLKA. The AO-A35 outputs are in the high-impedance state when W/RA is high. |
| $\overline{\text { W/RB }}$ | 1 | Port-B write/read select. A low on $\bar{W} / R B$ selects a write operation and a high selects a read operation on port $B$ for a low-to-high transition of CLKB. The B0-B35 outputs are in the high-impedance state when $\bar{W} / R B$ is low. |

## detailed description

reset
The FIFO memories of the SN74ACT3622 are reset separately by taking their reset ( $\overline{\text { RST1 }}, \overline{\text { RST2 }}$ ) inputs low for at least four port-A clock (CLKA) and four port-B clock (CLKB) low-to-high transitions. The reset inputs can switch asynchronously to the clocks. A FIFO reset initializes the internal read and write pointers and forces the input-ready flag (IRA, IRB) low, the output-ready flag (ORA, ORB) low, the almost-empty flag ( $\overline{\mathrm{AEA}}, \overline{\mathrm{AEB}}$ ) low, and the almost-full flag ( $\overline{\mathrm{AFA}}, \overline{\mathrm{AFB}})$ high. Resetting a FIFO also forces the mailbox flag ( $\overline{\mathrm{MBF1}}, \overline{\mathrm{MBF2}}$ ) of the parallel mailbox register high. After a FIFO is reset, its input-ready flag is set high after two clock cycles to begin normal operation. A FIFO must be reset after power up before data is written to its memory.
A low-to-hightransition on a FIFO reset ( $\overline{\mathrm{RST1}}, \overline{\mathrm{RST2}}$ ) input latches the value of the flag-select (FSO, FS1) inputs for choosing the almost-full and almost-empty offset programming method (see almost-empty and almost-full flag offset programming).

## almost-empty flag and almost-full flag offset programming

Four registers in the SN74ACT3622 are used to hold the offset values for the almost-empty and almost-full flags. The port-B almost-empty flag ( $\overline{\mathrm{AEB}}$ ) offset register is labeled X1 and the port-A almost-empty flag ( $\overline{\mathrm{AEA}}$ ) offset register is labeled X 2 . The port-A almost-full flag ( $\overline{\mathrm{AFA}}$ ) offset register is labeled Y 1 and the port-B almost-full flag ( $\overline{\mathrm{AFB}}$ ) offset register is labeled Y 2 . The index of each register name corresponds to its FIFO number. The offset registers can be loaded with preset values during the reset of a FIFO or they can be programmed from port A (see Table 1).

Table 1. Flag Programming

| FS1 | FSO | $\overline{\text { RST1 }}$ | $\overline{\text { RST2 }}$ | X1 AND Y1 REGISTERS ${ }^{\text {¢ }}$ | X2 AND Y2 REGISTERS $\ddagger$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| H | H | $\dagger$ | X | 64 | X |
| H | H | X | $\dagger$ | X | 64 |
| H | L | $\uparrow$ | x | 16 | X |
| H | L | X | $\uparrow$ | X | 16 |
| L | H | $\uparrow$ | x | 8 | X |
| L | H | X | $\uparrow$ | $x$ | 8 |
| L | L | 1 | $\uparrow$ | Programmed from port A | Programmed from port A |

$\dagger \mathrm{X} 1$ register holds the offiset for $\overline{\mathrm{AEB}} ; \mathrm{Y} 1$ register holds the offset for $\overline{\mathrm{AFA}}$.
$\ddagger$ X2 register holds the offset for $\overline{\mathrm{AEA}}$; Y2 register holds the offset for $\overline{\mathrm{AFB}}$.

## almost-empty flag and almost-full flag offset programming (continued)

To load a FIFO almost-empty flag and almost-full flag offset registers with one of the three preset values listed in Table 1, at least one of the flag-select inputs must be high during the low-to-high transition of its reset input. For example, to load the preset value of 64 into X 1 and Y1, FSO and FS 1 must be high when FIFO1 reset (RST1) returns high. Flag-offset registers associated with FIFO2 are loaded with one of the preset values in the same way with FIFO2 reset ( $\overline{\mathrm{RST}}$ ). When using one of the preset values for the flag offsets, the FIFOs can be reset simultaneously or at different times.
To program the $\mathrm{X} 1, \mathrm{X} 2, \mathrm{Y} 1$, and Y 2 registers from port A , both FIFOs should be reset simultaneously with FSO and FS1 low during the low-to-high transition of the reset inputs. After this reset is complete, the first four writes to FIFO1 do not store data in RAM but load the offset registers in the order Y1, X1, Y2, X2. Each offset register uses port-A inputs (A7-A0). The highest numbered input is used as the most significant bit of the binary number in each case. Valid programming values for the registers range from 1 to 252 . After all the offset registers are programmed from port A, the port-B input-ready flag (IRB) is set high and both FIFOs begin normal operation.

## FIFO write/read operation

The state of the port-A data (AO-A35) outputs is controlled by the port-A chip select ( $\overline{\mathrm{CSA}})$ and the port-A write/read select ( $\mathrm{W} / \overline{\mathrm{R}} \mathrm{A}$ ). The A0-A35 outputs are in the high-impedance state when either CSA or W/RA is high. The A0-A35 outputs are active when both $\overline{C S A}$ and $W / \bar{R} A$ are low.
Data is loaded into FIFO1 from the AO-A35 inputs on a low-to-high transition of CLKA when CSA is low, W/R्RA is high, ENA is high, MBA is low, and IRA is high. Data is read from FIFO2 tothe AO-A35 outputs by a low-to-high transition of CLKA when CSA is low, W/RA is low, ENA is high, MBA is low, and ORA is high (see Table 2). FIFO reads and writes on port $A$ are independent of any concurrent port-B operation.

Table 2. Port-A Enable Function Table

| $\overline{\text { CSA }}$ | W/त्RA | ENA | MBA | CLKA | AO-A35 OUTPUTS | PORT FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | X | In high-impedance state | None |
| L | H | L | X | X | In high-impedance state | None |
| L | H | H | L | $\uparrow$ | In high-impedance state | FIFO1 write |
| L | H | H | H | $\uparrow$ | In high-impedance state | Mail1 write |
| L | L | L | L | X | Active, FIFO2 output register | None |
| L | L | H | L | $\uparrow$ | Active, FIFO2 output register | FIFO2 read |
| L | L | L | H | X | Active, mail2 register | None |
| L | L | H | H | $\uparrow$ | Active, mail2 register | Mail2 read (set MBF2 high) |

The port-B control signals are identical to those of port $A$ with the exception that the port- $B$ write/read select ( $\bar{W} / R B$ ) is the inverse of the port-A write/read select ( $W / \bar{R} A$ ). The state of the port- B data ( $\mathrm{BO}-\mathrm{B} 35$ ) outputs is controlied by the port-B chip select ( $\overline{\mathrm{CSB}}$ ) and the port-B write/read select ( $\overline{\mathrm{W}} / \mathrm{RB}$ ). The B0-B35 outputs are in the high-impedance state when either $\overline{\mathrm{CSB}}$ is high or $\bar{W} / R B$ is low. The $\mathrm{BO}-\mathrm{B} 35$ outputs are active when $\overline{\mathrm{CSB}}$ is low and $\bar{W} / R B$ is high.
Data is loaded into FIFO2 from the BO-B35 inputs on a low-to-high transition of CLKB when $\overline{\text { CSB }}$ is low, $\overline{\mathrm{W}} / \mathrm{RB}$ is low, ENB is high, MBB is low, and IRB is high. Data is read from FIFO1 to the BO-B35 outputs by a low-to-high transition of CLKB when $\overline{\mathrm{CSB}}$ is low, $\overline{\mathrm{W}} / \mathrm{RB}$ is high, ENB is high, MBB is low, and ORB is high (see Table 3). FIFO reads and writes on port $B$ are independent of any concurrent port-A operation.

Table 3. Port-B Enable Function Table

| $\overline{\text { CSB }}$ | $\overline{\text { W } / R B ~}$ | ENB | MBB | CLKB | B0-B35 OUTPUTS | PORT FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | X | In high-impedance state | None |
| L | L | L | X | X | In high-impedance state | None |
| L | L | H | L | $\uparrow$ | In high-impedance state | FIFO2 write |
| L | L | H | H | $\uparrow$ | In high-Impedance state | Mail2 write |
| L | H | L | L | X | Active, FIFO1 output register | None |
| L | H | H | L | $\uparrow$ | Active, FIFO1 output register | FIFO1 read |
| L | H | L | H | X | Active, mail1 register | None |
| L | H | H | H | $\uparrow$ | Active, mail1 register | Mail1 read (set MBF1 high) |

The setup and hold time constraints to the port clocks for the port chip selects and write/read selects are only for enabling write and read operations and are not related to high-impedance control of the data outputs. If a port enable is low during a clock cycle, the port's chip select and write/read select may change states during the setup and hold time window of the cycle.
When a FIFO output-ready flag is low, the next data word is sent to the FIFO output register automatically by the low-to-high transition of the port clock that sets the output-ready flag high. When the output-ready flag is high, an available data word is clocked to the FIFO output register only when a FIFO read is selected by the port's chip select, write/read select, enable, and mailbox select.

## synchronized FIFO flags

Each FIFO is synchronized to its port clock through at least two flip-flop stages. This is done to improve flag-signal reliability by reducing the probability of metastable events when CLKA and CLKB operate asynchronously to one another (see the application report Metastability Performance of Clocked FIFOs in the 1994 High-Performance FIFO Memories Data Book, literature \#SCADO03B). ORA, $\overline{\text { AEA, IRA, and } \overline{A F A}}$ are synchronized to CLKA. ORB, $\overline{\mathrm{AEB}}$, IRB, and $\overline{\mathrm{AFB}}$ are synchronized to CLKB. Tables 4 and 5 show the relationship of each port flag to FIFO1 and FIFO2.

Table 4. FIFO1 Flag Operation

| NUMBER OF WORDS IN <br> FIFO1t $\ddagger$ | SYNCHRONIZED <br> TO CLKB |  | SYNCHRONIZED <br> TO CLKA |  |
| :---: | :---: | :---: | :---: | :---: |
|  | ORB | $\overline{\text { AEB }}$ | $\overline{\text { AFA }}$ | IRA |
| 0 | L | L | H | H |
| 1 to X1 | H | L | H | H |
| $(X 1+1)$ to $[256-(Y 1+1)]$ | $H$ | $H$ | $H$ | $H$ |
| $(256-Y 1)$ to 255 | $H$ | $H$ | L | $H$ |
| 256 | $H$ | $H$ | L | L |

$\dagger \mathrm{X} 1$ is the almost-empty offset for FIFO1 used by $\overline{\mathrm{AEB}}$. Y 1 is the almost-full offset for FIFO1 used by $\overline{\text { AFA. Both } X 1 \text { and } Y 1 \text { are selected during a reset }}$ of FIFO1 or programmed from port A.
$\ddagger$ When a word loaded to an empty FIFO is shifted to the output register, its previous FIFO memory location is free.
synchronized FIFO flags (continued)
Table 5. FIFO2 Flag Operation

| NUMBER OF WORDS <br> FIN | SYNCHRONIZED <br> TO CLKA |  | SYNCHRONIZED <br> TO CLKB |  |
| :---: | :---: | :---: | :---: | :---: |
|  | ORA | $\overline{\text { AEA }}$ | $\overline{\text { AFB }}$ | IRB |
| 0 | L | L | H | H |
| 1 to X2 | H | L | H | H |
| $(2+1)$ to $[256-(\mathrm{Y} 2+1)]$ | H | H | H | H |
| $(256-\mathrm{Y} 2)$ to 255 | H | H | L | H |
| 256 | H | H | L | L |

$\dagger \mathrm{X} 2$ is the almost-empty offset for FIFO2 used by $\overline{\text { AEA. }} \mathrm{Y} 2$ is the almost-full offset for FIFO2 used by $\overline{\mathrm{AFB}}$. Both X 2 and Y 2 are selected during a reset of FIFO2 or programmed from port A.
$\ddagger$ When a word loaded to an empty FIFO is shifted to the output register, its previous FIFO memory location is free.

## output-ready flags (ORA, ORB)

The output-ready flag of a FIFO is synchronized to the port clock that reads data from its array. When the output-ready flag is high, new data is present in the FIFO output register. When the output-ready flag is low, the previous data word is present in the FIFO output register and attempted FIFO reads are ignored.
A FIFO read pointer is incremented each time a new word is clocked to its output register. The state machine that controls an output-ready flag monitors a write pointer and read pointer comparator that indicates when the FIFO SRAM status is empty, empty +1 , or empty +2 . From the time a word is written to a FIFO, it can be shifted to the FIFO output register in a minimum of three cycles of the output-ready flag synchronizing clock; therefore, an output-ready flag is low if a word in memory is the next data to be sent to the FIFO output register and three cycles of the port clock that reads data from the FIFO have not elapsed since the time the word was written. The output-ready flag of the FIFO remains low until the third low-to-high transition of the synchronizing clock occurs, simultaneously forcing the output-ready flag high and shifting the word to the FIFO output register.
A low-to-high transition on an output-ready flag synchronizing clock begins the first synchronization cycle of a write if the clock transition occurs at time $\mathrm{t}_{\text {sk1 }}$ or greater after the write. Otherwise, the subsequent clock cycle can be the first synchronization cycle (see Figures 7 and 8).

## input-ready flags (IRA, IRB)

The input-ready flag of a FIFO is synchronized to the port clock that writes data to its array. When the input-ready flag is high, a memory location is free in the SRAM to receive new data. No memory locations are free when the input-ready flag is low and attempted writes to the FIFO are ignored.
Each time a word is written to a FIFO, its write pointer is incremented. The state machine that controls an input-ready flag monitors a write pointer and read pointer comparator that indicates when the FIFO SRAM status is full, full-1, or full-2. From the time a word is read from a FIFO, its previous memory location is ready to be written in a minimum of two cycles of the input-ready flag synchronizing clock; therefore, an input-ready flag is low if less than two cycles of the input-ready flag synchronizing clock have elapsed since the next memory write location has been read. The second low-to-high transition on the input-ready flag synchronizing clock after the read sets the input-ready flag high.
A low-to-high transition on an input-ready flag synchronizing clock begins the first synchronization cycle of a read if the clock transition occurs at time $t_{\text {sk } 1}$ or greater after the read. Otherwise, the subsequent clock cycle can be the first synchronization cycle (see Figures 9 and 10).

## almost-empty flags ( $\overline{A E A}, \overline{A E B}$ )

The almost-empty flag of a FIFO is synchronized to the port clock that reads data from its array. The state machine that controls an almost-empty flag monitors a write pointer and read pointer comparator that indicates when the FIFO SRAM status is almost empty, almost empty +1 , or almost empty +2 . The almost-empty state is defined by the contents of register X 1 for $\overline{\mathrm{AEB}}$ and register X 2 for $\overline{\mathrm{AEA}}$. These registers are loaded with preset values during a FIFO reset or programmed from port A (see almost-empty flag and almost-full flag offset programming). An almost-empty flag is low when its FIFO contains X or less words and is high when its FIFO contains ( $\mathrm{X}+1$ ) or more words. A data word present in the FIFO output register has been read from memory.
Two low-to-high transitions of the almost-empty flag synchronizing clock are required after a FIFO write for its almost-empty flag to reflect the new level of fill; therefore, the almost-empty flag of a FIFO containing ( $X+1$ ) or more words remains low if two cycles of its synchronizing clock have not elapsed since the write that filled the memory to the $(X+1)$ level. An almost-empty flag is set high by the second low-to-high transition of its synchronizing clock after the FIFO write that fills memory to the $(X+1)$ level. A low-to-high transition of an almost-empty flag synchronizing clock begins the first synchronization cycle if it occurs at time $t_{\text {sk2 }}$ or greater after the write that fills the FIFO to ( $X+1$ ) words. Otherwise, the subsequent synchronizing clock cycle can be the first synchronization cycle (see Figures 11 and 12).

## almost-full flags ( $\overline{A F A}, \overline{A F B}$ )

The almost-full flag of a FIFO is synchronized to the port clock that writes data to its array. The state machine that controls an almost-full flag monitors a write pointer and read pointer comparator that indicates when the FIFO SRAM status is almost full, almost full-1, or almost full-2. The almost-full state is defined by the contents of register Y 1 for $\overline{\mathrm{AFA}}$ and register Y 2 for $\overline{\mathrm{AFB}}$. These registers are loaded with preset values during aFIFO reset or programmed from port A (see almost-empty flag and almost-full flag offset programming). An almost-full flag is low when the number of words in its FIFO is greater than or equal to ( $256-\mathrm{Y}$ ). An almost-full flag is high when the number of words in its FIFO is less than or equal to [256-(Y+1)]. A data word present in the FIFO output register has been read from memory.
Two low-to-high transitions of the almost-full flag synchronizing clock are required after a FIFO read for its almost-full flag to reflect the new level of fill; therefore, the almost-full flag of a FIFO containing [256-( $Y+1$ )] or less words remains low if two cycles of its synchronizing clock have not elapsed since the read that reduced the number of words in memory to [256-( $Y+1$ )]. An almost-full flag is set high by the second low-to-high transition of its synchronizing clock after the FIFO read that reduces the number of words in memory to [256-(Y+1)]. A low-to-high transition of an almost-full flag synchronizing clock begins the first synchronization cycle if it occurs at time $\mathrm{t}_{\text {sk2 }}$ or greater after the read that reduces the number of words in memory to [256-(Y+1)]. Otherwise, the subsequent synchronizing clock cycle can be the first synchronization cycle (see Figures 13 and 14).

## mailbox registers

Each FIFO has a 36 -bit bypass register to pass command and control information between port A and port B without putting it in queue. The mailbox-select (MBA, MBB) inputs choose between a mail register and a FIFO for a port data transfer operation. A low-to-high transition on CLKA writes AO-A35 data to the mail1 register when a port-A write is selected by $\overline{C S A}, W / \bar{R} A$, and ENA and with MBA high. A low-to-high transition on CLKB writes $\mathrm{BO}-\mathrm{B} 35$ data to the mail2 register when a port-B write is selected by $\overline{\mathrm{CSB}}, \overline{\mathrm{W}} / \mathrm{RB}$, and ENB and with MBB high. Writing data to a mail register sets its corresponding flag (MBF1 or MBF2) low. Attempted writes to a mail register are ignored while the mail flag is low.
When data outputs of a port are active, the data on the bus comes from the FIFO output register when the port mailbox select input is low and from the mail register when the port-mailbox select input is high. The mail1 register flag ( $\overline{\text { MBF1 }}$ ) is set high by a low-to-high transition on CLKB when a port-B read is selected by CSB, W/RB, and ENB and with MBB high. The mail2 register flag (MBF2) is set high by a low-to-high transition on CLKA when a port-A read is selected by $\overline{C S A}, W / \bar{R} A$, and ENA and with MBA high. The data in a mail register remains intact after it is read and changes only when new data is written to the register.


Figure 1. FIFO1 Reset Loading X1 and Y1 With a Preset Value of Eight ${ }^{\dagger}$
$\dagger$ FIFO2 is reset in the same manner to load X 2 and Y 2 with a preset value.

$t_{\text {sk1 }}$ is the minimum time between the rising CLKA edge and a rising CLKB edge for IRB to tre isition high in the next cycle. If the time between the rising edge of CLKA and rising edge of CLKB is less than $\mathrm{t}_{\text {sk } 1}$, then IRB may transition high one cycle later than shown.
NOTE A: $\overline{C S A}=L, W / \bar{R} A=H, M B A=L$. It is not necessary to program offset register on consecutive clock cycles.
Figure 2. Programming the Almost-Full Flag and Almost-Empty Flag Offset Values After Reset


Figure 3. Port-A Write Cycle Timing for FIFO1

$t$ written to FIFO2
Figure 4. Port-B Write Cycle Timing for FIFO2

$\dagger$ Read from FIFO1
Figure 5. Port-B Read Cycle Timing for FIFO1


[^5]Figure 6. Port-A Read Cycle Timing for FIFO2

$\dagger_{\text {sk1 }}$ is the minimum time between a rising CLKA edge and a rising CLKB edge for ORB to transition high and to clock the next word to the FIFO1 output register in three CLKB cycles．If the time between the rising CLKA edge and rising CLKB edge is less than $\mathrm{t}_{\text {sk }} 1$ ，then the transition of ORB high and load of the first word to the output register may occur one CLKB cycle later than shown．

Figure 7．ORB－Flag Timing and First Data Word Fallthrough When FIFO1 Is Empty

$\dagger_{t_{\text {Sk } 1}}$ is the minimum time between a rising CLKB edge and a rising CLKA edge for ORA to transition high and to clock the next word to the FIFO2 output register in three CLKA cycles. If the time between the rising CLKB edge and rising CLKA edge is less than $\mathrm{t}_{\text {sk }} 1$, then the transition of ORA high and load of the first word to the output register may occur one CLKA cycle later than shown.

Figure 8. ORA-Flag Timing and First Data Word Fallthrough When FIFO2 Is Empty

## CLOCKED FIRST-IN, FIRST-OUT MEMORY

SCAS247A-AUGUST 1993-REVISED JUNE 1994

$t_{t_{\text {sk } 1}}$ is the minimum time between a rising CLKB edge and a rising CLKA edge for IRA to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than $\mathrm{t}_{\mathrm{sk} 1}$, then IRA may transition high one CLKA cycle later than shown.

Figure 9. IRA-Flag Timing and First Available Write When FIFO1 Is Full

$\dagger_{\mathrm{t}_{\text {Sk } 1}}$ is the minimum time between a rising CLKA edge and a rising CLKB edge for IRB to transition high in the next CLKB cycle．If the time between the rising CLKA edge and rising CLKB edge is less than $\mathrm{t}_{\text {sk1 }}$ ，then IRB may transition high one CLKB cycle later than shown．

Figure 10．IRB－Flag Timing and First Available Write When FIFO2 Is Full

$\dagger_{t_{\text {sk2 }}}$ is the minimum time between a rising CLKA edge and a rising CLKB edge for $\overline{A E B}$ to transition high in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than tsk2, then $\overline{A E B}$ may transition high one CLKB cycle later than shown.
NOTE A: FIFO1 write ( $\overline{C S A}=L, W / \bar{R} A=H, M B A=L), F I F O 1$ read $(\overline{C S B}=L, \bar{W} / R B=H, M B B=L)$. Data in the FIFO1 output register has been read from the FIFO.

Figure 11. Timing for $\overline{\text { AEB }}$ When FIFO1 Is Almost Empty


Figure 12. Timing for $\overline{A E A}$ When FIFO2 Is Almost Empty

$\dagger_{\text {sk2 }}$ is the minimum time between a rising CLKA edge and a rising CLKB edge for $\overline{A F A}$ totransition high in the next CLKA cycle. If the time between the rising CLKA edge and rising CLKB edge is less than tsk2, then AFA may transition high one CLKB cycle later than shown.
NOTE A: FIFO1 write ( $\overline{C S A}=L, W / \bar{R} A=H, M B A=L$ ), FIFO1 read ( $\overline{C S B}=L, \bar{W} / R B=H, M B B=L$ ). Data in the FIFO1 output register has been read from the FIFO.

Figure 13. Timing for $\overline{\text { AFA }}$ When FIFO1 Is Almost Full

${ }^{\dagger}{ }_{\text {sk2 }}$ is the minimum time between a rising CLKB edge and a rising CLKAedge for $\overline{\mathrm{AFB}}$ to transitionhigh in the next CLKB cycle. If the time between the rising CLKB edge and rising CLKA edge is less than tsk2, then $\overline{A F B}$ may transition high one CLKA cycle later than shown.
NOTE A: $\mathrm{FIFO2}$ write ( $\overline{\mathrm{CSB}}=\mathrm{L}, \overline{\mathrm{W}} / \mathrm{RB}=\mathrm{L}, \mathrm{MBB}=\mathrm{L}$ ), FIFO 2 read ( $\overline{\mathrm{CSA}}=\mathrm{L}, \mathrm{W} / \overline{\mathrm{R} A}=\mathrm{L}, \mathrm{MBA}=\mathrm{L}$ ). Data in the FIFO2 output register has been read from the FIFO.

Figure 14. Timing for $\overline{\mathrm{AFB}}$ When FIFO2 Is Almost Full

## CLOCKED FIRST－IN，FIRST－OUT MEMORY

SCAS247A－AUGUST 1993－REVISED JUNE 1994


Figure 15．Timing for Mail1 Register and MBF1 Flag


Figure 16. Timing for Mail2 Register and MBF2 Flag

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) ${ }^{\dagger}$

| Supply voltage range, $\mathrm{V}_{C}$ | -0.5 V to 7 V |
| :---: | :---: |
| Input voltage range, $\mathrm{V}_{1}$ (see Note 1) | -0.5 V to $\mathrm{V}_{\mathrm{Cc}}+0.5 \mathrm{~V}$ |
| Output voltage range, $\mathrm{V}_{\mathrm{O}}$ (see Note 1) | -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ |
| Input clamp current, $\mathrm{I}_{\text {IK }}\left(\mathrm{V}_{1}<0\right.$ or $\left.\mathrm{V}_{1}>\mathrm{V}_{\text {CC }}\right)$ | $\pm 20 \mathrm{~mA}$ |
| Output clamp current, IOK ( $\mathrm{V}_{\mathrm{O}}<0$ or $\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}$ ) | $\pm 50 \mathrm{~mA}$ |
| Continuous output current, $\mathrm{IO}_{\mathrm{O}}\left(\mathrm{V}_{\mathrm{O}}=0\right.$ to $\mathrm{V}_{\mathrm{CC}}$ ) | $\pm 50 \mathrm{~mA}$ |
| Continuous current through $\mathrm{V}_{\mathrm{CC}}$ or GND | $\pm 400 \mathrm{~mA}$ |
| Operating free-air temperature range, $\mathrm{T}_{\mathrm{A}}$ | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| Storage temperature range | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: The input and output voltage ratings may be exceeded provided the input and output current ratings are observed.
recommended operating conditions

|  |  | MIN | MAX |
| :--- | :--- | ---: | :---: |
| UNIT |  |  |  |
| $V_{C C}$ | Supply voltage | 4.5 | 5.5 |
| $\mathrm{~V}_{\mathrm{IH}}$ | High-level input voltage | 2 | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Low-level input voltage | V |  |
| $\mathrm{IOH}^{\mathrm{OH}}$ | High-level output current | 0.8 | V |
| IOL | Low-level output current | -4 | mA |
| $\mathrm{TA}_{\mathrm{A}}$ | Operating free-air temperature | 8 | mA |

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  |  | MIN | TYP ${ }^{\text {d }}$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{VCC}=4.5 \mathrm{~V} \quad \mathrm{IOH}=-4 \mathrm{~mA}$ |  |  | 2.4 |  |  | V |
| VOL | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \quad \mathrm{IOL}=8 \mathrm{~mA}$ |  |  |  |  | 0.5 | V |
| 1 | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}_{1} \quad \mathrm{~V}_{1}=\mathrm{V}_{\text {CC }}$ or 0 |  |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| loz | $\mathrm{V}_{C C}=5.5 \mathrm{~V}_{1} \quad \mathrm{~V}_{\mathrm{O}}=\mathrm{V}_{C C}$ or 0 |  |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| ICC | $V_{C C}=5.5 \mathrm{~V}, \quad V_{1}=V_{C C}-0.2 \mathrm{~V}$ or 0 |  |  |  |  | 400 | $\mu \mathrm{A}$ |
| ${ }^{\prime} \mathrm{Cc} C^{\ddagger}$ | $V_{C C}=5.5 \mathrm{~V}, \quad$ One input at 3.4 V , Other inputs at $V_{C C}$ or GND | $\overline{C S A}=\mathrm{V}_{1 \mathrm{H}}$ | A0-A35 |  | 0 |  | mA |
|  |  | $\overline{\mathrm{CSB}}=\mathrm{V}_{1} \mathrm{H}$ | B0-B35 |  | 0 |  |  |
|  |  | $\overline{C S A} \bar{A}=V_{\text {IL }}$ | A0-A35 |  |  | 1 |  |
|  |  | $\overline{C S B}=\mathrm{V}_{\text {IL }}$ | B0-B35 |  |  | 1 |  |
|  |  | All other inputs |  |  |  | 1 |  |
| $\mathrm{c}_{i}$ | $\mathrm{V}_{1}=0, \quad f=1 \mathrm{MHz}$ |  |  |  | 4 |  | pF |
| $\mathrm{C}_{0}$ | $\mathrm{V}_{\mathrm{O}}=0, \quad f=1 \mathrm{MHz}$ |  |  |  | 8 |  | pF |

${ }^{\dagger}$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ This is the supply current when each input is at one of the specified $T L$ voltage levels rather than 0 V or $\mathrm{V}_{\mathrm{CC}}$.
timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Figures 1 through 16)

|  |  | 'ACT3622-15 |  | 'ACT3622-20 |  | 'ACT3622-30 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{f}_{\text {clock }}$ | Clock frequency, CLKA or CLKB |  | 66.7 |  | 50 |  | 33.4 | MHz |
| $\mathrm{t}_{\mathrm{c}}$ | Clock cycle time, CLKA or CLKB | 15 |  | 20 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{W}}$ (CLKH) | Pulse duration, CLKA and CLKB high | 6 |  | 8 |  | 10 |  | ns |
| ${ }^{\text {W }}$ (CLKL) | Pulse duration, CLKA and CLKB low | 6 |  | 8 |  | 10 |  | ns |
| $\mathrm{t}_{\text {su }}(\mathrm{D})$ | Setup time, A0-A35 before CLKA $\uparrow$ and B0-B35 before CLKB $\uparrow$ | 4 |  | 5 |  | 6 |  | ns |
| ${ }_{\text {stu }}$ (EN) | Setup time, $\overline{\mathrm{CSA}}, \mathrm{W} / \overline{\mathrm{RA}}, \mathrm{ENA}$, and MBA before CLKA $\uparrow$; $\overline{\mathrm{CSB}}$, $\bar{W} /$ RB, ENB, and MBB before CLKB $\uparrow$ | 4 |  | 5 |  | 6 |  | ns |
| $\mathrm{t}_{\text {su }}$ (RS) | Setup time, $\overline{\mathrm{RST}} 1$ or $\overline{\mathrm{RST}} 2$ low before CLKA $\uparrow$ or CLKB $\uparrow$ § | 5 |  | 6 |  | 7 |  | ns |
| $\mathrm{t}_{\text {su }}$ (FS) | Setup time, FSO and FS1 before $\overline{\mathrm{RST1}}$ and $\overline{\mathrm{RST}} 2 \mathrm{high}$ | 5 |  | 6 |  | 7 |  | ns |
| th(D) | Hold time, A0-A35 after CLKA $\uparrow$ and B0-B35 after CLKB $\dagger$ | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{th}_{\text {(EN) }}$ | Hold time, $\overline{\mathrm{CSA}}, \mathrm{W} / \overline{\mathrm{R} A}, \mathrm{ENA}$, and MBA after CLKA $; \overline{\mathrm{CSB}}, \overline{\mathrm{W}} / \mathrm{RB}$, ENB, and MBB after CLKB $\uparrow$ | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{th}_{\mathrm{h}}(\mathrm{RS})$ | Hold time, $\overline{\text { RST1 }}$ or $\overline{\text { RST } 2}$ low after CLKA $\uparrow$ or CLKB $\dagger^{\text {§ }}$ | 4 |  | 4 |  | 5 |  | ns |
| th(FS) | Hold time, FS0 and FS1 after $\overline{\text { RST1 }}$ and $\overline{\text { RST2 }}$ high | 2 |  | 3 |  | 3 |  | ns |
| ${ }^{\text {tsk }} 1{ }^{\text {d }}$ | Skew time, between CLKA $\uparrow$ and CLKB $\uparrow$ for ORA, ORB, IRA, and IRB | 6 |  | 8 |  | 10 |  | ns |
| $\mathrm{t}_{\text {sk2 }}{ }^{\text {¹ }}$ | Skew time, between CLKA $\dagger$ and $C L K B \dagger$ for $\overline{\mathrm{A} E \bar{A}}, \overline{\mathrm{~A}} \overline{\mathrm{~EB}}, \overline{\mathrm{~A} F \bar{A}}$, and $\overline{\mathrm{AFB}}$ | 12 |  | 16 |  | 20 |  | ns |

[^6]
## switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ (see Figures 1 through 16)

| PARAMETER |  | 'ACT3622-15 | 'ACT3622-20 | 'ACT3622-30 | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN MAX | MIN MAX | MIN MAX |  |
| $t_{a}$ | Access time, CLKA $\dagger$ to A0-A35 and CLKB $\uparrow$ to B0-B35 | 11 | 13 | 15 | ns |
| $t_{\text {pd }}(\mathrm{C}-\mathrm{IR})$ | Propagation delay time, CLKA $\uparrow$ to IRA and CLKB $\uparrow$ to IRB | 11 | 13 | 15 | ns |
| $t_{\text {pd }}(\mathrm{C}-\mathrm{OR})$ | Propagation delay time, CLKA $\uparrow$ to ORA and CLKB $\uparrow$ to ORB | 11 | 13 | 15 | ns |
| tpd(C-AE) | Propagation delay time, CLKA $\uparrow$ to $\overline{\mathrm{AEA}}$ and CLKB $\dagger$ to $\overline{\mathrm{AEB}}$ | 11 | 13 | 15 | ns |
| $\operatorname{tpd}(\mathrm{C}-\mathrm{AF})$ | Propagation delay time, CLKA $\uparrow$ to $\overline{\mathrm{AFA}}$ and CLKB $\dagger$ to $\overline{\mathrm{AF}} \overline{\mathrm{B}}$ | 11 | 13 | 15 | ns |
| ${ }^{\text {t }}$ d $(C-M F)$ | Propagation delay time, CLKA $\uparrow$ to $\overline{M B F 1}$ low or $\overline{M B F 2}$ high and CLKB $\uparrow$ to $\overline{\text { MBF2 }}$ low or MBF1 high | 11 | 13 | 15 | ns |
| tpd(C-MR) | Propagation delay time, CLKA $\uparrow$ to B0-B35 $\dagger$ and CLKB $\uparrow$ to A0-A35 $\ddagger$ | 11 | 13 | 15 | ns |
| ${ }^{\text {t }} \mathrm{pd}(M-D V)$ | Propagation delay time, MBA to AO-A35 valid and MBB to BO-B35 valid | 9 | 11 | 13 | ns |
| $t_{\text {tod }}(R-F)$ | Propagation delay time, $\overline{\mathrm{RST}} 1$ low to $\overline{\text { AEB }}$ low, $\overline{\text { AFA }}$ high, and $\overline{M B F 1}$ high, and $\overline{\mathrm{RST} 2}$ low to $\overline{\mathrm{AEA}}$ low, $\overline{\mathrm{AFB}}$ high, and $\overline{\mathrm{MBF} 2}$ high | 15 | 20 | 30 | ns |
| ten | Enable time, $\overline{\mathrm{CSA}}$ and W/R̄RA low to AO-A35 active and $\overline{\mathrm{CSB}}$ low and $\bar{W} / R B$ high to B0-B35 active | 10 | 12 | 14 | ns |
| $\mathrm{t}_{\text {dis }}$ | Disable time, $\overline{\mathrm{CSA}}$ or W/伊A high to A0-A35 at high impedance and $\overline{\mathrm{CSB}}$ high or $\bar{W} /$ RB low to BO-B35 at high impedance | 10 | 12 | 14 | ns |

†Writing data to the mail1 register when the BO-B35 outputs are active and MBB is high.
$\ddagger$ Writing data to the mail2 register when the AO-A35 outputs are active and MBA is high.

## TYPICAL CHARACTERISTICS

SUPPLY CURRENT
VS
CLOCK FREQUENCY


Figure 17

## calculating power dissipation

With ICC(f) taken from Figure 17, the maximum power dissipation ( $\mathrm{P}_{\mathrm{T}}$ ) of the SN74ACT3622 can be calculated by:

$$
P_{T}=V_{C C} \times\left[l_{C C(f)}+\left(N \times \Delta l_{C C} \times d c\right)\right]+\sum\left(C_{L} \times V_{C C}^{2} \times f_{0}\right)
$$

where:
$N=$ number of inputs driven by TTL levels
$\Delta l C C=$ increase in power supply current for each input at a TTL high level
dc = duty cycle of inputs at a TTL high level of 3.4 V
$C_{L}=$ output capacitive load
$\mathrm{f}_{0}=$ switching frequency of an output

PARAMETER MEASUREMENT INFORMATION


LOAD CIRCUIT


Figure 18. Load Circuit and Voltage Waveforms

- Free-Running CLKA and CLKB Can Be Asynchronous or Coincldent
- Two Independent $512 \times 32$ Clocked FIFOs Buffering Data In Opposite Directions
- Read Retransmit Capability From FIFO on Port B
- Mailbox Bypass Register for Each FIFO
- Programmable Almost-Full and Almost-Empty Flags
- Microprocessor Interface Control Logic
- IRA, ORA, $\overline{\text { AEA, }}$, and $\overline{\text { AFA }}$ Flags Synchronized by CLKA
- IRB, ORB, $\overline{\mathrm{AEB}}$, and $\overline{\mathrm{AFB}}$ Flags Synchronized by CLKB
- Low-Power 0.8-Micron Advanced CMOS Technology
- Supports Clock Frequencles up to 67 MHz
- Fast Access Times of 11 ns
- Available in Space-Saving 120-Pin Thin Quad Flat Package (PCB) or 132-Pin Quad Flat Package (PQ)


NC - No intemal connection


NC - No internal connection
$\dagger$ Uses Yamaichi socket IC51-1324-828

## description

The SN74ACT3638 is a high-speed, low-power CMOS bidirectional clocked FIFO memory. It supports clock frequencies up to 67 MHz and has read access times as fast as 11 ns . Two independent $512 \times 32$ dual-port SRAM FIFOs on board the chip buffer data in opposite directions. The FIFO memory buffering data from port A to port B has retransmit capability, which allows previously read data to be accessed again. Each FIFO has flags to indicate empty and full conditions and two programmable flags (almost full and almost empty) to indicate when a selected number of words is stored in memory. Communication between each port can bypass the FIFOs via two 32-bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. Two or more devices can be used in parallel to create wider data paths.
The SN74ACT3638 is a clocked FIFO, which means each port employs a synchronous interface. All data transfers through a port are gated to the low-to-high transition of a continuous (free-running) port clock by enable signals. The continuous clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses with synchronous control.
The input-ready (IRA, IRB) flags and almost-full ( $\overline{\mathrm{AFA}}, \overline{\mathrm{AFB}}$ ) flags of the SN74ACT3638 are two-stage synchronized to the port clock that writes data to its array. The output-ready (ORA, ORB) flags and almost-empty ( $\overline{\mathrm{AEA}}, \overline{\mathrm{AEB}}$ ) flags of the SN74ACT3638 are two-stage synchronized to the port clock that reads data from its array. Offsets for the almost-full and almost-empty flags of both FIFOs can be programmed from port A.
The SN74ACT3638 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

## $512 \times 32 \times 2$ CLOCKED FIRST-IN, FIRST-OUT MEMORY

SCAS2288-JUNE 1992-REVISED JUNE 1994
functional block diagram

$\overline{M B F 2}$

## Terminal Functions

| TERMINAL NAME | 1/0 | DESCRIPTION |
| :---: | :---: | :---: |
| A0-A31 | 1/0 | Port-A data. The 32-bit bidirectional data port for side A. |
| $\overline{\text { AEA }}$ | $\begin{gathered} \mathrm{O} \\ \text { (port A) } \end{gathered}$ | Port-A almost-empty flag. Programmable almost-empty flag synchronized to CLKA. $\overline{A E A}$ is low when the number of words in FIFO2 is less than or equal to the value in the almost-empty A offset register, X2. |
| $\overline{\text { AEB }}$ | $\begin{gathered} 0 \\ \text { (port B) } \end{gathered}$ | Port-B almost-empty flag. Programmable almost-empty flag synchronized to CLKB. $\overline{A E} \bar{B}$ is low when the number of words in FIFO1 is less than or equal to the value in the almost-empty $B$ offset register, X 1 . |
| $\overline{\text { AFA }}$ | $\begin{gathered} \mathrm{O} \\ \text { (port A) } \end{gathered}$ | Port-A almost-full flag. Programmable almost-full flag synchronized to CLKA. $\overline{A F F A}$ is low when the number of empty locations in FIFO1 is less than or equal to the value in the almost-full A offset register, Y1. |
| $\overline{\text { AFB }}$ | $\begin{gathered} \mathrm{O} \\ \text { (port B) } \end{gathered}$ | Port-B almost-full flag. Programmable almost-full flag synchronized to CLKB. $\overline{\mathrm{AFB}}$ is low when the number of empty locations in FIFO2 is less than or equal to the value in the almost full B offset register, Y 2 . |
| B0-B31 | 1/0 | Port-B data. The 32-bit bidirectional data port for side B. |
| CLKA | 1 | Port-A clock. CLKA is a continuous clock that synchronizes all data transfers through port $A$ and can be asynchronous or coincident to CLKB. IRA, ORA, $\overline{\text { AFA }}$, and $\overline{A E A}$ are synchronous to the low-to-high transition of CLKA. |
| CLKB | 1 | Port-B clock. CLKB is a continuous clock that synchronizes all data transfers through port $B$ and can be asynchronous or coincident to CLKA. IRB, ORB, $\overline{\mathrm{AFB}}$, and $\overline{\mathrm{AEB}}$ are synchronous to the low-to-high transition of CLKB. |
| CSA | 1 | Port-A chip select. $\overline{\text { CSA }}$ must be low to enable a low-to-high transition of CLKA to read or write data on port $A$. The AO-A31 outputs are in the high-impedance state when CSA is high. |
| $\overline{\text { CSB }}$ | 1 | Port-B chip select. $\overline{C S B}$ must be low to enable a low-to-high transition of CLKB to read or write data on port B. The B0 - B31 outputs are in the high-impedance state when $\overline{\mathrm{CSB}}$ is high. |
| ENA | 1 | Port-A enable. ENA must be high to enable a low-to-high transition of CLKA to read or write data on port A. |
| ENB | 1 | Port-B enable. ENB must be high to enable a low-to-high transition of CLKB to read or write data on port B . |
| FS1, FS0 | 1 | Flag-offset selects. The low-to-high transition of a FIFO reset input latches the values of FS0 and FS1. If either FSO or FS1 is high when a reset input goes high, one of three preset values is selected as the offset for the FIFO almost-full and almost-empty flags. If both FIFOs are reset simultaneously and both FSO and FS1 are low when RST1 and $\overline{\text { RST2 }}$ go high, the first four writes to FIFO1 program the almost-full and almost-empty offsets for both FIFOs. |
| IRA | $\underset{\text { (port A) }}{0}$ | Port-A input-ready flag. IRA is synchronized to the low-to-high transition of CLKA. When IRA is low, FIFO1 is full and writes to its array are disabled. When FIFO1 is in retransmit mode, IRA indicates when the memory has been filled to the point of the retransmit data and prevents further writes. IRA is set low when FIFO1 is reset and is set high on the second low-to-high transition of CLKA after reset. |
| IRB | $\underset{\text { (port B) }}{0}$ | Port-B input-ready flag. IRB is synchronized to the low-to-high transition of CLKB. When IRB is low, FIFO2 is full and writes to its array are disabled. IRB is set low when FIFO2 is reset and is set high on the second low-to-high transition of CLKB after reset. |
| MBA | 1 | Port-A mailbox select. A high level on MBA chooses a mailbox register for a port-A read or write operation. When the AO-A31 outputs are active, a high level on MBA selects data from the mail2 register for output and a low level selects FIFO2 output-register data for output. |
| MBB | 1 | Port-B mailbox select. A high level on MBB chooses a mailbox register for a port-B read or write operation. When the B0-B31 outputs are active, a high level on MBB selects data from the mail1 register for output and a low level selects FIFO1 output-register data for output. |
| $\overline{\text { MBF1 }}$ | 0 | Mail1 register flag. $\overline{\text { MBF1 }}$ is set low by the low-to-high transition of CLKA that writes data to the mail1 register. Writes to the mail1 register are inhibited while $\overline{\text { MBF1 }}$ is low. $\overline{\text { MBF1 }}$ is set high by a low-to-high transition of CLKB when a port-B read is selected and MBB is high. MBF1 is set high when FIFO1 is reset. |
| $\overline{\text { MBF2 }}$ | 0 | Mail2 register flag. $\overline{\text { MBF2 }}$ is set low by the low-to-high transition of CLKB that writes data to the mail2 register. Writes to the mail2 register are inhibited while MBF2 is low. MBF2 is set high by a low-to-high transition of CLKA when a port-A read is selected and MBA is high. MBF2 is set high when FIFO2 is reset. |
| ORA | $\underset{\text { (port A) }}{0}$ | Port-A output-ready flag. ORA is synchronized to the low-to-high transition of CLKA. When ORA is low, FIFO2 is empty and reads from its memory are disabled. Ready data is present on the output register of FIFO2 when ORA is high. ORA is forced low when FIFO2 is reset and goes high on the third low-to-high transition of CLKA after a word is loaded to empty memory. |

Terminal Functions (Continued)

| TERMINAL NAME | 1/0 | DESCRIPTION |
| :---: | :---: | :---: |
| ORB | $\underset{\text { (port B) }}{0}$ | Port-B output-ready flag. ORB is synchronized to the low-to-high transition of CLKB. When ORB is low, FIFO1 is empty and reads from its memory are disabled. Ready data is present on the output register of FIFO1 when ORB is high. ORB is forced low when FIFO1 is reset and goes high on the third low-to-high transition of CLKB after a word is loaded to empty memory. |
| $\overline{\text { RDYA }}$ | $\begin{gathered} \mathrm{O} \\ \text { (port A) } \end{gathered}$ | Port-A ready. A high on W/RA selects the inverted state of IRA for output on $\overline{R D Y A}$, and a low on W//्RA selects the inverted state of ORA for output on RDYA. |
| $\overline{\text { RDYB }}$ | $\begin{gathered} 0 \\ \text { (port B) } \end{gathered}$ | Port-B ready. A low on $\bar{W} / R B$ selects the inverted state of IRB for output on $\overline{R D Y B}$, and a high on $\bar{W} / R B$ selects the inverted state of ORB for output on $\overline{\mathrm{ADYB}}$. |
| RFM | 1 | FIFO1 read from mark. When FIFO1 is in retransmit mode, a high on RFM enables a low-to-high transition of CLKB to reset the FIFO1 read pointer to the retransmit location and output the first retransmit data. |
| RST1 | 1 | FIFO1 reset. To reset FIFO1, four low-to-high transitions of CLKA and four low-to-high transitions of CLKB must occur while $\overline{\operatorname{RST} 1}$ is low. The low-to-high transition of $\overline{\text { RST1 }}$ latches the status of FSO and FS1 for $\overline{\text { AFA }}$ and $\overline{A E B}$ offset selection. FIFO1 must be reset upon power up before data is written to its RAM. |
| $\overline{\mathrm{RST}} \mathbf{}$ | 1 | FIFO2 reset. To reset FIFO2, four low-to-high transitions of CLKA and four low-to-high transitions of CLKB must occur while $\overline{\mathrm{RST}} 2$ is low. The low-to-high transition of $\overline{\mathrm{RST}} 2$ latches the status of FSO and FS1 for $\overline{\mathrm{AFB}}$ and $\overline{\mathrm{AEA}}$ offset selection. FIFO2 must be reset upon power up before data is written to its RAM. |
| RTM | 1 | FIFO1 retransmit mode. When RTM is high and valid data is present on the output of FIFO1, a low-to-high transition of CLKB selects the data for the beginning of a FIFO1 retransmit. The selected position remains the initial retransmit point until a low-to-high transition of CLKB occurs while RTM is low, which takes FIFO out of retransmit mode. |
| W/RA | 1 | Port-A write/read select. A high on W/RA selects a write operation and a low selects a read operation on port A for a low-to-high transition of CLKA. The AO-A31 outputs are in the high-impedance state when W/RA is high. |
| $\overline{\text { W/RB }}$ | 1 | Port-B write/read select. A low on $\bar{W} / R B$ selects a write operation and a high selects a read operation on port B for a low-to-high transition of CLKB. The B0-B31 outputs are in the high-impedance state when $\bar{W} / R B$ is low. |

## detailed description

reset
The FIFO memories of the SN74ACT3638 are reset separately by taking their reset ( $\overline{\operatorname{RST} 1}, \overline{\mathrm{RST2}}$ ) inputs low for at least four port-A clock (CLKA) and four port-B clock (CLKB) low-to-high transitions. The reset inputs can switch asynchronously to the clocks. A FIFO reset initializes the internal read and write pointers and forces the input-ready flag (IRA, IRB) low, the output-ready flag (ORA, ORB) low, the almost-empty flag ( $\overline{\mathrm{A} E A}, \overline{\mathrm{AEB}})$ low, and the almost-full flag ( $\overline{\mathrm{AFA}}, \overline{\mathrm{AFB}}$ ) high. Resetting a FIFO also forces the mailbox flag ( $\overline{\mathrm{MBF1}}, \overline{\mathrm{MBF}}$ ) of the parallel mailbox register high. After a FIFO is reset, its input-ready flag is set high after two clock cycles to begin normal operation. A FIFO must be reset after power up before data is written to its memory.
A low-to-high transition on a FIFO reset ( $\overline{\mathrm{RST1}}, \overline{\mathrm{RST}}$ ) input latches the value of the flag-select (FS0, FS1) inputs for choosing the almost-full and almost-empty offset programming method (see almost-empty and almost-full flag offset programming).

## almost-empty flag and almost-full flag offset programming

Four registers in the SN74ACT3638 are used to hold the offset values for the almost-empty and almost-full flags. The port-B almost-empty flag ( $\overline{\mathrm{AEB}}$ ) offset register is labeled X1, and the port-A almost-empty flag ( $\overline{\mathrm{AEA}})$ offset register is labeled $X 2$. The port-A almost-full flag ( $\overline{\mathrm{AFA})}$ offset register is labeled Y 1 , and the port-B almost-full flag ( $\overline{\mathrm{AFB}}$ ) offset register is labeled Y2. The index of each register name corresponds to its FIFO number. The offset registers can be loaded with preset values during the reset of a FIFO or they can be programmed from port A (see Table 1).

## almost-empty flag and almost-full flag offset programming (continued)

Table 1. Flag Programming

| FS1 | FSO | RST1 | $\overline{\mathrm{RST}} \mathbf{}$ | X1 AND Y1 REGISTERS ${ }^{\text {t }}$ | X2 AND Y2 REGISTERS $\ddagger$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| H | H | $\dagger$ | X | 64 | X |
| H | H | x | $\uparrow$ | X | 64 |
| H | L | $\uparrow$ | X | 16 | X |
| H | L | X | $\dagger$ | X | 16 |
| L | H | $\uparrow$ | x | 8 | X |
| $L$ | H | X | $\uparrow$ | X | 8 |
| L | L | $\uparrow$ | $\dagger$ | Programmed from port A | Programmed from port A |

$\dagger \mathrm{X} 1$ register holds the offset for $\overline{\mathrm{AEB}} ; \mathrm{Y} 1$ register holds the offset for $\overline{\mathrm{AFA}}$.
$\ddagger \mathrm{X} 2$ register holds the offset for $\overline{\mathrm{AEA}} ; \mathrm{Y} 2$ register holds the offset for $\overline{\mathrm{AFB}}$.
To load the almost-empty flag and almost-full flag offset registers of a FIFO with one of the three preset values listed in Table 1, at least one of the flag-select inputs must be high during the low-to-high transition of its reset input. For example, to load the preset value of 64 into X 1 and $\mathrm{Y} 1, \mathrm{FSO}$ and FS 1 must be high when FIFO1 reset ( $\overline{\mathrm{RST}} 1)$ returns high. Flag-offset registers associated with FIFO2 are loaded with one of the preset values in the same way with FIFO2 reset (RST2). When using one of the preset values for the flag offsets, the FIFOs can be reset simultaneously or at different times.
To program the $\mathrm{X} 1, \mathrm{X} 2, \mathrm{Y} 1$, and Y 2 registers from port A , both FIFOs should be reset simultaneously with FSO and FS1 low during the low-to-high transition of the reset inputs. After this reset is complete, the first four writes to FIFO1 do not store data in RAM but load the offset registers in the order Y1, X1, Y2, X2. Each offset register uses port-A (A8-A0) inputs, with A8 as the most-significant bit. Each register value can be programmed from 1 to 508. After all the offset registers are programmed from port $A$, the port-B input-ready flag (IRB) is set high and both FIFOs begin normal operation.

## FIFO write/read operation

The state of the port-A data (A0-A31) outputs is controlled by the port-A chip select ( $\overline{\mathrm{CSA}})$ and the port-A write/read select ( $W / \bar{R} A$ ). The A0-A31 outputs are in the high-impedance state when either CSA or W/RA is high. The AO-A31 outputs are active when both $\overline{C S A}$ and $W / \bar{R} A$ are low.
Data is loaded into FIFO1 from the AO-A31 inputs on a low-to-high transition of CLKA when CSA is low, W/ $\overline{\mathrm{R}} A$ is high, ENA is high, MBA is low, and IRA is high. Data is read from FIFO2 to the AO-A31 outputs by a low-to-high transition of CLKA when CSA is low, W/R̄A is low, ENA is high, MBA is low, and ORA is high (see Table 2). FIFO reads and writes on port $A$ are independent of any concurrent port-B operation.

Table 2. Port-A Enable Function Table

| $\overline{\text { CSA }}$ | W/伿A | ENA | MBA | CLKA | AO-A31 OUTPUTS | PORT FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | X | In high-impedance state | None |
| L | H | L | X | X | In high-impedance state | None |
| L | H | H | L | $\uparrow$ | In high-impedance state | FIFO1 write |
| L | H | H | H | $\uparrow$ | In high-impedance state | Mail1 write |
| L | L | L | L | X | Active, FIFO2 output register | None |
| L | L | H | L | $\uparrow$ | Active, FIFO2 output register | FIFO2 read |
| L | L | L | H | X | Active, mail2 register | None |
| L | L | H | H | $\uparrow$ | Active, mail2 register | Mail2 read (set MBF2 high) |

## FIFO write/read operation (continued)

The port-B control signals are identical to those of port A with the exception that the port- B write/read select ( $\bar{W} / R B$ ) is the inverse of the port-A write/read select ( $W / \bar{R} A$ ). The state of the port- B data ( $B 0-\mathrm{B} 31$ ) outputs is controlled by the port-B chip select ( $\overline{\mathrm{CSB}}$ ) and the port-B write/read select ( $\overline{\mathrm{W}} / \mathrm{RB}$ ). The B0-B31 outputs are in the high-impedance state when either $\overline{C S B}$ is high or $\bar{W} / R B$ is low. The $B 0-B 31$ outputs are active when $\overline{C S B}$ is low and $\bar{W} / R B$ is high.
Data is loaded into FIFO2 from the BO-B31 inputs on a low-to-high transition of CLKB when $\overline{C S B}$ is low, $\overline{\mathrm{W}} / \mathrm{RB}$ is low, ENB is high, MBB is low, and IRB is high. Data is read from FIFO1 to the BO-B31 outputs by a low-to-high transition of CLKB when $\overline{C S B}$ is low, $\overline{\text { W/RB }}$ is high, ENB is high, MBB is low, and ORB is high (see Table 3). FIFO reads and writes on port $B$ are independent of any concurrent port-A operation.

Table 3. Port-B Enable Function Table

| $\overline{\text { CSB }}$ | $\overline{\text { W }} /$ RB | ENB | MBB | CLKB | B0-B31 OUTPUTS | PORT FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | X | In high-impedance state | None |
| L | L | L | X | X | In high-impedance state | None |
| L | L | H | L | $\uparrow$ | In high-impedance state | FIFO2 write |
| L | L | H | H | $\uparrow$ | In high-impedance state | Mail2 write |
| L | H | L | L | X | Active, FIFO1 output register | None |
| L | H | H | L | $\uparrow$ | Active, FIFO1 output register | FIFO1 read |
| L | H | L | H | X | Active, mail1 register | None |
| L | H | H | H | $\uparrow$ | Active, mail1 register | Mail1 read (set MBF1 high) |

The setup and hold-time constraints to the port clocks for the port chip selects and write/read selects are only for enabling write and read operations and are not related to high-impedance control of the data outputs. If a port enable is low during a clock cycle, the port's chip select and write/read select can change states during the setup and hold time window of the cycle.
When a FIFO output-ready flag is low, the next data word is sent to the FIFO output register automatically by the low-to-high transition of the port clock that sets the output-ready flag high. When the output-ready flag is high, an available data word is clocked to the FIFO output register only when a FIFO read is selected by the port chip select, write/read select, enable, and mailbox select.

## synchronized FIFO flags

Each FIFO is synchronized to its port clock through at least two flip-flop stages. This is done to improve flag-signal reliability by reducing the probability of metastable events when CLKA and CLKB operate asynchronously to one another (see the application report Metastability Performance of Clocked FIFOs in the 1994 High-Performance FIFO Memories Data Book, literature \#SCADOO3B). ORA, $\overline{A E A}$, IRA, and $\overline{A F A}$ are synchronized to CLKA. ORB, $\overline{\mathrm{AEB}}$, IRB, and $\overline{\mathrm{AFB}}$ are synchronized to CLKB. Tables 4 and 5 show the relationship of each port flag to FIFO1 and FIFO2.

## synchronized FIFO flags (continued)

Table 4. FIFO1 Flag Operation

| NUMBER OF WORDS IN FIFO1 $\ddagger$ | SYNCHRONIZED TO CLKB |  | SYNCHRONIZED TO CLKA |  |
| :---: | :---: | :---: | :---: | :---: |
|  | ORB | $\overline{\text { AEB }}$ | $\overline{\text { AFA }}$ | IRA |
| 0 | $L$ | $L$ | H | H |
| 1 to $\times 1$ | H | L | H | H |
| $(\mathrm{X} 1+1)$ to [512-(Y1 + 1)] | H | H | H | H |
| (512-Y1) to 511 | H | H | $L$ | H |
| 512 | H | H | L | L |

$\dagger \mathrm{X} 1$ is the almost-empty offset for FIFO1 used by $\overline{\mathrm{AEB}} . \mathrm{Y} 1$ is the almost-full offset for FIFO1 used by $\overline{\mathrm{AFA}}$. Both X 1 and Y 1 are selected during a reset of FIFO1 or programmed from port A.
$\ddagger$ When a word loaded to an empty FIFO is shifted to the output register, its previous FIFO memory location is free.

Table 5. FIFO2 Flag Operation

| NUMBER OF WORDS <br> IN FIFO2 | SYNCHRONIZED <br> TO CLKA |  | SYNCHRONIZED <br> TO CLKB |  |
| :---: | :---: | :---: | :---: | :---: |
|  | ORA | $\overline{\text { AEA }}$ | $\overline{\text { AFB }}$ | IRB |
| O | L | L | H | H |
| $(\times 2+1)$ to $[512-(\mathrm{Y} 2+1)]$ | H | H | H | H |
| $(512-\mathrm{Y} 2)$ to 511 | H | H | L | H |
| 512 | H | H | L | L |

$\ddagger$ When a word loaded to an empty FIFO is shifted to the output register, its previous FIFO memory location is free.
$\S \times 2$ is the almost-empty offset for FIFO2 used by $\overline{\text { AEA }}$. Y2 is the almost-full offset for FIFO2 used by $\overline{\mathrm{AFB}}$. Both X 2 and Y 2 are selected during a reset of FIFO2 or programmed from port $A$.

## output-ready flags (ORA, ORB)

The output-ready flag of a FIFO is synchronized to the port clock that reads data from its array. When the output-ready flag is high, new data is present in the FIFO output register. When the output-ready flag is low, the previous data word is present in the FIFO output register and attempted FIFO reads are ignored.
A FIFO read pointer is incremented each time a new word is clocked to its output register. The state machine that controls an output-ready flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is empty, empty +1 , or empty +2 . From the time a word is written to a FIFO, it can be shifted to the FIFO output register in a minimum of three cycles of the output-ready flag synchronizing clock; therefore, an output-ready flag is low if a word in memory is the next data to be sent to the FIFO output register and three cycles of the port clock that reads data from the FIFO have not elapsed since the time the word was written. The output-ready flag of the FIFO remains low until the third low-to-high transition of the synchronizing clock occurs, simultaneously forcing the output-ready flag high and shifting the word to the FIFO output register.
A low-to-high transition on an output-ready flag synchronizing clock begins the first synchronization cycle of a write if the clock transition occurs at time $t_{\text {sk } 1}$ or greater after the write. Otherwise, the subsequent clock cycle can be the first synchronization cycle (see Figures 7 and 8).

## Input-ready flags (IRA, IRB)

The input-ready flag of a FIFO is synchronized to the port clock that writes data to its array. When the input-ready flag is high, a memory location is free in the SRAM to receive new data. No memory locations are free when the input-ready flag is low and attempted writes to the FIFO are ignored.
Each time a word is written to a FIFO, its write pointer is incremented. The state machine that controls an input-ready flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is full, full-1, or full-2. From the time a word is read from a FIFO, its previous memory location is ready to be written in a minimum of two cycles of the input-ready flag synchronizing clock; therefore, an input-ready flag is low if less than two cycles of the input-ready flag synchronizing clock have elapsed since the next memory write location has been read. The second low-to-high transition on the input-ready flag synchronizing clock after the read sets the input-ready flag high.
A low-to-high transition on an input-ready flag synchronizing clock begins the first synchronization cycle of a read if the clock transition occurs at time $\mathrm{t}_{\text {sk } 1}$ or greater after the read. Otherwise, the subsequent clock cycle can be the first synchronization cycle (see Figures 9 and 10).

## ready flags ( $\overline{R D Y A}, \overline{R D Y B})$

A ready flag is provided on each port to show if the transmitting or receiving FIFO chosen by the port write/read select is available for data transfer. The port-A ready flag ( $\overline{\mathrm{RDYA}})$ outputs the complement of the IRA flag when $\mathrm{W} / \overline{\mathrm{R}} A$ is high and the complement of the ORA flag when W/ $\overline{\mathrm{R}} A$ is low. The port-B ready flag ( $\overline{R D Y B}$ ) outputs the complement of the IRB flag when $\bar{W} / R B$ is low the the complement of the ORB flag when $\bar{W} / R B$ is high (see Figures 11 and 12).

## almost-empty flags ( $\overline{(A E A}, \overline{A E B}$ )

The almost-empty flag of a FIFO is synchronized to the port clock that reads data from its array. The state machine that controls an almost-empty flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is almost empty, almost empty +1 , or almost empty +2 . The almost-empty state is defined by the contents of register X 1 for $\overline{\mathrm{AEB}}$ and register X 2 for $\overline{\mathrm{A} E A}$. These registers are loaded with preset values during a FIFO reset or programmed from port A (see almost-empty flag and almost-full flag offset programming). A FIFO is almost empty when it contains $X$ or less words in memory and is no longer almost empty when it contains $(X+1)$ or more words. Note that a data word present in the FIFO output register has been read from memory.

Two low-to-high transitions of the almost-empty flag synchronizing clock are required after a FIFO write for its almost-empty flag to reflect the new level of fill; therefore, the almost-empty flag of a FIFO containing ( $\mathrm{X}+1$ ) or more words remains low if two cycles of its synchronizing clock have not elapsed since the write that filled the memory to the $(X+1)$ level. An almost-empty flag is set high by the second low-to-high transition of its synchronizing clock after the FIFO write that fills memory to the $(X+1)$ level. A low-to-high transition of an almost-empty flag synchronizing clock begins the first synchronization cycle if it occurs at time $t_{\text {sk2 }}$ or greater after the write that fills the FIFO to ( $\mathrm{X}+1$ ) words. Otherwise, the subsequent synchronizing clock cycle can be the first synchronization cycle (see Figures 13 and 14).

## almost-full flags ( $\overline{A F A}, \overline{A F B})$

The almost-full flag of a FIFO is synchronized to the port clock that writes data to its array. The state machine that controls an almost-full flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is almost full, almost full -1 , or almost full -2 . The almost-full state is defined by the contents of register Y 1 for $\overline{\mathrm{AFA}}$ and register Y 2 for $\overline{\mathrm{AFB}}$. These registers are loaded with preset values during a FIFO reset or programmed from port A (see almost-empty flag and almost-full flag offset programming). A FIFO is almost full when it contains ( $512-Y$ ) or more words in memory and is not almost full when it contains [512-( $\mathrm{Y}+1$ )] or less words. A data word present in the FIFO output register has been read from memory.
almost-full flags ( $\overline{A F A}, \overline{A F B}$ ) (continued)
Two low-to-high transitions of the almost-full flag synchronizing clock are required after a FIFO read for its almost-full flag to reflect the new level of fill; therefore, the almost-full flag of a FIFO containing [512-(Y+1)] or less words remains low if two cycles of its synchronizing clock have not elapsed since the read that reduced the number of words in memory to $[512-(Y+1)]$. An almost-full flag is set high by the second low-to-high transition of its synchronizing clock after the FIFO read that reduces the number of words in memory to $[512-(Y+1)]$. A low-to-high transition of an almost-full flag synchronizing clock begins the first synchronization cycle if it occurs at time $t_{\text {sk2 }}$ or greater after the read that reduces the number of words in memory to $[512-(Y+1)]$. Otherwise, the subsequent synchronizing clock cycle may be the first synchronization cycle (see Figures 15 and 16).

## synchronous retransmit

The synchronous retransmit feature of the SN74ACT3638 allows FIFO1 data to be read repeatedly starting at a user-selected position. FIFO1 is first put into retransmit mode to select a beginning word and prevent on-going FIFO write operations from destroying retransmit data. Data vectors with a minimum length of three words can retransmit repeatedly starting at the selected word. FIFO1 can be taken out of retransmit mode at any time and allow normal operation.

FIFO1 is put in retransmit mode by a low-to-high transition on CLKB when the retransmit-mode (RTM) input is high and ORB is high. This rising CLKB edge marks the data present in the FIFO1 output register as the first retransmit data. FIFO1 remains in retransmit mode until a low-to-high transition occurs while RTM is low.
When two or more reads have been completed past the initial retransmit word, a retransmit is initiated by a low-to-high transition on CLKB when the read-from-mark (RFM) input is high. This rising CLKB edge shifts the first retransmit word to the FIFO1 output register and subsequent reads can begin immediately. Retransmit loops can be done endlessly while FIFO1 is in retransmit mode. RFM should not be high during the CLKB rising edge that takes the FIFO1 out of retransmit mode.
When FIFO1 is put into retransmit mode, it operates with two read pointers. The current read pointer operates normally, incrementing each time a new word is shifted to the FIFO1 output register and used by the ORB and $\overline{A E B}$ flags. The shadow read pointer stores the SRAM location at the time FIFO1 is put into retransmit mode and does not change until FIFO1 is taken out of retransmit mode. The shadow read pointer is used by the IRA and $\overline{A F A}$ flags. Data writes can proceed while FIFO1 is in retransmit mode, $\overline{\text { AFA }}$ is set low by the write that stores ( 512 - Y1) words after the first retransmit word, and IR is set low by the 512th write after the first retransmit word.

When FIFO1 is in retransmit mode and RFM is high, a rising CLKB edge loads the current read pointer with the shadow read-pointer value and the ORB flag reflects the new level of fill immediately. If the retransmit changes the FIFO1 status out of the almost-empty range, up to two CLKB rising edges after the retransmit cycle are needed to switch $\overline{A E B}$ high (see Figure 18). The rising CLKB edge that takes FIFO1 out of retransmit mode shifts the read pointer used by the IRA and $\overline{\text { AFA }}$ flags from the shadow to the current read pointer. If the change of read pointer used by IRA and $\overline{A F A}$ should cause one or both flags to transition high, at least two CLKA synchronizing cycles are needed before the flags reflect the change. A rising CLKA edge after FIFO1 is taken out of retransmit mode is the first synchronizing cycle of IRA if it occurs at time $t_{\text {sk } 1}$ or greater after the rising CLKB edge (see Figure 19). A rising CLKA edge after FIFO1 is taken out of retransmit mode is the first synchronizing cycle of $\overline{\mathrm{AFA}}$ if it occurs at time $\mathrm{t}_{\text {sk2 }}$ or greater after the rising CLKB edge (see Figure 20).

## mallbox registers

Each FIFO has a 32-bit bypass register to pass command and control information between port $A$ and port $B$ without putting it in queue. The mailbox-select (MBA, MBB) inputs choose between a mail register and a FIFO for a port data transfer operation. A low-to-high transition on CLKA writes AO-A31 data to the mail1 register when a port-A write is selected by $\overline{C S A}, W / \bar{R} A$, and ENA and with MBA high. A low-to-high transition on CLKB writes BO-B31 data to the mail2 register when a port-B write is selected by $\overline{C S B}, \bar{W} / R B$, and ENB and with MBB high. Writing data to a mail register sets its corresponding flag ( $\overline{\mathrm{MBF}}$ or $\overline{\mathrm{MBF}}$ ) low. Attempted writes to a mail register are ignored while the mail flag is low.

## SCAS228B - JUNE 1992 - REVISED JUNE 1994

## mallbox registers (continued)

When data outputs of a port are active, the data on the bus comes from the FIFO output register when the port mailbox select input is low and from the mail register when the port-mailbox select input is high. The mail1 register flag ( $\overline{\mathrm{MBF1}}$ ) is set high by a low-to-high transition on CLKB when a port-B read is selected by CSB, $\bar{W} / R B$, and ENB and with MBB high. The mail2 register flag (MBF2) is set high by a low-to-high transition on CLKA when a port-A read is selected by $\overline{C S A}, W / \bar{R} A$, and ENA and with MBA high. The data in a mail register remains intact after it is read and changes only when new data is written to the register.


Figure 1. FIFO1 Reset Loading X1 and Y1 With a Preset Value of Eight ${ }^{\dagger}$
$\dagger$ FIFO2 is reset in the same manner to load X2 and Y2 with a preset value.


Figure 2. Programming the Almost-Full Flag and Almost-Empty Flag Offset Values After Reset

$\dagger$ Written to FIFO1
Figure 3. Port-A Write Cycle Timing for FIFO1

## SCAS228B - JUNE 1992-REVISED JUNE 1994


$t$ Written to FIFO2
Figure 4. Port-B Write Cycle Timing for FIFO2


[^7]Figure 5. Port-B Read Cycle Timing for FIFO1

$\dagger$ Read from FIFO 2
Figure 6. Port-A Read Cycle Timing for FIFO2

$t_{\text {sk } 1}$ is the minimum time between a rising CLKA edge and a rising CLKB edge for ORB to transition high and to clock the next word to the FIFO1 output register in three CLKB cycles. If the time between the rising CLKA edge and rising CLKB edge is less than $\mathrm{t}_{\mathrm{sk} 1}$, then the transition of ORB high and load of the first word to the output register may occur one CLKB cycle later than shown.

Figure 7. ORB-Flag Timing and First-Data-Word Fallthrough When FIFO1 Is Empty

${ }^{\dagger}{ }^{\text {sk } 1} 1$ is the minimum time between a rising CLKB edge and a rising CLKA edge for ORA to transition high and to clock the next word to the FIFO2 output register in three CLKA cycles. If the time between the rising CLKB edge and rising CLKA edge is less than $t_{\text {sk }}$, then the transition of ORA high and load of the first word to the output register may occur one CLKA cycle later than shown.

Figure 8. ORA-Flag Timing and First-Data-Word Fallthrough When FIFO2 Is Empty

## $512 \times 32 \times 2$ CLOCKED FIRST-IN, FIRST-OUT MEMORY

SCAS228B - JUNE 1992 -REVISED JUNE 1994

$\dagger_{t_{\text {sk } 1}}$ is the minimum time between a rising CLKB edge and a rising CLKA edge for IRA to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than $\mathrm{t}_{\text {sk1 }}$, then IRA may transition high one CLKA cycle later than shown.

Figure 9. IRA-Flag Timing and First Available Write When FIFO1 Is Full

$\dagger_{t_{\text {ski }}}$ is the minimum time between a rising CLKA edge and a rising CLKB edge for IRB to transition high in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than tski, then IRB may transition high one CLKB cycle later than shown.

Figure 10. IRB-Flag Timing and First Avallable Write When FIFO2 Is Full

## $512 \times 32 \times 2$ CLOCKED FIRST-IN, FIRST-OUT MEMORY

SCAS228B - JUNE 1992 - REVISED JUNE 1994


Figure 11. W/XA to $\overline{R D Y A}$ Timing


FIgure 12. $\bar{W} / R B$ to $\overline{R D Y B}$ Timing

$t^{\prime} t_{\text {sk2 }}$ is the minimum time between a rising CLKA edge and a rising CLKB edge for $\overline{A E B}$ to transition high in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than $t_{s k 2}$, then $\overline{A E B}$ may transition high one CLKB cycle later than shown.
NOTE A: FIFO1 write $(\overrightarrow{C S A}=L, W / \overline{R A}=H, M B A=L)$, FIFO1 read $(\overline{C S B}=L, \bar{W} / R B=H, M B B=L)$. Data in the FIFO1 output register has been read from the FIFO.

Figure 13. Timing for $\overline{\mathrm{AEB}}$ When FIFO1 Is Almost Empty

$\dagger_{t_{\text {sk }} 2}$ is the minimum time between a rising CLKB edge and arising CLKA edge for $\overline{A E A}$ to transition high inthe next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than $t_{\text {sk2 }}$, then $\overline{A E A}$ may transition high one CLKA cyclo later than shown.
NOTE A: FIFO2 write ( $\overline{C S B}=L, \bar{W} / R B=L, M B B=L$ ), FIFO2 read ( $\overline{C S A}=L, W / \bar{R} A=L, M B A=L$ ). Data in the FIFO2 output register has been read from the FIFO.

Figure 14. Timing for $\overline{A E A}$ When FIFO2 Is Almost Empty


Figure 15. Timing for $\overline{\text { AFA }}$ When FIFO1 Is Almost Full

$\dagger_{t_{\text {sk2 }}}$ is the minimum time between a rising CLKB edge and a rising CLKA edge for $\overline{A F B}$ totransitionhigh in the next CLKB cycle. If the time between the rising CLKB edge and rising CLKA edge is less than $\mathrm{t}_{\mathrm{sk} 2}$, then $\overline{\mathrm{AFB}}$ may transition high one CLKA cycle later than shown.
NOTE A: FIFO 2 write ( $\overline{\mathrm{CSB}}=\mathrm{L}, \overline{\mathrm{W}} / \mathrm{RB}=\mathrm{L}, \mathrm{MBB}=\mathrm{L}$ ), $\mathrm{FIFO2}$ read $(\overline{\mathrm{CSA}}=\mathrm{L}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{A}=\mathrm{L}, \mathrm{MBA}=\mathrm{L})$. Data in the FIFO2 output register has been read from the FIFO.

Figure 16. Timing for $\overline{\mathrm{AFB}}$ When FIFO2 Is Almost Full

SCAS228B-JUNE 1992-REVISED JUNE 1994


NOTE A: $\overline{C S B}=L, \bar{W} / R B=H, M B B=L$. No input enables other than RTM and RFM are needed to control retransmit mode or begin a retransmit. Other enables are shown only to relate retransmit operations to the FIFO1 output register.

Figure 17. FIFO1 Retransmit Timing Showing Minimum Retransmit Length


NOTE A: X 1 is the value loaded in the $\overline{\mathrm{AEB}}$ offset register.
Figure 18. $\overline{\mathrm{AEB}}$ Maximum Latency When Retransmit Increases the Number of Stored Words Above X1


Figure 19. IRA Timing From the End of Retransmit Mode When One or More FIFO1 Write Locations Are Available

$\dagger_{t}{ }_{\text {sk2 }}$ is the minimum time between a rising CLKB edge and a rising CLKA edge for $\overline{A F A}$ to transition high inthe next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than $t_{s k 2}$, then $\overline{A F A}$ may transition high one CLKA cycle later than shown. NOTE A: Y is the value loaded in the almost-full flag offset register.

Figure 20. $\overline{\mathrm{AFA}}$ TIming From the End of Retransmit Mode When $(\mathrm{Y} 1+1)$ or More FIFO1 Write Locations Are Available


Figure 21. Timing for Mail1 Register and MBF1 Flag


Figure 22. Timing for Mall2 Register and MBF2 Flag

## $512 \times 32 \times 2$ CLOCKED FIRST-IN, FIRST-OUT MEMORY

## SCAS228B - JUNE 1992 - REVISED JUNE 1994

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) ${ }^{\dagger}$

Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$
-0.5 V to 7 V
Input voltage range, $\mathrm{V}_{1}$ (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
Output voltage range, $\mathrm{V}_{\mathrm{O}}$ (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
Input clamp current, $\mathrm{I}_{\mathrm{K}}\left(V_{1}<0\right.$ or $\left.V_{1}>V_{C C}\right)$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm 20 \mathrm{~mA}$
Output clamp current, $\mathrm{I}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right.$ or $\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}$ ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm 50 \mathrm{~mA}$
Continuous output current, $\mathrm{I}_{0}\left(\mathrm{~V}_{\mathrm{O}}=0\right.$ to $\left.\mathrm{V}_{\mathrm{CC}}\right)$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm 50 \mathrm{~mA}$
Continuous current through $V_{\text {CC }}$ or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 400 mA
Operating free-air temperature range, $\mathrm{T}_{\mathrm{A}}$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage temperature range
$-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: The input and output voltage ratings may be exceeded provided the input and output current ratings are observed.

## recommended operating conditions

|  |  | MIN | MAX |
| :--- | :--- | ---: | :---: |
| $V_{\mathrm{CC}}$ | Supply voltage | 4.5 | 5.5 |
| $\mathrm{~V}_{\mathrm{IH}}$ | High-level input voltage | V |  |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage | 2 | V |
| $\mathrm{IOH}_{\mathrm{OH}}$ | High-level output current | 0.8 | V |
| IOL | Low-level output current | -4 | mA |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating free-air temperature | 8 | mA |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)


[^8]timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Figures 1 through 22)

|  |  | 'ACT3638-15 |  | 'ACT3638-20 |  | 'ACT3638-30 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{f}_{\text {clock }}$ | Clock frequency, CLKA or CLKB |  | 66.7 |  | 50 |  | 33.4 | MHz |
| $\mathrm{t}_{\mathrm{c}}$ | Clock cycle time, CLKA or CLKB | 15 |  | 20 |  | 30 |  | ns |
| ${ }^{\text {w }}$ (CLKKH) | Pulse duration, CLKA and CLKB high | 6 |  | 8 |  | 10 |  | ns |
| $\mathrm{t}_{\mathrm{w}}$ (CLKL) | Pulse duration, CLKA and CLKB low | 6 |  | 8 |  | 10 |  | ns |
| $\mathrm{t}_{\text {su }}(\mathrm{D})$ | Setup time, A0-A31 before CLKA $\uparrow$ and B0-B31 before CLKB $\uparrow$ | 4.5 |  | 5 |  | 6 |  | ns |
| $t_{\text {su }}(\mathrm{EN})$ | Setup time, $\overline{\mathrm{CSA}}, \mathrm{W} / \overline{\mathrm{R}} A, ~ E N A$, and MBA before CLKA $\uparrow$; $\overline{\mathrm{CS}} \overline{\mathrm{B}}$, $\bar{W} / R B, E N B$, and MBB before CLKB $\dagger$ | 5 |  | 6 |  | 7 |  | ns |
| $\mathrm{t}_{\text {su(RM }}$ | Setup time, RTM and RFM before CLKB $\uparrow$ | 6 |  | 6.5 |  | 7 |  | ns |
| $\mathrm{t}_{\text {su( }}$ (RS) | Setup time, $\overline{\mathrm{RST} 11}$ or $\overline{\mathrm{RST}} 2$ low before CLKA $\uparrow$ or CLKB $\dagger \dagger$ | 5 |  | 6 |  | 7 |  | ns |
| $t_{\text {Su }}$ (FS) | Setup time, FSO and FS1 before $\overline{\text { RST1 }}$ and $\overline{\text { RST2 }}$ high | 7 |  | 8 |  | 9 |  | ns |
| th(D) | Hold time, A0-A31 after CLKA $\dagger$ and B0-B31 after CLKB $\dagger$ | 0 |  | 0 |  | 0 |  | ns |
| $t h_{\text {(EN }}$ ) | Hold time, $\overline{C S A}, W / \bar{R} A, ~ E N A, ~ a n d ~ M B A ~ a f t e r ~ C L K A ~ \uparrow ; ~ \overline{C S B}, \bar{W} / R B$, ENB, and MBB after CLKB $\dagger$ | 0 |  | 0 |  | 0 |  | ns |
| th(RM) | Hold time, RTM and RFM after CLKB $\uparrow$ | 0 |  | 0 |  | 0 |  | ns |
| $t^{\prime}(R S)$ | Hold time, $\overline{\text { RST1 }}$ or RST2 2 low after CLKA ${ }^{\text {a }}$ OLKB $\uparrow \dagger$ | 4 |  | 4 | , | 5 |  | ns |
| th(FS) | Hold time, FSO and FS1 after RST1 and RST2 high | 2 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {sk } 1}{ }^{\ddagger}$ | Skew time, between CLKA $\uparrow$ and CLKB $\dagger$ for ORA, ORB, IRA, and IRB | 8 |  | 9 |  | 11 |  | ns |
| $\mathrm{t}_{\text {sk2 }}{ }^{\ddagger}$ | Skew time, between CLKA $\uparrow$ and CLKB $\uparrow$ for $\overline{A E A}, \overline{A E B}, \overline{A F A}$, and $\overline{\mathrm{AFB}}$ | 12 |  | 16 |  | 20 |  | ns |

$\dagger$ Requirement to count the clock edge as one of at least four needed to reset a FIFO
$\ddagger$ Skew time is not a timing constraint for proper device operation and is only included to illustrate the timing relationship between CLKA cycle and CLKB cycle.

## $512 \times 32 \times 2$ CLOCKED FIRST-IN, FIRST-OUT MEMORY

SCAS228B - JUNE 1992 - REVISED JUNE 1994
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ (see Figures 1 through 22)

| PARAMETER |  | 'ACT3638-15 |  | 'ACT3638-20 |  | 'ACT3638-30 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $f_{\text {clock }}$ | Clock frequency, CLKA or CLKB |  | 66.7 |  | 50 |  | 33.4 | MHz |
| $\mathrm{t}_{\mathrm{a}}$ | Access time, CLKA to A0-A31 and CLKB $\dagger$ to B0-B31 | 3 | 11 | 3 | 13 | 3 | 15 | ns |
| $t_{\text {pd }}(\mathrm{C}-1 \mathrm{R})$ | Propagation delay time, CLKA $\uparrow$ to IRA and CLKB $\uparrow$ to IRB | 1 | 8 | 1 | 10 | 1 | 12 | ns |
| $t_{p d}(C-O R)$ | Propagation delay time, CLKA to ORA and CLKB $\dagger$ to ORB | 1 | 8 | 1 | 10 | 1 | 12 | ns |
| $t_{\text {pd }}(\mathrm{C}-\mathrm{R})$ | Propagation delay time, CLKA $\dagger$ to $\overline{\text { RDYA }}$ and CLKB to $\overline{\text { RDYB }}$ | 1 | 8 | 1 | 10 | 1 | 12 | ns |
| $t_{\text {pd }}(W-\mathrm{F})$ |  | 1 | 8 | 1 | 10 | 1 | 12 | ns |
| $t_{\text {pd }}(\mathrm{C}-\mathrm{AE})$ | Propagation delay time, CLKA to $\overline{A E A}$ and CLKB $\dagger$ to $\overline{A E B}$ | 1 | 8 | 1 | 10 | 1 | 12 | ns |
| $t_{\text {pd }}(\mathrm{C}-\mathrm{AF})$ | Propagation delay time, CLKA to $\overline{A F A}$ and CLKB $\uparrow$ to $\overline{A F B}$ | 1 | 8 | 1 | 10 | 1 | 12 | ns |
| tpd(C-MF) | Propagation delay time, CLKA to $\overline{\mathrm{MBF1}}$ low or $\overline{\mathrm{MBF} 2}$ high and CLKB t to $\overline{\text { MBF2 }}$ low or MBF1 high | 0 | 8 | 0 | 10 | 0 | 12 | ns |
| ${ }^{\text {tpd (C-MR) }}$ | Propagation delay time, CLKA $\dagger$ to $\mathrm{BO}-\mathrm{B3} 1 \dagger$ and CLKB $\uparrow$ to A0-A $31{ }^{\ddagger}$ | 3 | 13.5 | 3 | 15 | 3 | 17 | ns |
| ${ }^{\text {tpd }}$ (M-DV | Propagation delay time, MBA to AO-A31 valid and MBB to B0-B31 valid | 3 | 13 | 3 | 15 | 3 | 17 | ns |
| tpd(R-F) | Propagation delay time, $\overline{\mathrm{R} S T 1} \overline{1}$ low to $\overline{\mathrm{AEB}}$ low, $\overline{\mathrm{A} F \bar{A}}$ high, and $\overline{M B F 1}$ high, and $\overline{\text { RST2 }}$ low to $\overline{A E A}$ low, $\overline{A F B}$ high, and $\overline{M B F 2}$ high | 1 | 15 | 1 | 20 | 1 | 30 | ns |
| $t_{\text {en }}$ | Enable time, $\overline{C S A}$ and $W / \bar{R} A$ low to $A 0-A 31$ active and $\overline{\text { CSB }}$ low and $\bar{W} / R B$ high to $B 0-B 31$ active | 2 | 12 | 2 | 13 | 2 | 14 | ns |
| $\mathrm{t}_{\text {dis }}$ | Disable time, CSA or W/त्RA high to A0-A31 at high impedance and $\overline{\mathrm{CSB}}$ high or $\overline{\mathrm{W}} / \mathrm{RB}$ low to $\mathrm{BO}-\mathrm{B} 31$ at high impedance | 1 | 13 | 1 | 14 | 1 | 15 | ns |

$t$ Writing data to the mail1 register when the B0-B31 outputs are active and MBB is high.
$\ddagger$ Writing data to the mail2 register when the AO-A31 outputs are active and MBA is high.

## TYPICAL CHARACTERISTICS

SUPPLY CURRENT
vs


Figure 23

## calculating power dissipation

The ICC(f) current for the graph in Figure 23 was taken while simultaneously reading and writing a FIFO on the SN74ACT3638 with CLKA and CLKB set to $\mathrm{f}_{\text {clock. }}$. All data inputs and data outputs change state during each clock cycle to consume the highest supply current. Data outputs were disconnected to normalize the graph to a zero-capacitance load. Once the capacitive load per data-output channel and the number of SN74ACT3638 inputs driven by TTL high levels are known, the power dissipation can be calculated with the equation below. With $\mathrm{ICC}_{(f)}$ taken from Figure 23, the maximum power dissipation $\left(\mathrm{P}_{\mathrm{T}}\right)$ of the SN74ACT3638 can be calculated by:

$$
P_{T}=V_{C C} \times\left[l_{C C(f)}+(N \times \Delta I C C \times d c)\right]+\sum\left(C_{L} \times V_{C C}{ }^{2} \times f_{0}\right)
$$

where:
$N=$ number of inputs driven by TTL levels
${ }^{\Delta} I_{C C}=$ increase in power supply current for each input at a TTL high level
dc = duty cycle of inputs at a TTL high level of 3.4 V
$C_{L}=$ output capacitive load
$\mathrm{f}_{0}=$ switching frequency of an output
When no reads or writes are occurring on the SN74ACT3638, the power dissipated by a single clock (CLKA or CLKB) input running at frequency $f_{\text {clock }}$ is calculated by:

$$
\mathrm{P}_{\mathrm{T}}=\mathrm{V}_{\mathrm{CC}} \times \mathrm{f}_{\text {clock }} \times 0.184 \mathrm{~mA} / \mathrm{MHz}
$$

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT


NOTE A: Includes probe and jig capacitance
Figure 24. Load Circuit and Voltage Waveforms

- Free-Running CLKA and CLKB Can Be Asynchronous or Coincident
- Two Independent $512 \times 36$ Clocked FIFOs Buffering Data in Opposite Directions
- Mallbox Bypass Register for Each FIFO
- Programmable Almost-Full and Almost-Empty Flags
- Microprocessor Interface Control Logic
- IRA, ORA, $\overline{A E A}$, and $\overline{\text { AFA }}$ Flags Synchronized by CLKA
- IRB, ORB, $\overline{\mathrm{A} E B}$, and $\overline{\mathrm{AFB}}$ Flags Synchronized by CLKB
- Low-Power 0.8-Micron Advanced CMOS Technology
- Supports Clock Frequencies up to 67 MHz
- Fast Access Times of 11 ns
- Pin-to-Pin Compatible With the SN74ACT3622 and SN74ACT3642
- Avallable in Space-Saving 120-Pin Thin Quad Flat Package (PCB) or 132-Pin Plastic Quad Flat Package (PQ)

PCB PACKAGE
(TOP VIEW)


```
PQ PACKAGEt
    (TOP VEW)
```



NC - No internal connection
t Uses Yamaichi socket IC51-1324-828

## description

The SN74ACT3632 is a high-speed, low-power CMOS bidirectional clocked FIFO memory. It supports clock frequencies up to 67 MHz and has read access times as fast as 11 ns . Two independent $512 \times 36$ dual-port SRAM FIFOs on board the chip buffer data in opposite directions. Each FIFO has flags to indicate empty and full conditions and two programmable flags (almost full and almost empty) to indicate when a selected number of words are stored in memory. Communication between each port can bypass the FIFOs via two 36-bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. Two or more devices can be used in parallel to create wider data paths.
The SN74ACT3632 is a clocked FIFO, which means each port employs a synchronous interface. All data transfers through a port are gated to the low-to-high transition of a port clock by enable signals. The clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses with synchronous control.
The input-ready (IRA, IRB) flag and almost-full ( $\overline{\mathrm{AFA}}, \overline{\mathrm{AFB}}$ ) flag of a FIFO are two-stage synchronized to the port clock that writes data to its array. The output-ready (ORA, ORB) flag and almost-empty ( $\overline{\mathrm{AEA}}, \overline{\mathrm{AEB}}$ ) flag of a FIFO are two-stage synchronized to the port clock that reads data from its array. Offset values for the almost-full and almost-empty flags of both FIFOs can be programmed from port A.
The SN74ACT3632 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.
functional block diagram


# SN74ACT3632 $512 \times 36 \times 2$ CLOCKED FIRST-IN, FIRST-OUT MEMORY 

SCAS224A- JUNE 1992-REVISED AUGUST 1993

## Terminal Functions

| TERMINAL NAME | 1/0 | DESCRIPTION |
| :---: | :---: | :---: |
| A0-A35 | 1/0 | Port-A data. The 36-bit bidirectional data port for side A. |
| $\overline{\mathrm{AEA}}$ | $\begin{gathered} 0 \\ \text { (port A) } \end{gathered}$ | Port-A almost-empty flag. Programmable almost-empty flag synchronized to CLKA. $\overline{A E A}$ is low when the number of words in FIFO 2 is less than or equal to the value in the almost-empty A offset register, X 2 . |
| $\overline{\text { AEB }}$ | $\begin{gathered} 0 \\ \text { (port B) } \end{gathered}$ | Port-B almost-empty flag. Programmable almost-empty flag synchronized to CLKB. $\bar{A} E \bar{B}$ is low when the number of words in FIFO1 is less than or equal to the value in the almost-empty B offset register, X1. |
| $\overline{\text { AFA }}$ | $\begin{gathered} 0 \\ \text { (port A) } \end{gathered}$ | Port-A almost-full flag. Programmable almost-full flag synchronized to CLKA. $\overline{\text { AFA }}$ is low when the number of empty locations in FIFO1 is less than or equal to the value in the almost-full A offset register, Y1. |
| $\overline{\mathrm{AFB}}$ | $\begin{gathered} 0 \\ \text { (port B) } \end{gathered}$ | Port-B almost-full flag. Programmable almost-full flag synchronized to $C L K B$. $\overline{A F B}$ is low when the number of empty locations in FIFO2 is less than or equal to the value in the almost-full B offset register, Y 2 . |
| B0-B35 | 1/0 | Port-8 data. The 36-bit bidirectional data port for side B. |
| CLKA | 1 | Port-A clock. CLKA is a continuous clock that synchronizes all data transfers through port A and can be asynchronous or coincident to CLKB. IRA, ORA, $\overline{\text { AFA }}$, and $\overline{A E A}$ are all synchronized to the low-to-high transition of CLKA. |
| CLKB | 1 | Port-B clock. CLKB is a continuous clock that synchronizes all data transfers through port $B$ and can be asynchronous or coincident to CLKA. IRB, ORB, $\overline{\mathrm{AFB}}$, and $\overline{\mathrm{AEB}}$ are synchronized to the low-to-high transition of CLKB. |
| $\overline{\text { CSA }}$ | 1 | Port-A chip select. CSA must be low to enable a low-to-high transition of CLKA to read or write data on port A. The A0-A35 outputs are in the high-impedance state when CSA is high. |
| $\overline{\text { CSB }}$ | 1 | Port-B chip select. CSB must be low to enable a low-to-high transition of CLKB to read or write data on port B. The B0-B35 outputs are in the high-impedance state when CSB is high. |
| ENA | 1 | Port-A enable. ENA must be high to enable a low-to-high transition of CLKA to read or write data on port A. |
| ENB | 1 | Port-B enable. ENB must be high to enable a low-to-high transition of CLKB to read or write data on port B. |
| FS1, FSO | 1 | Flag offset selects. The low-to-high transition of a FIFO reset input latches the values of FS0 and FS1. If either FS0 or FS1 is high when a reset input goes high, one of three preset values is selected as the offset for the FIFO almost-full and almost-empty flags. If both FIFOs are reset simultaneously and both FS0 and FS1 are low when $\overline{\text { RST1 }}$ and $\overline{\text { RST2 }}$ go high, the first four writes to FIFO1 program the almost-full and almost-empty offsets for both FIFOs. |
| IRA | $\underset{\text { (port A) }}{0}$ | Input-ready flag. IRA is synchronized to the low-to-high transition of CLKA. When IRA is Iow, FIFO1 is full and writes to its array are disabled. IRA is set low when FIFO1 is reset and is set high on the second low-to-high transition of CLKA after reset. |
| IRB | $\underset{\text { (port B) }}{\mathrm{O}}$ | Input-ready flag. IRB is synchronized to the low-to-high transition of CLKB. When IRB is low, FIFO2 is full and writes to its array are disabled. IRB is set low when FIFO2 is reset and is set high on the second low-to-high transition of CLKB after reset. |
| MBA | 1 | Port-A mailbox select. A high level on MBA chooses a mailbox register for a port-A read or write operation. When the AO-A35 outputs are active, a high level on MBA selects data from the mail2 register for output and a low level selects FIFO2 output-register data for output. |
| MBB | 1 | Port-B mailbox select. A high level on MBB chooses a mailbox register for a port-B read or write operation. When the BO-B35 outputs are active, a high level on MBB selects data from the mail1 register for output and a low level selects FIFO1 output-register data for output. |
| $\overline{\text { MBF1 }}$ | 0 | Mail1 register flag. $\overline{M B F 1}$ is set low by the low-to-high transition of CLKA that writes data to the mail1 register. Writes to the mail1 register are inhibited while $\overline{\text { MBF1 }}$ is low. $\overline{\text { MBF1 }}$ is set high by a low-to-high transition of CL.KB when a port-B read is selected and MBB is high. MBF1 is set high when FIFO1 is reset. |
| $\overline{\text { MBF2 }}$ | 0 | Mail2 register flag. $\overline{M B F 2}$ is set low by the low-to-high transition of CLKB that writes data to the mail2 register. Writes to the mail2 register are inhibited while $\overline{\text { MBF2 }}$ is low. MBF2 is set high by a low-to-high transition of CLKA when a port-A read is selected and MBA is high. $\overline{\text { MBF2 }}$ is also set high when FIFO2 is reset. |
| ORA | $\underset{\text { (port } A \text { ) }}{0}$ | Output-ready flag. ORA is synchronized to the low-to-high transition of CLKA. When ORA is low, FIFO2 is empty and reads from its memory are disabled. Ready data is present on the output register of FIFO2 when ORA is high. ORA is forced low when FIFO2 is reset and goes high on the third low-to-high transition of CLKA after a word is loaded to empty memory. |

Terminal Functions (Continued)

| TERMINAL NAME | 1/0 | DESCRIPTION |
| :---: | :---: | :---: |
| ORB | $\stackrel{0}{\text { (port } B \text { ) }}$ | Output-ready flag. ORB is synchronized to the low-to-high transition of CLKB. When ORB is low, FIFO1 is empty and reads from its memory are disabled. Ready data is present on the output register of FIFO1 when ORB is high. ORB is forced low when FIFO1 is reset and goes high on the third low-to-high transition of CLKB after a word is loaded to empty memory. |
| $\overline{\text { RST1 }}$ | 1 | FIFO1 reset. To reset FIFO1, four low-to-high transitions of CLKA and four low-to-high transitions of CLKB must occur while $\overline{\mathrm{RST}} 1$ is low. The low-to-high transition of $\overline{\mathrm{RST1}}$ latches the status of FSO and FS1 for $\overline{\mathrm{AFA}}$ and $\overline{\mathrm{AEB}}$ offset selection. FIFO1 must be reset upon power up before data is written to its RAM. |
| $\overline{\mathrm{RST}}$ | 1 | FIFO2 reset. To reset FIFO2, four low-to-high transitions of CLKA and four low-to-high transitions of CLKB must occur while $\overline{\mathrm{RST}} 2$ is low. The low-to-high transition of $\overline{\operatorname{RST} 2}$ latches the status of FSO and FS1 for $\overline{A F B}$ and $\overline{A E A}$ offset selection. FIFO2 must be reset upon power up before data is written to its RAM. |
| W/RA | 1 | Port-A write/read select. A high on W/作A selects a write operation and a low selects a read operation on port A for a low-to-high transition of CLKA. The AO-A35 outputs are in the high-impedance state when W/RA is high. |
| W/RB | 1 | Port-B write/read select. A low on $\bar{W} / R B$ selects a write operation and a high selects a read operation on port B for a low-to-high transition of CLKB. The B0-B35 outputs are in the high-impedance state when $\bar{W} /$ RB is low. |

## detailed description

## reset

The FIFO memories of the SN74ACT3632 are reset separately by taking their reset ( $\overline{\text { RST1 }}, \overline{\text { RST2 }}$ ) inputs low for at least four port-A clock (CLKA) and four port-B clock (CLKB) low-to-high transitions. The reset inputs can switch asynchronously to the clocks. A FIFO reset initializes the internal read and write pointers and forces the input-ready flag (IRA, IRB) low, the output-ready flag (ORA, ORB) low, the almost-empty flag ( $\overline{\mathrm{AEA}}, \overline{\mathrm{AEB}}$ ) low, and the almost-full flag ( $\overline{\mathrm{AFA}}, \overline{\mathrm{AFB}}$ ) high. Resetting a FIFO also forces the mailbox flag ( $\overline{\mathrm{MBF1}}, \overline{\mathrm{MBF2}}$ ) of the parallel mailbox register high. After a FIFO is reset, its input-ready flag is set high after two clock cycles to begin normal operation. A FIFO must be reset after power up before data is written to its memory.
A low-to-high transition on a FIFO reset ( $\overline{\mathrm{RST1}}, \overline{\mathrm{RST2}}$ ) input latches the value of the flag-select (FSO, FS1) inputs for choosing the almost-full and almost-empty offset programming method (see almost-empty and almost-full flag offset programming).

## almost-empty flag and almost-full flag offset programming

Four registers in the SN74ACT3632 are used to hold the offset values for the almost-empty and almost-full flags. The port-B almost-empty flag ( $\overline{\mathrm{AEB}}$ ) offset register is labeled X1 and the port-A almost-empty flag ( $\overline{\mathrm{AEA}})$ offset register is labeled X 2 . The port-A almost-full flag ( $\overline{\mathrm{AFA}})$ offset register is labeled Y 1 and the port-B almost-full flag ( $\overline{\mathrm{AFB}}$ ) offset register is labeled Y2. The index of each register name corresponds to its FIFO number. The offset registers can be loaded with preset values during the reset of a FIFO or they can be programmed from port A (see Table 1).

Table 1. Flag Programming

| FS1 | FSO | $\overline{\text { RST1 }}$ | RST2 | X1 AND Y1 REGISTERS $\dagger$ | X2 AND Y2 REGISTERS $\ddagger$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| H | H | $\uparrow$ | X | 64 | X |
| H | H | X | $\uparrow$ | X | 64 |
| H | L | $\uparrow$ | X | 16 | X |
| H | L | X | $\uparrow$ | X | 16 |
| L | H | $\uparrow$ | X | 8 | X |
| L | H | X | $\uparrow$ | X | 8 |
| L | L | $\uparrow$ | $\uparrow$ | Programmed from port A | Programmed from port A |

$\dagger \mathrm{X} 1$ register holds the offset for $\overline{\text { AEE }} ; \mathrm{Y} 1$ register hoids the offset for $\overline{\text { AFA }}$.
$\ddagger \mathrm{X} 2$ register holds the offset for $\overline{\mathrm{AEA}} ; \mathrm{Y} 2$ register holds the offset for $\overline{\mathrm{AFB}}$.

## almost-empty flag and almost-full flag offset programming (continued)

To load the almost-empty flag and almost-full flag offset registers of a FIFO with one of the three preset values listed in Table 1, at least one of the flag-select inputs must be high during the low-to-high transition of its reset input. For example, to load the preset value of 64 into X1 and Y1, FSO and FS1 must be high when FIFO1 reset (RST1) returns high. Flag-offset registers associated with FIFO2 are loaded with one of the preset values in the same way with FIFO2 reset (RST2). When using one of the preset values for the flag offsets, the FIFOs can be reset simultaneously or at different times.
To program the $\mathrm{X} 1, \mathrm{X} 2, \mathrm{Y} 1$, and Y 2 registers from port A , both FIFOs should be reset simultaneously with FSO and FS1 low during the low-to-high transition of the reset inputs. After this reset is complete, the first four writes to FIFO1 do not store data in RAM but load the offset registers in the order Y1, X1, Y2, X2. Each offset register uses port-A (A8-A0) inputs, with A8 as the most significant bit. Each register value can be programmed from 1 to 508 . After all the offset registers are programmed from port A, the port-B input-ready flag (IRB) is set high and both FIFOs begin normal operation.

## FIFO write/read operation

The state of the port-A data (AO-A35) outputs is controlled by the port-A chip select ( $\overline{\mathrm{CSA}}$ ) and the port-A write/read select ( $W / \bar{R} A$ ). The A0-A35 outputs are in the high-impedance state when either CSA or $W / \bar{R} A$ is high. The AO-A35 outputs are active when both $\overline{\mathrm{CSA}}$ and $\mathrm{W} / \overline{\mathrm{R}} \mathrm{A}$ are low.
Data is loaded into FIFO1 from the AO-A35 inputs on a low-to-high transition of CLKA when CSA is low, W/R̄A is high, ENA is high, MBA is low, and IRA is high. Data is read from FIFO2 to the AO-A35 outputs by a low-to-high transition of CLKA when CSA is low, W/R̄A is low, ENA is high, MBA is low, and ORA is high (see Table 2). FIFO reads and writes on port A are independent of any concurrent port-B operation.

Table 2. Port-A Enable Function Table

| $\overline{\text { CSA }}$ | W/निA | ENA | MBA | CLKA | A0-A35 OUTPUTS | PORT FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | X | In high-impedance state | None |
| L | H | L | X | X | In high-impedance state | None |
| L | H | H | L | $\uparrow$ | In high-impedance state | FIFO1 write |
| L | H | H | H | $\uparrow$ | In high-impedance state | Mail1 write |
| L | L | L | L | X | Active, FIFO2 output register | None |
| L | L | H | L | $\uparrow$ | Active, FIFO2 output register | FIFO2 read |
| L | L | L | H | X | Active, mail2 register | None |
| L | L | H | H | $\uparrow$ | Active, mail2 register | Mail2 read (set $\overline{\text { MBF2 } h i g h) ~}$ |

The port-B control signals are identical to those of port A with the exception that the port-B write/read select ( $\bar{W} / R B$ ) is the inverse of the port-A write/read select (W/ $/ \mathrm{R} A$ ). The state of the port-B data ( $B 0-B 35$ ) outputs is controlled by the port-B chip select ( $\overline{\mathrm{CSB}}$ ) and the port- B write/read select ( $\overline{\mathrm{W}} / \mathrm{RB}$ ). The BO-B35 outputs are in the high-impedance state when either $\overline{C S B}$ is high or $\bar{W} / R B$ is low. The BO-B35 outputs are active when $\overline{C S B}$ is low and $\bar{W} / R B$ is high.
Data is loaded into FIFO2 from the BO-B35 inputs on a low-to-high transition of CLKB when $\overline{\mathrm{CSB}}$ is low, $\overline{\mathrm{W}} / \mathrm{RB}$ is low, ENB is high, MBB is low, and IRB is high. Data is read from FIFO1 to the B0-B35 outputs by a low-to-high transition of CLKB when $\overline{C S B}$ is low, $\bar{W} / R B$ is high, ENB is high, MBB is low, and ORB is high (see Table 3). FIFO reads and writes on port B are independent of any concurrent port-A operation.

## FIFO write/read operation (continued)

Table 3. Port-B Enable Function Table

| CSB | $\overline{\text { W } / R B ~}$ | ENB | MBB | CLKB | B0-B35 OUTPUTS | PORT FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | X | In high-impedance state | None |
| L | L | L | X | X | In high-impedance state | None |
| L | L | H | L | $\uparrow$ | In high-impedance state | FIFO2 write |
| L | L | H | H | $\uparrow$ | In high-impedance state | Mail2 write |
| L | H | L | L | X | Active, FIFO1 output register | None |
| L | H | H | L | $\uparrow$ | Active, FIFO1 output register | FIFO1 read |
| L | H | L | H | X | Active, mail1 register | None |
| L | H | H | H | $\uparrow$ | Active, mail1 register | Mail1 read (set MBF1 high) |

The setup and hold time constraints to the port clocks for the port chip selects and write/read selects are only for enabling write and read operations and are not related to high-impedance control of the data outputs. If a port enable is low during a clock cycle, the port's chip select and write/read select may change states during the setup and hold time window of the cycle.
When a FIFO output-ready flag is low, the next data word is sent to the FIFO output register automatically by the low-to-high transition of the port clock that sets the output-ready flag high. When the output-ready flag is high, an available data word is clocked to the FIFO output register only when a FIFO read is selected by the port's chip select, write/read select, enable, and mailbox select.

## synchronized FIFO flags

Each FIFO is synchronized to its port clock through at least two flip-flop stages. This is done to improve flag-signal reliability by reducing the probability of metastable events when CLKA and CLKB operate asynchronously to one another (see the application report Metastability Performance of Clocked FIFOs in the 1994 High-Performance FIFO Memories Data Book, literature \#SCADOO3B). ORA, $\overline{A E A}$, IRA, and $\overline{A F A}$ are synchronized to CLKA. ORB, $\overline{\mathrm{AEB}}$, IRB, and $\overline{\mathrm{AFB}}$ are synchronized to CLKB. Tables 4 and 5 show the relationship of each port flag to FIFO1 and FIFO2.

Table 4. FIFO1 Flag Operation

| NUMBER OF WORDS <br> IN FIFO1t $\ddagger$ | SYNCHRONIZED <br> TO CLKB |  | SYNCHRONIZED <br> TO CLKA |  |
| :---: | :---: | :---: | :---: | :---: |
|  | ORB | $\overline{\text { AEB }}$ | $\overline{\text { AFA }}$ | IRA |
| 0 | L | L | H | H |
| 1 to X1 | H | L | H | H |
| $(\mathrm{X} 1+1)$ to $[512-(\mathrm{Y} 1+1)]$ | H | H | H | H |
| $(512-\mathrm{Y} 1)$ to 511 | H | H | L | H |
| 512 | H | H | L | L |

${ }^{\dagger} \mathrm{X} 1$ is the almost-empty offset for FIFO1 used by $\overline{\mathrm{AEB}}$. Y 1 is the almost-full offset for FIFO1 used by $\overline{\text { AFA }}$. Both X 1 and Y 1 are selected during a reset of FIFO1 or programmed from port A.
$\ddagger$ When a word loaded to an empty FIFO is shifted to the output register, its previous FIFO memory location is free.
synchronized FIFO flags (continued)
Table 5. FIFO2 Flag Operation

| NUMBER OF WORDS <br> IN FIFO2† $\ddagger$ | SYNCHRONIZED <br> TO CLKA |  | SYNCHRONIZED <br> TO CLKB |  |
| :---: | :---: | :---: | :---: | :---: |
|  | ORA | $\overline{\text { AEA }}$ | $\overline{\text { AFB }}$ | IRB |
| $\mathbf{0}$ | L | L | H | H |
| 1 to X2 | H | L | H | H |
| $(\mathrm{X} 2+1)$ to $[512-(\mathrm{Y} 2+1)]$ | H | H | H | H |
| $(512-\mathrm{Y} 2)$ to 511 | H | H | L | H |
| 512 | H | H | L | L |

$\dagger \mathrm{X} 2$ is the almost-empty offset for FIFO2 used by $\overline{\text { AEA. }}$. Y2 is the almost-full offset for FIFO2 used by $\overline{\mathrm{AFB}}$. Both X 2 and Y 2 are selected during a reset of FIFO2 or programmed from port A.
$\ddagger$ When a word loaded to an empty FIFO is shifted to the output register, its previous FIFO memory location is free.

## output-ready flags (ORA, ORB)

The output-ready flag of a FIFO is synchronized to the port clock that reads data from its array. When the output-ready flag is high, new data is present in the FIFO output register. When the output-ready flag is low, the previous data word is present in the FIFO output register and attempted FIFO reads are ignored.
A FIFO read pointer is incremented each time a new word is clocked to its output register. The state machine that controls an output-ready flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is empty, empty+1, or empty+2. From the time a word is written to a FIFO, it can be shifted to the FIFO output register in a minimum of three cycles of the output-ready flag synchronizing clock; therefore, an output-ready flag is low if a word in memory is the next data to be sent to the FIFO output register and three cycles of the port clock that reads data from the FIFO have not elapsed since the time the word was written. The output-ready flag of the FIFO remains low until the third low-to-high transition of the synchronizing clock occurs, simultaneously forcing the output-ready flag high and shifting the word to the FIFO output register.
A low-to-high transition on an output-ready flag synchronizing clock begins the first synchronization cycle of a write if the clock transition occurs at time $t_{\text {sk } 1}$ or greater after the write. Otherwise, the subsequent clock cycle can be the first synchronization cycle (see Figures 7 and 8).

## input-ready flags (IRA, IRB)

The input-ready flag of a FIFO is synchronized to the port clock that writes data to its array. When the input-ready flag is high, a memory location is free in the SRAM to receive new data. No memory locations are free when the input-ready flag is low and attempted writes to the FIFO are ignored.
Each time a word is written to a FIFO, its write pointer is incremented. The state machine that controls an input-ready flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is full, full-1, or full-2. From the time a word is read from a FIFO, its previous memory location is ready to be written in a minimum of two cycles of the input-ready flag synchronizing clock; therefore, an input-ready flag is low if less than two cycles of the input-ready flag synchronizing clock have elapsed since the next memory write location has been read. The second low-to-high transition on the input-ready flag synchronizing clock after the read sets the input-ready flag high.

A low-to-high transition on an input-ready flag synchronizing clock begins the first synchronization cycle of a read if the clock transition occurs at time $t_{\text {sk1 }}$ or greater after the read. Otherwise, the subsequent clock cycle can be the first synchronization cycle (see Figures 9 and 10).

## almost-empty flags ( $\overline{A E A}, \overline{A E B}$ )

The almost-empty flag of a FIFO is synchronized to the port clock that reads data from its array. The state machine that controls an almost-empty flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is almost empty, almost empty +1 , or almost empty +2 . The almost-empty state is defined by the contents of register X 1 for $\overline{\mathrm{AEB}}$ and register X for $\overline{\mathrm{AEA}}$. These registers are loaded with preset values during a FIFO reset or programmed from port A (see almost-empty flag and almost-full flag offset programming). An almost-empty flag is low when its FIFO contains X or less words and is high when its FIFO contains $(X+1)$ or more words. A data word present in the FIFO output register has been read from memory.

Two low-to-high transitions of the almost-empty flag synchronizing clock are required after a FIFO write for its almost-empty flag to reflect the new level of fill. Therefore, the almost-empty flag of a FIFO containing ( $X+1$ ) or more words remains low if two cycles of its synchronizing clock have not elapsed since the write that filled the memory to the $(X+1)$ level. An almost-empty flag is set high by the second low-to-high transition of its synchronizing clock after the FIFO write that fills memory to the $(X+1)$ level. A low-to-high transition of an almost-empty flag synchronizing clock begins the first synchronization cycle if it occurs at time $\mathrm{t}_{\text {sk2 }}$ or greater after the write that fills the FIFO to ( $\mathrm{X}+1$ ) words. Otherwise, the subsequent synchronizing clock cycle can be the first synchronization cycle (see Figures 11 and 12).

## almost-full flags $(\overline{A F A}, \overline{A F B})$

The almost-full flag of a FIFO is synchronized to the port clock that writes data to its array. The state machine that controls an almost-full flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is almost full, almost full-1, or almost full-2. The almost-full state is defined by the contents of register Y 1 for $\overline{\mathrm{AFA}}$ and register Y 2 for $\overline{\mathrm{AFB}}$. These registers are loaded with preset values during a FIFO reset or programmed from port A (see almost-empty flag and almost-full flag offset programming). An almost-full flag is low when its FIFO contains ( $512-\mathrm{Y}$ ) or more words and is high when its FIFO contains $[512-(\mathrm{Y}+1)]$ or less words. A data word is present in the FIFO output register has been read from memory.

Two low-to-high transitions of the almost-full flag synchronizing clock are required after a FIFO read for its almost-full flag to reflect the new level of fill. Therefore, the almost-full flag of a FIFO containing [512-( $Y+1$ )] or less words remains low if two cycles of its synchronizing clock have not elapsed since the read that reduced the number of words in memory to [ $512-(Y+1)]$. An almost-full flag is set high by the second low-to-high transition of its synchronizing clock after the FIFO read that reduces the number of words in memory to [512-( $(+1)$ ]. Alow-to-high transition of an almost-full flag synchronizing clock begins the first synchronization cycle if it occurs at time $t_{\text {sk2 }}$ or greater after the read that reduces the number of words in memory to [512-( $\gamma+1$ )]. Otherwise, the subsequent synchronizing clock cycle can be the first synchronization cycle (see Figures 13 and 14).

## mallbox registers

Each FIFO has a 36 -bit bypass register to pass command and control information between port $A$ and port $B$ without putting it in queue. The mailbox-select (MBA, MBB) inputs choose between a mail register and a FIFO for a port data transfer operation. A low-to-high transition on CLKA writes AO-A35 data to the mail1 register when a port-A write is selected by $\overline{C S A}, W / \bar{R} A$, and ENA and with MBA high. A low-to-high transition on CLKB writes $\mathrm{BO}-\mathrm{B} 35$ data to the mail2 register when a port-B write is selected by CSB, $\bar{W} /$ RB, and ENB and with MBB high. Writing data to a mail register sets its corresponding flag (MBF1 or MBF2) low. Attempted writes to a mail register are ignored while the mail flag is low.
When data outputs of a port are active, the data on the bus comes from the FIFO output register when the port mailbox select input is low and from the mail register when the port-mailbox select input is high. The mail1 register flag ( $\overline{\mathrm{MBF1}}$ ) is set high by a low-to-high transition on CLKB when a port-B read is selected by $\overline{\mathrm{CSB}}$, $\bar{W} / R B$, and ENB and with MBB high. The mail2 register flag (MBF2) is set high by a low-to-high transition on CLKA when a port-A read is selected by $\overline{C S A}, W / \bar{R} A$, and ENA and with MBA high. The data in a mail register remains intact after it is read and changes only when new data is written to the register.


Figure 1. FIFO1 Reset Loading X1 and Y1 With a Preset Value of Eight ${ }^{\dagger}$
$t_{\text {FIFO2 }}$ is reset in the same manner to load $X 2$ and $Y 2$ with a preset value.

$t_{t_{\text {sk }} 1}$ is the minimum time between the rising CLKA edge and a rising CLKB edge for IRB to transition high in the next cycle. If the time between
the rising edge of CLKA and rising edge of CLKB is less than $t_{\text {Sk }}$, then IRB may transition high one cycle later than shown.
NOTE A: $\overline{C S A}=L, W / R A=H, M B A=L$. It is not necessary to program offset register on consecutive clock cycles.
Figure 2. Programming the Almost-Full Flag and Almost-Empty Flag Offset Values After Reset


Figure 3. Port-A Write Cycle Timing for FIFO1

$\dagger$ Written to FIFO2
Figure 4. Port-B Write Cycle Timing for FIFO2

$\dagger$ Read from FIFO1
Figure 5. Port-B Read Cycle Timing for FIFO1

$\dagger^{\dagger}$ Read from FIFO2
Figure 6. Port-A Read Cycle Timing for FIFO2

$t_{\text {sk1 }}$ is the minimum time between a rising CLKA edge and a rising CLKB edge for ORB to transition high and to clock the next word to the FIFO1 output register in three CLKB cycles. If the time between the rising CLKA edge and rising CLKB edge is less than $\mathrm{t}_{\mathrm{sk}}$, then the transition of ORB high and load of the first word to the output register may occur one CLKB cycle later than shown.

Figure 7. ORB-Flag Timing and First Data Word Fallthrough When FIFO1 Is Empty

$\dagger{ }_{\text {sk } 1}$ is the minimum time between a rising CLKB edge and a rising CLKA edge for ORA to transition high and to clock the next word to the FIFO2 output register in three CLKA cycles. If the time between the rising CLKB edge and rising CLKA edge is less than $\mathrm{t}_{\text {sk }}$, then the transition of ORA high and load of the first word to the output register may occur one CLKA cycle later than shown.

Figure 8. ORA-Flag Timing and First-Data-Word Fallthrough When FIFO2 Is Empty

SCAS224A - JUNE 1992-REVISED AUGUST 1993

$\dagger_{\text {tsk } 1}$ is the minimum time between a rising CLKB edge and a rising CLKA edge for IRA to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than $\mathrm{t}_{\mathrm{sk}}$, then IRA may transition high one CLKA cycle later than shown.

Figure 9. IRA-Flag Timing and First Avallable Write When FIFO1 Is Full

$t_{\text {sk } 1}$ is the minimum time between a rising CLKA edge and a rising CLKB edge for IRB to transitionhigh in the next CLKB cycle．If the time between the rising CLKA edge and rising CLKB edge is less than $\mathrm{t}_{\text {ski }}$ ，then IRB may transition high one CLKB cycle later than shown．

Figure 10．IRB－Flag Timing and First Avallable Write When FIFO2 Is Full

${ }^{\dagger} t_{\text {sk2 }}$ is the minimum time between a rising CLKA edge and a rising CLKB edgefor $\overline{A E B}$ to transition high in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than $\mathrm{t}_{\text {sk2 }}$, then $\overline{\mathrm{AEB}}$ may transition high one CLKB cycle later than shown.
NOTE A: FIFO1 write ( $\overline{C S A}=L, W / \bar{R} A=H, M B A=L$ ), FIFO1 read $(\overline{C S B}=L, \bar{W} / R B=H, M B B=L)$. Data in the FIFO1 output register has been read from the FIFO.

Figure 11. Timing for $\overline{\mathrm{AEB}}$ When FIFO1 Is Almost Empty

$\dagger_{t_{\text {sk2 }}}$ is the minimum time between a rising CLKB edge and a rising CLKA edge for $\overline{A E A}$ to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than $t_{\text {sk2 }}$, then $\overline{A E A}$ may transition high one CLKA cycle later than shown.
NOTE A: FIFO2 write ( $\overline{\mathrm{CSB}}=\mathrm{L}, \overline{\mathrm{W}} / \mathrm{RB}=\mathrm{L}, \mathrm{MBB}=\mathrm{L}$ ), $\mathrm{FIFO2}$ read ( $\overline{\mathrm{CSA}}=\mathrm{L}, \mathrm{W} / \overline{\mathrm{R} A}=\mathrm{L}, \mathrm{MBA}=\mathrm{L}$ ). Data in the FIFO2 output register has been read from the FIFO.

Figure 12. Timing for $\overline{A E A}$ When FIFO2 Is Almost Empty

$\dagger_{t_{\text {sk }}}$ is the minimum time between a rising CLKA edge and a rising CLKB edge for $\overline{\text { AFA }}$ totransition high in the next CLKA cycle. If the time between the rising CLKA edge and rising CLKB edge is less than tsk2, then AFA may transition high one CLKBB cycle later than shown.
NOTE A: FIFO1 write ( $\overline{C S A}=L, W / \bar{R} A=H, M B A=L$ ), FIFO1 read ( $\overline{C S B}=L, \bar{W} / R B=H, M B B=L$ ). Data in the FIFO1 output register has been read from the FIFO.

Figure 13. Timing for $\overline{\text { AFA }}$ When FIFO1 Is Almost Full

$\dagger_{t_{\text {sk2 }}}$ is the minimum time between arising CLKB edge and a rising CLKA edge for $\overline{A F B}$ totransition high in the next CLKB cycle. If the time between the rising CLKB edge and rising CLKA edge is less than tsk2, then $\overline{A F B}$ may transition high one CLKA cycle later than shown.
NOTE A: FIFO 2 write ( $\overline{\mathrm{CSB}}=\mathrm{L}, \overline{\mathrm{W}} / \mathrm{RB}=\mathrm{L}, \mathrm{MBB}=\mathrm{L}$ ), $\mathrm{FIFO2}$ read ( $\overline{\mathrm{CSA}}=\mathrm{L}, \mathrm{W} / \overline{\mathrm{R} A}=\mathrm{L}, \mathrm{MBA}=\mathrm{L}$ ). Data in the FIFO2 output register has been read from the FIFO.

Figure 14. Timing for $\overline{\text { AFB }}$ When FIFO2 Is Almost Full
$512 \times 36 \times 2$ CLOCKED FIRST-IN, FIRST-OUT MEMORY


Figure 15. Timing for Mall1 Register and MBF1 Flag


Figure 16. Timing for Mail2 Register and MBF2 Flag

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

> Output clamp current, $I_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right.$ or $\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}$ ) ..................................................... 550 mA
> Continuous output current, $\mathrm{I}_{\mathrm{O}}\left(\mathrm{V}_{\mathrm{O}}=0\right.$ to $\left.\mathrm{V}_{\mathrm{C}}\right)$.................................................. $\pm 50 \mathrm{~mA}$
> Continuous current through VCC or GND ............................................................ $\pm 400 \mathrm{~mA}$

$$
\begin{aligned}
& \text { Storage temperature range ..................................................................... }-65^{\circ} \mathrm{C} \text { to } 150^{\circ} \mathrm{C}
\end{aligned}
$$

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: The input and output voltage ratings may be exceeded provided the input and output current ratings are observed.
recommended operating conditions

|  |  | MIN | MAX |
| :--- | :--- | ---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | UNipply voltage | 4.5 | 5.5 |
| $\mathrm{~V}_{\mathrm{IH}}$ | High-level input voltage | 2 | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Low-level input voltage | V |  |
| IOH | High-level output current | 0.8 | V |
| $\mathrm{IOL}^{\mathrm{OL}}$ | Low-level output current | -4 | mA |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating free-air temperature | 8 | mA |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{C}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ This is the supply current when each input is at one of the specified $T T L$ voltage levels rather than 0 V or $\mathrm{V}_{\mathrm{CC}}$.
timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Figures 1 through 16)

|  |  | 'ACT3632-15 |  | 'ACT3632-20 |  | 'ACT3632-30 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{f}_{\text {clock }}$ | Clock frequency, CLKA or CLKB |  | 66.7 |  | 50 |  | 33.4 | MHz |
| $\mathrm{t}_{\mathrm{c}}$ | Clock cycle time, CLKA or CLKB | 15 |  | 20 |  | 30 |  | ns |
| ${ }^{\text {t }}$ (CLKH) | Pulse duration, CLKA and CLKB high | 6 |  | 8 |  | 10 |  | ns |
| $\mathrm{t}_{\text {W }}$ (CLKL) | Pulse duration, CLKA and CLKB low | 6 |  | 8 |  | 10 |  | ns |
| $\mathrm{t}_{\text {su }}(\mathrm{D})$ | Setup time, A0-A35 before CLKA $\uparrow$ and B0-B35 before CLKB $\uparrow$ | 4 |  | 5 |  | 6 |  | ns |
| $\mathrm{t}_{\text {su }}(\mathrm{EN})$ | Setup time, $\overline{\mathrm{CSA}}, \mathrm{W} / \overline{\mathrm{R}} A, E N A$, and MBA before CLKA $\uparrow$; $\overline{\mathrm{CSB}}$, $\bar{W} / R B$, ENB, and MBB before CLKB $\dagger$ | 4.5 |  | 5 |  | 6 |  | ns |
| $\mathrm{t}_{\text {su }}$ (RS) | Setup time, $\overline{\text { RST1 }}$ or $\overline{\text { RST2 }}$ low before CLKA $\uparrow$ or CLKB $\uparrow$ § | 5 |  | 6 |  | 7 |  | ns |
| $\mathrm{t}_{\text {Su }}$ (FS) | Setup time, FSO and FS1 before $\overline{\mathrm{RST}} 11$ and $\overline{\mathrm{RST}} 2 \mathrm{high}$ | 7.5 |  | 8.5 |  | 9.5 |  | ns |
| th(D) | Hold time, A0-A35 after CLKA $\uparrow$ and B0-B35 after CLKB $\uparrow$ | 1 |  | 1 |  | 1 |  | ns |
| th(EN) | Hold time, $\overline{\mathrm{CSA}}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{A}, \mathrm{ENA}$, and MBA after CLKA $\uparrow$; $\overline{\mathrm{CSB}}, \overline{\mathrm{W}} / \mathrm{RB}$, ENB, and MBB after CLKB $\uparrow$ | 1 |  | 1 |  | 1 |  | ns |
| th(RS) | Hold time, $\overline{\mathrm{RST}} 1$ | 4 |  | 4 |  | 5 |  | ns |
| th(FS) | Hold time, FSO and FS1 after R̄ST1 and $\overline{\text { RST2 }}$ high | 2 |  | 3 |  | 3 |  | ns |
| $t_{\text {sk } 19}{ }^{\text {I }}$ | Skew time, between CLKA $\uparrow$ and CLKB $\uparrow$ for ORA, ORB, IRA, and IRB | 7.5 |  | 9 |  | 11 |  | ns |
| $\mathrm{t}_{\text {sk2 }}{ }^{\text {d }}$ | Skew time, between CLKA $\uparrow$ and CLKB $\uparrow$ for $\overline{A E A}, \overline{A E B}, \overline{A F A}$, and $\overline{\mathrm{AFB}}$ | 12 |  | 16 |  | 20 |  | ns |

§ Requirement to count the clock edge as one of at least four needed to reset a FIFO
T Skew time is not a timing constraint for proper device operation and is only included to illustrate the timing relationship between CLKA cycle and CLKB cycle.
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ (see Figures 1 through 16)

| PARAMETER |  | 'ACT3632-15 |  | 'ACT3632-20 |  | 'ACT3632-30 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{ta}_{\mathrm{a}}$ | Access time, CLKA to to A 35 and CLKB $\dagger$ to B0-B35 | 3 | 11 | 3 | 13 | 3 | 15 | ns |
| $t_{\text {pd }}(\mathrm{C}-\mathrm{IR})$ | Propagation delay time, CLKA $\uparrow$ to IRA and CLKB $\uparrow$ to IRB | 2 | 8 | 2 | 10 | 2 | 12 | ns |
| $t_{\text {pd }}(\mathrm{C}-\mathrm{OR})$ | Propagation delay time, CLKA $\dagger$ to ORA and CLKB $\uparrow$ to ORB | 1 | 8 | 1 | 10 | 1 | 12 | ns |
| $t_{\text {pd }}(\mathrm{C}-\mathrm{AE})$ | Propagation delay time, CLKA $\uparrow$ to $\overline{A E A}$ and CLKB $\uparrow$ to $\overline{A E B}$ | 1 | 8 | 1 | 10 | 1 | 12 | ns |
| tpd(C-AF) | Propagation delay time, CLKA $\uparrow$ to $\overline{A F A}$ and CLKB $\uparrow$ to $\overline{\mathrm{AFB}}$ | 1 | 8 | 1 | 10 | 1 | 12 | ns |
| ${ }^{\text {t }} \mathrm{pd}$ (C-MF) | Propagation delay time, CLKA to $\overline{M B F 1}$ low or $\overline{M B F 2}$ high and CLKB to to $\overline{M B F 2}$ low or $\overline{M B F 1}$ high | 0 | 8 | 0 | 10 | 0 | 12 | ns |
| tpd(C-MR) | Propagation delay time, CLKA $\uparrow$ to B0-B35 $\dagger$ and CLKB $\uparrow$ to A0-A35 $\ddagger$ | 3 | 13.5 | 3 | 15 | 3 | 17 | ns |
| ${ }^{t} \mathrm{pd}(\mathrm{M}-\mathrm{DV})$ | Propagation delay time, MBA to AO-A35 valid and MBB to B0-B35 valid | 3 | 11 | 3 | 13 | 3 | 15 | ns |
| $\mathrm{t}_{\mathrm{pd}}(\mathrm{R}-\mathrm{F})$ | Propagation delay time, $\overline{\operatorname{RST}} \overline{1}$ low to $\overline{A E B}$ low, $\overline{\mathrm{AFA}}$ high, and $\overline{\text { MBF1 }}$ high, and $\overline{\mathrm{RST} 2}$ low to $\overline{\mathrm{AEA}}$ low, $\overline{\mathrm{AFB}}$ high, and $\overline{\mathrm{MBF} 2}$ high | 1 | 15 | 1 | 20 | 1 | 30 | ns |
| ten | Enable time, $\overline{C S A}$ and W/RA low to AO-A35 active and CSB low and $\bar{W} / R B$ high to $\mathrm{BO}-\mathrm{B} 35$ active | 2 | 12 | 2 | 13 | 2 | 14 | ns |
| ${ }^{\text {d }}$ dis | Disable time, $\overline{C S A}$ or W/R̄A high to A0-A35 at high impedance and $\overline{\mathrm{CSB}}$ high or $\overline{\mathrm{W}} / \mathrm{RB}$ low to $\mathrm{BO}-\mathrm{B} 35$ at high impedance | 1 | 8 | 1 | 12 | 1 | 11 | ns |

$\dagger$ Writing data to the mail1 register when the B0-B35 outputs are active and MBB is high.
$\ddagger$ Writing data to the mail2 register when the AO-A35 outputs are active and MBA is high.

## TYPICAL CHARACTERISTICS



Flgure 17

## calculating power dissipation

The ICC(f) current for the graph in Figure 17 was taken while simultaneously reading and writing a FIFO on the SN74ACT3632 with CLKA and CLKB set to $f_{\text {clock. }}$. All data inputs and data outputs change state during each clock cycle to consume the highest supply current. Data outputs were disconnected to normalize the graph to a zero-capacitance load. Once the capacitive load per data-output channel and the number of SN74ACT3632 inputs driven by TTL high levels are known, the power dissipation can be calculated with the equation below.
With ICC(f) taken from Figure 17, the maximum power dissipation $\left(\mathrm{P}_{\mathrm{T}}\right)$ of the SN74ACT3632 can be calculated by:

$$
P_{T}=V_{C C} \times\left[l_{C C}(f)+(N \times \Delta l C c \times d c)\right]+\sum\left(C_{L} \times V_{C C}{ }^{2} \times f_{0}\right)
$$

where:
$\mathrm{N}=$ number of inputs driven by TTL levels
$\Delta l_{C C}=$ increase in power supply current for each input at a TTL high level
dc $=$ duty cycle of inputs at a TTL high level of 3.4 V
$C_{L}=$ output capacitive load
$f_{0}=$ switching frequency of an output
When no reads or writes are occurring on the SN74ACT3632, the power dissipated by a single clock (CLKA or CLKB) input running at frequency $f_{\text {clock }}$ is calculated by:

$$
\mathrm{P}_{\mathrm{T}}=\mathrm{V}_{\mathrm{CC}} \times \mathrm{f}_{\text {clock }} \times 0.184 \mathrm{~mA} / \mathrm{MHz}
$$

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT


NOTE A: Includes probe and jig capacitance
Figure 18. Load Circuit and Voltage Waveforms
－Free－Running CLKA and CLKB Can Be Asynchronous or Coincident
－Two Independent Clocked FIFOs Buffering Data In Opposite Directions
－Mailbox Bypass Register for Each FIFO
－Programmable Almost－Full and Almost－Empty Flags
－Microprocessor Interface Control Logic
－IRA，ORA，$\overline{A E A}$ ，and $\overline{\text { AFA }}$ Flags Synchronized by CLKA
－IRB，ORB，$\overline{\mathrm{AEB}}$ ，and $\overline{\mathrm{AFB}}$ Flags Synchronlzed by CLKB
－Low－Power 0．8－Micron Advanced CMOS Technology
－Supports Clock Frequencies up to 67 MHz
－Fast Access Times of 11 ns
－Pin－to－Pin Compatible With the SN74ACT3622 and SN74ACT3632
－Avallable in Space－Saving 120－Pin Thin Quad Flat Package（PCB）or 132－PIn Plastic Quad Flat Package（PQ）

PCB PACKAGE
（TOP VIEW）


```
PQ PACKAGE \(\dagger\)
(TOP VEW)
```



NC - No internal connection
$\dagger$ Uses Yamaichi socket IC51-1324-828

## description

The SN74ACT3642 is a high-speed, low-power CMOS bidirectional clocked FIFO memory. It supports clock frequencies up to 67 MHz with read access times as fast as 11 ns . The two independent $1024 \times 36$ dual-port SRAM FIFOs on board the chip buffer data in opposite directions. Each FIFO has flags to indicate empty and full conditions and two programmable flags (almost full and almost empty) to indicate when a selected number of words is stored in memory. Communication between each port can bypass the FIFO via two 36 -bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. Two or more devices can be used in parallel to create wider data paths.
The SN74ACT3642 is a clocked FIFO, which means each port employs a synchronous interface. All data transfers through a port are gated to the low-to-high transition of a port clock by enable signals. The clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses with synchronous control.
The input-ready (IRA, IRB) flag and almost-full ( $\overline{\mathrm{AFA}}, \overline{\mathrm{AFB}}$ ) flag of a FIFO are two-stage synchronized to the port clock that writes data to its array. The output-ready (ORA, ORB) flag and almost-empty ( $\overline{\mathrm{AEA}}, \overline{\mathrm{AEB}}$ ) flag of a FIFO are two-stage synchronized to the port clock that reads data from its array. Offset values for the almost-full and almost-empty flags of the FIFO can be programmed from port A.
The SN74ACT3642 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

## functional block diagram



## Terminal Functions

| TERMINAL NAME | 1/0 | DESCRIPTION |
| :---: | :---: | :---: |
| A0-A35 | 1/0 | Port-A data. The 36-bit bidirectional data port for side A. |
| $\overline{A E A}$ | $\begin{gathered} 0 \\ \text { (port A) } \end{gathered}$ | Port-A almost-empty flag. Programmable almost-empty flag synchronized to CLKA. $\overline{A E A}$ is low when the number of words in FIFO2 is less than or equal to the value in the almost-empty A offset register, X2. |
| $\overline{\text { AEB }}$ | $\begin{gathered} 0 \\ \text { (port B) } \end{gathered}$ | Port-B almost-empty flag. Programmable almost-empty flag synchronized to CLKB. $\overline{A E B}$ is low when the number of words in FIFO1 is less than or equal to the value in the almost-empty $B$ offset register, X1. |
| $\overline{\text { AFA }}$ | $\begin{gathered} 0 \\ \text { (port A) } \end{gathered}$ | Port-A almost-full flag. Programmable almost-full flag synchronized to CLKA. $\bar{A} F A$ is low when the number of empty locations in FIFO1 is less than or equal to the value in the almost-full A offset register, Y 1. |
| $\overline{\text { AFB }}$ | $\begin{gathered} \mathrm{O} \\ \text { (port B) } \end{gathered}$ | Port-B almost-full flag. Programmable almost-full flag synchronized to CLKB. $\overline{\mathrm{AFB}}$ is low when the number of empty locations in FIFO2 is less than or equal to the value in the almost-full B offset register, Y2. |
| B0-B35 | 1/0 | Port-B data. The 36-bit bidirectional data port for side B. |
| CLKA | 1 | Port-A clock. CLKA is a continuous clock that synchronizes all data transfers through port A and can be asynchronous or coincident to CLKB. IRA, ORA, $\overline{\mathrm{AFA}}$, and $\overline{\mathrm{AEA}}$ are all synchronized to the low-to-high transition of CLKA. |
| CLKB | 1 | Port-B clock. CLKB is a continuous clock that synchronizes all data transfers through port B and can be asynchronous or coincident to CLKA. IRB, ORB, $\overline{\mathrm{AFB}}$, and $\overline{\mathrm{AEB}}$ are synchronized to the low-to-high transition of CLKB. |
| $\overline{\text { CSA }}$ | 1 | Port-A chip select. $\overline{\text { CSA }}$ must be low to enable a low-to-high transition of CLKA to read or write data on port $A$. The A0-A35 outputs are in the high-impedance state when CSA is high. |
| $\overline{\text { CSB }}$ | 1 | Port-B chip select. $\overline{C S B}$ must be low to enable a low-to-high transition of CLKB to read or write data on port B . The B0-B35 outputs are in the high-impedance state when CSB is high. |
| ENA | 1 | Port-A enable. ENA must be high to enable a low-to-high transition of CLKA to read or write data on port A. |
| ENB | 1 | Port-B enable. ENB must be high to enable a low-to-high transition of CLKB to read or write data on port B. |
| FS1, FS0 | 1 | Flag offset selects. The low-to-high transition of a FIFO's reset input latches the values of FSO and FS1. If either FS0 or FS1 is high when a reset input goes high, one of three preset values is selected as the offset for the FIFO almost-full and almost-empty flags. If both FIFOs are reset simultaneously and both FS0 and FS1 are low when $\overline{\text { RST1 }}$ and $\overline{\text { RST2 }}$ go high, the first four writes to FIFO1 program the almost-full and almost-empty offsets for both FIFOs. |
| IRA | $\underset{\text { (port A) }}{0}$ | Input-ready flag. IRA is synchronized to the low-to-high transition of CLKA. When IRA is low, FIFO1 is full and writes to its array are disabled. IRA is set low when FIFO1 is reset and is set high on the second low-to-high transition of CLKA after reset. |
| IRB | $\underset{\text { (port B) }}{0}$ | Input-ready flag. IRB is synchronized to the low-to-high transition of CLKB. When IRB is low, FIFO2 is full and writes to its array are disabled. IRB is set low when FIFO2 is reset and is set high on the second low-to-high transition of CLKB after reset. |
| MBA | 1 | Port-A mailbox select. A high level on MBA chooses a mailbox register for a port-A read or write operation. When the A0-A35 outputs are active, a high level on MBA selects data from the mail2 register for output and a low level selects FIFO2 output-register data for output. |
| MBB | 1 | Port-B mailbox select. A high level on MBB chooses a mailbox register for a port-B read or write operation. When the B0-B35 outputs are active, a high level on MBB selects data from the mail1 register for output and a low level selects FIFO1 output-register data for output. |
| $\overline{\mathrm{MBF}} 1$ | 0 | Mail1 register flag. $\overline{\text { MBF1 }}$ is set low by the low-to-high transition of CLKA that writes data to the mail1 register. Writes to the mail1 register are inhibited while $\overline{\text { MBF1 }}$ is tow. $\overline{\text { MBF1 }}$ is set high by a low-to-high transition of CLKB when a port-B read is selected and MBB is high. MBF1 is set high when FIFO1 is reset. |
| $\overline{\text { MBF2 }}$ | 0 | Mail2 register flag. $\overline{M B F 2}$ is set low by the low-to-high transition of CLKB that writes data to the mail2 register. Writes to the mail2 register are inhibited while $\overline{M B F 2}$ is low. $\overline{M B F 2}$ is set high by a low-to-high transition of CLKA when a port-A read is selected and MBA is high. $\overline{\text { MBF2 }}$ is also set high when FIFO2 is reset. |
| ORA | $\underset{(\text { port } A)}{0}$ | Output-ready flag. ORA is synchronized to the low-to-high transition of CLKA. When ORA is low, FIFO2 is empty and reads from its memory are disabled. Ready data is present on the output register of FIFO2 when ORA is high. ORA is forced low when FIFO2 is reset and goes high on the third low-to-high transition of CLKA after a word is loaded to empty memory. |

Terminal Functions (Continued)

| TERMINAL NAME | 1/0 | DESCRIPTION |
| :---: | :---: | :---: |
| ORB | $\underset{\text { (port B) }}{\mathrm{O}}$ | Output-ready flag. ORB is synchronized to the low-to-high transition of CLKB. When ORB is low, FIFO1 is empty and reads from Its memory are disabled. Ready data is present on the output register of FIFO1 when ORB is high. ORB is forced low when FIFO1 is reset and goes high on the third low-to-high transition of CLKB after a word is loaded to empty memory. |
| $\overline{\text { RST1 }}$ | 1 | FIFO1 reset. To reset FIFO1, four low-to-high transitions of CLKA and four low-to-high transitions of CLKB must occur while $\overline{\operatorname{RST}} 1$ is low. The low-to-high transition of $\overline{\text { RST1 }}$ latches the status of FS0 and FS1 for $\overline{\text { AFA }}$ and $\overline{\text { AEB }}$ offset selection. FIFO1 must be reset upon power up before data is written to its RAM. |
| $\overline{\text { RST2 }}$ | 1 | FIFO2 reset. To reset FIFO2, four low-to-high transitions of CLKA and four low-to-high transitions of CLKB must occur while $\overline{\operatorname{RST} 2}$ is low. The low-to-high transition of $\overline{\operatorname{RST} 2}$ latches the status of FSO and FS1 for $\overline{\text { AFB }}$ and $\overline{\text { AEA }}$ offset selection. FIFO2 must be reset upon power up before data is written to its RAM. |
| W/F̄A | 1 | Port-A write/read select. A high on W/R्RA selects a write operation and a low selects a read operation on port A for a low-to-high transition of CLKA. The AO-A35 outputs are in the high-impedance state when W/RA is high. |
| $\overline{\text { W/RB }}$ | 1 | Port-B write/read select. A low on $\bar{W} / R B$ selects a write operation and a high selects a read operation on port B for a low-to-high transition of CLKB. The BO-B35 outputs are in the high-impedance state when $\bar{W} / R B$ is low. |

## detailed description

## reset

The FIFO memories of the SN74ACT3642 are reset separately by taking their reset ( $\overline{\mathrm{RST}}, \overline{\mathrm{RST} 2}$ ) inputs low for at least four port-A clock (CLKA) and four port-B clock (CLKB) low-to-high transitions. The reset inputs can switch asynchronously to the clocks. A FIFO reset initializes the internal read and write pointers and forces the input-ready flag (IRA, IRB) low, the output-ready flag (ORA, ORB) low, the almost-empty flag ( $\overline{\mathrm{A} E A}, \overline{\mathrm{AEB}}$ ) low, and the almost-full flag ( $\overline{\mathrm{AFA}}, \overline{\mathrm{AFB}}$ ) high. Resetting a FIFO also forces the mailbox flag ( $\overline{\mathrm{MBF1}}, \overline{\mathrm{MBF}}$ ) of the parallel mailbox register high. After a FIFO is reset, its input-ready flag is set high after two clock cycles to begin normal operation. A FIFO must be reset after power up before data is written to its memory.
A low-to-high transition on a FIFO reset ( $\overline{\text { RST1 }}, \overline{\text { RST2 }}$ ) input latches the value of the flag-select (FSO, FS1) inputs for choosing the almost-full and almost-empty offset programming method (see almost-empty and almost-full flag offset programming).

## almost-empty flag and almost-full flag offset programming

Four registers in the SN74ACT3642 are used to hold the offset values for the almost-empty and almost-full flags. The port-B almost-empty flag ( $\overline{\mathrm{AEB}}$ ) offset register is labeled X1 and the port-A almost-empty flag ( $\overline{\mathrm{AEA}}$ ) offset register is labeled X 2 . The port-A almost-full flag ( $\overline{\mathrm{AFA}})$ offset register is labeled Y 1 and the port-B almost-full flag ( $\overline{\mathrm{AFB}}$ ) offset register is labeled Y2. The index of each register name corresponds to its FIFO number. The offset registers can be loaded with preset values during the reset of a FIFO or they can be programmed from port A (see Table 1).

Table 1. Flag Programming

| FS1 | FSO | $\overline{\text { RST1 }}$ | $\overline{\text { RST2 }}$ | X1 AND Y1 REGISTERS t | X2 AND Y2 REGISTERS $\ddagger$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| H | H | $\uparrow$ | X | 64 | X |
| H | H | X | $\uparrow$ | X | 64 |
| H | L | $\uparrow$ | X | 16 | X |
| H | L | X | $\uparrow$ | X | 16 |
| L | H | $\uparrow$ | X | 8 | X |
| L | H | X | $\uparrow$ | X | 8 |
| L | L | $\uparrow$ | $\uparrow$ | Programmed from port A | Programmed from port A |

[^9]almost-empty flag and almost-full flag offset programming (continued)
To load a FIFO almost-empty flag and almost-full flag offset registers with one of the three preset values listed in Table 1, at least one of the flag-select inputs must be high during the low-to-high transition of its reset input. For example, to load the preset value of 64 into X 1 and Y1, FSO and FS 1 must be high when FIFO1 reset ( $\overline{\mathrm{RST}} 1$ ) returns high. Flag-offset registers associated with FIFO2 are loaded with one of the preset values in the same way with FIFO2 reset (RST2). When using one of the preset values for the flag offsets, the FIFOs can be reset simultaneously or at different times.
To program the X1, X2, Y1, and Y2 registers from port A, both FIFOs should be reset simultaneously with FSO and FS1 low during the low-to-high transition of the reset inputs. After this reset is complete, the first four writes to FIFO1 do not store data in RAM but load the offset registers in the order Y1, X1, Y2, X2. Each offset register uses port-A inputs (A9-A0). The highest numbered input is used as the most significant bit of the binary number in each case. Valid programming values for the registers range from 1 to 1020 . After all the offset registers are programmed from port A, the port-B input-ready flag (IRB) is set high and both FIFOs begin normal operation.

## FIFO write/read operation

The state of the port-A data (AO-A35) outputs is controlled by the port-A chip select ( $\overline{\mathrm{CSA}})$ and the port-A write/read select ( $W / \bar{R} A$ ). The AO-A35 outputs are in the high-impedance state when either CSA or W/RA is high. The A0-A35 outputs are active when both CSA and W/FA are low.
Data is loaded into FIFO1 from the AO-A35 inputs on a low-to-high transition of CLKA when CSA is low, W/ $\overline{\mathrm{R}} \mathrm{A}$ is high, ENA is high, MBA is low, and IRA is high. Data is read from FIFO2 to the AO-A35 outputs by a low-to-high transition of CLKA when CSA is low, W/RAA is low, ENA is high, MBA is low, and ORA is high (see Table 2). FIFO reads and writes on port $A$ are independent of any concurrent port-B operation.

Table 2. Port-A Enable Function Table

| CSA | W/R̄R | ENA | MBA | CLKA | A0-A35 OUTPUTS | PORT FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | X | In high-impedance state | None |
| L | H | L | X | X | In high-impedance state | None |
| L | H | H | L | $\uparrow$ | In high-impedance state | FIFO1 write |
| L | H | H | H | $\uparrow$ | In high-impedance state | Mail1 write |
| L | L | L | L | X | Active, FIFO2 output register | None |
| L | L | H | L | $\uparrow$ | Active, FIFO2 output register | FIFO2 read |
| L | L | L | H | X | Active, mail2 register | None |
| L | L | H | H | $\uparrow$ | Active, mail2 register | Mail2 read (set MBF2 high) |

The port-B control signals are identical to those of port $A$ with the exception that the port- B write/read select ( $\bar{W} / R B$ ) is the inverse of the port-A write/read select ( $W / \bar{R} A$ ). The state of the port- $B$ data ( $B 0-B 35$ ) outputs is controlled by the port-B chip select ( $\overline{\mathrm{CSB}}$ ) and the port-B write/read select ( $\overline{\mathrm{W}} / \mathrm{RB}$ ). The B0-B35 outputs are in the high-impedance state when either $\overline{C S B}$ is high or $\bar{W} / R B$ is low. The $B O-B 35$ outputs are active when $\overline{C S B}$ is low and $\bar{W} / R B$ is high.
Data is loaded into FIFO2 from the BO-B35 inputs on a low-to-high transition of CLKB when $\overline{C S B}$ is low, $\bar{W} / R B$ is low, ENB is high, MBB is low, and IRB is high. Data is read from FIFO1 to the BO-B35 outputs by a low-to-high transition of CLKB when CSB is low, $\bar{W} / R B$ is high, ENB is high, MBB is low, and ORB is high (see Table 3). FIFO reads and writes on port $B$ are independent of any concurrent port-A operation.

FIFO write/read operation (continued)
Table 3. Port-B Enable Function Table

| $\overline{\text { CSB }}$ | $\overline{\text { W }} / \mathrm{RB}$ | ENB | MBB | CLKB | B0-B35 OUTPUTS | PORT FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | X | In high-impedance state | None |
| L | L | L | X | X | In high-impedance state | None |
| L | L | H | L | $\uparrow$ | In high-impedance state | FIFO2 write |
| L | L | H | H | $\uparrow$ | In high-impedance state | Mail2 write |
| L | H | L | L | X | Active, FIFO1 output register | None |
| L | H | H | L | $\uparrow$ | Active, FIFO1 output register | FIFO1 read |
| L | H | L | H | X | Active, mail1 register | None |
| L | H | H | H | $\uparrow$ | Active, mail1 register | Mail1 read (set $\overline{\text { MBF1 } \text { high) }}$ |

The setup and hold time constraints to the port clocks for the port chip selects and write/read selects are only for enabling write and read operations and are not related to high-impedance control of the data outputs. If a port enable is low during a clock cycle, the port's chip select and write/read select may change states during the setup and hold time window of the cycle.
When a FIFO output-ready flag is low, the next data word is sent to the FIFO output register automatically by the low-to-high transition of the port clock that sets the output-ready flag high. When the output-ready flag is high, an available data word is clocked to the FIFO output register only when a FIFO read is selected by the port's chip select, write/read select, enable, and mailbox select.

## synchronized FIFO flags

Each FIFO is synchronized to its port clock through at least two flip-flop stages. This is done to improve flag-signal reliability by reducing the probability of metastable events when CLKA and CLKB operate asynchronously to one another (see the application report Metastability Performance of Clocked FIFOs in the 1994 High-Performance FIFO Memories Data Book, literature \#SCADOO3B). ORA, $\overline{\text { AEA, IRA, and AFA }}$ are synchronized to CLKA. ORB, $\overline{\mathrm{AEB}}, \mathrm{IRB}$, and $\overline{\mathrm{AFB}}$ are synchronized to CLKB. Tables 4 and 5 show the relationship of each port flag to FIFO1 and FIFO2.

Table 4. FIFO1 Flag Operation

| NUMBER OF WORDS IN <br> FIFO1t $\ddagger$ | SYNCHRONIZED <br> TO CLKB |  | SYNCHRONIZED <br> TO CLKA |  |
| :---: | :---: | :---: | :---: | :---: |
|  | ORB | $\overline{\text { AEB }}$ | $\overline{\text { AFA }}$ | IRA |
| O | L | L | H | H |
| 1 to X1 | H | L | H | H |
| $(\mathrm{X} 1+1)$ to $[1024-(\mathrm{Y} 1+1)]$ | H | H | H | H |
| $(1024-\mathrm{Y} 1)$ to 1023 | H | H | L | H |
| 1024 | H | H | L | L |

$\dagger \mathrm{X} 1$ is the almost-empty offset for FIFO1 used by $\overline{\mathrm{AEB}}$. Y 1 is the almost-full offset for FIFO1 used by $\overline{\text { AFA }}$. Both X 1 and Y 1 are selected during a reset of FIFO1 or programmed from port A.
$\ddagger$ When a word loaded to an empty FIFO is shifted to the output register, its previous FIFO memory location is free.

## synchronized FIFO flags (continued)

Table 5. FIFO2 Flag Operation

| NUMBER OF WORDS IN <br> FIFO2 $\ddagger$ | SYNCHRONIZED <br> TO CLKA |  | SYNCHRONIZED <br> TO CLKB |  |
| :---: | :---: | :---: | :---: | :---: |
|  | ORA | $\overline{\text { AEA }}$ | $\overline{\text { AFB }}$ | IRB |
| 0 | L | L | H | H |
| 1 to X2 | H | L | H | H |
| $(\mathrm{X} 2+1)$ to $[1024-(\mathrm{Y} 2+1)]$ | H | H | H | H |
| $(1024-\mathrm{Y} 2)$ to 1023 | H | H | L | H |
| 1024 | H | H | L | L |

$\dagger \times 2$ is the almost-empty offset for FIFO2 used by $\overline{\mathrm{AEA}}$. Y2 is the almost-full offset for FIFO2 used by $\overline{\mathrm{AFB}}$. Both X 2 and Y 2 are selected during a reset of FIFO2 or programmed from port A.
$\ddagger$ When a word loaded to an empty FIFO is shifted to the output register, its previous FIFO memory location is free.

## output-ready flags (ORA, ORB)

The output-ready flag of a FIFO is synchronized to the port clock that reads data from its array. When the output-ready flag is high, new data is present in the FIFO output register. When the output-ready flag is low, the previous data word is present in the FIFO output register and attempted FIFO reads are ignored.
A FIFO read pointer is incremented each time a new word is clocked to its output register. The state machine that controls an output-ready flag monitors a write pointer and read pointer comparator that indicates when the FIFO SRAM status is empty, empty +1 , or empty +2 . From the time a word is written to a FIFO, it can be shifted to the FIFO output register in a minimum of three cycles of the output-ready flag synchronizing clock; therefore, an output-ready flag is low if a word in memory is the next data to be sent to the FIFO output register and three cycles of the port clock that reads data from the FIFO have not elapsed since the time the word was written. The output-ready flag of the FIFO remains low until the third low-to-high transition of the synchronizing clock occurs, simultaneously forcing the output-ready flag high and shifting the word to the FIFO output register.
A low-to-high transition on an output-ready flag synchronizing clock begins the first synchronization cycle of a write if the clock transition occurs at time $t_{\text {sk1 }}$ or greater after the write. Otherwise, the subsequent clock cycle can be the first synchronization cycle (see Figures 7 and 8).

## Input-ready flags (IRA, IRB)

The input-ready flag of a FIFO is synchronized to the port clock that writes data to its array. When the input-ready flag is high, a memory location is free in the SRAM to receive new data. No memory locations are free when the input-ready flag is low and attempted writes to the FIFO are ignored.
Each time a word is written to a FIFO, its write pointer is incremented. The state machine that controls an input-ready flag monitors a write pointer and read pointer comparator that indicates when the FIFO SRAM status is full, full-1, or full-2. From the time a word is read from a FIFO, its previous memory location is ready to be written in a minimum of two cycles of the input-ready flag synchronizing clock; therefore, an input-ready flag is low if less than two cycles of the input-ready flag synchronizing clock have elapsed since the next memory write location has been read. The second low-to-high transition on the input-ready flag synchronizing clock after the read sets the input-ready flag high.
A low-to-high transition on an input-ready flag synchronizing clock begins the first synchronization cycle of a read if the clock transition occurs at time $\mathrm{t}_{\text {sk } 1}$ or greater after the read. Otherwise, the subsequent clock cycle can be the first synchronization cycle (see Figures 9 and 10).

## almost-empty flags ( $\overline{A E A}, \overline{A E B}$ )

The almost-empty flag of a FIFO is synchronized to the port clock that reads data from its array. The state machine that controls an almost-empty flag monitors a write pointer and read pointer comparator that indicates when the FIFO SRAM status is almost empty, almost empty+1, or almost empty+2. The almost-empty state is defined by the contents of register X1 for $\overline{\mathrm{AEB}}$ and register X2 for $\overline{\mathrm{AEA}}$. These registers are loaded with preset values during a FIFO reset or programmed from port A (see almost-empty flag and almost-full flag offset programming). An almost-empty flag is low when its FIFO contains X or less words and is high when its FIFO contains ( $\mathrm{X}+1$ ) or more words. A data word present in the FIFO output register has been read from memory.

Two low-to-high transitions of the almost-empty flag synchronizing clock are required after a FIFO write for its almost-empty flag to reflect the new level of fill; therefore, the almost-empty flag of a FIFO containing ( $\mathrm{X}+1$ ) or more words remains low if two cycles of its synchronizing clock have not elapsed since the write that filled the memory to the $(X+1)$ level. An almost-empty flag is set high by the second low-to-high transition of its synchronizing clock after the FIFO write that fills memory to the $(X+1)$ level. A low-to-high transition of an almost-empty flag synchronizing clock begins the first synchronization cycle if it occurs at time $t_{\text {sk2 }}$ or greater after the write that fills the FIFO to $(X+1)$ words. Otherwise, the subsequent synchronizing clock cycle can be the first synchronization cycle (see Figures 11 and 12).
almost-full flags ( $\overline{(A F A}, \overline{A F B})$
The almost-full flag of a FIFO is synchronized to the port clock that writes data to its array. The state machine that controls an almost-full flag monitors a write pointer and read pointer comparator that indicates when the FIFO SRAM status is almost full, almost full-1, or almost full-2. The almost-full state is defined by the contents of register Y 1 for $\overline{\mathrm{AFA}}$ and register Y 2 for $\overline{\mathrm{AFB}}$. These registers are loaded with preset values during a FIFO reset or programmed from port A (see almost-empty flag and almost-full flag offset programming). An almost-full flag is low when the number of words in its FIFO is greater than or equal to ( $1024-Y$ ) for the SN74ACT3622 or ( $1024-Y$ ) for the SN74ACT3642. An almost-full flag is high when the number of words in its FIFO is less than or equal to $[1024-(Y+1)]$ for the SN74ACT3622 or $[1024-(Y+1)]$ for the SN74ACT3642. A data word present in the FIFO output register has been read from memory.

Two low-to-high transitions of the almost-full flag synchronizing clock are required after a FIFO read for its almost-full flag to reflect the new level of fill; therefore, the almost-full flag of a FIFO containing [1024-( $Y+1$ )] or less words remains low if two cycles of its synchronizing clock have not elapsed since the read that reduced the number of words in memory to [1024-( $Y+1$ )]. An almost-full flag is set high by the second low-to-high transition of its synchronizing clock after the FIFO read that reduces the number of words in memory to [1024-(Y+1)]. A low-to-high transition of an almost-full flag synchronizing clock begins the first synchronization cycle if it occurs at time $\mathrm{t}_{\text {sk2 }}$ or greater after the read that reduces the number of words in memory to $[1024-(Y+1)]$. Otherwise, the subsequent synchronizing clock cycle can be the first synchronization cycle (see Figures 13 and 14).

## mailbox registers

Each FIFO has a 36 -bit bypass register to pass command and control information between port $A$ and port $B$ without putting it in queue. The mailbox-select (MBA, MBB) inputs choose between a mail register and a FIFO for a port data transfer operation. A low-to-high transition on CLKA writes AO-A35 data to the mail1 register when a port-A write is selected by $\overline{C S A}, W / \bar{R} A$, and ENA and with MBA high. A low-to-high transition on CLKB writes BO-B35 data to the mail2 register when a port-B write is selected by CSB, W/RB, and ENB and with MBB high. Writing data to a mail register sets its corresponding flag (MBF1 or MBF2) low. Attempted writes to a mail register are ignored while the mail flag is low.
When data outputs of a port are active, the data on the bus comes from the FIFO output register when the port mailbox select input is low and from the mail register when the port-mailbox select input is high. The mail1 register flag ( $\overline{\mathrm{MBF} 1}$ ) is set high by a low-to-high transition on CLKB when a port-B read is selected by $\overline{\mathrm{CSB}}$, $\bar{W} / R B$, and ENB and with MBB high. The mail2 register flag (MBF2) is set high by a low-to-high transition on CLKA when a port-A read is selected by $\overline{C S A}, W / \bar{R} A$, and ENA and with MBA high. The data in a mail register remains intact after it is read and changes only when new data is written to the register.


Figure 1. FIFO1 Reset Loading X1 and Y1 With a Preset Value of Eight ${ }^{\dagger}$
$\dagger$ FIFO2 is reset in the same manner to load X 2 and Y 2 with a preset value.

$\dagger_{t_{\text {sk } 1}}$ is the minimum time between the rising CLKA edge and a rising CLKB edge for IRB to transition high in the next cycle. If the time between the rising edge of CLKA and rising edge of CLKB is less than $\mathrm{t}_{\mathrm{sk} 1}$, then IRB may transition high one cycle later than shown. NOTE A: $\overline{C S A}=L, W / \bar{R} A=H, M B A=L$. It is not necessary to program offset register on consecutive clock cycles.

Figure 2. Programming the Almost-Full Flag and Almost-Empty Flag Offset Values After Reset


Figure 4. Port-B Write Cycle Timing for FIFO2

$\dagger$ Read from FIFO1
Figure 5. Port-B Read Cycle Timing for FIFO1

$\dagger$ Read from FIFO2
Figure 6. Port-A Read Cycle Timing for FIFO2

## CLOCKED FIRST－IN，FIRST－OUT MEMORY <br> SCAS440－JUNE 1994


$\dagger_{t_{\text {sk } 1}}$ is the minimum time between a rising CLKA edge and a rising CLKB edge for ORB to transition high and to clock the next word to the FIFO1 output register in three CLKB cycles．If the time between the rising CLKA edge and rising CLKB edge is less than $\mathrm{t}_{\text {sk }}$ ，then the transition of ORB high and load of the first word to the output register may occur one CLKB cycle later than shown．

Figure 7．ORB－Flag Timing and First Data Word Fallthrough When FIFO1 Is Empty
 output register in three CLKA cycles. If the time between the rising CLKB edge and rising CLKA edge is less than $\mathrm{t}_{\text {sk }}$, then the transition of ORA high and load of the first word to the output register may occur one CLKA cycle later than shown.

Figure 8. ORA-Flag TIming and First Data Word Fallthrough When FIFO2 Is Empty

$\dagger_{t_{\text {sk1 }}}$ is the minimum time between a rising CLKB edge and a rising CLKA edge for IRA to transition high in the next CLKA cycle. Ifthe time between the rising CLKB edge and rising CLKA edge is less than tsk1, then IRA may transition high one CLKA cycle later than shown.

Figure 9. IRA-Flag Timing and First Available Write When FIFO1 Is Full

$\dagger_{\text {tsk } 1}$ is the minimum time between a rising CLKA edge and a rising CLKB edge for IRB to transition high in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than tsk1, then IRB may transition high one CLKB cycle later than shown.

Figure 10. IRB-Flag Timing and First Available Write When FIFO2 Is Full

$t_{\text {sk2 }}$ is the minimum time between a rising CLKA edge and a rising CLKB edge for $\overline{A E B}$ to transition high inthe next CLKB cycle．If the time between the rising CLKA edge and rising CLKB edge is less than $t_{\text {sk2 }}$ ，then $\overline{A E B}$ may transition high one CLKB cycle later than shown．
NOTE A：FIFO1 write（ $\overline{C S A}=L, W / \bar{R} A=H, M B A=L$ ），FIFO1 read（ $\overline{C S B}=L, \bar{W} / R B=H, M B B=L$ ）．Data in the FIFO1 output register has been read from the FIFO．

Figure 11．Timing for $\overline{A E B}$ When FIFO1 Is Almost Empty

$\dagger t_{\text {sk2 }}$ is the minimum time between a rising CLKB edge and a rising CLKA edge for $\overline{A E A}$ to transition high in the next CLKA cycle．If the time between the rising CLKB edge and rising CLKA edge is less than $t_{s k 2}$ ，then $\overline{A E A}$ may transition high one CLKA cycle later than shown．
NOTE A： FIFO 2 write $(\overline{\mathrm{CSB}}=\mathrm{L}, \overline{\mathrm{W}} / \mathrm{RB}=\mathrm{L}, \mathrm{MBB}=\mathrm{L}), \mathrm{FIFO2}$ read $(\overline{\mathrm{CSA}}=\mathrm{L}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{A}=\mathrm{L}, \mathrm{MBA}=\mathrm{L})$ ．Data in the FIFO2 output register has been read from the FIFO．

Figure 12．Timing for $\overline{A E A}$ When FIFO2 Is Almost Empty

$\dagger_{t_{\text {sk }}}$ is the minimum time between a rising CLKA edge and a rising CLKB edge for $\overline{\text { AFA }}$ totransitionhigh in the next CLKA cycle. If the time between the rising CLKA edge and rising CLKB edge is less than $t_{s k 2}$, then $\overline{A F A}$ may transition high one CLKB cycle later than shown.
NOTE A: FIFO1 write ( $\overline{C S A}=L, W / \bar{R} A=H, M B A=L$ ), $F 1 F O 1$ read ( $\overline{C S B}=L, \bar{W} / R B=H, M B B=L$ ). Data in the FIFO1 output register has been read from the FIFO.

Figure 13. Timing for $\overline{A F A}$ When FIFO1 Is Almost Full

$\dagger_{t_{\text {sk2 }}}$ is the minimum time between arising CLKB edge and a rising CLKA edge for $\overline{A F B}$ to transition high in the next CLKB cycle. If the time between the rising CLKB edge and rising CLKA edge is less than $t_{\text {sk2 }}$, then $\overline{A F B}$ may transition high one CLKA cycle later than shown.
NOTE A: FIFO 2 write ( $\overline{C S B}=L, \bar{W} / R B=L, M B B=L$ ), FIFO2 read ( $\overline{C S A}=L, W / \bar{R} A=L, M B A=L$ ). Data in the FIFO2 output register has been read from the FIFO.

Figure 14. Timing for $\overline{\mathrm{AFB}}$ When FIFO2 is Almost Full


Figure 15．Timing for Mall1 Register and $\overline{\text { MBF1 }}$ Flag


Figure 16. Timing for Mali2 Register and MBF2 Flag

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted) ${ }^{\dagger}$ 

| Supply voltage range, | -0.5 V to 7 V |
| :---: | :---: |
| Input voltage range, $\mathrm{V}_{1}$ (see Note 1) | -0.5 V to $\mathrm{V}_{\mathrm{cc}}+0.5 \mathrm{~V}$ |
| Output voltage range, $\mathrm{V}_{\mathrm{O}}$ (see Note 1) | -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ |
| Input clamp current, $\mathrm{I}_{\mathrm{IK}}\left(\mathrm{V}_{1}<0\right.$ or $\left.\mathrm{V}_{1}>\mathrm{V}_{\mathrm{CC}}\right)$ | $\pm 20 \mathrm{~mA}$ |
| Output clamp current, $\mathrm{l}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right.$ or $\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}$ ) | $\pm 50 \mathrm{~mA}$ |
| Continuous output current, $\mathrm{IO}_{0}\left(\mathrm{~V}_{\mathrm{O}}=0\right.$ to V CC$)$ | $\pm 50 \mathrm{~mA}$ |
| Continuous current through $\mathrm{V}_{\mathrm{CC}}$ or GND | $\pm 400 \mathrm{~mA}$ |
| Operating free-air temperature range, $\mathrm{T}_{\mathrm{A}}$ | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| Storage temperature range | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implled. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: The input and output voltage ratings may be exceeded provided the input and output current ratings are observed.
recommended operating conditions

|  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $V_{\text {cc }}$ | Supply voltage | 4.5 | 5.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | 2 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  | 0.8 | V |
| IOH | High-level output current |  | -4 | mA |
| IOL | Low-level output current |  | 8 | mA |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  |  | MIN | TYP ${ }^{\text {t }}$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \quad \mathrm{I} \mathrm{O}_{1}=-4 \mathrm{~mA}$ |  |  | 2.4 |  |  | V |
| VOL | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \quad \mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$ |  |  |  |  | 0.5 | V |
| 1 | $\mathrm{V}_{\text {cc }}=5.5 \mathrm{~V}$, $\quad \mathrm{V}_{1}=\mathrm{V}_{\text {cc }}$ or 0 |  |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| 102 | $\mathrm{V}_{C C}=5.5 \mathrm{~V} \quad \mathrm{~V}_{\mathrm{O}}=\mathrm{V}_{C C}$ or 0 |  |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| Icc | $V_{C C}=5.5 \mathrm{~V}$, $\quad \mathrm{V}_{1}=\mathrm{V}_{C C}-0.2 \mathrm{~V}$ or 0 |  |  |  |  | 400 | $\mu \mathrm{A}$ |
| $\Delta l c c^{\ddagger}$ | $V_{C C}=5.5 \mathrm{~V}, \quad \text { One input at } 3.4 \mathrm{~V} \text {, }$$\text { Other inputs at } V_{C C} \text { or GND }$ | $\overline{\mathrm{CSA}}=\mathrm{V}_{1} \mathrm{H}$ | A0-A35 |  | 0 |  | mA |
|  |  | $\overline{\mathrm{CSB}}=\mathrm{V}_{1 \mathrm{H}}$ | B0--B35 |  | 0 |  |  |
|  |  | $\overline{C S A}=V_{\text {IL }}$ | A0-A35 |  |  | 1 |  |
|  |  | $\overline{C S B}=V_{\text {IL }}$ | B0-B35 |  |  | 1 |  |
|  |  | All other inputs |  |  |  | 1 |  |
| $\mathrm{C}_{i}$ | $\mathrm{V}_{1}=0, \quad \mathrm{f}=1 \mathrm{MHz}$ |  |  |  | 4 |  | pF |
| $\mathrm{C}_{0}$ | $\mathrm{V}_{\mathrm{O}}=0, \quad f=1 \mathrm{MHz}$ |  |  |  | 8 |  | pF |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ This is the supply current when each input is at one of the specified TTL voltage levels rather than 0 V or $\mathrm{V}_{\mathrm{CC}}$.
timing requiremenis over recommended ranges of supply voltage and operating free-air temperature (see Figures 1 through 16)


[^10]
## CLOCKED FIRST－IN，FIRST－OUT MEMORY

SCAS440－JUNE 1994

## switching characteristics over recommended ranges of supply voltage and operating free－air temperature， $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$（see Figures 1 through 16）


t Writing data to the mail1 register when the B0－B35 outputs are active and MBB is high．
\＃Writing data to the mail2 register when the A0－A35 outputs are active and MBA is high．

TYPICAL CHARACTERISTICS


Figure 17

## calculating power dissipation

With ICC(n) taken from Figure 17, the maximum power dissipation $\left(\mathrm{P}_{\mathrm{T}}\right)$ of the $\mathrm{SN74ACT} 3622 / 3642$ can be calculated by:

$$
P_{T}=V_{C c} \times\left[l_{c c}(f)+\left(N \times \Delta I_{C C} \times d c\right)\right]+\sum\left(C_{L} \times V_{C C}^{2} \times f_{0}\right)
$$

where:
$\mathrm{N}=$ number of inputs driven by TTL levels
$\Delta I_{\mathrm{CC}}=$ increase in power supply current for each input at a TTL high level
dc $=$ duty cycle of inputs at a TTL high level of 3.4 V
$C_{L}=$ output capacitive load
$\mathrm{f}_{0}=$ switching frequency of an output

PARAMETER MEASUREMENT INFORMATION


LOAD CIRCUIT


NOTE A：Includes probe and jig capacitance
Figure 18．Load CIrcult and Voltage Waveforms
General Information
Multi-Q ${ }^{\text {m }}$ 18-Bit FIFO2
3.3-V Low-Powered 18-Bit FIFOs3
Telecom Single-Bit FIFOs ..... 4
DSP 36-Bit Clocked FIFOs
Internetworking 36-Bit Clocked FIFOs6
H-B Computing 36-Bit Clocked FIFOs7
18-Bit Clocked FIFOs
18-Bit Strobed FIFOs
9-Bit Clocked/Strobed FIFOs ..... 10
9-Bit Asynchronous FIFOs11
9-Bit Synchronous FIFOs ..... 12
Reduced-Width FIFOs ..... 13
Application Notes ..... 14
Mechanical Data ..... 15

## INTERNETWORKING 36-BIT CLOCKED FIFOS

## Features

- 36-bit FIFO interface
- Bidirectional option
- Mailbox-register bypass
- Microprocessor-control circuitry
- Separate programmable AF and AE flags as well as multiple default values for separate AF and AE flags
- Byte swapping/bus matching
- Parity generation and check
- TI has established alternate source options

Benefits

- Single-chip implementation for high levels of integration
- Two dual-port SRAMs allows true bidirectional capability
- Quick access to priority information
- Interface matches most processors and DSP bus cycle timing and communications
- Easy alternatives for flag settings
- Allows for smooth interface between multiple processors or buses
- Ensures valid data
- $67 \%$ less board space than equivalent 132-pin PQFPs; over 66\% less board space than four 9-bit, 32-pin PLCC equivalents
- Free-Running CLKA and CLKB Can Be Asynchronous or Colncident
- $64 \times 36$ FIFO Buffering Data From Port A to Port B
- Mallbox Bypass Registers In Each Direction
- Dynamic Port-B Bus Sizing of 36 Bits (Long Word), 18 Bits (Word), and 9 Bits (Byte)
- Selection of Blg- or Little-Endian Format for Word and Byte Bus Sizes
- Three Modes of Byte-Order Swapping on Port B
- Programmable Almost-Full and. Almost-Empty Flags
- Microprocessor Interface Control Logic
- $\overline{F F}$ and $\overline{A F}$ Flags Synchronized by CLKA
- $\overline{E F}$ and $\overline{A E}$ Flags Synchronized by CLKB
- Passlve Parity Checking on Each Port
- Parity Generation Can Be Selected for Each Port
- Low-Power Advanced BICMOS Technology
- Supports Clock Frequencles up to 67 MHz
- Fast Access Times of 10 ns
- Avallable in Space-Saving 120-Pin Thin Quad Flat Package (PCB) or 132-PIn Quad Flat Package (PQ)


## description

The SN74ABT3613 is a high-speed, low-power BiCMOS clocked FIFO memory. It supports clock frequencies up to 67 MHz and has read-access times as fast as 10 ns . A $64 \times 36$ dual-port SRAM FIFO on board the chip buffers data from port A to port B. The FIFO has flags to indicate empty and full conditions and two programmable flags (almost full and almost empty) to indicate when a selected number of words is stored in memory. FIFO data on port B can be output in 36 -bit, 18 -bit, and 9 -bit formats with a choice of big-or little-endian configurations. Three modes of byte-order swapping are possible with any bus-size selection. Communication between each port can bypass the FIFO via two 36 -bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. Parity is checked passively on each port and can be ignored if not desired. Parity generation can be selected for data read from each port.
The SN74ABT3613 is a clocked FIFO, which means each port employs a synchronous interface. All data transfers through a port are gated to the low-to-high transition of a continuous (free-running) port clock by enable signals. The continuous clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple interface between microprocessors and/or buses controlled by a synchronous interface.

The full flag and almost-full flag of a FIFO are two-stage synchronized to the port clock that writes data to its array. The empty flag and almost-empty flag of a FIFO are two-stage synchronized to the port clock that reads data from its array.
The SN74ABT3613 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

PCB PACKAGE
(TOP VIEW)


NC - No internal connection


NC - No internal connection
t Uses Yamaichi socket IC51-1324-828
functional block diagram


## Terminal Functions

| TERMINAL NAME | vo | DESCRIPTION |
| :---: | :---: | :---: |
| A0-A35 | $1 / 0$ | Port-A data. The 36-bit bidirectional data port for side A. |
| $\overline{A E}$ | $\begin{gathered} \mathrm{O} \\ \text { (port B) } \end{gathered}$ | Almost-empty flag. Programmable almost-empty flag synchronized to CLKB. $\overline{A E}$ is low when the number of 36 -bit words in the FIFO is less than or equal to the value in the offset register, $X$. |
| $\overline{\mathrm{AF}}$ | $\begin{gathered} 0 \\ \text { (port A) } \end{gathered}$ | Almost-full flag. Programmable almost-full flag synchronized to CLLKA. $\overline{A F}$ is low when the number of 36 -bit empty locations in the FIFO is less than or equal to the value in the offset register, X. |
| B0-B35 | 1/0 | Port-B data. The 36-bit bidirectional data port for side B. |
| $\overline{B E}$ | 1 | Big-endian select. Selects the bytes on port B used during byte or word FiFO reads. A low on $\overline{\mathrm{BE}}$ selects the most significant bytes on BO-B35 for use, and a high selects the least significant bytes. |
| CLKA | 1 | Port-A clock. CLKA is a continuous clock that synchronizes all data transfers through port A and can be asynchronous or coincident to CLKB. $\overline{\mathrm{FF}}$ and $\overline{\mathrm{AF}}$ are synchronized to the low-to-high transition of CLKA. |
| CLKB | 1 | Port-B clock. CLKB is a continuous clock that synchronizes all data transfers through port B and can be asynchronous or coincident to CLKA. Port-B byte swapping and data port sizing operations are also synchronous to the low-to-high transition of CLKB. $\overline{E F}$ and $\overline{A E}$ are synchronized to the low-to-high transition of CLKB. |
| $\overline{\text { CSA }}$ | 1 | Port-A chip select. CSA must be low to enable a low-to-high transition of CLKA to read or write data on port A. The AO-A35 outputs are in the high-impedance state when CSA is high. |
| $\overline{\text { CSB }}$ | 1 | Port-B chip select. $\overline{C S B}$ must be low to enable a low-to-high transition of CLKB to read or write data on port B. The BO-B35 outputs are in the high-impedance state when CSB is high. |
| $\overline{E F}$ | $\underset{\text { (port B) }}{0}$ | Empty flag. $\overline{E F}$ is synchronized to the low-to-high transition of CLKB. When EF is low, the FIFO is empty and reads from its memory are disabled. Data can be read from the FIFO to the output register when $\overline{E F}$ is high. $\overline{E F}$ is forced low when the device is reset and is set high by the second low-to-high transition of CLKB after data is loaded into empty FIFO memory. |
| ENA | 1 | Port-A enable. ENA must be high to enable a low-to-high transition of CLKA to read or write data on port A. |
| ENB | 1 | Port-B enable. ENB must be high to enable a low-to-high transition of CLKB to read or write data on port B. |
| $\overline{F F}$ | $\underset{\text { (port A) }}{0}$ | Full flag. $\overline{\mathrm{FF}}$ is synchronized to the low-to-high transition of CLKA. When $\overline{\mathrm{FF}}$ is low, the FIFO is full and writes to its memory are disabled. $\overline{F F}$ is forced low when the device is reset and is set high by the second low-to-high transition of CLKA after reset. |
| FS1, FS0 | 1 | Flag offsetselects. The low-to-high transition of $\overline{R S T}$ latches the values of FSO and FS1, which selects one of four preset values for the almost-empty flag and almost-full flag offset. |
| MBA | 1 | Port-A mailbox select. A high level on MBA chooses a mailbox register for a port-A read or write operation. When the A0-A35 outputs are active, mail2 register data is output. |
| $\overline{\text { MBF1 }}$ | 0 | Mail1 register flag. $\overline{M B F} 1$ is set low by the low-to-high transition of CLKA that writes data to the mail1 register. Writes to the mail1 register are inhibited while $\overline{\text { MBF1 }}$ is low. $\overline{\text { MBF1 }}$ is set high by a low-to-high transition of CLKB when a port-B read is selected and both $\mathrm{SIZ1}$ and SIZO are high. $\overline{M B F 1}$ is set high when the device is reset. |
| $\overline{\text { MBF2 }}$ | 0 | Mail2 register flag. $\overline{\text { MBF2 }}$ is set low by the low-to-high transition of CLKB that writes data to the mail2 register. Writes to the mail2 register are inhibited while MBF2 is low. MBF2 is set high by a low-to-high transition of CLKA when a port-A read is selected and MBA is high. $\overline{\text { MBF2 }}$ is set high when the device is reset. |
| $\frac{\text { ODD } /}{\text { EVEN }}$ | 1 | Odd/even parity select. Odd parity is checked on each port when ODD/EVEN is high, and even parity is checked when ODD/EVEN is low. ODD/EVEN also selects the type of parity generated for each port if parity generation is enabled for a read operation. |
| $\overline{\text { PEFA }}$ | $\underset{\text { (port A) }}{0}$ | Port-A parity error flag. When any byte applied to terminals AO-A35 fails parity, $\overline{\mathrm{FEFA}}$ is low. Bytes are organized as A0-A8, A9-A17, A18-A26, and A27-A35 with the most significant bit of each byte serving as the parity bit. The type of parity checked is determined by the state of the ODD/EVEN input. <br> The parity trees used to check the A0-A35 inputs are shared by the mail2 register to generate parity if parity generation is selected by PGA; therefore, if a mail2 read with parity generation is set up by having CSA low, ENA high, W/R̄A low, MBA high, and PGA high, the PEFA flag is forced high regardless of the state of the AO-A35 inputs. |

Terminal Functions (Continued)

| TERMINAL NAME | 1/0 | DESCRIPTION |
| :---: | :---: | :---: |
| $\overline{\text { PEFB }}$ | $\underset{\text { (port B) }}{0}$ | Port-B parity error flag. When any valid byte applied to terminals B0-B35 fails parity, $\overline{\text { PEFB }}$ is low. Bytes are organized as B0-B8, B9-B17, B18-B26, and B27-B35 with the most significant bit of each byte serving as the parity bit. A byte is valid when it is used by the bus size selected for port $B$. The type of parity checked is determined by the state of the ODD/EVEN input. <br> The parity trees used to check the B0-B35 in puts are shared by the mail1 register to generate parity if parity generation is selected by PGB; therefore, if a mail1 read with parity generation is set up by having CSB low, ENB high, W/RBB low, SIZ1 and SIZO high, and PGB high, the $\overline{\text { PEFB }}$ flag is forced high regardless of the state of the B0-B35 inputs. |
| PGA | 1 | Port-A parity generation. Parity is generated for data reads from the mail2 register when PGA is high. The type of parity generated is selected by the state of the ODD/EVEN input. Bytes are organized as A0-A8, A9-A17, A18-A26, and A27-A35. The generated parity bits are output in the most significant bit of each byte. |
| PGB | 1 | Port-B parity generation. Parity is generated for data reads from port B when PGB is high. The type of parity generated is selected by the state of the ODD/EVEN input. Bytes are organized as B0-B8, B9-B17, B18-B26, and B27-B35. The generated parity bits are output in the most significant bit of each byte. |
| $\overline{\mathrm{RST}}$ | 1 | Reset. To reset the device, four low-to-high transitions of CLKA and four low-to-high transitions of CLKB must occur while $\overline{\mathrm{RST}}$ is low. This sets the $\overline{\mathrm{AF}}, \overline{\mathrm{MBF} 1}$, and $\overline{\mathrm{MBF} 2}$ flags high and the $\overline{\mathrm{EF}}, \overline{\mathrm{AE}}$, and $\overline{\mathrm{FF}}$ flags low. The low-to-high transition of $\overline{\text { RST }}$ latches the status of the FS1 and FSO inputs to select almost-full flag and almost-empty flag offset. |
| SIZO, SIZ1 | $\underset{\text { (port B) }}{1}$ | Port-B bus size selects. The low-to-high transition of CLKB latches the states of SIZO, SIZ1, and $\overline{\mathrm{BE}}$, and the following low-to-high transition of CLKB implements the latched states as a port-B bus size. Port-B bus sizes can be long word, word, or byte. A high on both SIZO and SIZ1 accesses the mailbox registers for a port-B 36 -bit write or read. |
| SW0, SW1 | $\begin{gathered} 1 \\ \text { (port B) } \end{gathered}$ | Port-B byte swap selects. At the beginning of each long word FIFO read, one of four modes of byte-order swapping is selected by SWO and SW1. The four modes are no swap, byte swap, word swap, and byte-word swap. Byte-order swapping is possible with any bus-size selection. |
| W/RA | 1 | Port-A write/read select. W/RA high selects a write operation and a low selects a read operation on port A for a low-to-high transition of CLKA. The AO-A35 outputs are in the high-impedance state when W/R$A$ is high. |
| W/RB | 1 | Port-B write/read select. W//̄B high selects a write operation and a low selects a read operation on port B for a low-to-high transition of CLKB. The BO-B35 outputs are in the high-impedance state when W/RB is high. |

## detailed description

## reset

The SN74ABT3613 is reset by taking the reset ( $\overline{\mathrm{RST}})$ input low for at least four port-A clock (CLKA) and four port-B clock (CLKB) low-to-high transitions. The reset input can switch asynchronously to the clocks. A device reset initializes the internal read and write pointers of each FIFO and forces the full flag ( $\overline{\mathrm{FF}}$ ) low, the empty flag (EF) low, the almost-empty flag ( $\overline{\mathrm{AE}}$ ) low, and the almost-full flag ( $\overline{\mathrm{AF}}$ ) high. A reset also forces the mailbox flags ( $\overline{M B F 1}, \overline{M B F 2}$ ) high. After a reset, $\overline{F F}$ is set high after two low-to-high transitions of CLKA. The device must be reset after power up before data is written to its memory.
A low-to-high transition on the $\overline{R S T}$ input loads the almost-full and almost-empty offset register ( $X$ ) with the value selected by the flag-select (FSO, FS1) inputs. The values that can be loaded into the register are shown in Table 1.

Table 1. Flag Programming

| FS1 | FSO | RST | ALMOST-FULL AND <br> ALMOST-EMPTY FLAG <br> OFFSET REGISTER $(X)$ |
| :---: | :---: | :---: | :---: |
| $H$ | $H$ | $\uparrow$ | 16 |
| $H$ | L | $\uparrow$ | 12 |
| L | $H$ | $\uparrow$ | 8 |
| L | L | $\uparrow$ | 4 |

## FIFO write／read operation

The state of the port－A data（AO－A35）outputs is controlled by the port－A chip select（ $\overline{C S A}$ ）and the port－A write／read select（W／RA）．The AO－A35 outputs are in the high－impedance state when either CSA or W／RA is high．The AO－A35 outputs are active when both $\overline{C S A}$ and W／RA are low．Data is loaded into the FIFO from the AO－A35 inputs on a low－to－high transition of CLKA when $\overline{C S A}$ is low，W／RA is high，ENA is high，MBA is low， and FFA is high（see Table 2）．

Table 2．Port－A Enable Function Table

| CSA | W／原A | ENA | MBA | CLKA | AO－A35 OUTPUTS | PORT FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | X | In high－impedance state | None |
| L | H | L | X | X | In high－impedance state | None |
| L | H | H | L | $\uparrow$ | In high－impedance state | FIFO write |
| L | H | H | H | $\uparrow$ | In high－impedance state | Mail1 write |
| L | L | L | L | X | Active，mail2 register | None |
| L | L | H | L | $\uparrow$ | Active，mail2 register | None |
| L | L | L | H | X | Active，mail2 register | None |
| L | L | H | H | $\uparrow$ | Active，mail2 register | Mail2 read（set MBF2 high） |

The state of the port－ B data（ $\mathrm{BO}-\mathrm{B} 35$ ）outputs is controlled by the port－B chip select（ $\overline{\mathrm{CSB}}$ ）and the port－B write／read select（W／伿）．The BO－B35 outputs are in the high－impedance state when either CSB or W／RB is high．The BO－B35 outputs are active when both $\overline{C S B}$ and $W / \bar{R} B$ are low．Data is read from the FIFO to the B0－B35 outputs by a low－to－high transition of CLKB when CSB is low，W／RB is low，ENB is high，EFB is high， and either SIZO or SIZ1 is low（see Table 3）．

Table 3．Port－B Enable Function Table

| $\overline{\text { CSB }}$ | W／価B | ENB | SIZ1，SIZO | CLKB | B0－B35 OUTPUTS | PORT FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | X | In high－impedance state | None |
| L | H | L | X | X | In high－impedance state | None |
| L | H | H | One，both low | $\uparrow$ | in high－impedance state | None |
| L | H | H | Both high | $\uparrow$ | in high－impedance state | Mail2 write |
| L | L | L | One，both low | X | Active，FIFO output register | None |
| L | L | H | One，both low | $\uparrow$ | Active，FIFO output register | FIFO read |
| L | L | L | Both high | X | Active，mail1 register | None |
| L | L | H | Both high | $\uparrow$ | Active，mail1 register | Mail1 read（set $\overline{\text { MBF1 high）}}$ |

The setup and hold time constraints to the port clocks for the port chip selects（ $\overline{C S A}, \overline{C S B}$ ）and write／read selects （W／ $\bar{R} A, W / \bar{R} B$ ）are only for enabling write and read operations and are not related to high－impedance control of the data outputs．If a port enable is low during a clock cycle，the port chip select and write／read select can change states during the setup and hold time window of the cycle．

## synchronized FIFO flags

Each FIFO flag is synchronized to its port clock through two flip-flop stages. This is done to improve flag reliability by reducing the probability of metastable events on the output when CLKA and CLKB operate asynchronously to one another (see the application report Metastability Performance of Clocked FIFOs in the 1994 High-Performance FIFO Memories Data Book, literature \#SCADOO3B). $\overline{\mathrm{FF}}$ and $\overline{\mathrm{AF}}$ are synchronized to CLKA. $\overline{\mathrm{EF}}$ and $\overline{\mathrm{AE}}$ are synchronized to CLKB. Table 4 shows the relationship of each port flag to the level of FIFO fill.

Table 4. FIFO Flag Operation

| NUMBER OF 36-BIT <br> WORDS IN THE FIFOt | SYNCHRONIZED <br> TO CLKB | SYNCHRONIZED <br> TO CLKA |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathrm{EF}}$ | $\overline{\mathrm{AE}}$ | $\overline{\mathrm{AF}}$ | $\overline{\mathrm{FF}}$ |
| 0 | L | L | H | H |
| 1 to X | H | L | H | H |
| $(\mathrm{X}+1)$ to $[64-(\mathrm{X}+1)]$ | H | H | H | H |
| $(64-\mathrm{X})$ to 63 | H | H | L | H |
| 64 | H | H | L | L |

$\dagger \times$ is the value in the almost-empty flag and almost-full flag offset register.

## empty flag ( $\overline{E F}$ )

The FIFO empty flag is synchronized to the port clock that reads data from its array (CLKB). When the empty flag is high, new data can be read to the FIFO output register. When the empty flag is low, the FIFO is empty and attempted FIFO reads are ignored. When reading the FIFO with a byte or word size on port B, EF is set low when the fourth byte or second word of the last long word is read.
The FIFO read pointer is incremented each time a new word is clocked to the output register. The state machine that controls the empty flag monitors a write-pointer and a read-pointer comparator that indicates when the FIFO SRAM status is empty, empty +1 , or empty +2 . A word written to the FIFO can be read to the FIFO output register in a minimum of three port-B clock (CLKB) cycles. An empty flag is low if a word in memory is the next data to be sent to the FIFO output register and two cycles of the port clock that reads data from the FIFO have not elapsed since the time the word was written. The empty flag of the FIFO is set high by the second low-to-high transition of CLKB, and the new data word can be read to the FIFO output register in the following cycle.
A low-to-high transition on CLKB begins the first synchronization cycle of a write if the clock transition occurs at timet ${ }_{\text {sk1 }}$ or greater after the write. Otherwise, the subsequent clock cycle can be the first synchronization cycle (see Figure 9).

## full flag (FF)

The FIFO full flag is synchronized to the port clock that writes data to its array (CLKA). When the full flag is high, a memory location is free in the SRAM to receive new data. No memory locations are free when the full flag is low and attempted writes to the FIFO are ignored.
Each time a word is written to the FIFO, the write pointer is incremented. The state machine that controls a full flag monitors a write-pointer and a read-pointer comparator that indicates when the FIFO SRAM status is full, full -1 , or full-2. From the time a word is read from the FIFO, the previous memory location is ready to be written in a minimum of three CLKA cycles. A full flag is low if less than two CLKA cycles have elapsed since the next memory write location has been read. The second low-to-high transition on the full-flag synchronizing clock after the read sets the full flag high and data can be written in the following clock cycle.
A low-to-high transition on CLKA begins the first synchronization cycle of a read if the clock transition occurs at time $t_{\text {sk1 }}$ or greater after the read. Otherwise, the subsequent clock cycle can be the first synchronization cycle (see Figure 10).

## almost-empty flag ( $\overline{\mathrm{AE}}$ )

The FIFO almost-empty flag is synchronized to the port clock that reads data from its array (CLKB). The state machine that controls an almost-empty flag monitors a write-pointer and a read-pointer comparator that indicates when the FIFO SRAM status is almost empty, almost empty +1 , or almost empty +2 . The almost-empty state is defined by the value of the almost-full and almost-empty offset register ( X ). This register is loaded with one of four preset values during a device reset (see reset). An almost-empty flag is low when the FIFO contains $X$ or less long words in memory and is high when the FIFO contains ( $\mathrm{X}+1$ ) or more long words.
Two low-to-high transitions of CLKB are required after a FIFO write for the almost-empty flag to reflect the new level of fill; therefore, the almost-empty flag of a FIFO containing $(X+1)$ or more long words remains low if two CLKB cycles have not elapsed since the write that filled the memory to the $(X+1)$ level. An almost-empty flag is set high by the second low-to-high transition of CLKB after the FIFO write that fills memory to the $(X+1)$ level. A low-to-high transition of CLKB begins the first synchronization cycle if it occurs at time $t_{\text {sk } 2}$ or greater after the write that fills the FIFO to $(X+1)$ long words. Otherwise, the subsequent CLKB cycle can be the first synchronization cycle (see Figure 11).

## almost-full flag ( $\overline{A P})$

The FIFO almost-full flag is synchronized to the port clock that writes data to its array (CLKA). The state machine that controls an almost-full flag monitors a write-pointer and a read-pointer comparator that indicates when the FIFO SRAM status is almost full, almost full -1 , or almost full-2. The almost-full state is defined by the value of the almost-full and almost-empty offset register (X). This register is loaded with one of four preset values during a device reset (see reset above). An almost-full flag is low when the FIFO contains ( $64-\mathrm{X}$ ) or more long words in memory and is high when the FIFO contains [ $64-(X+1)]$ or less long words.
Two low-to-high transitions of CLKA are required after a FIFO read for the almost-full flag to reflect the new level of fill; therefore, the almost-full flag of a FIFO containing [ $64-(X+1)]$ or less words remains low if two CLKA cycles have not elapsed since the read that reduced the number of long words in memory to [64-(X+1)]. An almost-full flag is set high by the second low-to-high transition of CLKA after the FIFO read that reduces the number of long words in memory to [64-(X+1)]. A low-to-high transition of CLKA begins the first synchronization cycle if it occurs at time $t_{\text {sk2 }}$ or greater after the read that reduces the number of long words in memory to $[64-(X+1)]$. Otherwise, the subsequent CLKA cycle can be the first synchronization cycle (see Figure 12).

## mallbox registers

Two 36-bit bypass registers (mail1, mail2) are on board the SN74ABT3613 to pass command and control information between port A and port B without putting it in queue. A low-to-high transition on CLKA writes AO-A35 data to the mail1 register when a port-A write is selected by $\overline{C S A}, W / \bar{R} A$, and $E N A$, and MBA is high. A low-to-high transition on CLKB writes B0-B35 data to the mail2 register when a port-B write is selected by ( $\overline{\mathrm{CSB}}, \mathrm{W} / \overline{\mathrm{RB}}$, and ENB) and both SIZO and SIZ1 are high. Writing data to a mail register sets the corresponding flag ( $\overline{\text { MBF1 }}$ or $\overline{\text { MBF2 }}$ ) low. Attempted writes to a mail register are ignored while the mail flag is low.
When the port-B data outputs ( $B 0-B 35$ ) are active, the data on the bus comes from the FIFO output register when either one or both SIZ1 and SIZO are low and from the mail1 register when both SIZ1 and SIZO are high. The mail1 register flag ( $\overline{\mathrm{MBF}}$ ) is set high by a rising CLKB edge when a port -B read is selected by $\overline{\mathrm{CSB}}, \mathrm{W} / \overline{\mathrm{RB}}$, and ENB, and both SIZ1 and SIZO are high. The mail2 register flag (MBF2) is set high by a rising CLKA edge whén a port-A read is selected by $\overline{C S A}, W / \bar{R} A$, and $E N A$ and $M B A$ is high. The data in the mail register remains intact after it is read and changes only when new data is written to the register.

## $64 \times 36$ CLOCKED FIRST-IN, FIRST-OUT MEMORY WITH BUS MATCHING AND BYTE SWAPPING <br> SCBS128C - JULY 1992 - REVISED MARCH 1994

## dynamic bus sizing

The port-B bus can be configured in a 36-bit long word, 18-bit word, or 9-bit byte format for data read from the FIFO. Word- and byte-size bus selections can utilize the most significant bytes of the bus (big endian) or least significant bytes of the bus (little endian). Port-B bus-size can be changed dynamically and synchronous to CLKB to communicate with peripherals of various bus widths.

The levels applied to the port-B bus size select ( $\mathrm{SIZO}, \mathrm{SIZ1}$ ) inputs and the big-endian select ( $\overline{\mathrm{BE}}$ ) input are stored on each CLKB low-to-high transition. The stored port-B bus-size selection is implemented by the next rising edge on CLKB according to Figure 1.
Only 36-bit long-word data is written to or read from the FIFO memory on the SN74ABT3613. Bus-matching operations are done after data is read from the FIFO RAM. Port-B bus sizing does not apply to mail register operations.

BYTE ORDER ON PORT A:

(a) LONG-WORD SIZE

| $\overrightarrow{B E}$ | SIZ1 | SIZO |
| :---: | :---: | :---: |
| $L$ | $L$ | $H$ |


(b) WORD SIZE - BIG ENDIAN

| $\overline{B E}$ | SIZ1 | SIZO |
| :---: | :---: | :---: |
| $H$ | $L$ | $H$ |


(c) WORD SIZE - LITTLE ENDIAN

Figure 1. Dynamic Bus Sizing
dynamic bus sizing (continued)

| $\overline{B E}$ | SIZ1 | SIZO |
| :---: | :---: | :---: |
| $L$ | $H$ | $L$ |


(e) BYTE SIZE - LITTLE ENDIAN

Figure 1. Dynamic Bus Sizing (continued)

## bus-matching FIFO reads

Data is read from the FIFO RAM in 36-bit long-word increments. If a long-word bus size is implemented, the entire long word immediately shifts to the FIFO output register upon a read. If byte or word size is implemented on port B, only the first one or two bytes appear on the selected portion of the FIFO output register with the rest of the long word stored in auxiliary registers. In this case, subsequent FIFO reads with the same bus-size implementation output the rest of the long word to the FIFO output register in the order shown by Figure 1.

Each FIFO read with a new bus-size implementation automatically unloads data from the FIFO RAM to its output register and auxiliary registers. Implementing a new port-B bus size and performing a FIFO read before all bytes or words stored in the auxiliary registers have been read results in a loss of the unread data in these registers.
When reading data from FIFO in byte or word format, the unused B0-B35 outputs remain inactive but static, with the unused FIFO output register bits holding the last data value to decrease power consumption.

## $64 \times 36$ CLOCKED FIRST-IN, FIRST-OUT MEMORY WITH BUS MATCHING AND BYTE SWAPPING

SCBS128C - JULY 1992 - REVISED MARCH 1994

## port-B mall reglster access

In addition to selecting port-B bus sizes for FIFO reads, the port-B bus size select (SIZO, SIZ1) inputs also access the mail registers. When both SIZO and SIZ1 are high, the mail1 register is accessed for a port-B long-word read and the mail2 register is accessed for a port-B long-word write. The mail register is accessed immediately and any bus-sizing operation that can be underway is unaffected by the the mail-register access. After the mailregister access is complete, the previous FIFO access can resume in the next CLKB cycle. The logic diagram in Figure 2 shows the previous bus-size selection is preserved when the mail registers are accessed from port B. A port-B bus size is implemented on each rising CLKB edge according to the states of SIZO_Q, SIZ1_Q, and BE_Q.


Figure 2. Logic Dlagram for SIZO, SIZ1, and $\overline{\mathrm{BE}}$ Register

## byte swapping

The byte-order arrangement of data read from the FIFO can be changed synchronous to the rising edge of CLKB. Byte-order swapping is not available for mail-register data. Four modes of byte-order swapping (including no swap) can be done with any data port-size selection. The order of the bytes are rearranged within the long word, but the bit order within the bytes remains constant.

Byte arrangement is chosen by the port-B swap select (SW0, SW1) inputs on a CLKB rising edge that reads a new long word from the FIFO. The byte order chosen on the first byte or first word of a new long word read from the FIFO is maintained until the entire long word is transferred, regardless of the SWO and SW1 states during subsequent reads. Figure 3 is an example of the byte-order swapping available for long word reads. Performing a byte swap and bus size simultaneously for a FIFO read first rearranges the bytes as shown in Figure 3, then outputs the bytes as shown in Figure 1.
byte swapping (continued)

| SW1 | SW0 |
| :---: | :---: |
| $L$ | $L$ |


| SW1 | SWO |
| :---: | :---: |
| $L$ | $H$ |


| SW1 | SWO |
| :---: | :---: |
| $H$ | $L$ |


(a) NO SWAP

(b) BYTE SWAP

(c) WORD SWAP

(d) BYTE-WORD SWAP

Figure 3. Byte Swapping for FIFO Reads (Long-Word Size Example)

## $64 \times 36$ CLOCKED FIRST-IN, FIRST-OUT MEMORY WITH BUS MATCHING AND BYTE SWAPPING

SCBS 128C - JULY 1992 - REVISED MARCH 1994
parity checking
The port-A data inputs (A0-A35) and port-B data inputs (B0-B35) each have four parity trees to check the parity of incoming (or outgoing) data. A parity failure on one or more bytes of the port-A data bus is reported by a low level on the port-A parity error flag ( $\overline{\mathrm{PEFA}})$. A parity failure on one or more bytes of the port-B data inputs that are valid for the bus-size implementation is reported by a low level on the port-B parity error flag ( $\overline{\mathrm{PEFB}}$ ). Odd or even parity checking can be selected, and the parity error flags can be ignored if this feature is not desired.
Parity status is checked on each input bus according to the level of the odd/even parity (ODD/EVEN) select input. A parity error on one or more valid bytes of a port is reported by a low level on the corresponding port-parity-error flag ( $\overline{\text { PEFA }}, \overline{\mathrm{PEFB}}$ ) output. Port-A bytes are arranged as A0-A8, A9-A17, A18-A26, and $\mathrm{A} 27-\mathrm{A} 35$. Port-B bytes are arranged as B0-B8, B9-B17, B18-B26, and B27-B35, and its valid bytes are those used in a port-B bus-size implementation. When odd/even parity is selected, a port-parity-error flag ( $\overline{\text { PEFA }}, \overrightarrow{\text { PEFB }}$ ) is low if any valid byte on the port has an odd/even number of low levels applied to the bits.

The four parity trees used to check the AO-A35 inputs are shared by the mail2 register when parity generation is selected for port-A reads (PGA = high). When a port-A read from the mail2 register with parity generation is selected with CSA low, ENA high, W/RA low, MBA high, and PGA high, the port-A parity error flag (PEFA) is held high regardless of the levels applied to the AO-A35 inputs. Likewise, the parity trees used to check the $B 0-B 35$ inputs are shared by the mail1 register when parity generation is selected for port-B reads (PGB = high). When a port-B read from the mail1 register with parity generation is selected with CSB low, ENB high, W/RB low, both SIZO and SIZ1 high, and PGB high, the port-B parity error flag ( $\overline{\mathrm{PEFB}}$ ) is held high regardless of the levels applied to the B0-B35 inputs.

## parity generation

A high level on the port-A parity generate select (PGA) or port-B parity generate select (PGB) enables the SN74ABT3613 to generate parity bits for port reads from a FIFO or mailbox register. Port-A bytes are arranged as A0-A8, A9-A17, A18-A26, and A27-A35, with the most significant bit of each byte used as the parity bit. Port-B bytes are arranged as B0-B8, B9-B17, B18-B26, and B27-B35 with the most significant bit of each byte used as the parity bit. A write to a FIFO or mail register stores the levels applied to all nine inputs of a byte regardless of the state of the parity generate select (PGA, PGB) inputs. When data is read from a port with parity generation selected, the lower eight bits of each byte are used to generate a parity bit according to the level on the ODD/EVEN select. The generated parity bits are substituted for the levels origninally written to the most significant bits of each byte as the word is read to the data outputs.

Parity bits for FIFO data are generated after the data is read from SRAM and before the data is written to the output register. The port-A parity generate select (PGA) and odd/even parity select (ODD/EVEN) have setup and hold time constraints to the port-A clock (CLKA) and the port-B parity generate select (PGB) and ODD/EVEN select have setup and hold-time constraints to the port-B clock (CLKB). These timing constraints only apply for a rising clock edge used to read a new long word to the FIFO output register.
The circuit used to generate parity for the mail1 data is shared by the port-B bus ( $B 0-B 35$ ) to check parity and the circuit used to generate parity for the mail2 data is shared by the port-A bus (AO-A35) to check parity. The shared parity trees of a port are used to generate parity bits for the data in a mail register when the port chip select ( $\overline{\mathrm{CSA}}, \overline{\mathrm{CSB}}$ ) is low, enable (ENA, ENB) is high, and write/read select ( $\mathrm{W} / \overline{\mathrm{R}} A, \mathrm{~W} / \overline{\mathrm{R}} \mathrm{B}$ ) input is low, the mail register is selected (MBA is high for port A ; both SIZO and $\mathrm{SIZ1}$ are high for port B ), and port parity generate select (PGA, PGB) is high. Generating parity for mail-register data does not change the contents of the register.


Figure 4. Device Reset Loading the $X$ Register With the Value of Elght

$t$ Written to the FIFO
Figure 5. FIFO-Write-Cycle Timing

$\dagger \mathrm{SIZO}=\mathrm{H}$ and $\mathrm{SIZ1}=\mathrm{H}$ selects the mail1 register for output on B0-B35.
$\ddagger$ Data read from the FIFO
DATA SWAP TABLE FOR FIFO LONG-WORD READS

| FIFO DATA WRITE |  |  |  | SWAP MODE |  |  | FIFO DATA READ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A35-A27 | A26-A18 | A17-A9 | A8-A0 | SW1 | SWO | B35-B27 | B26-B18 | B17-B9 | B8-B0 |  |
| A | B | C | D | L | L | A | B | C | D |  |
| A | B | C | D | L | H | D | C | B | A |  |
| A | B | C | D | H | L | C | D | A | B |  |
| A | B | C | D | H | H | B | A | D | C |  |

Figure 6. FIFO Long-Word Read-Cycle Timing

$\dagger$ SIZO $=\mathrm{H}$ and SIZ1 $=\mathrm{H}$ selects the mail1 register for output on $\mathrm{BO}-\mathrm{B} 35$.
$\ddagger$ Unused word BO-B17 or B18-B35 holds last FIFO output register data for word-size reads.

| FIFO-DATA WRITE |  |  |  | SWAP MODE |  | $\begin{aligned} & \text { READ } \\ & \text { NO. } \end{aligned}$ | FIFO-DATA READ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | BIG ENDIAN | LITTLE ENDIAN |  |
| A35-A27 | A26-A18 | A17-A9 | A8-A0 |  |  | SW1 | SW0 | B35-B27 | B26-B18 | B17-B9 | B8-B0 |
| A | B | C | D | L | 1 |  | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | $\begin{aligned} & \mathrm{A} \\ & \mathrm{C} \end{aligned}$ | $\begin{aligned} & \mathrm{B} \\ & \mathrm{D} . \end{aligned}$ | $\begin{aligned} & \mathrm{C} \\ & \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & \mathrm{~B} \end{aligned}$ |
| A | B | C | D | 1 | H |  | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{D} \\ & \mathrm{~B} \end{aligned}$ | $\begin{aligned} & \mathrm{C} \\ & \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \mathrm{B} \\ & \mathrm{D} \end{aligned}$ | $\begin{aligned} & \mathrm{A} \\ & \mathrm{C} \end{aligned}$ |
| A | B | C | D | H | L | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | $\begin{aligned} & \mathrm{C} \\ & \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & \mathrm{~B} \end{aligned}$ | $\begin{aligned} & \mathrm{A} \\ & \mathrm{C} \end{aligned}$ | $\begin{aligned} & \mathrm{B} \\ & \mathrm{D} \end{aligned}$ |
| A | B | C | D | H | H | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{B} \\ & \mathrm{D} \end{aligned}$ | $\begin{aligned} & \mathrm{A} \\ & \mathrm{C} \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & \mathrm{~B} \end{aligned}$ | $\begin{aligned} & \mathrm{C} \\ & \mathrm{~A} \end{aligned}$ |

Figure 7. FIFO-Word Read-Cycle Timing

$\dagger$ SIZO $=\mathrm{H}$ and $\mathrm{SIZ1}=\mathrm{H}$ selects the mail1 register for output on B0-B35.
NOTE: Unused bytes hold last FIFO output register data for byte-size reads.
Figure 8. FIFO-Byte Read-Cycle Timing

| DATA SWAP TABLE FOR FIFO-BYTE READS |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FIFO-DATA WRITE |  |  |  | SWAP MODE |  | READ NO. | FIFO-DATA READ |  |
|  |  |  |  | BIG ENDIAN | LITTLE ENDIAN |  |
| A35-A27 | A26-A18 | A17-A9 | A8-A0 |  |  | SW1 | SW0 | B35-B27 | B8-B0 |
| A | B | C | D | L | L |  | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \end{aligned}$ | $\begin{aligned} & \hline \text { A } \\ & \text { B } \\ & \text { C } \\ & \text { D } \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & \mathrm{C} \\ & \mathrm{~B} \\ & \mathrm{~A} \end{aligned}$ |
| A | B | C | D |  | H | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{D} \\ & \mathrm{C} \\ & \mathrm{~B} \\ & \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \hline \mathrm{A} \\ & \mathrm{~B} \\ & \mathrm{C} \\ & \mathrm{D} \end{aligned}$ |
| A | B | C | D | H | $L$ | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \end{aligned}$ | $\begin{aligned} & \hline C \\ & D \\ & A \\ & B \end{aligned}$ | $\begin{aligned} & \mathrm{B} \\ & \mathrm{~A} \\ & \mathrm{D} \\ & \mathrm{C} \end{aligned}$ |
| A | B | C | D |  | H | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \end{aligned}$ | $\begin{aligned} & \mathrm{B} \\ & \mathrm{~A} \\ & \mathrm{D} \\ & \mathrm{C} \end{aligned}$ | $\begin{aligned} & \hline \text { C } \\ & \text { D } \\ & \text { A } \\ & \text { B } \end{aligned}$ |

Figure 8. FIFO-Byte Read-Cycle Timing (continued)

$t_{t_{\text {Sk } 1}}$ is the minimum time between a rising CLKA edge and a rising CLKB edge for $\overline{\mathrm{EF}}$ to transition highin the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than tsk1, then the transition of EF high may occur one CLKB cycle later than shown. NOTE A: Port-B size of long word is selected for the FIFO read by $\mathrm{SIZ1}=\mathrm{L}, \mathrm{SIZO}=\mathrm{L}$. If port-B size is word or byte, $\overline{\mathrm{EF}}$ is set low by the last word or byte read from the FIFO, respectively.

Figure 9. $\overline{\text { EF-Flag Timing and First Data Read When the FIFO Is Empty }}$

${ }^{\dagger}{ }_{\text {tsk } 1}$ is the minimum time between a rising CLKB edge and a rising CLKA edge for $\overline{F F}$ to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than $\mathrm{t}_{\text {sk }}$, then FF may transition high one CLKA cycle later than shown.
NOTE A: Port-B size of long word is selected for the FIFO read by $\mathrm{SIZ1}=\mathrm{L}, \mathrm{SIZO}=\mathrm{L}$. If port-B size is word or byte, $\mathrm{t}_{\mathrm{sk} 1}$ is referenced from the rising CLKB edge that reads the first word or byte of the long word, respectively.

Figure 10. $\overline{\text { FF-Flag Timing and First Avallable Write When the FIFO Is Full }}$

$\dagger_{t_{\text {sk2 }}}$ is the minimum time between a rising CLKA edge and a rising CLKB edge for $\overline{A E}$ to transition high in the next CLKBB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than $\mathrm{t}_{\mathrm{sk}}$, then $\overline{\mathrm{AE}}$ may transition high one CLKB cycle later than shown.
NOTES: A. FIFO write ( $\overline{C S A}=L, W / \bar{R} A=H, M B A=L$ ), FIFO read ( $\overline{C S B}=L, W / \bar{R} B=L, M B B=L$ )
B. Port-B size of long word is selected for FIFO read by $S I Z 1=L, S I Z O=L$. If port-B size is word or byte, $\mathrm{t}_{\mathrm{s}} \mathrm{L} 2$ is referenced to the first word or byte read of the long word, respectively.

Figure 11. Timing for $\overline{A E}$ When the FIFO Is Almost Empty

$\dagger_{t_{\text {sk2 }}}$ is the minimum time between a rising CLKA edge and a rising CLKB edge for $\overline{\mathrm{FF}}$ to transition high in the next CLKA cycle. If the time between the rising CLKA edge and rising CLKB edge is less than $t_{\text {sk2 }}$, then $\overline{A F}$ may transition high one CLKB cycle later than shown.
NOTES: A. FIFO write ( $\overline{C S A}=L, W / \bar{R} A=H, M B A=L$ ). FIFO read ( $\overline{C S B}=L, W / \bar{R} B=L, M B B=L$ )
B. Port-B size of long word is selected for FIFO read by $S I Z 1=L, S I Z O=L$. If port- $B$ size is word or byte, $\mathrm{t}_{\text {sk2 }}$ is referenced from the first word or byte read of the long word, respectively.

Figure 12. Timing for $\overline{\mathrm{AF}}$ When the FIFO Is Almost Full


NOTE A: Port-B parity generation off ( $\mathrm{PGB}=\mathrm{L}$ )
Figure 13. Timing for Mail1 Register and $\overline{\text { MBF1 Flag }}$
$64 \times 36$ CLOCKED FIRST-IN, FIRST-OUT MEMORY WITH BUS MATCHING AND BYTE SWAPPING
SCBS128C-JULY 1992-REVISED MARCH 1994


NOTE A: Port-A parity generation off (PGA $=\mathrm{L}$ )
Figure 14. Timing for Mail2 Register and MBF2 Flag


NOTE A: $\overline{\text { CSA }}=\mathrm{L}$ and $E N A=H$
Figure 15. ODD/EVEN, W/RA, MBA, and PGA to PEFA Timing


NOTE A: $\overline{\mathrm{CSB}}=\mathrm{L}$ and $\mathrm{ENB}=\mathrm{H}$
Figure 16. ODD/EVEN, W/RB, SIZ1, SIZO, and PGB to $\overline{\text { PEFB }}$ Timing


NOTEA: ENA $=\mathrm{H}$
Figure 17. Parity-Generation Timing When Reading From the Mall2 Register


NOTE A: $\mathrm{ENB}=\mathrm{H}$
Figure 18. Parlty-Generation Timing When Reading From the Mail1 Register

## SN74ABT3613 $64 \times 36$ CLOCKED FIRST-IN, FIRST-OUT MEMORY WITH BUS MATCHING AND BYTE SWAPPING

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$


† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: The input and output voltage ratings may be exceeded provided the input and output current ratings are observed.
recommended operating conditions

|  |  | MIN | MAX |
| :--- | :--- | ---: | :---: |
| $V_{\mathrm{CC}}$ | Uupply voltage | 4.5 | 5.5 |
| $\mathrm{~V}_{\text {IH }}$ | High-level input voltage | V |  |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage | 2 | V |
| $\mathrm{IOH}_{\mathrm{OH}}$ | High-level output current | 0.8 | V |
| IOL | Low-level output current | -4 | mA |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating free-air temperature | 8 | mA |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  |  |  | MIN | TYP $\ddagger$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V OH | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $1 \mathrm{OH}=-4 \mathrm{~mA}$ |  |  | 2.4 |  |  | V |
| VOL | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$. | $\mathrm{IOL}=8 \mathrm{~mA}$ |  |  |  |  | 0.5 | V |
| 1 | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=\mathrm{V}_{C C}$ or 0 |  |  |  |  | $\pm 50$ | $\mu \mathrm{A}$ |
| IOZ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$ or 0 |  |  |  |  | $\pm 50$ | $\mu \mathrm{A}$ |
| Icc | $\mathrm{VCC}=5.5 \mathrm{~V}$, | $10=0 \mathrm{~mA}$, | $V_{1}=V_{C C}$ or GND | Outputs high |  |  | 60 | mA |
|  |  |  |  | Outputs low |  |  | 130 |  |
|  |  |  |  | Outputs disabled |  |  | 60 |  |
| $\mathrm{C}_{i}$ | $V_{1}=0$, | $f=1 \mathrm{MHz}$ |  |  |  | 4 |  | pF |
| $\mathrm{C}_{0}$ | $V_{0}=0$, | $\mathrm{f}=1 \mathrm{MHz}$ |  |  |  |  |  | pF |

$\ddagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

## timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Figures 4 through 18)


$\dagger$ Only applies for a clock edge that does a FIFO read
$\ddagger$ Requirement to count the clock edge as one of at least four needed to reset a FIFO
§ Skew time is not atiming constraint for proper device operation and is only included to illustrate the timing relationship between CLKA cycle and CLKB cycle.
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ (see Figures 4 through 18)

| PARAMETER |  | 'ABT3613-15 |  | 'ABT3613-20 |  | 'ABT3613-30 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| ta | Access time, CLKA $\dagger$ to A0-A35 and CLKB $\uparrow$ to B0-B35 | 2 | 10 | 2 | 12 | 2 | 15 | ns |
| tpd(C-FF) | Propagation delay time, CLKA to $\overline{F F}$ | 2 | 10 | 2 | 12 | 2 | 15 | ns |
| tpd(C-EF) | Propagation delay time, CLKB t to $\overline{\mathrm{EF}}$ | 2 | 10 | 2 | 12 | 2 | 15 | ns |
| $t^{\text {pd }}$ (C-AE) | Propagation delay time, CLKB $\dagger$ to $\overline{\mathrm{AE}}$ | 2 | 10 | 2 | 12 | 2 | 15 | ns |
| tpd(C-AF) | Propagation delay time, CLKA to $\overline{\mathrm{AF}}$ | 2 | 10 | 2 | 12 | 2 | 15 | ns |
| $t_{\text {pd }}(\mathrm{C}-\mathrm{MF})$ | Propagation delay time, CLKA to $\overline{M B F 1}$ low or $\overline{M B F 2}$ high and CLKB $\uparrow$ to $\overline{M B F 2}$ low or MBF1 high | 1 | 9 | 1 | 12 | 1 | 15 | ns |
| $\mathrm{t}_{\mathrm{pd}}(\mathrm{C}-\mathrm{MR})$ | Propagation delay time, CLKA $\uparrow$ to $\mathrm{BO}-\mathrm{B} 35 \dagger$ and CLKB $\uparrow$ to A0-A35 $\ddagger$ | 3 | 11 | 3 | 12 | 3 | 15 | ns |
| $t_{\text {pd }}(\mathrm{C}-\mathrm{PE})^{\text {® }}$ | Propagation delay time, CLKB to $\overline{\text { PEFP }}$ | 2 | 11 | 2 | 12 | 2 | 13 | ns |
| tpd(M-DV) | Propagation delay time, $\mathrm{SIZ1}$,SIZO to $\mathrm{BO}-\mathrm{B} 35$ valid | 1 | 11 | 1 | 11.5 | 1 | 12 | ns |
| $t^{\text {pd ( }}$ D-PE) | Propagation delay time, AO-A35 valid to PEFA valid; BO-B35 valid to $\overline{\text { PEFB }}$ valid | 3 | 10 | 3 | 11 | 3 | 13 | ns |
| tpd(0-PE) | Propagation delay time, ODD/EVEN to PEFA and PEFB | 3 | 11 | 3 | 12 | 3 | 14 | ns |
| ${ }^{\text {tpd }}$ (O-PB) ${ }^{\text {d }}$ | Propagation delay time, ODD/EVEN to parity bits (A8, A17, A26, A 35 ) and (B8, B17, B26, B35) | 2 | 12 | 2 | 13 | 2 | 15 | ns |
| tpd(E-PE) | Propagation delay time $\overline{\text { CSA }}$, ENA, W/RA, MBA, or PGA to <br>  | 1 | 11 | 1 | 12 | 1 | 14 | ns |
| $t_{p d}(E-P B)^{\text { }}$ |  parity bits (A8, A17, A26, A35); $\overline{C S B}, E N B, W / \bar{R} B, S I Z 1, S I Z 0$, or PGB to parity bits ( $B 8, B 17, B 26, B 35$ ) | 3 | 12 | 3 | 13 | 3 | 14 | ns |
| ${ }^{t} \mathrm{pd}(\mathrm{R}-\mathrm{F})$ | Propagation delay time, $\overline{R S T}$ to $\overline{A E}, \overline{E F}$ low and $\overline{A F}, \overline{M B F 1}$. $\overline{M B F 2}$ high. | 1 | 15 | 1 | 20 | 1 | 25 | ns |
| $t_{\text {en }}$ | Enable time, $\overline{\text { CSA }}$ and W/ $\overline{\mathrm{R}} \mathrm{A}$ low to A0-A35 active and CSB low and $\mathrm{W} / \overline{\mathrm{R}} \mathrm{B}$ high to $\mathrm{BO}-\mathrm{B} 35$ active | 2 | 10 | 2 | 12 | 2 | 14 | ns |
| $t_{\text {dis }}$ | Disable time, $\overline{C S A}$ or W/R̄A high to A0-A35 at high impedance and $\overline{C S B}$ high or $W / \bar{R} B$ low to $B 0-B 35$ at high impedance | 1 | 8 | 1 | 9 | 1 | 11 | ns |

$\dagger$ Writing data to the mail1 register when the B0-B35 outputs are active and SIZ1 and SIZO are high.
$\ddagger$ Writing data to the mail2 register when the A0-A35 outputs are active.
§ Only applies when a new port-B bus size is implemented by the rising CLKB edge.
§ Only applies when reading data from a mail register

## TYPICAL CHARACTERISTICS



Figure 19

## calculating power dissipation

The $\operatorname{ICC}(f)$ current for the graph in Figure 19 was taken while simultaneously reading and writing the FIFO on the SN74ACT3613 with CLKA and CLKB set to $\mathrm{f}_{\text {clock. }}$. All data inputs and data outputs change state during each clock cycle to consume the highest supply current. Data outputs were disconnected to normalize the graph to a zero-capacitance load. Once the capacitive load per data-output channel is known, the power dissipation can be calculated with the equation below.

With ICC(f) taken from Figure 19, the maximum power dissipation ( $\mathrm{P}_{\mathrm{T}}$ ) of the SN74ABT3613 can be calculated by:

$$
P_{T}=V_{C C} \times \operatorname{lcC}(f)+\sum\left[C_{L} \times\left(V_{O H}-V_{O L}\right)^{2} \times f_{0}\right]
$$

where:
$C_{L}=$ output capacitive load
$\mathrm{f}_{0}=$ switching frequency of an output
$\mathrm{V}_{\mathrm{OH}}=$ output high-level voltage
$\mathrm{V}_{\mathrm{OL}}=$ output low-level voltage
When no reads or writes are occurring on the SN74ABT3613, the power dissipated by a single clock (CLKA or CLKB) input running at frequency $f_{\text {clock }}$ is calculated by:

$$
\mathrm{P}_{\mathrm{T}}=\mathrm{V}_{\mathrm{CC}} \times \mathrm{f}_{\text {clock }} \times 0.29 \mathrm{~mA} / \mathrm{MHz}
$$

## PARAMETER MEASUREMENT INFORMATION



Figure 20. Load Circult and Voltage Waveforms

- Free-Running CLKA and CLKB Can Be Asynchronous or Coincident
- Two Independent $64 \times 36$ Clocked FIFOs Buffering Data in Opposite Directions
- Mailbox Bypass Register for Each FIFO
- Dynamic Port-B Bus Sizing of 36 Bits (Long Word), 18 Bits (Word), and 9 Blts (Byte)
- Selection of Big- or Little-Endian Format for Word and Byte Bus Sizes
- Three Modes of Byte-Order Swapping on Port B
- Almost-Full and Almost-Empty Flags
- Microprocessor Interface Control Logic
- EFA, $\overline{F F A}, \overline{A E A}$, and $\overline{A F A}$ Flags Synchronized by CLKA
- $\overline{E F B}, \overline{F F B}, \overline{A E B}$, and $\overline{A F B}$ Flags Synchronized by CLKB
- Passive Parity Checking on Each Port
- Parity Generation Can Be Selected for Each Port
- Low-Power Advanced BICMOS Technology
- Supports Clock Frequencies up to 67 MHz
- Fast Access Times of 10 ns
- Available in Space-Saving 120-Pin Thin Quad Flat Package (PCB) or 132-Pin Quad Flat Package (PQ)


## description

The SN74ABT3614 is a high-speed, low-power BiCMOS bidirectional clocked FIFO memory. It supports clock frequencies up to 67 MHz and has read-access times as fast as 10 ns . Two independent $64 \times 36$ dual-port SRAM FIFOs on board the chip buffer data in opposite directions. Each FIFO has flags to indicate empty and full conditions and two programmable flags (almost full and almost empty) to indicate when a selected number of words is stored in memory. FIFO data on port B can be input and output in 36 -bit, 18 -bit, and 9 -bit formats with a choice of big- or little-endian configurations. Three modes of byte-order swapping are possible with any bus size selection. Communication between each port can bypass the FIFOs via two 36 -bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. Parity is checked passively on each port and can be ignored if not desired. Parity generation can be selected for data read from each port.
The SN74ABT3614 is a clocked FIFO, which means each port employs a synchronous interface. All data transfers through a port are gated to the low-to-high transition of a continuous (free-running) port clock by enable signals. The continuous clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses controlled by a synchronous interface.
The full flag and almost-full flag of a FIFO are two-stage synchronized to the port clock that writes data to its array. The empty flag and almost-empty flag of a FIFO are two-stage synchronized to the port clock that reads data from its array.
The SN74ABT3614 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

```
PCB PACKAGE
```

    (TOP VIEW)
    


NC - No internal connection
t Uses Yamaichi socket IC51-1324-828

## SNT4ABT3614

$64 \times 36 \times 2$ CLOCKED FIRST-IN, FIRST-OUT MEMORY WITH BUS MATCHING AND BYTE SWAPPING
SCBS126C - JUNE 1992 - REVISED JANUARY 1994
functional block diagram


## Terminal Functions

| PIN NAME | 1/0 | DESCRIPTION |
| :---: | :---: | :---: |
| A0-A35 | 1/0 | Port-A data. The 36-bit bidirectional data port for side A. |
| $\overline{A E A}$ | $\begin{gathered} 0 \\ \text { (port A) } \end{gathered}$ | Port-A almost-empty flag. Programmable almost-empty flag synchronized to CLKA. $\bar{A} E \bar{A}$ is low when the number of 36 -bit words in FIFO2 is less than or equal to the value in the offset register, X . |
| $\overline{\text { AEB }}$ | $\begin{gathered} 0 \\ \text { (port B) } \end{gathered}$ | Port-B almost-empty flag. Programmable almost-empty flag synchronized to CLKB. $\overline{A E B}$ is low when the number of 36-bit words in FIFO1 is less than or equal to the value in the offset register, X . |
| $\overline{\text { AFA }}$ | $\begin{gathered} 0 \\ \text { (port A) } \end{gathered}$ | Port-A almost-full flag. Programmable almost-full flag synchronized to CLKA. $\overline{\text { AFA }}$ is low when the number of 36 -bit empty locations in FIFO1 is less than or equal to the value in the offset register, X . |
| $\overline{\text { AFB }}$ | $\begin{gathered} 0 \\ \text { (port B) } \end{gathered}$ | Port-B almost-full flag. Programmable almost-full flag synchronized to CLKB, $\overline{\mathrm{AFB}}$ is low when the number of 36 -bit empty locations in FIFO2 is less than or equal to the value in the offset register, $X$. |
| B0-B35 | 1/0 | Port-B data. The 36-bit bidirectional data port for side B. |
| $\overline{B E}$ | 1 | Big-endian select. Selects the bytes on port B used during byte or word data transfer. A low on $\overline{\mathrm{BE}}$ selects the most significant bytes on BO-B35 for use, and a high selects the least significant bytes. |
| CLKA | 1 | Port-A clock. CLKA is a continuous clock that synchronizes all data transfers through port $A$ and can be asynchronous or coincident to CLKB. EFA, $\overline{F F A}, \overline{A F A}$, and $\overline{A E A}$ are synchronized to the low-to-high transition of CLKA. |
| CLKB | 1 | Port-B clock. CLKB is a continuous clock that synchronizes all data transfers through port $B$ and can be asynchronous or coincident to CLKA. Port-B byte swapping and data port sizing operations are also synchronous to the low-to-high transition of CLKB. $\overline{\mathrm{EFB}}, \overline{\mathrm{FFB}}, \overline{\mathrm{AFB}}$, and $\overline{\mathrm{AEB}}$ are synchronized to the low-to-high transition of CLKB. |
| $\overline{C S A}$ | 1 | Port-A chip select. CSA must be low to enable a low-to-high transition of CLKA to read or write data on port $A$. The A0-A35 outputs are in the high-Impedance state when CSA is high. |
| CSB | 1 | Port-B chip select. $\overline{C S B}$ must be low to enable a low-to-high transition of CLKB to read or write data on port B. The B0-B35 outputs are in the high-impedance state when CSB is high. |
| EFA | $\underset{(\text { port } A)}{0}$ | Port-A empty flag. EFA is synchronized to the low-to-hightransition of CLKA. When EFA is low, FIFO2 is empty and reads from its memory are disabled. Data can be read from FIFO2 to the output register when EFA is high. $\overline{\mathrm{EFA}}$ is forced low when the device is reset and is set high by the second low-to-high transition of CLKA after data is loaded into empty FIFO2 memory. |
| $\overline{E F B}$ | $\underset{\text { (port B) }}{0}$ | Port-B empty flag. $\overline{\text { EFB }}$ is synchronized to the low-to-high transition of CLKB. When EFB is low, FIFO1 is empty and reads from its memory are disabled. Data can be read from FIFO1 to the output register when $\overline{E F B}$ is high. $\overline{E F B}$ is forced low when the device is reset and is set high by the second low-to-high transition of CLKB after data is loaded into empty FIFO1 memory. |
| ENA | 1 | Port-A enable. ENA must be high to enable a low-to-high transition of CLKA to read or write data on port A. |
| ENB | 1 | Port-B enable. ENB must be high to enable a low-to-high transition of CLKB to read or write data on port B. |
| FFA | $\begin{gathered} 0 \\ \text { (port A) } \end{gathered}$ | Port-A full flag. $\overline{\text { FFA }}$ is synchronized to the low-to-high transition of CLKA. When FFA is low, FiFO1 is full and writes to its memory are disabled. $\overline{\text { FFA }}$ is forced low when the device is reset and is set high by the second low-to-high transition of CLKA after reset. |
| $\overline{\text { FFB }}$ | $\begin{gathered} 0 \\ \text { (port B) } \end{gathered}$ | Port-B full flag. $\overline{\mathrm{FFB}}$ is synchronized to the low-to-high transition of CLKB . When $\overline{\mathrm{FFB}}$ is low, $\mathrm{FIFO2}$ is full and writes to its memory are disabled. $\overline{\mathrm{FFB}}$ is forced low when the device is reset and is set high by the second low-to-high transition of CLKB after reset. |
| FS1, FS0 | 1 | Flag offset selects. The low-to-high transition of $\bar{R} \overline{S T}$ latches the values of FSO and FS1, which selects one of four preset values for the almost-empty flag and almost-full flag offset. |
| MBA | 1 | Port-A mallbox select. A high level on MBA chooses a mailbox register for a port-A read or write operation. When the A0-A35 outputs are active, a high level on MBA selects data from the mail2 register for output and a low level selects FIFO2 output register data for output. |
| $\overline{\text { MBF1 }}$ | 0 | Mail1 register flag. $\overline{\text { MBF1 }}$ is set low by the low-to-high transition of CLKA that writes data to the mail1 register. Writes to the mail1 register are inhibited while MBF1 is low. MBF1 is set high by a low-to-high transition of CLKB when a port-B read is selected and both SIZ1 and SIZO are high. MBF1 is set high when the device is reset. |
| $\overline{\text { MBF2 }}$ | 0 | Mail2 register flag. $\overline{\text { MBF2 }}$ is set low by the low-to-high transition of CLKB that writes data to the mail2 register. Writes to the mail2 register are inhibited while $\overline{\text { MBF2 }}$ is low. $\overline{\text { MBF2 }}$ is set high by a low-to-high transition of CLKA when a port-A read is selected and MBA is high. $\overline{M B F 2}$ is set high when the device is reset. |

## Terminal Functions (continued)

| PIN NAME | 1/0 | DESCRIPTION |
| :---: | :---: | :---: |
| $\frac{\text { ODD } /}{\text { EVEN }}$ | 1 | Odd/even parity select. Odd parity is checked on each port when ODD/EVEN is high, and even parity is checked when ODD/EVEN is low. ODD/EVEN also selects the type of parity generated for each port if parity generation is enabled for a read operation. |
| $\overline{\text { PEFA }}$ | $\underset{\text { (port A) }}{0}$ | Port-A parity error flag. When any byte applied to terminals AO-A35 fails parity, $\overline{\mathrm{PEFA}}$ is low. Bytes are organized as A0-A8, A9-A17, A18-A26, and A27-A35, with the most significant bit of each byte serving as the parity bit. The type of parity checked is determined by the state of the ODD/EVEN input. <br> The parity trees used to check the AO-A35 inputs are shared by the mail2 register to generate parity if parity generation is selected by PGA. Therefore, If a mail2 read with parity generation is setup by having W/RAA low, MBA high, and PGA high, the PEFA flag is forced high regardless of the state of the AO-A35 inputs. |
| $\overline{\text { PEFB }}$ | $\underset{(\text { port B) }}{0}$ | Port-B parity error flag. When any valid byte applied to terminals $\mathrm{BO} 0-\mathrm{B} 35$ fails parity, $\overline{\mathrm{PEF}} \bar{B}$ is low. Bytes are organized as B0-B8, B9-B17, B18-B26, and B27-B35, with the most slgnificant bit of each byte serving as the parity bit. A byte is valid when it is used by the bus size selected for port $B$. The type of parity checked is determined by the state of the ODD/EVEN input. <br> The parity trees used to check the B0-B35 inputs are shared by the mall1 register to generate parity if parity generation is selected by PGB. Therefore, if a mail1 read with parity generation is setup by having W/RB low, SIZ1 and SIZO high, and PGB high, the $\overline{\text { PEFB }}$ flag is forced high regardless of the state of the B0-B35 inputs. |
| PGA | 1 | Port-A parity generation. Parity is generated for data reads from port A when PGA is high. The type of parity generated is selected by the state of the ODD/EVEN input. Bytes are organized as A0-A8, A9-A17, A18-A26, and A27-A35. The generated parity bits are output in the most significant bit of each byte. |
| PGB | 1 | Port-B parity generation. Parity is generated for data reads from port B when PGB is high. The type of parity generated is selected by the state of the ODD/EVEN input. Bytes are organized as $\mathrm{BO}-\mathrm{B8}, \mathrm{~B} 9-\mathrm{B} 17, \mathrm{~B} 18-\mathrm{B} 26$, and $\mathrm{B} 27-\mathrm{B} 35$. The generated parity bits are output in the most significant bit of each byte. |
| $\overline{\text { RST }}$ | I | Reset. To reset the device, four low-to-high transitions of CLKA and four fow-to-high transitions of CLKB must occur while $\overline{R S T}$ is low. This sets the $\overline{A F A}, \overline{A F B}, \overline{M B F 1}$, and $\overline{M B F 2}$ flags high and the $\overline{E F A}, \overline{E F B}, \overline{A E A}, \overline{A E B}, \overline{F F A}$, and $\overline{F F B}$ flags low. The low-to-high transition of $\overline{R S T}$ latches the status of the FS1 and FSO inputs to select almost-full flag and almost-empty flag offset. |
| SIZO, SIZ1 | $\underset{\text { (port B) }}{\mathrm{I}}$ | Port-B bus size selects. The low-to-high transition of CLKB latches the states of SIZO, SIZ1, and $\overline{B E}$, and the following low-to-high transition of CLKB implements the latched states as a port-B bus size. Port-B bus sizes can be long word, word, or byte. A high on both SIZO and SIZ1 accesses the mailbox registers for a port-B 36 -bit write or read. |
| SW0, SW1 | $\underset{\text { (port B) }}{\stackrel{1}{2}}$ | Port-B byte swap selects. At the beginning of each long word transfer, one of four modes of byte-order swapping is selected by SWO and SW1. The four modes are no swap, byte swap, word swap, and byte-word swap. Byte-order swapping is possible with any bus-size selection. |
| W/RA | 1 | Port-A write/read select. W/R̄A high selects a write operation and a low selects a read operation on port A for a low-to-high transition of CLKA. The AO-A35 outputs are in the high-impedance state when W/RA is high. |
| W/RB | 1 | Port-B write/read select. W/RB high selects a write operation and a low selects a read operation on port B for a low-to-high transition of CLKB. The BO-B35 outputs are in the high-impedance state when W/ $\overline{\mathrm{R} B}$ is high. |

## detailed description

## reset

The SN74ABT3614 is reset by taking the reset ( $\overline{\mathrm{RST}}$ ) input low for at least four port-A clock (CLKA) and four port-B clock (CLKB) low-to-high transitions. The reset input can switch asynchronously to the clocks. A device reset initializes the internal read and write pointers of each FIFO and forces the full flags ( $\overline{F F A}, \overrightarrow{F F B}$ ) low, the empty flags ( $\overline{E F A}, \overline{E F B}$ ) low, the almost-empty flags ( $\overline{\mathrm{AEA}}, \overline{\mathrm{A} E \bar{B}}$ ) low, and the almost-full flags ( $\overline{\mathrm{AFA}}, \overline{\mathrm{AFB}}$ ) high. A reset also forces the mailbox flags ( $\overline{\mathrm{MBF} 1}, \overline{\mathrm{MBF}}$ ) high. After a reset, $\overline{\mathrm{FFA}}$ is set high after two low-to-high transitions of CLKA and $\overline{\text { FFB }}$ is set high after two low-to-high transitions of CLKB. The device must be reset after power up before data is written to its memory.
A low-to-high transition on the $\overline{\operatorname{RST}}$ input loads the almost-full and almost-empty offset register ( $X$ ) with the value selected by the flag-select (FSO, FS1) inputs. The values that can be loaded into the register are shown in Table 1.
reset（continued）
Table 1．Flag Programming

| FS1 | FS0 | RST | ALMOST－FULL AND <br> ALMOST－EMPTY FLAG <br> OFFSET REGISTER（X） |
| :---: | :---: | :---: | :---: |
| $H$ | $H$ | $\uparrow$ | 16 |
| $H$ | $L$ | $\uparrow$ | 12 |
| $L$ | $H$ | $\uparrow$ | 8 |
| $L$ | $L$ | $\uparrow$ | 4 |

## FIFO write／read operation

The state of the port－A data（AO－A35）outputs is controlled by the port－A chip select（ $\overline{\mathrm{CSA}}$ ）and the port－A write／read select（ $W / \bar{R} A$ ）．The AO－A35 outputs are in the high－impedance state when either CSA or W／RA is high．The AO－A35 outputs are active when both $\overline{C S A}$ and W／促A are low．Data is loaded into FIFO1 from the AO－A35 inputs on a low－to－high transition of CLKA when CSA is low，W／RA is high，ENA is high，MBA is low， and FFA is high．Data is read from FIFO2 to the AO－A35 outputs by a low－to－high transition of CLKA when CSA is low，W／RA is low，ENA is high，MBA is low，and EFA is high（see Table 2）．

Table 2．Port－A Enable Function Table

| $\overline{\text { CSA }}$ | W／有A | ENA | MBA | CLKA | A0－A35 OUTPUTS | PORT FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | X | In high－impedance state | None |
| L | H | L | X | X | In high－impedance state | None |
| L | H | H | L | $\uparrow$ | In high－impedance state | FIFO1 write |
| L | H | H | H | $\uparrow$ | In high－impedance state | Mail1 write |
| L | L | L | L | X | Active，FIFO2 output register | None |
| L | L | H | L | $\uparrow$ | Active，FIFO2 output register | FIFO2 read |
| L | L | L | H | X | Active，mail2 register | None |
| L | L | H | H | $\uparrow$ | Active，mail2 register | Mail2 read（set MBF2 high） |

The state of the port－ B data（ $\mathrm{BO}-\mathrm{B} 35$ ）outputs is controlled by the port－B chip select（ $\overline{\mathrm{CSB}}$ ）and the port－B write／read select（ $W / \bar{R} B$ ）．The BO－B35 outputs are in the high－impedance state when either $\overline{C S B}$ or $W / \bar{R} B$ is high．The BO－B35 outputs are active when both $\overline{C S B}$ and W／TBB are low．Data is loaded into FIFO2 from the $B 0-B 35$ inputs on a low－to－high transition of CLKB when $\overline{C S B}$ is low，$W / \bar{R} B$ is high，ENB is high，$\overline{F F B}$ is high， and either SIZO or SIZ1 is low．Data is read from FIFO1 to the BO－B35 outputs by a low－to－high transition of $C L K B$ when $\overline{C S B}$ is low，$W / \bar{R} B$ is low，$E N B$ is high，$\overline{E F B}$ is high，and either SIZO or $\mathrm{SIZ1}$ is low（see Table 3）．
The setup and hold time constraints to the port clocks for the port chip selects（ $\overline{\mathrm{CSA}}, \overline{\mathrm{CSB}}$ ）and write／read selects （ $\mathrm{W} / \overline{\mathrm{R}} \mathrm{A}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{B}$ ）are only for enabling write and read operations and are not related to high－impedance control of the data outputs．If a port enable is low during a clock cycle，the port chip select and write／read select can change states during the setup and hold time window of the cycle．

## FIFO writer/read operation (continued)

Table 3. Port-B Enable Function Table

| $\overline{\text { CSB }}$ | W/有B | ENB | SIZ1, SIZO | CLKB | B0-B35 OUTPUTS | PORT FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | X | In high-impedance state | None |
| L | H | L | X | X | In high-impedance state | None |
| L | H | H | One, both low | $\uparrow$ | In high-impedance state | FIFO2 write |
| L | H | H | Both high | $\uparrow$ | In high-impedance state | Mail2 write |
| L | L | L | One, both low | X | Active, FIFO1 output register | None |
| L | L | H | One, both low | $\uparrow$ | Active, FIFO1 output register | FIFO1 read |
| L | L | L | Both high | X | Active, mail1 register | None |
| L | L | H | Both high | $\uparrow$ | Active, mailt register | Mail1 read (set MBF1 high) |

## synchronized FIFO flags

Each FIFO flag is synchronized to its port clock through two flip-flop stages. This is done to improve flag reliability by reducing the probability of metastable events on the output when CLKA and CLKB operate asynchronously to one another (see the application report Metastability Performance of Clocked FIFOs in the 1994 High-Performance FIFO Memories Data Book, literature \#SCAD003B). EFA, $\overline{A E A}, \overline{F F A}$, and $\overline{\text { AFA }}$ are synchronized to CLKA. $\overline{E F B}, \overline{A E B}, \overline{F F B}$, and $\overline{A F B}$ are synchronized to CLKB. Tables 4 and 5 show the relationship of each port flag to FIFO1 and FIFO2.

Table 4. FIFO1 Flag Operation

| NUMBER OF 36-BIT WORDS IN FIFOT $\dagger$ | SYNCHRONIZED TO CLKB |  | SYNCHRONIZED TO CLKA |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\text { EFB }}$ | $\overline{\text { AEB }}$ | $\overline{\text { AFA }}$ | $\overline{\text { FFA }}$ |
| 0 | L | L | H | H |
| 1 to $X$ | H | L | H | H |
| $(x+1)$ to [64-(x+1)] | H | H | H | H |
| ( $64-X$ ) to 63 | H | H | L | H |
| 64 | H | H | $L$ | L |

Table 5. FIFO2 Flag Operation

| NUMBER OF 36-BIT WORDS IN FIFO2 ${ }^{\dagger}$ | $\begin{gathered} \text { SYNCHRONIZED } \\ \text { TO CLKA } \end{gathered}$ |  | SYNCHRONIZEDTO CLKB |  |
| :---: | :---: | :---: | :---: | :---: |
|  | EFA | $\overline{\text { AEA }}$ | $\overline{\text { AFB }}$ | $\overline{\text { FFB }}$ |
| 0 | L | L | H | H |
| 1 to $X$ | H | L | H | H |
| $(x+1)$ to [64-(x+1)] | H | H | H | H |
| $(64-X)$ to 63 | H | H | $L$ | H |
| 64 | H | H | L | L |

$\dagger X$ is the value in the almost-empty flag and almost-full flag offset register.

## empty flags ( $\overline{E F A}, \overline{E F B}$ )

The empty flag of a FIFO is synchronized to the port clock that reads data from its array. When the empty flag is high, new data can be read to the FIFO output register. When the empty flag is low, the FIFO is empty and attempted FIFO reads are ignored. When reading FIFO1 with a byte or word size on port $\mathrm{B}, \mathrm{EFB}$ is set low when the fourth byte or second word of the last long word is read.

The read pointer of a FIFO is incremented each time a new word is clocked to the output register. The state machine that controls an empty flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is empty, empty +1 , or empty +2 . A word written to a FIFO can be read to the FIFO output register in a minimum of three cycles of the empty flag synchronizing clock; therefore, an empty flag is low if a word in memory is the next data to be sent to the FIFO output register and two cycles of the port clock that reads data from the FIFO have not elapsed since the time the word was written. The empty flag of the FIFO is set high by the second low-to-high transition of the synchronizing clock, and the new data word can be read to the FIFO output register in the following cycle.
A low-to-high transition on an empty flag synchronizing clock begins the first synchronization cycle of a write if the clock transition occurs at time $\mathrm{t}_{\mathrm{sk} 1}$ or greater after the write. Otherwise, the subsequent clock cycle can be the first synchronization cycle (see Figures 13 and 14).

## full flags ( $\overline{F F A}, \overline{F F B}$ )

The full flag of a FIFO is synchronized to the port clock that writes data to its array. When the full flag is high, a memory location is free in the SRAM to receive new data. No memory locations are free when the full flag is low and attempted writes to the FIFO are ignored.

Each time a word is written to a FIFO, the write pointer is incremented. The state machine that controls a full flag monitors a write pointer and read pointer comparator that indicates when the FIFO SRAM status is full, full-1, or full-2. From the time a word is read from a FIFO, the previous memory location is ready to be written in a minimum of three cycles of the full flag synchronizing clock. Therefore, a fullflag is low if less than two cycles of the full flag synchronizing clock have elapsed since the next memory write location has been read. The second low-to-high transition on the full flag synchronizing clock after the read sets the full flag high and data can be written in the following clock cycle.

A low-to-high transition on a full flag synchronizing clock begins the first synchronization cycle of a read if the clock transition occurs at time $\mathrm{t}_{\mathrm{sk} 1}$ or greater after the read. Otherwise, the subsequent clock cycle can be the first synchronization cycle (see Figures 15 and 16).

## almost-empty flags ( $\overline{A E A}, \overline{A E B}$ )

The almost-empty flag of a FIFO is synchronized to the port clock that reads data from its array. The state machine that controls an almost-empty flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is almost empty, almost empty +1 , or almost empty +2 . The almost-empty state is defined by the value of the almost-full and almost-empty offset register ( X ). This register is loaded with one of four preset values during a device reset (see reset above). An almost-empty flag is low when the FIFO contains $X$ or less long words in memory and is high when the FIFO contains ( $X+1$ ) or more long words.
Two low-to-high transitions of the almost-empty flag synchronizing clock are required after a FIFO write for the almost-empty flag to reflect the new level of fill; therefore, the almost-empty flag of a FIFO containing ( $\mathrm{X}+1$ ) or more long words remains low if two cycles of the synchronizing clock have not elapsed since the write that filled the memory to the $(X+1)$ level. An almost-empty flag is set high by the second low-to-high transition of the synchronizing clock after the FIFO write that fills memory to the $(X+1)$ level. A low-to-high transition of an almost-empty flag synchronizing clock begins the first synchronization cycle if it occurs at time $\mathrm{t}_{\text {sk2 }}$ or greater after the write that fills the FIFO to ( $X+1$ ) long words. Otherwise, the subsequent synchronizing clock cycle can be the first synchronization cycle (see Figures 17 and 18).

## almost-full flags ( $\overline{A F A}, \overline{A F B}$ )

The almost-full flag of a FIFO is synchronized to the port clock that writes data to its array. The state machine that controls an almost-full flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is almost full, almost full-1, or almost full-2. The almost-full state is defined by the value of the almost-full and almosit-empty offset register $(X)$. This register is loaded with one of four preset values during a device reset (see reset above). An almost-full flag is low when the FIFO contains ( $64-X$ ) or more long words in memory and is high when the FIFO contains [ $64-(X+1)]$ or less long words.

Two low-to-high transitions of the almost-full flag synchronizing clock are required after a FIFO read for the almost-full flag to reflect the new level of fill; therefore, the almost-full flag of a FIFO containing [64-(X+1)] or less words remains low if two cycles of the synchronizing clock have not elapsed since the read that reduced the number of long words in memory to [64-(X+1)]. An almost-full flag is set high by the second low-to-high transition of the synchronizing clock after the FIFO read that reduces the number of long words in memory to [64-(X+1)]. A low-to-high transition of an almost-full flag synchronizing clock begins the first synchronization cycle if it occurs at time $t_{s k 2}$ or greater after the read that reduces the number of long words in memory to [ $64-(X+1)]$. Otherwise, the subsequent synchronizing clock cycle can be the first synchronization cycle (see Figures 19 and 20).

## mallbox registers

Each FIFO has a 36 -bit bypass register to pass command and control information between port $A$ and port $B$ without putting it in queue. The mailbox-select (MBA, MBB) inputs choose between a mail register and a FIFO for a port data transfer operation. A low-to-high transition on CLKA writes A0-A35 data to the mail1 register when a port-A write is selected by $\overline{C S A}, W / \bar{R} A$, and ENA, and MBA is high. A low-to-high transition on CLKB writes $\mathrm{BO}-\mathrm{B} 35$ data to the mail2 register when a port-B write is selected by $\overline{C S B}, W / \overline{\mathrm{R}} \mathrm{B}$, and ENB and both SIZ0 and SIZ1 are high. Writing data to a mail register sets the corresponding flag ( $\overline{\mathrm{MBF}} 1$ or $\overline{\mathrm{MBF} 2}$ ) low. Attempted writes to a mail register are ignored while the mail flag is low.
When the port-A data outputs (AO-A35) are active, the data on the bus comes from the FIFO2 output register when MBA is low and from the mail2 register when MBA is high. When the port-B data outputs (B0-B35) are active, the data on the bus comes from the FIFO1 output register when either one or both SIZ1 and SIZ0 are low and from the mail2 register when both $\mathrm{SIZ1}$ and SIZO are high. The mail1 register flag ( $\overline{\mathrm{MBF}}$ ) is set high by a rising CLKB edge when a port-B read is selected by $\overline{C S B}, W / \bar{R} B$, and $E N B$ and both $S I Z 1$ and $S I Z 0$ are high. The mail2 register flag ( $\overline{M B F 2}$ ) is set high by a rising CLKA edge when a port-A read is selected by $\overline{C S A}$, W/RA, and ENA and MBA is high. The data in the mail register remains intact after it is read and changes only when new data is written to the register.

## dynamic bus sizing

The port-B bus can be configured in a 36 -bit long word, 18 -bit word, or 9 -bit byte format for data read from FIFO1 or written to FiFO2. Word- and byte-size bus selections can utilize the most significant bytes of the bus (big endian) or least significant bytes of the bus (little endian). Port-B bus size can be changed dynamically and synchronous to CLKB to communicate with peripherals of various bus widths.
The levels applied to the port-B bus size select ( $\mathrm{SIZO}, \mathrm{SIZ1}$ ) inputs and the big-endian select ( $\overline{\mathrm{BE}}$ ) input are stored on each CLKB low-to-high transition. The stored port-B bus size selection is implemented by the next rising edge on CLKB according to Figure 1.
Only 36-bit long-word data is written to or read from the two FIFO memories on the SN74ABT3614. Bus-matching operations are done after data is read from the FIFO1 RAM and before data is written to the FIFO2 RAM. Port-B bus sizing does not apply to mail register operations.
dynamic bus sizing (continued)


| $\overline{B E}$ | SIZ1 | SIZO |
| :---: | :---: | :---: |
| $X$ | L | L |


(a) LONG WORD SIZE

(b) WORD SIZE - BIG ENDIAN

| $\overline{B E}$ | SIZ1 | SIZO |
| :---: | :---: | :---: |
| $H$ | L | H |


(c) WORD SIZE - LITTLE ENDIAN

(d) BYTE SIZE - BIG ENDIAN

Figure 1. Dynamic Bus Sizing
dynamic bus sizing (continued)

| $\overline{B E}$ | SIZ1 | SIZO |
| :---: | :---: | :---: |
| H | $H$ | $L$ |


(e) BYTE SIZE - LITTLE ENDIAN

Figure 1. Dynamic Bus Sizing (continued)

## bus-matching FIFO1 reads

Data is read from the FIFO1 RAM in 36-bit long-word increments. If a long-word bus size is implemented, the entire long word immediately shifts to the FIFO1 output register. If byte or word size is implemented on port B, only the first one or two bytes appear on the selected portion of the FIFO1 output register with the rest of the long word stored in auxiliary registers. In this case, subsequent FIFO1 reads with the same bus-size implementation output the rest of the long word to the FIFO1 output register in the order shown by Figure 1.
Each FIFO1 read with a new bus-size implementation automatically unloads data from the FIFO1 RAM to its output register and auxiliary registers. Therefore, implementing a new port-B bus size and performing a FIFO1 read before all bytes or words stored in the auxiliary registers have been read results in a loss of the unread long-word data.
When reading data from FIFO1 in byte or word format, the unused B0-B35 outputs remain inactive but static with the unused FIFO1 output register bits holding the last data value to decrease power consumption.

## bus-matching FIFO2 writes

Data is written to the FIFO2 RAM in 36-bit long-word increments. FIFO2 writes, with a long-word bus size, immediately store each long word in FIFO2 RAM. Data written to FIFO2 with a byte or word bus size stores the initial bytes or words in auxiliary registers. The CLKB rising edge that writes the fourth byte or the second word of long word to FIFO2 also stores the entire long word in FIFO2 RAM. The bytes are arranged in the manner shown in Figure 1.

Each FIFO2 write with a new bus-size implementation resets the state machine that controls the data flow from the auxiliary registers to the FIFO2 RAM. Therefore, implementing a new bus size and performing a FIFO2 write before bytes or words stored in the auxiliary registers have been loaded to FIFO2 RAM results in a loss of data.

## port-B mall register access

In addition to selecting port-B bus sizes for FIFO reads and writes, the port-B bus size select (SIZO, SIZ1) inputs also access the mail registers. When both SIZO and SIZ1 are high, the mail1 register is accessed for a port-B long-word read and the mail2 register is accessed for a port-B long-word write. The mail register is accessed immediately and any bus-sizing operation that can be underway is unaffected by the the mail register access. After the mail register access is complete, the previous FIFO access can resume in the next CLKB cycle. The logic diagram in Figure 2 shows the previous bus-size selection is preserved when the mail registers are accessed from port B. A port-B bus size is implemented on each rising CLKB edge according to the states of SIZO_Q, SIZ1_Q, and BE_Q.


Figure 2. Logic Diagram for SIZO, SIZ1, and $\overline{\text { BE Register }}$

## byte swapping

The byte-order arrangement of data read from FIFO1 or data written to FIFO2 can be changed synchronous to the rising edge of CLKB. Byte-order swapping is not available for mail register data. Four modes of byte-order swapping (including no swap) can be done with any data port size selection. The order of the bytes are rearranged within the long word, but the bit order within the bytes remains constant.

Byte arrangement is chosen by the port-B swap select (SW0, SW1) inputs on a CLKB rising edge that reads a new long word from FIFO1 or writes a new long word to FIFO2. The byte order chosen on the first byte or first word of a new long word read from FIFO1 or written to FIFO2 is maintained until the entire long word is transferred, regardless of the SWO and SW1 states during subsequent writes or reads. Figure 3 is an example of the byte-order swapping available for long words. Performing a byte swap and bus size simultaneously for a FIFO1 read first rearranges the bytes as shown in Figure 3, then outputs the bytes as shown in Figure 1. Simultaneous bus-sizing and byte-swapping operations for FIFO2 writes, first loads the data according to Figure 1, then swaps the bytes as shown in Figure 3 when the long word is loaded to FIFO2 RAM.
byte swapping (continued)

| SW1 | SW0 |
| :---: | :---: |
| $L$ | $L$ |


| SW1 | SW0 |
| :---: | :---: |
| $L$ | $H$ |


(a) NO SWAP

(b) BYTE SWAP

(c) WORD SWAP

(d) BYTE-WORD SWAP

Figure 3. Byte Swapping (Long-Word Size Example)

## parity checking

The port-A data inputs (A0-A35) and port-B data inputs (BO-B35) each have four parity trees to check the parity of incoming (or outgoing) data. A parity failure on one or more bytes of the port-A data bus is reported by a low level on the port-A parity error flag ( $\overline{\mathrm{PEFA}})$. A parity failure on one or more bytes of the port-B data inputs that are valid for the bus-size implementation is reported by a low level on the port-B parity error flag ( $\overline{\text { PEFB }}$ ). Odd or even parity checking can be selected, and the parity error flags can be ignored if this feature is not desired.
Parity status is checked on each input bus according to the level of the odd/even parity (ODD/EVEN) select input. A parity error on one or more valid bytes of a port is reported by a lowlevel on the corresponding port parity error flag ( $\overline{P E F A}, ~ \overline{P E F B}$ ) output. Port-A bytes are arranged as A0-A8, A9-A17, A18-A26, and A27-A35. Port-B bytes are arranged as B0-B8, B9-B17, B18-B26, and B27-B35, and its valid bytes are those used in a port-B bus-size implementation. When odd/even parity is selected, a port parity error flag ( $\overline{\text { PEFA }}, \overline{\mathrm{PEFB}}$ ) is low if any valid byte on the port has an odd/even number of low levels applied to the bits.
The four parity trees used to check the A0-A35 inputs are shared by the mail2 register when parity generation is selected for port-A reads (PGA = high). When a port-A read from the mail2 register with parity generation is selected with CSA low, ENA high, W/RA low, MBA high, and PGA high, the port-A parity error flag ( $\overline{\text { PEFA }}$ ) is held high regardless of the levels applied to the AO-A35 inputs. Likewise, the parity trees used to check the $\mathrm{BO}-\mathrm{B} 35$ inputs are shared by the mail1 register when parity generation is selected for port- B reads ( $\mathrm{PGB}=$ high). When a port-B read from the mail1 register with parity generation is selected with CSB low, ENB high, and W/RB low, both SIZO and SIZ1 high, and PGB high, the port-B parity error flag ( $\overline{\mathrm{PEFB}}$ ) is held high regardless of the levels applied to the B0-B35 inputs.

## parity generation

A high level on the port-A parity generate select (PGA) or port-B parity generate select (PGB) enables the SN74ABT3614 to generate parity bits for port reads from a FIFO or mailbox register. Port-A bytes are arranged as A0-A8, A9-A17, A18-A26, and A27-A35, with the most significant bit of each byte used as the parity bit. Port-B bytes are arranged as B0-B8, B9-B17, B18-B26, and B27-B35, with the most significant bit of each byte used as the parity bit. A write to a FIFO or mail register stores the levels applied to all nine inputs of a byte regardless of the state of the parity generate select (PGA, PGB) inputs. When data is read from a port with parity generation selected, the lower eight bits of each byte are used to generate a parity bit according to the level on the ODD/EVEN select. The generated parity bits are substituted for the levels origninally written to the most significant bits of each byte as the word is read to the data outputs.
Parity bits for FIFO data are generated after the data is read from SRAM and before the data is written to the output register. Therefore, the port-A parity generate select (PGA) and odd/even parity select (ODD/EVEN) have setup and hold time constraints to the port-A clock (CLKA) and the port-B parity generate select (PGB) and ODD/EVEN have setup and hold-time constraints to the port-B clock (CLKB). These timing constraints only apply for a rising clock edge used to read a new long word to the FIFO output register.
The circuit used to generate parity for the mail1 data is shared by the port-B bus $(B 0-B 35)$ to check parity and the circuit used to generate parity for the mail2 data is shared by the port-A bus (AO-A35) to check parity. The shared parity trees of a port are used to generate parity bits for the data in a mail register when the port chip select ( $\overline{C S A}, \overline{C S B}$ ) is low, enable (ENA, EMB) is high, write/read select (W/RAA, W/RB) input is low, the mail register is selected (MBA is high for port A; both SIZO and SIZ1 are high for port B), and port parity generate select (PGA, PGB) is high. Generating parity for mail register data does not change the contents of the register.

## WITH BUS MATCHING AND BYTE SWAPPING

SCBS126C - JUNE 1992 - REVISED JANUARY 1994


Figure 4. Device Reset Loading the X Register With the Value of Elght

t Written to FIFO1
Figure 5. Port-A Write Cycle Timing for FIFO1

$\dagger S I Z O=H$ and $S I Z 1=H$ writes data to the mail2 register.
DATA SWAP TABLE FOR LONG-WORD WRITES TO FIFO2

| SWAP MODE | DATA WRITTEN TO FIFO2 |  |  |  | DATA READ FROM FIFO2 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SW1 | SW0 | B35-B27 | B26-B18 | B17-B9 | B8-B0 | A35-A27 | A26-A18 | A17-A9 | A8-A0 |
| L | L | A | B | C | D | A | B | C | D |
| L | H | D | C | B | A | A | B | C | D |
| H | L | C | D | A | B | A | B | C | D |
| H | H | B | A | D | C | A | B | C | D |

Figure 6. Port-B Long-Word Write Cycle Timing for FIFO2

$\dagger$ SIZO $=\mathrm{H}$ and $\mathrm{SIZ1}=\mathrm{H}$ writes data to the mail2 register.
NOTE A: $\overline{\text { PEFB }}$ indicates parity error for the following bytes: B35-B27 and B26-B18 for big-endian bus, and B17-B9 and B8-BO for little-endian bus.

DATA SWAP TABLE FOR WORD WRITES TO FIFO2

| SWAP MODE |  | WRITE NO. | DATA WRITTEN TO FIFO2 |  |  |  | DATA READ FROM FIFO2 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | BIG ENDIAN | LITTLE ENDIAN |  |  |  |  |  |
| SW1 | SW0 |  | B35-B27 | B26-B18 | B17-B9 | B8-B0 | A35-A27 | A26-A18 | A17-A9 | A8-A0 |
| L | L |  | 1 2 | $\begin{aligned} & \mathrm{A} \\ & \mathrm{C} \end{aligned}$ | $\begin{aligned} & \mathrm{B} \\ & \mathrm{D} \end{aligned}$ | $\begin{aligned} & \mathrm{C} \\ & \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & \mathrm{~B} \end{aligned}$ | A | B | C | D |
| L | H | 1 | $\begin{aligned} & \mathrm{D} \\ & \mathrm{~B} \end{aligned}$ | $\begin{aligned} & \text { C } \\ & \text { A } \end{aligned}$ | $\begin{aligned} & \mathrm{B} \\ & \mathrm{D} \end{aligned}$ | $\begin{aligned} & A \\ & C \end{aligned}$ | A | B | C | D |
| H | L | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | $\begin{aligned} & \mathrm{C} \\ & \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & \mathrm{~B} \end{aligned}$ | $\begin{aligned} & \mathrm{A} \\ & \mathrm{C} \end{aligned}$ | $\begin{aligned} & \mathrm{B} \\ & \mathrm{D} \end{aligned}$ | A | B | C | D |
| H | H | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | $\begin{aligned} & \mathrm{B} \\ & \mathrm{D} \end{aligned}$ | $\begin{aligned} & \mathrm{A} \\ & \mathrm{C} \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & \mathrm{~B} \end{aligned}$ | $\begin{aligned} & \mathrm{C} \\ & \mathrm{~A} \end{aligned}$ | A | B | C | D |

Figure 7. Port-B Word Write Cycle Timing for FIFO2

$t$ SIZO $=\mathrm{H}$ and SIZ1 $=\mathrm{H}$ writes data to the mail2 register.
NOTE A: $\overline{\text { PEFB }}$ indicates parity error for the following bytes: B35-B27 for big-endian bus and B17-B9 for little-endian bus.
Figure 8. Port-B Byte Write Cycle Timing for FIFO2

| DATA SWAP TABLE FOR BYTE WRITES TO FIFO2 |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SWAP MODE |  | WRITE NO. | DATA WRITTEN TO FIFO2 |  | DATA READ FROM FIFO2 |  |  |  |
|  |  | $\begin{gathered} \text { BIG } \\ \text { ENDIAN } \end{gathered}$ | LTTLE ENDIAN |  |  |  |  |
| SW1 | SW0 |  | B35-B27 | B8-B0 | A35-A27 | A26-A18 | A17-A9 | AB-AO |
| $L$ | L |  | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \end{aligned}$ | $\begin{aligned} & \hline \text { A } \\ & \text { B } \\ & C \\ & D \end{aligned}$ | $\begin{aligned} & \hline \mathrm{D} \\ & \mathrm{C} \\ & \mathrm{~B} \\ & \mathrm{~A} \end{aligned}$ | A | B | C | D |
| L | H | 1 2 3 4 | $\begin{aligned} & \mathrm{D} \\ & \mathrm{C} \\ & \mathrm{~B} \\ & \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \hline \text { A } \\ & \text { B } \\ & \text { C } \\ & \text { D } \end{aligned}$ | A | B | c | D |
| H | L | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \end{aligned}$ | $\begin{aligned} & \mathrm{C} \\ & \mathrm{D} \\ & \mathrm{~A} \\ & \mathrm{~B} \end{aligned}$ | $\begin{aligned} & \mathrm{B} \\ & \mathrm{~A} \\ & \mathrm{D} \\ & \mathrm{C} \\ & \hline \end{aligned}$ | A | B | C | D |
| H | H | 1 2 3 4 | $\begin{aligned} & \mathrm{B} \\ & \mathrm{~A} \\ & \mathrm{D} \\ & \mathrm{C} \end{aligned}$ | $\begin{aligned} & \hline \text { C } \\ & \text { D } \\ & \text { A } \\ & \text { B } \end{aligned}$ | A | B | C | D |

Figure 8. Port-B Byte Write Cycle Timing for FIFO2 (continued)

$\dagger$ SIZO $=\mathrm{H}$ and SIZ1 $=\mathrm{H}$ selects the mail1 register for output on B0-B35.
$\ddagger$ Data read from FIFO1.
DATA SWAP TABLE FOR LONG-WORD READS FROM FIFO1

| DATA WRITTEN TO FIFO1 |  |  |  | SWAP MODE |  |  | DATA READ FROM FIFO1 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A35-A27 | A26-A18 | A17-A9 | A8-A0 | SW1 | SW0 | B35-B27 | B26-B18 | B17-B9 | B8-B0 |
| A | B | C | D | L | L | A | B | C | D |
| A | B | C | D | L | H | D | C | B | A |
| A | B | C | D | H | L | C | D | A | B |
| A | B | C | D | H | H | B | A | D | C |

Figure 9. Port-B Long-Word Read Cycle Timing for FIFO1

$\dagger \mathrm{SIZO}=\mathrm{H}$ and $\mathrm{SIZ1}=\mathrm{H}$ selects the mail1 register for output on BO-B35.
$\ddagger$ Unused word $\mathrm{BO}-\mathrm{B17}$ or $\mathrm{B} 18-\mathrm{B} 35$ holds last FIFO1 output register data for word-size reads.
DATA SWAP TABLE FOR WORD READS FROM FIFO1

| DATA WRITTEN TO FIFO1 |  |  |  | SWAP MODE |  | READ NO. | DATA READ FROM FIFO1 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | BIG ENDIAN | LITTLE ENDIAN |  |
| A35-A27 | A26-A18 | A17-A9 | A8-A0 |  |  | SW1 | SW0 | B35-B27 | B26-B18 | B17-B9 | B8-80 |
| A | B | C | D | L | L |  | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | $\begin{aligned} & \text { A } \\ & C \end{aligned}$ | $\begin{aligned} & \bar{B} \\ & D \end{aligned}$ | $\begin{aligned} & \bar{C} \\ & \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & \mathrm{~B} \end{aligned}$ |
| A | B | C | D | L | H |  | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & \mathrm{~B} \end{aligned}$ | $\begin{aligned} & \mathrm{C} \\ & \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \hline B \\ & D \end{aligned}$ | $\begin{aligned} & \mathrm{A} \\ & \mathrm{C} \end{aligned}$ |
| A | B | C | D | H | L | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | $\begin{aligned} & \mathrm{C} \\ & \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & \mathrm{~B} \end{aligned}$ | $\begin{aligned} & \mathrm{A} \\ & \mathrm{C} \end{aligned}$ | $\begin{aligned} & \mathrm{B} \\ & \mathrm{D} \end{aligned}$ |
| A | B | C | D | H | H | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | $\begin{aligned} & \mathrm{B} \\ & \mathrm{D} \end{aligned}$ | $\begin{aligned} & \mathrm{A} \\ & \mathrm{C} \end{aligned}$ | $\begin{aligned} & \bar{D} \\ & B \end{aligned}$ | $\begin{aligned} & \mathrm{C} \\ & \mathrm{~A} \end{aligned}$ |

Figure 10. Port-B Word Read Cycle Timing for FIFO1

$\dagger$ SIZO $=\mathrm{H}$ and SIZ1 $=\mathrm{H}$ selects the mail1 register for output on B0-B35.
NOTE A: Unused bytes hold last FIFO1 output register data for byte-size reads.
Figure 11. Port-B Byte Read Cycle Timing for FIFO1

| DATA WRITTEN TO FIFO1 |  |  |  | SWAP MODE |  | READ NO. | DATA READ FROM FIFO1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | BIG ENDIAN | LITTLE ENDIAN |  |
| A35-A27 | A26-A18 | A17-A9 | A8-A0 |  |  | SW1 | SWO | B35-B27 | B8-B0 |
| A | B | C | D | L | L |  | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \end{aligned}$ | $\begin{aligned} & \hline \text { A } \\ & \text { B } \\ & \text { C } \\ & \text { D } \end{aligned}$ | $\begin{aligned} & \mathrm{D} \\ & \mathrm{C} \\ & \mathrm{~B} \\ & \mathrm{~A} \end{aligned}$ |
| A | B | C | D | L | H | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{D} \\ & \mathrm{C} \\ & \mathrm{~B} \\ & \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \hline \mathrm{A} \\ & \mathrm{~B} \\ & \mathrm{C} \\ & \mathrm{D} \end{aligned}$ |
| A | B | C | D | H | $L$ | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{C} \\ & \mathrm{D} \\ & \mathrm{~A} \\ & \mathrm{~B} \end{aligned}$ | $\begin{aligned} & \hline \mathrm{B} \\ & \mathrm{~A} \\ & \mathrm{D} \\ & \mathrm{C} \end{aligned}$ |
| A | B | C | D | H | H | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \end{aligned}$ | $\begin{aligned} & \mathrm{B} \\ & \mathrm{~A} \\ & \mathrm{D} \\ & \mathrm{C} \end{aligned}$ | $\begin{aligned} & \mathrm{C} \\ & \mathrm{D} \\ & \mathrm{~A} \\ & \mathrm{~B} \end{aligned}$ |

Figure 11. Port-B Byte Read Cycle Timing for FIFO1 (continued)


Figure 12. Port-A Read Cycle Timing for FIFO2
$64 \times 36 \times 2$ CLOCKED FIRST-IN, FIRST-OUT MEMORY WITH BUS MATCHING AND BYTE SWAPPING
SCBS126C - JUNE 1992 - REVISED JANUARY 1994

$\dagger_{t_{\text {sk } 1}}$ is the minimum time between a rising CLKA edge and a rising CLKB edge for EFB totransition high in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than $\mathrm{t}_{\mathrm{sk} 1}$, then the transition of $\overline{E F B}$ high may occur one CLKB cycle later than shown. NOTE A: Port-B size of long word is selected for FIFO1 read by $\mathrm{SIZ1}=\mathrm{L}, \mathrm{SIZO}=\mathrm{L}$. If port-B size is word or byte, $\overline{\mathrm{EFB}}$ is set low by the last word or byte read from FIFO1, respectively.

Figure 13. $\overline{E F B}$-Flag Timing and First Data Read When FIFO1 Is Empty

${ }{ }^{\text {sk } 1} 1$ is the minimum time between a rising CLKB edge and a rising CLKA edge for $\overline{E F A}$ totransition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than $\mathrm{t}_{\mathrm{sk} 1}$, then the transition of EFA high may occur one CLKA cycle later than shown. NOTE A: Port-B size of long word is selected for FIFO2 write by $\mathrm{SIZ1}=\mathrm{L}, \mathrm{SIZO}=\mathrm{L}$. If port-B size is word or byte, $\mathrm{t}_{\mathrm{Sk} 1}$ is referenced to the rising CLKB edge that writes the last word or byte of the long word, respectively.

Figure 14. $\overline{\text { EFA }}$-Flag Timing and First Data Read When FIFO2 Is Empty

$\dagger_{t_{\text {sk } 1}}$ is the minimum time between a rising CLKB edge and a rising CLKA edge for $\overline{\text { FFA }}$ to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than $\mathrm{t}_{\mathrm{sk} 1}$, then FFA may transition high one CLKKA cycle later than shown. NOTE A: Port-B size of long word is selected for FIFO1 read by $\mathrm{SIZ1}=\mathrm{L}, \mathrm{SIZO}=\mathrm{L}$. If port-B size is word or byte, $\mathrm{t}_{\text {sk } 1}$ is referenced from the rising

Figure 15. $\overline{\text { FFA }}$-Flag Timing and First Available Write When FIFO1 Is Full

$\dagger_{\text {ski }}$ is the minimum time between a rising CLKA edge and a rising CLKB edge for $\overline{F F B}$ totransition high in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than $t_{s k 1}$, then $\overline{F F B}$ may transition high one CLKB cycle later than shown.
NOTE A: Port-B size of long word is selected for FIFO2 write by $\mathrm{SIZ1}=\mathrm{L}, \mathrm{SIZO}=\mathrm{L}$. If port-B size is word or byte, $\overline{\mathrm{FFB}}$ is set low by the last word or byte write of the long word, respectively.

Figure 16. $\overline{\mathrm{FFB}}$-Flag Timing and First Available Write When FIFO2 Is Full

## SCBS126C - JUNE 1992-REVISED JANUARY 1994


$\dagger_{\text {tsk2 }}$ is the minimum time between a rising CLKA edge and a rising CLKB edge for $\overline{A E B}$ to transition high in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than $t_{s k 2}$, then $\overline{A E B}$ may transition high one CLKB cycle later than shown.
NOTES: A. FIFO1 write ( $\overline{C S A}=L, W / \bar{R} A=H, M B A=L)$, FIFO1 read ( $\overline{C S B}=L, W / \bar{R} B=L, M B B=L$ ).
B. Port-B size of long word is selected for FIFO1 read by $S I Z 1=L, S I Z O=L$. If port-B size is word or byte, $\overline{A E B}$ is set low by the first word or byte read of the long word, respectively.

Figure 17. Timing for $\overline{\mathrm{AEB}}$ When FIFO1 Is Almost Empty

$\dagger_{t_{\text {sk2 }}}$ is the minimum time between a rising CLKB edge and a rising CLKA edge for $\overline{A E A}$ to transition high inthe next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than $t_{\text {sk2 }}$, then $\overline{A E A}$ may transition high one CLKA cycle later than shown.
NOTES: A. $\mathrm{FIFO2}$ write ( $\overline{\mathrm{CSB}}=\mathrm{L}, \mathrm{W} / \overline{\mathrm{R} B}=\mathrm{H}, \mathrm{MBB}=\mathrm{L}$ ), $\mathrm{FIFO2}$ read $(\overline{\mathrm{CSA}}=\mathrm{L}, \mathrm{W} / \overline{\mathrm{R}} A=L, M B A=L$ ).
B. Port-B size of long word is selected for FIFO2 write by $\mathrm{SIZ} 1=\mathrm{L}, \mathrm{SIZO}=\mathrm{L}$. If port-B size is word or byte, $\mathrm{t}_{\mathrm{sk}}$ is referenced from the rising CLKB edge that writes the last word or byte of the long word, respectively.

Figure 18. Timing for $\overline{\mathrm{AEA}}$ When FIFO2 Is Almost Empty

$\dagger_{t_{\text {sk2 }}}$ is the minimum time between a rising CLKA edge and a rising CLKB edge for $\overline{A F A}$ totransition high in the next CLKA cycle. If the time between the rising CLKA edge and rising CLKB edge is less than $t_{\text {sk2 }}$, then AFA may transition high one CLKB cycle later than shown. NOTES: A. FIFO1 write ( $\overline{C S A}=L, W / \bar{R} A=H, M B A=L$ ), $F I F O 1$ read ( $\overline{C S B}=L, W / \bar{R} B=L, M B B=L$ ).
B. Port-B size of long word is selected for FIFO1 read by $\mathrm{SIZ1}=\mathrm{L}, \mathrm{SIZO}=\mathrm{L}$. If port-B size is word or byte, $\mathrm{t}_{\text {sk2 }}$ is referenced from the first word or byte read of the long word, respectively.

Figure 19. Timing for $\overline{\mathrm{AFA}}$ When FIFO1 Is Almost Full

$\dagger_{\text {tsk2 }}$ is the minimum time between a rising CLKB edge and a rising CLKA edge for $\overline{A F B}$ to transition high in the next CLKB cycle. If the time between the rising CLKB edge and rising CLKA edge is less than $t_{\text {sk } 2, ~ t h e n ~}^{\text {AFB }}$ may transition high one CLKA cycle later than shown.
NOTES: A. FIFO2 write ( $\overline{C S B}=L, W / \bar{R} B=H, M B B=L$ ), $\overline{F I F O 2}$ read ( $\overline{C S A}=L, W / \bar{R} A=L, M B A=L$ ).
B. Port-B size of long word is selected for FIFO2 write by $\mathrm{SIZ} 1=\mathrm{L}, \mathrm{SIZO}=\mathrm{L}$. If port-B size is word or byte, $\overline{\mathrm{AFB}}$ is set low by the last word or byte write of the long word, respectively.

Figure 20. Timing for $\overline{\mathrm{AFB}}$ When FIFO2 Is Almost Full


NOTE A: Port-B parity generation off ( $P G B=L$
Figure 21. Timing for Mail1 Register and $\overline{\text { MBF1 }}$ Flag


NOTE A: Port-A parity generation off (PGA $=\mathrm{L}$ )
Figure 22. Timing for Mail2 Register and MBF2 Flag


NOTE A: ENA is high and $\overline{\operatorname{CSA}}$ is low.
Figure 23. ODD/EVEN, W/RA, MBA, and PGA to PEFA Timing


NOTE A: ENB is high and $\overline{C S B}$ is low.
Figure 24. ODD/EVEN, W/RB, SIZ1, SIZO, and PGB to $\overline{\text { PEFB }}$ Timing


NOTE A: ENA is high.
Figure 25. Parity-Generation Timing When Reading From the Mail2 Register


NOTE A: ENB is high.
Figure 26. Parity-Generation Timing When Reading From the Mail1 Register

## $64 \times 36 \times 2$ CLOCKED FIRST-IN, FIRST-OUT MEMORY <br> WITH BUS MATCHING AND BYTE SWAPPING <br> SCBS126C - JUNE 1992-REVISED JANUARY 1994

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) ${ }^{\dagger}$

| Supply voltage range, $\mathrm{V}_{\mathrm{C}}$ | -0.5 V to 7 V |
| :---: | :---: |
| Input voltage range, $\mathrm{V}_{1}$ (see Note 1) | -0.5 V to $\mathrm{V}_{\text {cc }}+0.5 \mathrm{~V}$ |
| Output voltage range, $\mathrm{V}_{0}$ (see Note 1) | -0.5 V to $\mathrm{V}_{\text {cc }}+0.5 \mathrm{~V}$ |
| Input clamp current, $\mathrm{I}_{\mathrm{IK}}\left(\mathrm{V}_{1}<0\right.$ or $\left.\mathrm{V}_{1}>\mathrm{V}_{\text {CC }}\right)$ | $\pm 20 \mathrm{~mA}$ |
| Output clamp current, $\mathrm{I}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right.$ or $\left.\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}\right)$ | $\pm 50 \mathrm{~mA}$ |
| Continuous output current, $\mathrm{I}_{0}\left(\mathrm{~V}_{\mathrm{O}}=0\right.$ to $\mathrm{V}_{\mathrm{CC}}$ ) | $\pm 50 \mathrm{~mA}$ |
| Continuous current through $\mathrm{V}_{\mathrm{CC}}$ or GND | $\pm 500 \mathrm{~mA}$ |
| Operating free-air temperature range, $\mathrm{T}_{\mathrm{A}}$ | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| Storage temperature range | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: The input and output voltage ratings may be exceeded provided the input and output current ratings are observed.
recommended operating conditions

|  |  | MIN | MAX |
| :--- | :--- | :---: | :---: |
| $V_{\mathrm{CC}}$ | Supply voltage | 4.5 | 5.5 |
| $\mathrm{~V}_{\mathrm{IH}}$ | High-level input voltage | V |  |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage | 2 | V |
| $\mathrm{IOH}_{\mathrm{H}}$ | High-level output current | 0.8 | V |
| $\mathrm{IOL}_{\mathrm{O}}$ | Low-level output current | -4 | mA |
| $\mathrm{TA}_{\mathrm{A}}$ | Operating free-air temperature | mA |  |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  |  |  | MIN | TYP $\ddagger$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $\mathrm{I}^{\mathrm{OH}}=-4 \mathrm{~mA}$ |  |  | 2.4 |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $1 \mathrm{OL}=8 \mathrm{~mA}$ |  |  |  |  | 0.5 | V |
| 1 | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or 0 |  |  |  |  | $\pm 50$ | $\mu \mathrm{A}$ |
| l OZ | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {cc }}$ or 0 |  |  |  |  | $\pm 50$ | $\mu \mathrm{A}$ |
| ICC | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$. | $10=0 \mathrm{~mA}$, | $V_{1}=V_{C C}$ or GND | Outputs high |  |  | 30 | mA |
|  |  |  |  | Outputs low |  |  | 130 |  |
|  |  |  |  | Outputs disabled |  |  | 30 |  |
| $\mathrm{C}_{\mathrm{i}}$ | $V_{1}=0$, | $f=1 \mathrm{MHz}$ |  |  |  | 4 |  | pF |
| $\mathrm{C}_{0}$ | $V_{0}=0$, | $f=1 \mathrm{MHz}$ |  |  |  | 8 |  | pF |

$\ddagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Figures 4 through 26)

|  |  | 'ABT3614-15 |  | 'ABT3614-20 |  | 'ABT3614-30 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $f_{\text {clock }}$ | Clock frequency, CLKA or CLKB |  | 66.7 |  | 50 |  | 33.4 | MHz |
| $\mathrm{t}_{\mathrm{c}}$ | Clock cycle time, CLKA or CLKB | 15 |  | 20 |  | 30 |  | ns |
| $\mathrm{t}_{\text {W }}$ (CLKH) | Pulse duration, CLKA and CLKB high | 6 |  | 8 |  | 12 |  | ns |
| ${ }^{\text {w }}$ (CLKL) | Pulse duration, CLKA and CLKB low | 6 |  | 8 |  | 12 |  | ns |
| $\mathrm{t}_{\text {su }}(\mathrm{D})$ | Setup time, A0-A35 before CLKA $\dagger$ and B0-B35 before CLKB $\dagger$ | 4 |  | 5 |  | 6 |  | ns |
| $\mathrm{t}_{\text {su (EN) }}$ | Setup time, $\overline{\mathrm{CS}} \overline{\mathrm{A}}, \mathrm{W} / \overline{\mathrm{R}} A, ~ E N A$, and MBA before CLKAt; $\overline{\mathrm{CS}} \overline{\mathrm{C}}$, W/RB, and ENB before CLKB $\uparrow$ | 5 |  | 5 |  | 6 |  | ns |
| $\mathrm{t}_{\text {su }}(\mathrm{SZ})$ | Setup time, SIZO, SIZ1, and $\overline{\text { BE }}$ before CLKB $\dagger$ | 4 |  | 5 |  | 6 |  | ns |
| $\mathrm{t}_{\text {su }}(\mathrm{SW}$ ) | Setup time, SW0 and SW1 before CLKB $\uparrow$ | 5 |  | 7 |  | 8 |  | ns |
| $t_{\text {su }}$ (PG) | Setup time, ODD/EVEN and PGA before CLKA $\uparrow$; ODD/EVEN and PGB before CLKB $\dagger$ ${ }^{\dagger}$ | 4 |  | 5 |  | 6 |  | ns |
| $\mathrm{t}_{\text {su }}$ (RS) | Setup time, $\overline{\mathrm{RST}}$ low before CLKA $\uparrow$ or CLKB $\dagger^{\ddagger}$ | 5 |  | 6 |  | 7 |  | ns |
| $\mathrm{t}_{\text {Su }}$ (FS) | Setup time, FSO and FS1 before $\overline{\text { RST }}$ high | 5 |  | 6 |  | 7 |  | ns |
| th(D) | Hold time, A0-A35 after CLKA $\dagger$ and B0-B35 after CLKB $\dagger$ | 1 |  | 1 |  | 1 |  | ns |
| th(EN) | Hold time, $\overline{\mathrm{CSA}}, \mathrm{W} / \overline{\mathrm{R}} A, \mathrm{ENA}$, and MBA after CLKAt; $\overline{\mathrm{CS}} \bar{B}, \mathrm{~W} / \overline{\mathrm{R}} \mathrm{B}$, and ENB after CLKB $\uparrow$ | 1 |  | 1 |  | 1 |  | ns |
| th(SZ) | Hold time, SIZO, SIZ1, and $\overline{\mathrm{BE}}$ after CLKB $\uparrow$ | 2 |  | 2 |  | 2 |  | ns |
| th(SW) | Hold time, SW0 and SW1 after CLKB $\dagger$ | 0 |  | 0 |  | 0 |  | ns |
| $t h_{\text {( }}^{\text {(PG) }}$ | Hold time, ODD/EVEN and PGA after CLKA ; ODD/EVEN and PGB after $\mathrm{CLKB}^{\dagger}{ }^{\dagger}$ | 0 |  | 0 |  | 0 |  | ns |
| th(RS) | Hold time, $\overline{\text { RST }}$ low after CLKA $\dagger$ or CLKB $\dagger \ddagger$ | 5 |  | 6 |  | 7 |  | ns |
| th(FS) | Hold time, FS0 and FS1 after $\overline{\text { RST }}$ high | 4 |  | 4 |  | 4 |  | ns |
| $\mathrm{t}_{\text {sk } 1}{ }^{\text {§ }}$ | Skew time, between CLKA $\dagger$ and CLKB $\uparrow$ for $\overline{E F A}, \overline{E F B}, \overline{F F A}$, and $\overline{\text { FFB }}$ | 8 |  | 8 |  | 10 |  | ns |
| ${ }_{\text {tsk2 }}{ }^{\text {§ }}$ | Skew time, between CLKA $\uparrow$ and CLKB $\dagger$ for $\overline{\mathrm{AEA}}, \overline{\mathrm{AE}}, \overline{\mathrm{AFA}}$, and $\overline{A F B}$ | 9 |  | 16 |  | 20 |  | ns |

$t$ Only applies for a clock edge that does a FIFO read
$\ddagger$ Requirement to count the clock edge as one of at least four needed to reset a FIFO
§ Skew time is not a timing constraint for proper device operation and is only included to illustrate the timing relationship between CLKA cycle and CLKB cycle.

## $64 \times 36 \times 2$ CLOCKED FIRST-IN, FIRST-OUT MEMORY WITH BUS MATCHING AND BYTE SWAPPING <br> SCBS126C - JUNE 1992 - REVISED JANUARY 1994

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ (see Figures 4 through 26)

| PARAMETER |  | 'ABT3614-15 |  | 'ABT3614-20 |  | 'ABT3614-30 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| ta | Access time, CLKA $\uparrow$ to A0-A35 and CLKB $\dagger$ to B0-B35 | 2 | 10 | 2 | 12 | 2 | 15 | ns |
| tod(C-FF) | Propagation delay time, CLKA $\uparrow$ to $\overline{\mathrm{FFA}}$ and CLKB $\dagger$ to $\overline{\mathrm{FFB}}$ | 2 | 10 | 2 | 12 | 2 | 15 | ns |
| $\mathrm{t}_{\mathrm{pd}}(\mathrm{C}-\mathrm{EF})$ | Propagation delay time, CLKA $\uparrow$ to $\overline{\mathrm{EFA}}$ and CLKB $\uparrow$ to $\overline{\mathrm{EFB}}$ | 2 | 10 | 2 | 12 | 2 | 15 | ns |
| $\mathrm{t}_{\mathrm{pd}}(\mathrm{C}-\mathrm{AE})$ | Propagation delay time, CLKA $\uparrow$ to $\overline{A E A}$ and CLKB $\uparrow$ to $\overline{A E B}$ | 2 | 10 | 2 | 12 | 2 | 15 | ns |
| $t^{\text {pd }}$ (C-AF) | Propagation delay time, CLKA $\uparrow$ to $\overline{A F A}$ and CLKB $\uparrow$ to $\overline{\mathrm{AFB}}$ | 2 | 10 | 2 | 12 | 2 | 15 | ns |
| tpd(C-MF) | Propagation delay time, CLKA to $\overline{\mathrm{MBF1}}$ low or $\overline{\mathrm{MBF} 2}$ high and CLKB $\uparrow$ to $\overline{M B F 2}$ low or $\overline{M B F 1}$ high | 1 | 9 | 1 | 12 | 1 | 15 | ns |
| tpd(C-MR) | Propagation delay time, CLKA $\uparrow$ to $\mathrm{BO}-\mathrm{B} 35 \dagger$ and $\mathrm{CLKB} \uparrow$ to A0-A35 $\ddagger$ | 3 | 11 | 3 | 13 | 3 | 15 | ns |
| $t_{\text {pd }}(C-P E)^{\text {§ }}$ | Propagation delay time, CLKB $\dagger$ to $\overline{\text { PEFB }}$ | 2 | 11 | 2 | 12 | 2 | 13 | ns |
| $t_{\text {pd }}(\mathrm{M}-\mathrm{DV})$ | Propagation delay time, MBA to AO-A35 valid and SIZ1, SIZO to B0-B35 valid | 1 | 11 | 1 | 11.5 | 1 | 12 | ns |
| tpd(D-PE) | Propagation delay time, AO-A35 valid to $\overline{\text { PEFA }}$ valid; BO-B35 valid to $\overline{\text { EEFB }}$ valid | 3 | 10 | 3 | 11 | 3 | 13 | ns |
| tpd(O-PE) | Propagation delay time, ODD/EVEN̄ to $\overline{P E F A}$ and $\overline{P E F \bar{B}}$ | 3 | 11 | 3 | 12 | 3 | 14 | ns |
| $\mathrm{t}_{\mathrm{pd}(\mathrm{O}-\mathrm{PB})^{\text {I }}}$ | Propagation delay time, ODD/EVEN to parity bits (A8, A17, A26, A35) and (B8, B17, B26, B35) | 2 | 11 | 2 | 12 | 2 | 14 | ns |
| tpd(E-PE) | Propagation delay time, $\overline{\mathrm{CSA}}, \mathrm{ENA}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{A}, \mathrm{MBA}$, or PGA to $\overline{\text { PEFA; }} \overline{\mathrm{CSB}}, \mathrm{ENB}, \mathrm{W} / \overline{\mathrm{R} B}, \mathrm{SIZ1}, \mathrm{SIZO}$, or PGB to $\overline{\text { PEFB }}$ | 1 | 11 | 1 | 12 | 1 | 14 | ns |
| $t_{\text {pd }}(\mathrm{E}-\mathrm{PB})^{\text {I }}$ | Propagation delay time, $\overline{\text { CSA }}$, ENA, W/RA, MBA, or PGA to parity bits (A8, A17, A26, A35); $\overline{C S B}, E N B, W / \bar{R} B, S I Z 1, S I Z 0$, or PGB to parity bits (B8, B17, B26, B35) | 3 | 12 | 3 | 13 | 3 | 14 | ns |
| $t_{\text {pd }}(R-F)$ | Propagation delay time, $\overline{\mathrm{RST}}$ to ( $\overline{\mathrm{MBF} 1}, \overline{\mathrm{MBF} 2}$ ) high. | 1 | 15 | 1 | 20 | 1 | 30 | ns |
| ten | Enable time, $\overline{\mathrm{CSA}}$ and $\mathrm{W} / \overline{\mathrm{R} A}$ low to A0-A35 active and $\overline{\mathrm{CSB}}$ low and $W / \bar{R} B$ high to $B 0-B 35$ active | 2 | 10 | 2 | 12 | 2 | 14 | ns |
| $t_{\text {dis }}$ | Disable time, $\overline{C S A}$ or W/ $\bar{R} A$ high to $A 0-A 35$ at high impedance and $\overline{\mathrm{CSB}}$ high or W/R̄B low to $\mathrm{BO} 0-\mathrm{B} 35$ at high impedance | 1 | 8 | 1 | 9 | 1 | 11 | ns |

t Writing data to the mail1 register when the B0-B35 outputs are active and SIZ1, SIZO are high.
$\ddagger$ Writing data to the mail2 register when the AO-A35 outputs are active and MBA is high.
$\S$ Only applies when a new port-B bus size is implemented by the rising CLKB edge.
『Only applies when reading data from a mail register

## TYPICAL CHARACTERISTICS

## SUPPLY CURRENT

vs
CLOCK FREQUENCY


Figure 27

## calculating power dissipation

The $\mathrm{ICC}_{(f)}$ current for the graph in Figure 28 was taken while simultaneously reading and writing the FIFO on the SN74ACT3614 with CLKA and CLKB set to f clock.All data inputs and data outputs change state during each clock cycle to consume the highest supply current. Data outputs were disconnected to normalize the graph to a zero-capacitance load. Once the capacitive load per data-output channel is known, the power dissipation can be calculated with the equation below.
With $\mathrm{ICC}_{(f)}$ taken from Figure 28, the maximum power dissipation $\left(\mathrm{P}_{\mathrm{T}}\right)$ of the SN74ABT36.14 can be calculated by:

$$
P_{T}=V_{C C} \times \operatorname{lCC}(f)+\sum\left(C_{L} \times V_{O H}{ }^{2} \times f_{0}\right)
$$

where:

$$
\begin{aligned}
& \mathrm{C}_{\mathrm{L}}=\text { output capacitive load } \\
& \mathrm{f}_{\mathrm{o}}=\text { switching frequency of an output } \\
& \mathrm{V}_{\mathrm{OH}}=\text { output high-level voltage }
\end{aligned}
$$

When no reads or writes are occurring on the SN74ABT3614, the power dissipated by a single clock (CLKA or CLKB) input running at frequency $\mathrm{f}_{\text {clock }}$ is calculated by:

$$
\mathrm{P}_{\mathrm{T}}=\mathrm{V}_{\mathrm{CC}} \times \mathrm{f}_{\text {clock }} \times 0.290 \mathrm{~mA} / \mathrm{MHz}
$$

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT


VOLTAGE WAVEFORMS SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS PULSE DURATIONS



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES

NOTE A: Includes probe and jig capacitance
Figure 28. Load Circult and Voltage Waveforms
General Information
Multi-Q" ${ }^{\text {m }}$ 18-Bit FIFO3.3-V Low-Powered 18-Bit FIFOs
Telecom Single-Bit FIFOs
DSP 36-Bit Clocked FIFOs
Internetworking 36-Bit Clocked FIFOs
H-B Computing 36-Bit Clocked FIFOs
18-Bit Clocked FIFOs
18-Bit Strobed FIFOs
9-Bit Clocked/Strobed FIFOs ..... 4.0
9-Bit Asynchronous FIFOs ..... 11
9-Bit Synchronous FIFOs ..... 图2
Reduced-Width FIFOs
Application Notes
Mechanical Daia ..... 415

## H-B (HIGH-BANDWIDTH) COMPUTING 36-BIT CLOCKED FIFOS <br> Features

- 36-bit FIFO interface
- Bidirectional option
- Mailbox-register bypass
- Microprocessor-control circuitry
- Multiple default values for separate AF and AE flags
- Parity generation and check
- EIAJ standard 120-pin thin quad flat packs (TQFP)
- TI has established an alternate source
- Single-chip implementation for high levels of integration
- Two dual-port SRAMS allows true bidirectional capability
- Quick access to priority information
- Interface matches most processors and DSP bus cycle timing and communications
- Easy alternatives for flag settings
- Ensures valid data
- $67 \%$ less board space than equivalent 132-pin PQFPs; over 66\% less board space than four 9-bit 32-pin PLCC equivalents
- Standardization that comes from a common second source


##  <br> - Free-Running CLKA and CLKB Can Be Asynchronous or Coincident

- $64 \times 36$ Clocked FIFO Buffering Data From Port A to Port B
- Mailbox Bypass Register In Each Direction
- Programmable Almost-Full and Almost-Empty Flags
- Microprocessor Interface Control Logic
- Full Flag ( $\overline{\mathrm{FF}}$ ) and Almost-Full Flag ( $\overline{\mathrm{AF}}$ ) Synchronized by CLKA
- Empty Flag (EF) and Almost-Empty Flag ( $\overline{\mathrm{AE}}$ ) Synchronized by CLKB
- Passive Parity Checking on Each Port
- Parity Generation Can Be Selected for Each Port
- Low-Power Advanced BiCMOS Technology
- Supports Clock Frequencies up to 67 MHz
- Fast Access Times of 10 ns
- Available In Space-Saving 120-Pin Thin Quad Flat Package (PCB) or 132-Pin Plastic Quad Flat Package (PQ)


## description

The SN74ABT3611 is a high-speed, low-power BiCMOS clocked FIFO memory. It supports clock frequencies up to 67 MHz and has read access times as fast as 10 ns . A $64 \times 36$ dual-port SRAM FIFO buffers data from port A to port B. The FIFO has flags to indicate empty and full conditions and two programmable flags (almost full and almost empty) to indicate when a selected number of words are stored in memory. Communication between each port can take place through two 36-bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. Parity is checked passively on each port and can be ignored if not desired. Parity generation can be selected for data read from each port. Two or more devices can be used in parallel to create wider data paths.

The SN74ABT3611 is a clocked FIFO, which means each port employs a synchronous interface. All data transfers through a port are gated to the low-to-high transition of a port clock by enable signals. The clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses with synchronous control.
The full flag ( $\overline{\mathrm{FF}}$ ) and almost-full flag ( $\overline{\mathrm{AF}}$ ) of the FIFO are two-stage synchronized to the port clock that writes data to its array (CLKA). The empty flag ( $\overline{E F}$ ) and almost-empty ( $\overline{\mathrm{AE}}$ ) flag of the FIFO are two-stage synchronized to the port clock that reads data from array (CLKB).
The SN74ABT3611 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.


NC - No internal connection


NC - No internal connection
t Uses Yamaichi socket IC51-1324-828
functional block diagram


# SN74ABT3611 $64 \times 36$ CLOCKED FIRST-IN, FIRST-OUT MEMORY 

SCBS127C - JULY 1992-REVISED APRIL 1994
Terminal Functions

| TERMINAL <br> NAME | 1/0 | DESCRIPTION |
| :---: | :---: | :---: |
| A0-A35 | 1/0 | Port-A data. The 36-bit bidirectional data port for side A. |
| $\overline{\mathrm{AE}}$ | 0 | Almost-empty flag. Programmable almost-empty flag synchronized to CLKB. $\overline{A E}$ is low when the number of words in the FIFO is less than or equal to the value in the offset register, $X$. |
| $\overline{\mathrm{AF}}$ | 0 | Almost-full flag. Programmable almost-full flag synchronized to CLKA. $\overline{A F}$ is low when the number of empty locations in the FIFO is less than or equal to the value in the offset register, X . |
| B0-B35 | 1/0 | Port-B data. The 36 -bit bidirectional data port for side B. |
| CLKA | 1 | Port-A clock. CLKA is a continuous clock that synchronizes all data transfers through port $A$ and can be asynchronous or coincident to CLKB. $\overline{F F}$ and $\overline{A F}$ are synchronized to the low-to-high transition of CLKA. |
| CLKB | 1 | Port-B clock. CLKB is a continuous clock that synchronizes all data transfers through port B and can be asynchronous or coincident to CLKA. $\overline{\mathrm{EF}}$ and $\overline{\mathrm{AE}}$ are synchronized to the low-to-high transition of CLKB. |
| $\overline{\text { CSA }}$ | 1 | Port-A chip select. CSA must be low to enable a low-to-high transition of CLKA to read or write data on port A. The A0-A35 outputs are in the high-impedance state when CSA is high. |
| $\overline{C S B}$ | 1 | Port-B chip select. $\overline{C S B}$ must be low to enable a low-to-high transition of CLKB to read or write data on port B. The BO-B35 outputs are in the high-impedance state when CSB is high. |
| EF | 0 | Empty flag. $\overline{\mathrm{FF}}$ is synchronized to the low-to-high transition of CLKB. When $\overline{\mathrm{EF}}$ is low, the FIFO is empty and reads from its memory are disabled. Data can be read from the FIFO to its output register when EF is high. $\overline{E F}$ is forced low when the device is reset and is set high by the second low-to-high transition of CLKB after data is loaded into empty FIFO memory. |
| ENA | 1 | Port-A enable. ENA must be high to enable a low-to-high transition of CLKA to read or write data on port A. |
| ENB | 1 | Port-B enable. ENB must be high to enable a low-to-high transition of CLKB to read or write data on port B . |
| $\overline{F F}$ | 0 | Full flag. $\overline{\mathrm{FF}}$ is synchronized to the low-to-high transition of CLKA. When $\overline{\mathrm{FF}}$ is low, the FIFO is full and writes to its memory are disabled. $\overline{F F}$ is forced low when the device is reset and is set high by the second low-to-high transition of CLKA after reset. |
| FS1, FS0 | 1 | Flag-offset selects. The low-to-high transition of RST latches the values of FSO and FS1, which loads one of four preset values into the almost-full and almost-empty offset register (X). |
| MBA | 1 | Port-A mailbox select. A high level on MBA chooses a mailbox register for a port-A read or write operation. |
| MBB | 1 | Port-B mailbox select. A high level on MBB chooses a mailbox register for a port-B read or write operation. When the B0-B35 outputs are active, a high level on MBB selects data from the mail1 register for output and a low level selects the FIFO output register data for output. |
| $\overline{\text { MBF1 }}$ | 0 | Mail1 register flag. $\overline{\text { MBF1 }}$ is set low by the low-to-high transition of CLKA that writes data to the mail1 register. Writes to the mail1 register are inhibited while MBF1 is low. MBF1 is set high by a low-to-high transition of CLKB when a port-B read is selected and MBB is high. MBF1 is set high when the device is reset. |
| $\overline{\text { MBF2 }}$ | 0 | Mail2 register flag. $\overline{\text { MBF2 }}$ is set low by the low-to-high transition of CLKB that writes data to the mail2 register. Writes to the mail2 register are inhibited while MBF2 is low. MBF2 is set high by alow-to-high transition of CLKA when a port-A read is selected and MBA is high. $\overline{M B F 2}$ is set high when the device is reset. |
| $\frac{\text { ODD }}{\text { EVEN }}$ | 1 | Odd/even parity select. Odd parity is checked on each port when ODD/EVEN is high, and even parity is checked when ODD/EVEN is low. ODD/EVEN also selects the type of parity generated for each port if parity generation is enabled for a read operation. |
| $\overline{\text { PEFA }}$ | $\underset{\text { (port A) }}{0}$ | Port-A parity error flag. When any byte applied to terminals AO-A35 fails parity, $\overline{\text { PEFA }}$ is low. Bytes are organized as A0-A8, A9-A17, A18-A26, and A27-A35, with the most significant bit of each byte serving as the parity bit. The type of parity checked is determined by the state of the ODD/EVEN input. <br> The parity trees used to check the A0-A35 inputs are shared by the mail2 register to generate parity if parity generation is selected by PGA. Therefore, if a mail2 read with parity generation is setup by having CSA low, ENA high, W/FA low, MBA high, and PGA high, the PEFA flag is forced high regardless of the state of the AO-A35 inputs. |

Terminal Functions (Continued)

| TERMINAL NAME | 1/0 | DESCRIPTION |
| :---: | :---: | :---: |
| $\overline{\text { PEFB }}$ | (port B) | Port-B parity error flag. When any byte applied to terminals $\mathrm{B} 0-\mathrm{B} 35$ fails parity, $\overline{\mathrm{P}} \overline{\mathrm{F}} \overline{\mathrm{B}}$ is low. Bytes are organized as B0-B8, B9-B17, B18-B26, and B27-B35, with the most significant bit of each byte serving as the parity bit. The type of parity checked is determined by the state of the ODD/EVEN input. <br> The parity trees used to check the B0-B35 inputs are shared by the mall1 register to generate parity if parity generation is selected by PGB. Therefore, if a mail1 read with parity generation is setup by having $\overline{C S B}$ low, ENB high, W/RBB low, MBB high, and PGB high, the $\overrightarrow{P E F B}$ flag is forced high regardless of the state of the BO-B35 inputs. |
| PGA | I | Port-A parity generation. Parity is generated for mail2 register reads from port A when PGA is high. The type of parity generated is selected by the state of the ODD/EVEN input. Bytes are organized as AO-A8, A9-A17, A18-A26, and A27-A35. The generated parity bits are output in the most significant bit of each byte. |
| PGB | 1 | Port-B parity generation. Parity is generated for data reads from port B when PGB is high. The type of parity generated is selected by the state of the ODD/EVEN input. Bytes are organized as $\mathrm{BO}-\mathrm{B} 8, \mathrm{~B} 9-\mathrm{B} 17, \mathrm{~B} 18-\mathrm{B} 26$, and $\mathrm{B} 27-\mathrm{B} 35$. The generated parity bits are output in the most significant bit of each byte. |
| $\overline{\text { RST }}$ | 1 | Reset. To reset the device, four low-to-high transitions of CLKA and four low-to-high transitions of CLKB must occur while $\overline{R S T}$ is low. This sets the $\overline{A F}, \overline{M B F 1}$, and $\overline{M B F 2}$ flags high and the $\overline{E F}, \overline{A E}$, and $\overline{F F}$ flags low. The low-to-high transition of $\overline{\text { RST }}$ latches the status of the FS1 and FS0 inputs to select almost-full and almost-empty flag offset. |
| W/F̄A | 1 | Port-A write/read select. W/RA high selects a write operation and a low selects a read operation on port A for a low-to-high transition of CLKA. The AO-A35 outputs are in the high-impedance state when W/RAA is high. |
| W/RB | 1 | Port-B write/read select. W/R̄B high selects a write operation and a low selects a read operation on port B for a low-to-high transition of CLKB. The BO-B35 outputs are in the high-impedance state when W/RB is high. |

## detailed description

## reset

The SN74ABT3611 is reset by taking the reset ( $\overline{\mathrm{RST}})$ input low for at least four port-A clock (CLKA) and four port-B clock (CLKB) low-to-high transitions. The reset input can switch asynchronously to the clocks. A device reset initializes the internal read and write pointers of the FIFO and forces the full flag ( $\overline{\mathrm{FF}}$ ) low, the empty flag ( $\overline{\mathrm{FF}}$ ) low, the almost-empty flag ( $\overline{\mathrm{AE}})$ low, and the almost-full flag ( $\overline{\mathrm{AF}}$ ) high. A reset also forces the mailbox flags (MBF1, MBF2) high. After a reset, $\overline{\mathrm{FF}}$ is set high after two low-to-high transitions of CLKA. The device must be reset after power up before data is written to its memory.
A low-to-high transition on the $\overline{R S T}$ input loads the almost-full and almost-empty offset register $(X)$ with the value selected by the flag-select (FSO, FS1) inputs. The values that can be loaded into the register are shown in Table 1.

Table 1. Flag Programming

| FS1 | FSO | RST | ALMOST-FULL AND <br> ALMOST-EMPTY FLAG <br> OFFSET REGISTER (X) |
| :---: | :---: | :---: | :---: |
| $H$ | $H$ | $\uparrow$ | 16 |
| H | L | $\uparrow$ | 12 |
| L | $H$ | $\uparrow$ | 8 |
| L | L | $\uparrow$ | 4 |

## FIFO write/read operation

The state of the port-A data (A0-A35) outputs is controlled by the port-A chip select ( $\overline{C S A}$ ) and the port-A write/read select ( $W / \bar{R} A$ ). The AO-A35 outputs are in the high-impedance state when either $\overline{C S A}$ or $W / \bar{R} A$ is high. The AO-A35 outputs are active when both $\overline{C S A}$ and $W / \bar{R} A$ are low. Data is loaded into the FIFO from the AO-A35 inputs on a low-to-high transition of CLKA when $\overline{C S A}$ is low, W/RA is high, ENA is high, MBA is low, and $\overline{F F}$ is high (see Table 2).

Table 2. Port-A Enable Function Table

| $\overline{\text { CSA }}$ | W/त्RA | ENA | MBA | CLKA | AO-A35 OUTPUTS | PORT FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | X | In high-impedance state | None |
| L | H | L | X | X | In high-impedance state | None |
| L | H | H | L | $\uparrow$ | In high-impedance state | FIFO write |
| L | H | H | H | $\uparrow$ | In high-impedance state | Mail1 write |
| L | L | L | L | X | Active, mail2 register | None |
| L | L | H | L | $\uparrow$ | Active, mail2 register | None |
| L | L | L | H | X | Active, mail2 register | None |
| L | L | H | H | $\uparrow$ | Active, mail2 register | Mail2 read (set $\overline{\text { MBF2 } \text { high) }}$ |

The port-B control signals are identical to those of port $A$. The state of the port- B data ( $\mathrm{B} 0-\mathrm{B} 35$ ) outputs is controlled by the port-B chip select ( $\overline{\mathrm{CSB}}$ ) and the port- B write/read select ( $\mathrm{W} / \overline{\mathrm{R}} \mathrm{B}$ ). The B0-B35 outputs are in the high-impedance state when either $\overline{\mathrm{CSB}}$ or $\mathrm{W} / \overline{\mathrm{RB}}$ is high. The $\mathrm{BO}-\mathrm{B} 35$ outputs are active when both $\overline{\mathrm{CSB}}$ and $W / \overline{R B}$ are low. Data is read from the FIFO to the BO-B35 outputs by a low-to-high transition of CLKB when $\overline{\mathrm{CSB}}$ is low, $\mathrm{W} / \overline{\mathrm{RB}}$ is low, ENB is high, MBB is high, and $\overline{E F}$ is high (see Table 3).

Table 3. Port-B Enable Function Table

| $\overline{\text { CSB }}$ | W/砛 | ENB | MBB | CLKB | B0-B35 OUTPUTS | PORT FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | X | In high-impedance state | None |
| L | H | L | X | X | In high-impedance state | None |
| L | H | H | L | $\uparrow$ | In high-impedance state | None |
| L | H | H | H | $\uparrow$ | In high-impedance state | Mail2 write |
| L | L | L | L | X | Active, FIFO output register | None |
| L | L | H | L | $\uparrow$ | Active, FIFO output register | FIFO read |
| L | L | L | H | X | Active, mail1 register | None |
| L | L | H | H | $\uparrow$ | Active, mail1 register | Mail1 read (set MBFi high) |

The setup and hold-time constraints to the port clocks for the port chip selects ( $\overline{\mathrm{CSA}}, \overline{\mathrm{CSB}}$ ) and write/read selects ( $\mathrm{W} / \overline{\mathrm{R}} \mathrm{A}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{B}$ ) are only for enabling write and read operations and are not related to high-impedance control of the data outputs. If a port enable is low during a clock cycle, the port's chip select and write/read select can change states during the setup and hold-time window of the cycle.

## synchronized FIFO flags

Each FIFO flag is synchronized to its port clock through two flip-flop stages. This is done to improve flag reliability by reducing the probability of metastable events on their outputs when CLKA and CLKB operate asynchronously to one another (see the application report Metastability Performance of Clocked FIFOs in the 1994 High-Performance FIFO Memories Data Book, literature \#SCAD003B). $\overline{\mathrm{FF}}$ and $\overline{\mathrm{AF}}$ are synchronized to CLKA. $\overline{\mathrm{EF}}$ and $\overline{\mathrm{AE}}$ are synchronized to CLKB. Table 4 shows the relationship of the flags to the FIFO.

Table 4. FIFO Flag Operation

| NUMBER OF WORDS <br> IN THE FIFO | SYNCHRONIZED <br> TO CLKB |  | SYNCHRONIZED <br> TO CLKA |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathrm{EF}}$ | $\overline{\mathrm{AE}}$ | $\overline{\mathrm{AF}}$ | $\overline{\mathrm{FF}}$ |
| 0 | L | L | H | H |
| 1 to X | H | L | H | H |
| $(X+1)$ to $[64-(X+1)]$ | H | H | H | H |
| $(64-\mathrm{X})$ to 63 | H | H | L | H |
| 64 | H | H | L | L |

$\dagger$ X is the value in the almost-empty flag and almost-full flag offset register.

## empty flag ( $\overline{E F}$ )

The FIFO empty flag is synchronized to the port clock that reads data from its array (CLKB). When the empty flag is high, new data can be read to the FIFO output register. When the empty flag is low, the FIFO is empty and attempted FIFO reads are ignored.
The FIFO read pointer is incremented each time a new word is clocked to its output register. The state machine that controls an empty flag monitors a write pointer and read pointer comparator that indicates when the FIFO SRAM status is empty, empty +1 , or empty +2 . A word written to the FIFO can be read to the FIFO output register in a minimum of three port-B clock (CLKB) cycles; therefore, an empty flag is low if a word in memory is the next data to be sent to the FIFO output register and two CLKB cycles have not elapsed since the time the word was written. The empty flag of the FIFO is set high by the second low-to-high transition of CLKB, and the new data word can be read to the FIFO output register in the following cycle.
A low-to-high transition on CLKB begins the first synchronization cycle of a write if the clock transition occurs at time $\mathrm{t}_{\mathrm{sk} 1}$ or greater after the write. Otherwise, the subsequent CLKB cycle can be the first synchronization cycle (see Figure 4).

## full flag ( $\overline{F F}$ )

The FIFO full flag is synchronized to the port clock that writes data to its array (CLKA). When the full flag is high, an SRAM location is free to receive new data. No memory locations are free when the full flag is low and attempted writes to the FIFO are ignored.

Each time a word is written to the FIFO, its write pointer is incremented. The state machine that controls the full flag monitors a write pointer and read pointer comparator that indicates when the FIFO SRAM status is full, full-1, or full-2. From the time a word is read from the FIFO, its previous memory location is ready to be written in a minimum of three port-A clock cycles. A full flag is low if less than two CLKA cycles have elapsed since the next memory write location has been read. The second low-to-high transition on CLKA after the read sets the full flag high and data can be written in the following clock cycle.

A low-to-high transition on CLKA begins the first synchronization cycle of a read if the clock transition occurs at time $t_{\text {sk } 1}$ or greater after the read. Otherwise, the subsequent clock cycle can be the first synchronization cycle (see Figure 5).

## almost-empty flag ( $\overline{\text { AE }}$ )

The FIFO almost-empty flag is synchronized to the port clock that reads data from its array (CLKB). The state machine that controls the almost-empty flag monitors a write pointer and read pointer comparator that indicates when the FIFO SRAM status is almost empty, almost empty+1, or almost empty+2. The almost-empty state is defined by the value of the almost-full and almost-empty offset register ( $X$ ). This register is loaded with one of four preset values during a device reset (see reset). The almost-empty flag is low when the FIFO contains $X$ or less words in memory and is high when the FIFO contains $(X+1)$ or more words.

Two low-to-high transitions on the port-B clock (CLKB) are required after a FIFO write for the almost-empty flag to reflect the new level of fill. The almost-empty flag of a FIFO containing ( $X+1$ ) or more words remains low if two CLKB cycles have not elapsed since the write that filled the memory to the $(X+1)$ level. The almost-empty flag is set high by the second CLKB low-to-high transition after the FIFO write that fills memory to the $(X+1)$ level. A low-to-high transition on CLKB begins the first synchronization cycle if it occurs at time $t_{\text {sk2 }}$ or greater after the write that fills the FIFO to $(X+1)$ words. Otherwise, the subsequent CLKB cycle can be the first synchronization cycle (see Figure 6).

## almost-full flag ( $\overline{\mathrm{AF}})$

The FIFO almost-full flag is synchronized to the port clock that writes data to its array (CLKA). The state machine that controls an almost-full flag monitors a write pointer and read pointer comparator that indicates when the FIFO SRAM status is almost full, almost full-1, or almost full-2. The almost-full state is defined by the value of the almost-full and almost-empty offset register ( $X$ ). This register is loaded with one of four preset values during a device reset (see reset). The almost-full flag is low when the FIFO contains ( $64-X$ ) or more words in memory and is high when the FIFO contains [64-(X+1)] or less words.
Two low-to-high transitions on the port-A clock (CLKA) are required after a FIFO read for the almost-full flag to reflect the new level of fill. The almost-full flag of a FIFO containing $[64-(X+1)]$ or less words remains low if two CLKA cycles have not elapsed since the read that reduced the number of words in memory to $[64-(X+1)]$. The almost-full flag is set high by the second CLKA low-to-high transition after the FIFO read that reduces the number of words in memory to [ $64-(X+1)]$. A low-to-high transition on CLKA begins the first synchronization cycle if it occurs at time $t_{\text {sk2 }}$ or greater after the read that reduces the number of words in memory to [64-(X+1)]. Otherwise, the subsequent CLKA cycle can be the first synchronization cycle (see Figure 7).

## mailbox registers

Two 36-bit bypass registers are on the SN74ABT3611 to pass command and control information between port A and port B . The mailbox-select (MBA, MBB) inputs choose between a mail register and a FIFO for a port data transfer operation. A low-to-high transition on CLKA writes AO-A35 data to the mail1 register when a port-A write is selected by $(\overline{\mathrm{CSA}}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{A}$, and ENA) with MBA high. A low-to-high transition on CLKB writes B0-B35 data to the mail2 register when a port- B write is selected by ( $\overline{\mathrm{CSB}}, \mathrm{W} / \overline{\mathrm{RB}}$, and ENB) with MBB high. Writing data to a mail register sets its corresponding flag ( $\overline{\mathrm{MBF}}$ or $\overline{\mathrm{MBF} 2}$ ) low. Attempted writes to a mail register are ignored while its mail flag is low.

When the port-B data ( $\mathrm{BO}-\mathrm{B} 35$ ) outputs are active, the data on the bus comes from the FIFO output register when the port-B mailbox select (MBB) input is low and from the mail1 register when MBB is high. Mail2 data is always present on the port-A data (A0-A35) outputs when they are active. The mail1 register flag (MBF1) is set high by a low-to-high transition on CLKB when a port-B read is selected by ( $\overline{\mathrm{CSB}}, \mathrm{W} / \overline{\mathrm{RB}}$, and ENB) with MBB high. The mail2 register flag ( $\overline{\text { MBF2 }}$ ) is set high by a low-to-high transition on CLKA when a port-A read is selected by ( $\overline{\mathrm{CSA}}, W / \bar{R} A$, and ENA ) with MBA high. The data in a mail register remains intact after it is read and changes only when new data is written to the register.

## parity checking

The port-A (AO-A35) inputs and port-B (B0-B35) inputs each have four parity trees to check the parity of incoming (or outgoing) data. A parity failure on one or more bytes of the input bus is reported by a low level on the port parity error flag ( $\overline{\mathrm{PEFA}}, \overline{\mathrm{PEFB}}$ ). Odd or even parity checking can be selected, and the parity error flags can be ignored if this feature is not desired.

## parity checking (continued)

Parity status is checked on each input bus according to the level of the odd/even parity (ODD/EVEN) select input. A parity error on one or more bytes of a port is reported by a low level on the corresponding port parity error flag ( $\overline{\mathrm{PEFA}}, \overline{\mathrm{PEFB}})$ output. Port-A bytes are arranged as A0-A8, A9-A17, A18-A26, and A27-A35, and port-B bytes are arranged as $\mathrm{B} 0-\mathrm{B} 8, \mathrm{~B} 9-\mathrm{B} 17, \mathrm{~B} 18-\mathrm{B} 26$, and $\mathrm{B} 27-\mathrm{B} 35$. When odd/even parity is selected, a port parity error flag (PEFA, $\overline{P E F B}$ ) is low if any byte on the port has an odd/even number of low levels applied to its bits.

The four parity trees used to check the A0-A35 inputs are shared by the mail2 register when parity generation is selected for port-A reads (PGA = high). When a port-A read from the mail2 register with parity generation is selected with CSA low, ENA high, W/RA low, MBA high, and PGA high, the port-A parity error flag (PEFA) is held high regardless of the levels applied to the A0-A35 inputs. Likewise, the parity trees used to check the B0-B35 inputs are shared by the mail1 register when parity generation is selected for port- B reads ( $\mathrm{PGB}=$ high). When a port-B read from the mail1 register with parity generation is selected with CSB low, ENB high, W/ $\overline{\mathrm{RB}}$ low, MBB high, and PGB high, the port-B parity error flag ( $\overline{\mathrm{PEFB}}$ ) is held high regardless of the levels applied to the BO-B35 inputs.

## parity generation

A high level on the port-A parity generate select (PGA) or port-B parity generate select (PGB) enables the SN74ABT3611 to generate parity bits for port reads from a FIFO or mailbox register. Port-A bytes are arranged as A0-A8, A9-A17, A18-A26, and A27-A35, with the most significant bit of each byte used as the parity bit. Port-B bytes are arranged as $\mathrm{B} 0-\mathrm{B} 8, \mathrm{~B} 9-\mathrm{B} 17, \mathrm{~B} 18-\mathrm{B} 26$, and $\mathrm{B} 27-\mathrm{B} 35$, with the most significant bit of each byte used as the parity bit. A write to a FIFO or mail register stores the levels applied to all thirty-six inputs regardless of the state of the parity generate select (PGA, PGB) inputs. When data is read from a port with parity generation selected, the lower eight bits of each byte are used to generate a parity bit according to the level on the ODD/EVEN select. The generated parity bits are substituted for the levels originally written to the most significant bits of each byte as the word is read to the data outputs.
Parity bits for FIFO data are generated after the data is read from SRAM and before the data is written to the output register. Therefore, the port-B parity generate select (PGB) and ODD/EVEN have setup and hold-time constraints to the port-B clock (CLKB) for a rising edge of CLKB used to read a new word to the FIFO output register.

The circuit used to generate parity for the mail1 data is shared by the port-B bus (B0-B35) to check parity and the circuit used to generate parity for the mail2 data is shared by the port-A bus (A0-A35) to check parity. The shared parity trees of a port are used to generate parity bits for the data in a mail register when the port write/read select ( $W / \bar{R} A, W / \bar{R} B$ ) input is low, the port mail select (MBA, MBB) input is high, chip select ( $\overline{C S A}, \overline{C S B}$ ) is low, enable (ENA, ENB) is high, and port parity generate select (PGA, PGB) is high. Generating parity for mail register data does not change the contents of the register.


Figure 1. Device Reset Loading the $X$ Register With the Value of Eight


Figure 2. FIFO1-Write-Cycle Timing


Figure 3. FIFO-Read-Cycle Timing

## $64 \times 36$ CLOCKED FIRST-IN, FIRST-OUT MEMORY

## SCBS127C-JULY 1992 -REVISED APRIL 1994


$\dagger{ }_{\text {sk } 1}$ is the minimum time between a rising CLKA edge and a rising CLKB edge for $\overline{E F}$ to transition high in the next CLKB cycle. If the time between the rising CLLKA edge and rising CLKB edge is less than $\mathrm{t}_{\mathrm{sk} 1}$, then the transition of EF high may occur one CLKB cycle later than shown.

Figure 4. $\overline{\text { EF-Flag Timing and First Data Read When the FIFO Is Empty }}$

## SN74ABT3611 $64 \times 36$ CLOCKED FIRST-IN, FIRST-OUT MEMORY


$\dagger_{t_{\text {sk } 1}}$ is the minimum time between a rising CLKB edge and a rising CLKA edge for $\overline{F F}$ to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than $\mathrm{t}_{\mathrm{sk} 1}$, then $\overline{\mathrm{FF}}$ may transition high one CLKA cycle later than shown.

Figure 5. $\overline{\text { FF-Flag Timing and First Available Write When the FIFO Is Full }}$

## SCBS127C - JULY 1992 - REVISED APRIL 1994


$\dagger_{t_{\text {sk2 }}}$ is the minimum time between a rising CLKKA edge and a rising CLKB edge for $\overline{A E}$ to transition high in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than $t_{\text {sk }}$, then $\overline{A E}$ may transition high one CLKB cycle later than shown. NOTE A: FIFO write ( $\overline{C S A}=L, W / \bar{R} A=H, M B A=L), F I F O \operatorname{read}(\overline{C S B}=L, W / \bar{R} B=L, M B B=L)$.

Figure 6. Timing for $\overline{\mathrm{AE}}$ When the FIFO Is Almost Empty

$\ddagger_{\text {sk2 }}$ is the minimum time between a rising CLKA edge and a rising CLKB edge for $\overline{A F}$ to transition high in the next CLKA cycle. If the time between the rising CLKA edge and rising CLKB edge is less than $t_{s k 2}$, then $\overline{A F}$ may transition high one CLKB cycle later than shown. NOTE A: FIFO write ( $\overline{C S A}=L, W / \bar{R} A=H, M B A=L)$, FIFO read ( $\overline{C S B}=L, W / \bar{R} B=L, M B B=L$ ).

Figure 7. Timing for $\overline{\mathrm{AF}}$ When the FIFO Is Almost Full


NOTE A: Port-B parity generation off (PGB = L)
Figure 8. Timing for Mail1 Register and MBF1 Flag


NOTE A: Port-A parity generation off (PGA = L)
Figure 9. Timing for Mall2 Register and MBF2 Flag


NOTE A: $\overline{\mathrm{CSA}}=\mathrm{L}$ and $E N A=H$
Figure 10. ODD/EVEN, W/RA, MBA, and PGA to PEFA Timing


NOTE A: $\overline{C S B}=L$ and $E N B=H$
Figure 11. ODD/EVEN, $W / \bar{R} B, M B B$, and PGB to $\overline{P E F B}$ Timing

## SNI74ADT3611

$64 \times 36$ CLOCKED FIRST-IN, FIRST-OUT MEMORY
SCBS 127C-JULY 1992-REVISED APRIL 1994


Figure 12. Parity-Generation Timing When Reading From the Mail2 Register


NOTE A: $\mathrm{ENB}=\mathrm{H}$
Figure 13. Parity-Generation Timing When Reading From the Mall1 Register

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) ${ }^{\dagger}$

| Supply voltage range, | . 5 V to 7 V |
| :---: | :---: |
| Input voltage range, $\mathrm{V}_{1}$ (see Note 1) | -0.5 V to $\mathrm{V}_{\mathrm{cc}}+0.5 \mathrm{~V}$ |
| Output voltage range, $\mathrm{V}_{\mathrm{O}}$ (see Note 1) | -0.5 V to $\mathrm{V}_{\mathrm{cc}}+0.5 \mathrm{~V}$ |
| Input clamp current, $\mathrm{I}_{\text {IK }}\left(\mathrm{V}_{1}<0\right.$ or $\left.\mathrm{V}_{1}>\mathrm{V}_{\text {CC }}\right)$ | $\pm 20 \mathrm{~mA}$ |
| Output clamp current, $\mathrm{I}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right.$ or $\left.\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}\right)$ | $\pm 50 \mathrm{~mA}$ |
| Continuous output current, $\mathrm{I}_{0}\left(\mathrm{~V}_{\mathrm{O}}=0\right.$ to $\left.\mathrm{V}_{\mathrm{CC}}\right)$ | $\pm 50 \mathrm{~mA}$ |
| Continuous current through $\mathrm{V}_{C C}$ or GND | $\pm 500 \mathrm{~mA}$ |
| Operating free-air temperature range, $\mathrm{T}_{\mathrm{A}}$ | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| Storage temperature range | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: The input and output voltage ratings may be exceeded provided the input and output current ratings are observed.
recommended operating conditions

|  |  | MIN | MAX |
| :--- | :--- | :---: | :---: |
| $V_{C C}$ | Supply voltage | 4.5 | 5.5 |
| $V_{\text {IH }}$ | High-level input voltage | V |  |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage | 2 | V |
| $\mathrm{IOH}_{\mathrm{OH}}$ | High-level output current | 0.8 | V |
| $\mathrm{IOL}_{\mathrm{OL}}$ | Low-level output current | -4 | mA |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating free-air temperature | mA |  |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  |  |  | MIN | TYP $\ddagger$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$, | $\mathrm{IOH}=-4 \mathrm{~mA}$ |  |  | 2.4 |  |  | V |
| VOL | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $\mathrm{OL}=8 \mathrm{~mA}$ |  |  |  |  | 0.5 | V |
| 1 | $V_{C C}=5.5 \mathrm{~V}_{1}$ | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or 0 |  |  |  |  | $\pm 50$ | $\mu \mathrm{A}$ |
| Ioz | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}$ or 0 |  |  |  |  | $\pm 50$ | $\mu \mathrm{A}$ |
| ICC | $V_{C C}=5.5 \mathrm{~V}$, | $10=0 \mathrm{~mA}$, | $V_{l}=V_{C C}$ or GND | Outputs high |  |  | 60 | mA |
|  |  |  |  | Outputs low |  |  | 130 |  |
|  |  |  |  | Outputs disabled |  |  | 60 |  |
| $\mathrm{C}_{i}$ | $V_{1}=0$, | $f=1 \mathrm{MHz}$ |  |  |  | 4 |  | pF |
| $\mathrm{C}_{0}$ | $\mathrm{V}_{\mathrm{O}}=0$, | $\mathrm{f}=1 \mathrm{MHz}$ |  |  |  | 8 |  | pF |

[^11]
## SN74ADT3E11 <br> $64 \times 36$ CLOCKED FIRST-IN, FIRST-OUT MEMORY

SCBS127C - JULY 1992 - REVISED APRIL 1994
timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Figures 1 through 13)

|  |  | 'ABT3611-15 |  | 'ABT3611-20 |  | 'ABT3611-30 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $f^{\text {clock }}$ | Clock frequency, CLKA or CLKB |  | 66.7 |  | 50 |  | 33.4 | MHz |
| $\mathrm{t}_{\mathrm{c}}$ | Clock cycle time, CLKA or CLKB | 15 |  | 20 |  | 30 |  | MHz |
| ${ }_{\text {w }}$ (CLKH) | Pulse duration, CLKA and CLKB high | 6 |  | 8 |  | 12 |  | ns |
| ${ }_{\text {w }}$ (CLKL) | Pulse duration, CLKA and CLKB low | 6 |  | 8 |  | 12 |  | ns |
| $\mathrm{t}_{\text {su }}(\mathrm{D})$ | Setup time, A0-A35 before CLKA $\dagger$ and B0-B35 before CLKB $\dagger$ | 4 |  | 5 |  | 6 |  | ns |
| $t_{\text {su(EN1) }}$ | Setup time, $\overline{\mathrm{CSA}}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{A}$ before CLKA $; \overline{\mathrm{CSB}}, \mathrm{W} / \overline{\mathrm{R} B}$, before CLKB $\dagger$ | 6 |  | 6 |  | 7 |  | ns |
| $\mathrm{t}_{\text {su }}$ (EN2) | Setup time, ENA before CLKA $\uparrow$; ENB before CLKB $\uparrow$ | 4 |  | 5 |  | 6 |  | ns |
| $t_{\text {su(EN3) }}$ | Setup time, MBA before CLKA ; ENB before CLKB $\uparrow$ | 4 |  | 5 |  | 6 |  | ns |
| $\mathrm{t}_{\text {su }}(\mathrm{PG})$ | Setup time, ODD/EVEN and PGB before CLKB $\uparrow{ }^{\dagger}$ | 4 |  | 5 |  | 6 |  | ns |
| $\mathrm{t}_{\text {Su( }}$ (RS) | Setup time, $\overline{\text { RST }}$ low before CLKA $\uparrow$ or CLKB $\uparrow \ddagger$ | 5 |  | 6 |  | 7 |  | ns |
| $\mathrm{t}_{\text {su }}$ (FS) | Setup time, FS0 and FS1 before $\overline{\text { RST }}$ high | 5 |  | 6 |  | 7 |  | ns |
| th(D) | Hold time, A0-A35 after CLKA $\uparrow$ and B0-B35 after CLKB $\uparrow$ | 1 |  | 1 |  | 1 |  | ns |
| th(EN1) | Hold time, CSA, W/RA after CLKA ; CSB, W/R̄B after CLKB $\uparrow$ | 1 |  | 1 |  | 1 |  | ns |
| th(EN2) | Hold time, ENA after CLKA $\uparrow$; ENB after CLKB $\uparrow$ | 1 |  | 1 |  | 1 |  | ns |
| th(EN3) | Hold time, MBA after CLKA $\uparrow$; MBB after CLKB $\uparrow$ | 1 |  | 1 |  | 1 |  | ns |
| th(PG) | Hold time, ODD/EVEN and PGB after CLKB $\uparrow \dagger$ | 0 |  | 0 |  | 0 |  | ns |
| th(RS) | Hold time, $\overline{\text { RST }}$ low after CLKA ${ }^{\text {or CLKB }} \uparrow{ }^{\dagger}$ | 6 |  | 6 |  | 7 |  | ns |
| th (FS) | Hold time, FSO and FS1 after $\overline{\text { RST }}$ high | 4 |  | 4 |  | 4 |  | ns |
| $\mathrm{t}_{\text {skı }}{ }^{\text {§ }}$ | Skew time, between CLKA $\uparrow$ and CLKB $\uparrow$ for $\overline{\mathrm{EFA}}, \overline{\mathrm{EFB}}, \overline{\mathrm{FFA}}$, and $\overline{\mathrm{FFB}}$ | 8 |  | 8 |  | 10 |  | ns |
| $\mathrm{t}_{\text {sk2 }}{ }^{\text {§ }}$ | Skew time, between CLKA $\uparrow$ and CLKB $\uparrow$ for $\overline{\mathrm{AEA}}, \overline{\mathrm{AEB}}, \overline{\mathrm{AFA}}$, and $\overline{A F B}$ | 9 |  | 16 |  | 20 |  | ns |

† Only applies for a rising edge of CLKB that does a FIFO read
$\ddagger$ Requirement to count the clock edge as one of at least four needed to reset a FIFO
§ Skew time is not a timing constraint for proper device operation and is only included to illustrate the timing relationship between CLKA cycle and CLKB cycle.
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ (see Figures 1 through 13)

| PARAMETER |  | 'ABT3611-15 |  | 'ABT3611-20 |  | 'ABT3611-30 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| ${ }^{\text {f clock }}$ | Clock frequency, CLKA or CLKB |  | 66.7 |  | 50 |  | 33.4 | MHz |
| $\mathrm{ta}_{\mathrm{a}}$ | Access time, CL.KB $\dagger$ to B0-B35 | 2 | 10 | 2 | 12 | 2 | 15 | ns |
| tpd(C-FF) | Propagation delay time, CLKA to $\overline{F F}$ | 2 | 10 | 2 | 12 | 2 | 15 | ns |
| $t_{\text {pd }}(\mathrm{C}-\mathrm{EF})$ | Propagation delay time, CLKB t to $\overline{\mathrm{EF}}$ | 2 | 10 | 2 | 12 | 2 | 15 | ns |
| tpd(C-AE) | Propagation delay time, CLKB $\dagger$ to $\overline{A E}$ | 2 | 10 | 2 | 12 | 2 | 15 | ns |
| $t_{\text {pd }}(\mathrm{C}-\mathrm{AF})$ | Propagation delay time, CLKA $\dagger$ to $\overline{\mathrm{AF}}$ | 2 | 10 | 2 | 12 | 2 | 15 | ns |
| $t_{\text {pd }}(\mathrm{C}-\mathrm{MF})$ | Propagation delay time, CLKA $\dagger$ to $\overline{\mathrm{MBF1} 1}$ low or $\overline{\mathrm{MBF} 2}$ high and CLKB $\uparrow$ to $\overline{M B F 2}$ low or $\overline{M B F 1}$ high | 1 | 9 | 1 | 12 | 1 | 15 | ns |
| $t_{\text {pd ( }}$ C-MR) | Propagation delay time, CLKA $\uparrow$ to $\mathrm{BO}-\mathrm{B} 35 \dagger$ and $\mathrm{CLKB} \uparrow$ to A0-A35 $\ddagger$ | 3 | 12 | 3 | 14 | 3 | 16 | ns |
| $\mathrm{t}_{\mathrm{pd}}(\mathrm{M}-\mathrm{DV})$ | Propagation delay time, MBB to $\mathrm{BO}-\mathrm{B} 35$ valid | 1 | 11 | 1 | 11.5 | 1 | 12 | ns |
| tpd(D-PE) | Propagation delay time, AO-A35 valid to $\overline{\text { PEFA }}$ valid; BO-B35 valid to $\overline{\text { PEFB }}$ valid | 3 | 12 | 3 | 13 | 3 | 14 | ns |
| tpd(O-PE) | Propagation delay time, ODD/EVEN to $\overline{\text { PEFA }}$ and $\overline{\text { PEFB }}$ | 3 | 11 | 3 | 12 | 3 | 14 | ns |
| $\mathrm{t}_{\mathrm{pd}(\mathrm{O}-\mathrm{PB})^{5}}$ | Propagation delay time, ODD/EVEN to parity bits (A8, A17, A26, A35) and (B8, B17, B26, B35) | 2 | 12 | 2 | 13 | 2 | 15 | ns |
| ${ }^{\text {tod (E-PE) }}$ | Propagation delay time, $\overline{\mathrm{CSA}}, \mathrm{ENA}, \mathrm{W} / \overline{\mathrm{R} A}, \mathrm{MBA}$, or PGA to $\overline{P E F A} ; \overline{C S B}, E N B, W / \bar{R} B, M B B$, or PGB to $\overline{P E F B}$ | 1 | 12 | 1 | 13 | 1 | 15 | ns |
| $\mathrm{t}_{\mathrm{pd}}(\mathrm{E}-\mathrm{PB})^{\S}$ | Propagation delay time, $\overline{\mathrm{CSA}}, \mathrm{ENA}, \mathrm{W} / \overline{\mathrm{R}} A, M B A$, or PGA to parity bits (A8, A17, A26, A35); CSB , ENB, W/R̄B, MBB, or PGB to parity bits (B8, B17, B26, B35) | 3 | 14 | 3 | 15 | 3 | 16 | ns |
| $\mathrm{t}_{\mathrm{pd}}(\mathrm{R}-\mathrm{F})$ | Propagation delay time, $\overline{\mathrm{RST}}$ to $\overline{\mathrm{AE}}$ low and ( $\overline{\mathrm{AF}}, \overline{\mathrm{MBF1}}, \overline{\mathrm{MBF} 2}$ ) high | 1 | 15 | 1 | 20 | 1 | 30 | ns |
| ten | Enable time, $\overline{C S A}$ and W/ $\bar{R} A$ low to A0-A35 active and $\overline{\text { CSB }}$ low and $\bar{W} / R B$ high to $B 0-B 35$ active | 2 | 10 | 2 | 12 | 2 | 14 | ns |
| ${ }^{\text {dis }}$ | Disable time, $\overline{\mathrm{CSA}}$ or W/ $\overline{\mathrm{R} A}$ high to A0-A35 at high impedance and $\overline{\text { CSB }}$ high or $\overline{\text { W }} /$ RB low to $\mathrm{BO}-\mathrm{B} 35$ at high impedance | 1 | 9 | 1 | 10 | 1 | 11 | ns |

$\dagger$ Writing data to the mail1 register when the B0-B35 outputs are active and MBB is high.
$\ddagger$ Writing data to the mail2 register when the AO-A35 outputs are active and MBA is high.
§ Only applies when reading data from a mail register

## TYPICAL CHARACTERISTICS

SUPPLY CURRENT
vs
CLOCK FREQUENCY


Figure 14

## calculating power dissipation

The $\mathrm{ICC}_{(f)}$ data for the graph was taken while simultaneously reading and writing the FIFO on the SN74ACT3613 with CLKA and CLKB operating at frequency $f_{\text {clock. }}$. All data inputs and data outputs change state during each clock cycle to consume the highest supply current. Data outputs were disconnected to normalize the graph to a zero-capacitance load. Once the capacitive load per data-output channel is known, the power dissipation can be calculated with the equation below.
With $\mathrm{I}_{\mathrm{CC}(f)}$ taken from Figure 14, the maximum power dissipation $\left(\mathrm{P}_{\mathrm{T}}\right)$ of the $\operatorname{SN} 74 \mathrm{ABT3613}$ can be calculated by:

$$
P_{T}=V_{C C} \times I_{C C}(f)+\sum\left(C_{L} \times\left(V_{O H}-V_{O L}\right)^{2} \times f_{0}\right)
$$

where:

$$
\begin{aligned}
& C_{\mathrm{L}}=\text { output capacitive load } \\
& \mathrm{f}_{\mathrm{O}}=\text { switching frequency of an output } \\
& \mathrm{V}_{\mathrm{OH}}=\text { output high-level voltage } \\
& \mathrm{V}_{\mathrm{OL}}=\text { outut low-level voltage }
\end{aligned}
$$

When no reads or writes are occurring on the SN74ABT3613, the power dissipated by a single clock (CLKA or CLKB) input running at frequency $f_{\text {clock }}$ is calculated by:

$$
\mathrm{P}_{\mathrm{T}}=\mathrm{V}_{\mathrm{CC}} \times \mathrm{f}_{\text {clock }} \times 0.290 \mathrm{~mA} / \mathrm{MHz}
$$

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT


NOTE A: Includes probe and jig capacitance
Figure 15. Load Circuit and Voltage Waveforms

- Free-Running CLKA and CLKB Can Be Asynchronous or Colncident
- Two Independent $64 \times 36$ Clocked FIFOs Buffering Data in Opposite Directions
- Mailbox Bypass Register for Each FIFO
- Programmable Almost-Full and Almost-Empty Flags
- Microprocessor Interface Control Logic
- $\overline{E F A}, \overline{F F A}, \overline{A E A}$, and $\overline{\mathrm{AFA}}$ Flags Synchronized by CLKA
- $\overline{\mathrm{EFB}}, \overline{\mathrm{FFB}}, \overline{\mathrm{AEB}}$, and $\overline{\mathrm{AFB}}$ Flags Synchronized by CLKB
- Passive Parity Checking on Each Port
- Parity Generation Can Be Selected for Each Port
- Low-Power Advanced BiCMOS Technology
- Supports Clock Frequencies up to 67 MHz
- Fast Access Times of 10 ns
- Avallable In Space-Saving 120-Pin Thin Quad Flat Package (PCB) or 132-Pin Plastic Quad Flat Package (PQ)


## description

The SN74ABT3612 is a high-speed, low-power BiCMOS bidirectional clocked FIFO memory. It supports clock frequencies up to 67 MHz and has read access times as fast as 10 ns . Two independent $64 \times 36$ dual-port SRAM FIFOs on board the chip buffer data in opposite directions. Each FIFO has flags to indicate empty and full conditions and two programmable flags (almost-full and almost-empty) to indicate when a selected number of words is stored in memory. Communication between each port can bypass the FIFOs via two 36 -bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. Parity is checked passively on each port and may be ignored if not desired. Parity generation can be selected for data read from each port. Two or more devices can be used in parallel to create wider data paths.

The SN74ABT3612 is a clocked FIFO, which means each port employs a synchronous interface. All data transfers through a port are gated to the low-to-high transition of a port clock by enable signals. The clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses with synchronous control.
The full flag ( $\overline{\mathrm{FFA}}, \overline{\mathrm{FFB}}$ ) and almost-full ( $\overline{\mathrm{AFA}}, \overline{\mathrm{AFB}}$ ) flag of a FIFO are two-stage synchronized to the port clock that writes data to its array. The empty flag ( $\overline{\mathrm{EFA}}, \overline{\mathrm{EFB}}$ ) and almost-empty ( $\overline{\mathrm{AEA}}, \overline{\mathrm{AEB}}$ ) flag of a FIFO are two-stage synchronized to the port clock that reads data from its array.
The SN74ABT3612 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.


NC - No internal connection

NC - No internal connection
† Uses Yamaichi socket IC51-1324-828

## SN74ABT3612

$64 \times 36 \times 2$ CLOCKED FIRST-IN, FIRST-OUT MEMORY

SCBS 129D - JULY 1992 - REVISED JANUARY 1994
functional block diagram


# SN74ABT3612 $64 \times 36 \times 2$ CLOCKED FIRST-IN, FIRST-OUT MEMORY 

## Terminal Functions

| PIN NAME | 1/0 | DESCRIPTION |
| :---: | :---: | :---: |
| A0-A35 | 1/0 | Port-A data. The 36-bit bidirectional data port for side A. |
| $\overline{\text { AEA }}$ | $\begin{gathered} \mathrm{O} \\ \text { (port A) } \end{gathered}$ | Port-A almost-empty flag. Programmable almost-empty flag synchronized to CLKA. $\overline{A E A}$ is low when the number of words in FIFO2 is less than or equal to the value in the offset register, X . |
| $\overline{\text { AEB }}$ | $\begin{gathered} \mathrm{O} \\ \text { (port B) } \end{gathered}$ | Port-B almost-empty flag. Programmable almost-empty flag synchronized to CLKB. $\overline{\mathrm{AEB}}$ is low when the number of words in FIFO1 is less than or equal to the value in the offset register, X . |
| $\overline{\text { AFA }}$ | $\begin{gathered} \mathrm{O} \\ \text { (port A) } \end{gathered}$ | Port-A almost-full flag. Programmable almost-full flag synchronized to CLKA. $\overline{\text { AFA }}$ is low when the number of empty locations in FIFO1 is less than or equal to the value in the offset register, X . |
| $\overline{\text { AFB }}$ | $\begin{gathered} 0 \\ \text { (port B) } \end{gathered}$ | Port-B almost-full flag. Programmable almost-full flag synchronized to CLKB. $\overline{A F B}$ is low when the number of empty locations in FIFO2 is less than or equal to the value in the offset register, X . |
| B0-B35 | 1/0 | Port-B data. The 36-bit bidirectional data port for side B. |
| CLKA | 1 | Port-A clock. CLKA is a continuous clock that synchronizes all data transfers through port A and can be asynchronous or coincident to CLKB. $\overline{E F A}, \overline{F F A}, \overline{A F A}$, and $\overline{A E A}$ are synchronized to the low-to-high transition of CLKA. |
| CLKB | 1 | Port-B clock. CLKB is a continuous clock that synchronizes all data transfers through port B and can be asynchronous or coincident to CLKA. $\overline{E F B}, \overline{F F B}, \overline{A F B}$, and $\overline{A E B}$ are synchronized to the low-to-high transition of CLKB. |
| $\overline{\text { CSA }}$ | 1 | Port-A chip select. CSA must be low to enable a low-to-high transition of CLKA to read or write data on port A. The A0-A35 outputs are in the high-impedance state when CSA is high. |
| $\overline{\text { CSB }}$ | 1 | Port-B chip select. $\overline{C S B}$ must be low to enable a low-to-high transition of CLKB to read or write data on port B. The BO-B35 outputs are in the high-impedance state when $\overline{\mathrm{CSB}}$ is high. |
| EFA | $\underset{\text { (port A) }}{0}$ | Port-A empty flag. ĒFA is synchronized to the low-to-high transition of CLKA. When EFA is low, FIFO2 is empty and reads from its memory are disabled. Data can be read from FIFO2 to the output register when EFA is high. EFA is forced low when the device is reset and is set high by the second low-to-high transition of CLKA after data is loaded into empty FIFO2 memory. |
| $\overline{E F B}$ | $\underset{\text { (port B) }}{\mathrm{O}}$ | Port-B empty flag. $\overline{E F B}$ is synchronized to the low-to-high transition of CLKB. When $\overline{E F B}$ is low, FIFO1 is empty and reads from its memory are disabled. Data can be read from FIFO1 to the output register when EFB is high. $\overline{\text { EFB }}$ is forced low when the device is reset and is set high by the second low-to-high transition of CLKB after data is loaded into empty FIFO1 memory. |
| ENA | 1 | Port-A enable. ENA must be high to enable a low-to-high transition of CLKA to read or write data on port A. |
| ENB | 1 | Port-B enable. ENB must be high to enable a low-to-high transition of CLKB to read or write data on port B. |
| FFA | $\underset{(\text { port A) }}{0}$ | Port-A full flag. $\overline{\text { FFA }}$ is synchronized to the low-to-high transition of CLKA. When FFA Is low, FIFO1 is full and writes to its memory are disabled. FFA is forced low when the device is reset and is set high by the second low-to-high transition of CLKA after reset. |
| $\overline{\text { FFB }}$ | $\underset{\text { (port B) }}{0}$ | Port-B full flag. $\overline{\mathrm{FFB}}$ is synchronized to the low-to-high transition of CLKB. When $\overline{\mathrm{FFB}}$ is low, FIFO2 is full and writes to its memory are disabled. $\overline{\text { FFB }}$ is forced low when the device is reset and is set high by the second low-to-high transition of CLKB after reset. |
| FS1, FS0 | 1 | Flag offset selects. The low-to-high transition of $\overline{\text { RST }}$ latches the values of FSO and FS1, which selects one of four preset values for the almost-empty flag and almost-full flag offset. |
| MBA | 1 | Port-A mailbox select. A high level on MBA chooses a mailbox register for a port-A read or write operation. When the AO-A35 outputs are active, a high level on MBA selects data from the mail2 register for output and a low level selects FIFO2 output register data for output. |
| MBB | 1 | Port-B mailbox select. A high level on MBB chooses a mailbox register for a port-B read or write operation. When the BO-B35 outputs are active, a high level on MBB selects data from the mail1 register for output and a low level selects FIFO1 output register data for output. |
| $\overline{\text { MBF1 }}$ | 0 | Mail1 register flag. $\overline{\text { MBF1 }}$ is set low by the low-to-high transition of CLKA that writes data to the mail1 register. Writes to the mail1 register are inhibited while $\overline{\text { MBF1 }}$ is low. MBF1 is set high by a low-to-high transition of CLKB when a port- 8 read is selected and MBB is high. $\overline{M B F 1}$ is set high when the device is reset. |

# Terminal Functions (continued) 

| PIN NAME | 1/0 | DESCRIPTION |
| :---: | :---: | :---: |
| $\overline{\text { MBF2 }}$ | 0 | Mail2 register flag. $\overline{\text { MBF2 }}$ is set low by the low-to-high transition of CLKB that writes data to the mail2 register. Writes to the mail2 register are inhibited while MBF2 is low. MBF2 is set high by a low-to-high transition of CLKA when a port-A read is selected and MBA is high. $\overline{\text { MBF2 }}$ is set high when the device is reset. |
| $\frac{\text { ODD }}{\text { EVEN }}$ | 1 | Odd/even parity select. Odd parity is checked on each port when ODD/EVEN is high, and even parity is checked when ODD/EVEN is low. ODD/EVEN also selects the type of parity generated for each port if parity generation is enabled for a read operation. |
| $\overline{\text { PEFA }}$ | $\underset{\text { (port A) }}{0}$ | Port-A parity error flag. When any byte applied to terminals AO-A35 fails parity, $\overline{\text { PEFA }}$ is low. Bytes are organized as A0-A8, A9-A17, A18-A26, and A27-A35, with the most significant bit of each byte serving as the parity bit. The type of parity checked is determined by the state of the ODD/EVEN input. <br> The parity trees used to check the AO-A35 inputs are shared by the mail2 register to generate parity if parity generation is selected by PGA. Therefore, if a mail2 read with parity generation is setup by having W/ $\overline{\mathrm{R} A}$ low, MBA high, and PGA high, the PEFA flag is forced high regardless of the state of the A0-A35 inputs. |
| $\overline{\text { PEFB }}$ | $\underset{\text { (port B) }}{0}$ | Port-B parity error flag. When any byte applied to terminals BO-B35 fails parity, $\overline{\mathrm{PEFB}}$ is low. Bytes are organized as B0-B8, B9-B17, B18-B26, and B27-B35, with the most significant bit of each byte serving as the parity bit. The type of parity checked is determined by the state of the ODD/EVEN input. <br> The parity trees used to check the BO-B35 inputs are shared by the mail1 register to generate parity if parity generation is selected by PGB. Therefore, if a mail1 read with parity generation is setup by having W/RB low, MBB high, and PGB high, the $\overline{\text { PEFB }}$ flag is forced high regardless of the state of the BO-B35 inputs. |
| PGA | 1 | Port-A parity generation. Parity is generated for data reads from port A when PGA is high. The type of parity generated is selected by the state of the ODD/EVEN input. Bytes are organized as A0-A8, A9-A17, A18-A26, and A27-A35. The generated parity bits are output in the most significant bit of each byte. |
| PGB | 1 | Port-B parity generation. Parity is generated for data reads from port B when PGB is high. The type of parity generated is selected by the state of the ODD/EVEN input. Bytes are organized as $\mathrm{B} 0-\mathrm{B} 8, \mathrm{B9}-\mathrm{B} 17, \mathrm{~B} 18-\mathrm{B} 26$, and $\mathrm{B} 27-\mathrm{B} 35$. The generated parity bits are output in the most significant bit of each byte. |
| $\overline{\mathrm{RST}}$ | 1 | Reset. To reset the device, four low-to-high transitions of CLKA and four low-to-high transitions of CLKB must occur while $\overline{\operatorname{RST}}$ is low. This sets the $\overline{\mathrm{AFA}}, \overline{\mathrm{AFB}}, \overline{\mathrm{MBF}} \overline{1}$, and $\overline{\mathrm{MBF2}}$ flags high and the $\overline{\mathrm{EFA}}, \overline{\mathrm{EFB}}, \overline{\mathrm{AEA}}, \overline{\mathrm{AEB}}, \overline{\mathrm{FFA}}$, and $\overline{F F B}$ flags low. The low-to-high transition of $\overline{\text { RST }}$ latches the status of the FS1 and FSO inputs to select almost-full flag and almost-empty flag offset. |
| W/RA | 1 | Port-A write/read select. W/R̄A high selects a write operation and a low selects a read operation on port A for a low-to-high transition of CLKA. The AO-A35 outputs are in the high-impedance state when W/V̈RA is high. |
| W/RB | 1 | Port-B write/read select. W//̄B high selects a write operation and a low selects a read operation on port B for a low-to-high transition of CLKB. The BO-B35 outputs are in the high-impedance state when W/ $\overline{\mathrm{R}} \mathrm{B}$ is high. |

## detailed description

reset
The SN74ABT3612 is reset by taking the reset ( $\overline{\text { RST }}$ ) input low for at least four port-A clock (CLKA) and four port-B clock (CLKB) low-to-high transitions. The reset input can switch asynchronously to the clocks. A device reset initializes the internal read and write pointers of each FIFO and forces the full flags ( $\overline{\mathrm{FFA}}, \overline{\mathrm{FFB}}$ ) low, the empty flags ( $\overline{E F A}, \overline{E F B}$ ) low, the almost-empty flags ( $\overline{\mathrm{AEA}}, \overline{\mathrm{AEB}}$ ) low, and the almost-full flags ( $\overline{\mathrm{AFA}}, \overline{\mathrm{AFB}}$ ) high. A reset also forces the mailbox flags ( $\overline{\mathrm{MBF1}}, \overline{\mathrm{MBF2}}$ ) high. After a reset, $\overline{\mathrm{FFA}}$ is set high after two low-to-high transitions of CLKA and $\overline{\text { FFB }}$ is set high after two low-to-high transitions of CLKB. The device must be reset after power up before data is written to its memory.
A low-to-high transition on the $\overline{\mathrm{RST}}$ input loads the almost-full and almost-empty offset register $(\mathrm{X})$ with the value selected by the flag-select (FSO, FS1) inputs. The values that can be loaded into the register are shown in Table 1.

## reset (continued)

Table 1. Flag Programming

| FS1 | FSO | $\overline{\text { RST }}$ | ALMOST-FULL AND <br> ALMOST-EMPTY FLAG <br> OFFSET REGISTER $(X)$ |
| :---: | :---: | :---: | :---: |
| $H$ | $H$ | $\uparrow$ | 16 |
| $H$ | $L$ | $\uparrow$ | 12 |
| $L$ | $H$ | $\uparrow$ | 8 |
| $L$ | $L$ | $\uparrow$ | 4 |

## FIFO write/read operation

The state of the port-A data (AO-A35) outputs is controlled by the port-A chip select ( $\overline{\mathrm{CSA}}$ ) and the port-A write/read select ( $W / \bar{R} A$ ). The A0-A35 outputs are in the high-impedance state when either CSA or $W / \bar{R} A$ is high. The AO-A35 outputs are active when both $\overline{C S A}$ and W/T̄A are low. Data is loaded into FIFO1 from the AO-A35 inputs on a low-to-high transition of CLKA when CSA is low, W/RA is high, ENA is high, MBA is low, and FFA is high. Data is read from FIFO2 to the AO-A35 outputs by a low-to-high transition of CLKA when CSA is low, W/RA is low, ENA is high, MBA is low, and EFA is high (see Table 2).

Table 2. Port-A Enable Function Table

| $\overline{\text { CSA }}$ | W/辰A | ENA | MBA | CLKA | A0-A35 OUTPUTS | PORT FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | X | In high-impedance state | None |
| L | H | L | X | X | In high-impedance state | None |
| L | H | H | L | $\uparrow$ | In high-impedance state | FIFO1 write |
| L | H | H | H | $\uparrow$ | In high-impedance state | Mail1 write |
| L | L | L | L | X | Active, FIFO2 output register | None |
| L | L | H | L | $\uparrow$ | Active, FIFO2 output register | FIFO2 read |
| L | L | L | H | X | Active, mail2 register | None |
| L | L | H | H | $\uparrow$ | Active, mail2 register | Mail2 read (set $\overline{\text { MBF2 } \text { high) }}$ |

The port-B control signals are identical to those of port A. The state of the port-B data (BO-B35) outputs is controlled by the port-B chip select ( $\overline{C S B}$ ) and the port-B write/read select ( $W / \bar{R} B$ ). The BO-B35 outputs are in the high-impedance state when either $\overline{C S B}$ or $\mathrm{W} / \overline{\mathrm{RB}}$ is high. The $\mathrm{BO}-\mathrm{B} 35$ outputs are active when both $\overline{\mathrm{CSB}}$ and W/RB are low.
Data is loaded into FIFO2 from the BO-B35 inputs on a low-to-high transition of CLKB when CSB is low, W/RB is high, ENB is high, MBB is low, and FFB is high. Data is read from FIFO1 to the BO-B35 outputs by a low-to-high transition of CLKB when $\overline{C S B}$ is low, W/ $\bar{R} B$ is low, $E N B$ is high, MBB is high, and EFB is high (see Table 3).
The setup and hold time constraints to the port clocks for the port chip selects ( $\overline{\mathrm{CSA}}, \overline{\mathrm{CSB}}$ ) and write/read selects ( $\mathrm{W} / \overline{\mathrm{R}} \mathrm{A}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{B}$ ) are only for enabling write and read operations and are not related to high-impedance control of the data outputs. If a port enable is low during a clock cycle, the port chip select and write/read select may change states during the setup and hold time window of the cycle.

FIFO write/read operation (contInued)
Table 3. Port-B Enable Function Table

| $\overline{\text { CSB }}$ | W/R̄B | ENB | MBB | CLKB | B0-B35 OUTPUTS | PORT FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | X | In high-impedance state | None |
| L | H | L | X | X | In high-impedance state | None |
| L | H | H | L | $\uparrow$ | In high-impedance state | FIFO2 write |
| L | H | H | H | $\uparrow$ | In high-impedance state | Mail2 write |
| L | L | L | L | X | Active, FIFO1 output register | None |
| L | L | H | L | $\uparrow$ | Active, FIFO1 output register | FIFO1 read |
| L | L | L | H | X | Active, mail1 register | None |
| L | L | H | H | $\uparrow$ | Active, mail1 register | Mail1 read (set $\overline{\text { MBF1 high) }}$ |

## synchronized FIFO flags

Each FIFO is synchronized to its port clock through two flip-flop stages. This is done to improve flag reliability by reducing the probability of metastable events on the output when CLKA and CLKB operate asynchronously to one another (see the application report Metastability Performance of Clocked FIFOs in the 1994 High-Performance FIFO Memories Data Book, literature \#SCADOO3B). EFA, $\overline{A E A}, \overline{F F A}$, and $\overline{\text { AFA }}$ are synchronized to CLKA. $\overline{E F B}, \overline{A E B}, \overline{F F B}$, and $\overline{A F B}$ are synchronized to CLKB. Tables 4 and 5 show the relationship of each port flag to FIFO1 and FIFO2.

Table 4. FIFO1 Flag Operation

| NUMBER OF WORDS <br> IN FIFO1 | SYNCHRONIZED <br> TO CLKB |  | SYNCHRONIZED <br> TO CLKA |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\text { EFB }}$ | $\overline{\text { AEB }}$ | $\overline{\text { AFA }}$ | $\overline{\text { FFA }}$ |
| 0 | L | L | H | H |
| 1 to $X$ | $H$ | L | H | H |
| $(X+1)$ to $[64-(X+1)]$ | $H$ | $H$ | H | $H$ |
| $(64-X)$ to 63 | $H$ | $H$ | L | $H$ |
| 64 | H | H | L | L |

$\dagger \mathrm{X}$ is the value in the almost-empty flag and almost-full flag offset register.
Table 5. FIFO2 Flag Operation

| NUMBER OF WORDS <br> IN FIFO2 | SYNCHRONIZED <br> TO CLKA |  | SYNCHRONIZED <br> TO CLKB |  |
| :---: | :---: | :---: | :---: | :---: |
|  | EFA | $\overline{\text { AEA }}$ | $\overline{\text { AFB }}$ | $\overline{\text { FFB }}$ |
| 0 | L | L | H | H |
| 1 to $X$ | H | L | H | H |
| $(X+1)$ to $[64-(X+1)]$ | $H$ | $H$ | H | H |
| $(64-X)$ to 63 | H | $H$ | L | H |
| 64 | H | H | L | L |

$\dagger X$ is the value in the almost-empty flag and almost-full flag offset register.

# SN74ABT3612 <br> $64 \times 36 \times 2$ CLOCKED FIRST-IN, FIRST-OUT MEMORY 

## empty flags ( $\overline{E F A}, \overline{E F B}$ )

The empty flag of a FIFO is synchronized to the port clock that reads data from its array. When the empty flag is high, new data can be read to the FIFO output register. When the empty flag is low, the FIFO is empty and attempted FIFO reads are ignored.

The read pointer of a FIFO is incremented each time a new word is clocked to the output register. The state machine that controls an empty flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is empty, empty +1 , or empty +2 . A word written to a FIFO can be read to the FIFO output register in a minimum of three cycles of the empty flag synchronizing clock; therefore, an empty flag is low if a word in memory is the next data to be sent to the FIFO output register and two cycles of the port clock that reads data from the FIFO have not elapsed since the time the word was written. The empty flag of the FIFO is set high by the second low-to-high transition of the synchronizing clock, and the new data word can be read to the FIFO output register in the following cycle.

A low-to-high transition on an empty flag synchronizing clock begins the first synchronization cycle of a write if the clock transition occurs at time $t_{\text {sk1 }}$ or greater after the write. Otherwise, the subsequent clock cycle can be the first synchronization cycle (see Figures 6 and 7).

## full flags ( $\overline{F F A}, \overline{F F B}$ )

The full flag of a FIFO is synchronized to the port clock that writes data to its array. When the full flag is high, a memory location is free in the SRAM to receive new data. No memory locations are free when the full flag is low and attempted writes to the FIFO are ignored.
Each time a word is written to a FIFO, the write pointer is incremented. The state machine that controls the full flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is full, full-1, or full-2. From the time a word is read from a FIFO, the previous memory location is ready to be written in a minimum of three cycles of the full flag synchronizing clock; therefore, a full flag is low if less than two cycles of the full flag synchronizing clock have elapsed since the next memory write location has been read. The second low-to-high transition on the full flag synchronizing clock after the read sets the full flag high and data can be written in the following clock cycle.
A low-to-high transition on a full flag synchronizing clock begins the first synchronization cycle of a read if the clock transition occurs at time $\mathrm{t}_{\mathrm{sk} 1}$ or greater after the read. Otherwise, the subsequent clock cycle can be the first synchronization cycle (see Figures 8 and 9 ).

## almost-empty flags ( $\overline{A E A}, \overline{A E B}$ )

The almost-empty flag of a FIFO is synchronized to the port clock that reads data from its array. The state machine that controls an almost-empty flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is almost empty, almost empty +1 , or almost empty +2 . The almost-empty state is defined by the value of the almost-full and almost-empty offset register ( X ). This register is loaded with one of four preset values during a device reset (see reset). An almost-empty flag is low when the FIFO contains X or less words in memory and is high when the FIFO contains $(X+1)$ or more words.
Two low-to-high transitions of the almost-empty flag synchronizing clock are required after a FIFO write for the almost-empty flag to reflect the new level of fill; therefore, the almost-empty flag of a FIFO containing ( $\mathrm{X}+1$ ) or more words remains low if two cycles of the synchronizing clock have not elapsed since the write that filled the memory to the $(\mathrm{X}+1)$ level. An almost-empty flag is set high by the second low-to-high transition of the synchronizing clock after the FIFO write that fills memory to the $(X+1)$ level. A low-to-high transition of an almost-empty flag synchronizing clock begins the first synchronization cycle if it occurs at time $t_{\text {sk2 }}$ or greater after the write that fills the FIFO to $(X+1)$ words. Otherwise, the subsequent synchronizing clock cycle can be the first synchronization cycle (see Figures 11 and 12).

## almost-full flags ( $\overline{A F A}, \overline{A F B}$ )

The almost-full flag of a FIFO is synchronized to the port clock that writes data to its array. The state machine that controls an almost-full flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO SRAM status is almost full, almost full-1, or almost full-2. The almost-full state is defined by the value of the almost-full and almost-empty offset register ( X ). This register is loaded with one of four preset values during a device reset (see reset). An almost-full flag is low when the FIFO contains ( $64-\mathrm{X}$ ) or more words in memory and is high when the FIFO contains [ $64-(X+1)]$ or less words.

Two low-to-high transitions of the almost-full flag synchronizing clock are required after a FIFO read for the almost-full flag to reflect the new level of fill; therefore, the almost-full flag of a FIFO containing [ $64-(\mathrm{X}+1$ )] or less words remains low if two cycles of the synchronizing clock have not elapsed since the read that reduced the number of words in memory to $[64-(X+1)]$. An almost-full flag is set high by the second low-to-high transition of the synchronizing clock after the FIFO read that reduces the number of words in memory to [ $64-(X+1)]$. A low-to-high transition of an almost-full flag synchronizing clock begins the first synchronization cycle if it occurs at time $\mathrm{t}_{\mathrm{sk} 2}$ or greater after the read that reduces the number of words in memory to [ $64-(X+1)]$. Otherwise, the subsequent synchronizing clock cycle can be the first synchronization cycle (see Figures 13 and 14).

## mallbox registers

Each FIFO has a 36 -bit bypass register to pass command and control information between port A and port B without putting it in queue. The mailbox-select (MBA, MBB) inputs choose between a mail register and a FIFO for a port data transfer operation. A low-to-high transition on CLKA writes AO-A35 data to the mail1 register when a port-A write is selected by $\overline{C S A}, W / \bar{R} A$, and ENA and MBA is high. A low-to-high transition on CLKB writes $\mathrm{BO}-\mathrm{B} 35$ data to the mail2 register when a port-B write is selected by $\overline{\mathrm{CSB}}, \mathrm{W} / \overline{\mathrm{RB}}$, and ENB and MBB is high. Writing data to a mail register sets the corresponding flag (MBF1 or $\overline{\mathrm{MBF} 2}$ ) low. Attempted writes to a mail register are ignored while the mail flag is low.
When a port's data outputs are active, the data on the bus comes from the FIFO output register when the port mailbox-select input (MBA, MBB) is low and from the mail register when the port mailbox-select input is high. The mail1 register flag (MBF1) is set high by a low-to-high transition on CLKB when a port-B read is selected by $\overline{\mathrm{CSB}}, \mathrm{W} / \overline{\mathrm{RB}}$, and ENB and MBB is high. The mail2 register flag (MBF2) is set high by a low-to-high transition on CLKA when a port-A read is selected by $\overline{C S A}, W / \bar{R} A$, and ENA and MBA is high. The data in a mail register remains intact after it is read and changes only when new data is written to the register.

## parity checking

The port-A inputs (AO-A35) and port-B inputs (BO-B35) each have four parity trees to check the parity of incoming (or outgoing) data. A parity failure on one or more bytes of the input bus is reported by a low level on the port parity error flag ( $\overline{\mathrm{PEFA}}, \overline{\mathrm{PEFB}})$. Odd or even parity checking can be selected, and the parity error flags can be ignored if this feature is not desired.
Parity status is checked on each input bus according to the level of the odd/even parity (ODD/EVEN) select input. A parity error on one or more bytes of a port is reported by a low level on the corresponding port parity error flag ( $\overline{P E F A}, \overline{P E F B}$ ) output. Port-A bytes are arranged as A0-A8, A9-A17, A18-A26, and A27-A35, with the most significant bit of each byte used as the parity bit. Port-B bytes are arranged as $\mathrm{B} 0-\mathrm{B} 8, \mathrm{~B} 9-\mathrm{B} 17$, B18-B26, and B27-B35, with the most significant bit of each byte used as the parity bit. When odd/even parity is selected, a port parity error flag ( $\overline{\text { PEFA }}, \overline{\text { PEFB }}$ ) is low if any byte on the port has an odd/even number of low levels applied to the bits.

# SN74ABT3612 <br> $64 \times 36 \times 2$ CLOCKED FIRST-IN, FIRST-OUT MEMORY 

parity checking (continued)
The four parity trees used to check the A0-A35 inputs are shared by the mail2 register when parity generation is selected for port-A reads (PGA = high). When a port-A read from the mail2 register with parity generation is selected with W/RA low, CSA low, ENA high, MBA high, and PGA high, the port-A parity error flag (PEFA) is held high regardless of the levels applied to the AO-A35 inputs. Likewise, the parity trees used to check the BO - B 35 inputs are shared by the mail1 register when parity generation is selected for port- B reads ( $\mathrm{PGB}=$ high). When a port-B read from the mail1 register with parity generation is selected with W/RB low, CSB low, ENB high, MBB high, and PGB high, the port-B parity error flag (PEFB) is held high regardless of the levels applied to the B0-B35 inputs.

## parity generatlon

A high level on the port-A parity generate select (PGA) or port-B parity generate select (PGB) enables the SN74ABT3612 to generate parity bits for port reads from a FIFO or mailbox register. Port-A bytes are arranged as A0-A8, A9-A17, A18-A26, and A27-A35, with the most significant bit of each byte used as the parity bit. Port-B bytes are arranged as B0-B8, B9-B17, B18-B26, and B27-B35, with the most significant bit of each byte used as the parity bit. A write to a FIFO or mail register stores the levels applied to all thirty-six inputs regardless of the state of the parity generate select (PGA, PGB ) inputs. When data is read from a port with parity generation selected, the lower eight bits of each byte are used to generate a parity bit according to the level on the ODD/EVEN select. The generated parity bits are substituted for the levels originally written to the most significant bits of each byte as the word is read to the data outputs.

Parity bits for FIFO data are generated after the data is read from SRAM and before the data is written to the output register. Therefore, the port-A parity generate select (PGA) and odd/even parity select (ODD/EVEN) have setup and hold time constraints to the port-A clock (CLKA) and the port-B parity generate select (PGB) and ODD/EVEN have setup and hold-time constraints to the port-B clock (CLKB). These timing constraints only apply for a rising clock edge used to read a new word to the FIFO output register.
The circuit used to generate parity for the mail1 data is shared by the port-B bus ( $\mathrm{BO}-\mathrm{B} 35$ ) to check parity and the circuit used to generate parity for the mail2 data is shared by the port-A bus (AO-A35) to check parity. The shared parity trees of a port are used to generate parity bits for the data in a mail register when the port write/read select ( $W / \bar{R} A, W / \bar{R} B$ ) input is low, the port mail select (MBA, MBB) input is high, chip select ( $\overline{C S A}, \overline{C S B}$ ) is low, enable (ENA, ENB) is high, and port parity generate select (PGA, PGB) is high. Generating parity for mail register data does not change the contents of the register.


Figure 1. Device Reset Loading the $X$ Register With the Value of Eight

t Written to FIFO1
Figure 2. Port-A Write Cycle Timing for FIFO1


Figure 3. Port-B Write Cycle Timing for FIFO2

$\dagger$ Read from FIFO1
Figure 4. Port-B Read Cycle TIming for FIFO1

## SNiN4AABTЗ36i2

$64 \times 36 \times 2$ CLOCKED FIRST-IN, FIRST-OUT MEMORY

## SCBS129D - JULY 1992 - REVISED JANUARY 1994


$\dagger$ Read from FIFO2
Figure 5. Port-A Read Cycle Timing for FIFO2

$t_{\text {tsk } 1}$ is the minimum time between a rising CLKA edge and a rising CLKB edge for $\overline{E F B}$ totransition high in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than $\mathrm{t}_{\mathrm{sk} 1}$, then the transition of $\overline{E F B}$ high may occur one CLKB cycle later than shown.

Figure 6. EFB-Flag Timing and First Data Read When FIFO1 Is Empty

## $64 \times 36 \times 2$ CLOCKED FIRST-IN, FIRST-OUT MEMORY

SCBS129D - JULY 1992 - REVISED JANUARY 1994

$\dagger{ }_{\text {sk } 1}$ is the minimum time between a rising CLKB edge and a rising CLKA edge for EFA ${ }_{\text {Etotransition }}$ high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than $\mathrm{t}_{\text {sk } 1}$, then the transition of EFA high may occur one CLKA cycle later than shown.

Figure 7. EFA-Flag Timing and First Data Read When FIFO2 Is Empty

$t_{\text {ski }}$ is the minimum time between a rising CLKB edge and a rising CLKA edge for FFA to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than $\mathrm{t}_{\text {ski }}$, then FFA may transition high one CLKA cycle later than shown.

Figure 8. $\overline{\text { FFA }}$-Flag Timing and First Avallable Write When FIFO1 Is Full
$64 \times 36 \times 2$ CLOCKED FIRST-IN, FIRST-OUT MEMORY

$\dagger_{t_{\text {Sk } 1}}$ is the minimum time between a rising CLKA edge and a rising CLKB edge for $\overline{F F B}$ totransition high in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than $\mathrm{t}_{\text {sk1 }}$, then $\overline{\text { FFB }}$ may transition high one CLKB cycle later than shown.

Figure 9. $\overline{\mathrm{FFB}}$-Flag Timing and First Available Write When FIFO2 Is Full

$t_{t_{\text {sk }}}$ is the minimum time between a rising CLKA edge and a rising CLKB edge for $\overline{A E B}$ to transition high in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than tsk2, then $\overline{A E B}$ may transition high one CLKB cycle later than shown. NOTE A: FIFO1 write ( $\overline{C S A}=L, W / \bar{R} A=H, M B A=L$ ), FIFO1 read ( $\overline{C S B}=L, W / \bar{R} B=L, M B B=L$ ).

Figure 10. Timing for $\overline{\text { AEB }}$ When FIFO1 Is Almost Empty

$\dagger_{t_{\text {sk } 2}}$ is the minimum time between a rising CLKB edge and arising CLKA edge for $\overline{A E A}$ to transition high In the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than tsk2, then $\overline{A E A}$ may transition high one CLKA cycle later than shown. NOTE A: FIFO2 write ( $\overline{C S B}=L, W / \bar{R} B=H, M B B=L$ ), $F I F O 2$ read ( $\overline{C S A}=L, W / \bar{R} A=L, M B A=L$ ).

Figure 11. Timing for $\overline{\text { AEA }}$ When FIFO2 Is Almost Empty

$\dagger_{t_{\text {sk }}}$ is the minimum time between a rising CLKA edge and a rising CLKB edge for $\overline{A F A}$ to transition high in the next CLKA cycle. If the time between the rising CLKA edge and rising CLKB edge is less than tsk2, then AFA may transition high one CLKB cycle later than shown. NOTE A: $\operatorname{FIFO1}$ write ( $\overline{C S A}=L, W / \bar{R} A=H, M B A=L$ ), FIFO1 read ( $\overline{C S B}=L, W / \bar{R} B=L, M B B=L$ ).

Figure 12. TIming for $\overline{\text { AF }}$ When FIFO1 Is Almost Full

$\dagger_{t_{\text {sk }} 2}$ is the minimum time between a rising CLKB edge and a rising CLKA edge for $\overline{A F B}$ to transition high in the next CLKB cycle. If the time between the rising CLKB edge and rising CLKA edge is less than $t_{\text {sk 2 }}$, then $\overline{A F B}$ may transition high one CLKA cycle later than shown.
NOTE A: FIFO 2 write $(\overline{\mathrm{CSB}}=\mathrm{L}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{B}=\mathrm{H}, \mathrm{MBB}=\mathrm{L}), \mathrm{FIFO} 2$ read $(\overline{\mathrm{CSA}}=\mathrm{L}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{A}=\mathrm{L}, M B A=L)$.
Figure 13. Timing for $\overline{\mathrm{AFB}}$ When FIFO2 Is Almost Full


NOTE A: Port-B parity generation off ( $\mathrm{PGB}=\mathrm{L}$ )
Figure 14. Timing for Mail1 Register and MBF1 Flag
$64 \times 36 \times 2$ CLOCKED FIRST-IN, FIRST-OUT MEMORY

SCBS129D - JULY 1992 -REVISED JANUARY 1994


NOTE A: Port-A parity generation off (PGA $=L$ )
Figure 15. Timing for Mall2 Register and MBF2 Flag


NOTE A: ENA is high and CSA is low.
Figure 16. ODD/EVEN, $W / \bar{R} A, M B A$, and PGA to $\overline{P E F A}$ Timing


NOTE A: ENB is high and CSE is low.
Figure 17. ODD/EVEN, W/RB, MBB, and PGB to PEFB Timing
$64 \times 36 \times 2$ CLOCKED FIRST-IN, FIRST-OUT MEMORY


NOTE A: ENA is high.
Figure 18. Parity-Generation Timing When Reading From the Mail2 Register


NOTE A: ENB is high.
Figure 19. Parity-Generation Timing When Reading From the Mall1 Register

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) ${ }^{\dagger}$






Continuous output current, $\mathrm{I}_{\mathrm{O}}\left(\mathrm{V}_{\mathrm{O}}=0\right.$ to $\left.\mathrm{V}_{\mathrm{C}}\right)$................................................... $\pm 50 \mathrm{~mA}$
Continuous current through $V_{C C}$ or GND .......................................................... $\pm 500 \mathrm{~mA}$

Storage temperature range ....................................................................... $65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device rellability.
NOTE 1: The input and output voltage ratings may be exceeded provided the input and output current ratings are observed.
recommended operating conditions

|  |  | MIN | MAX |
| :--- | :--- | ---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Uupply voltage | 4.5 | 5.5 |
| $\mathrm{~V}_{\mathrm{IH}}$ | High-level input voltage | V |  |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage | 2 | V |
| $\mathrm{IOH}_{\mathrm{OH}}$ | High-level output current | 0.8 | V |
| IOL | Low-level output current | -4 | mA |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating free-air temperature | 8 | mA |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  |  |  | MIN | TYP $\ddagger$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $1 \mathrm{OH}=-4 \mathrm{~mA}$ |  |  | 2.4 |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | $V_{C C}=4.5 \mathrm{~V}$, | $\mathrm{IOL}=8 \mathrm{~mA}$ |  |  |  |  | 0.5 | V |
| 1 | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=\mathrm{V}_{\text {cc }}$ or 0 |  |  |  |  | $\pm 50$ | $\mu \mathrm{A}$ |
| loz | $V_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {cc }}$ or 0 |  |  |  |  | $\pm 50$ | $\mu \mathrm{A}$ |
| Icc | $V_{C C}=5.5 \mathrm{~V}$, | $10=0 \mathrm{~mA}$, | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND | Outputs high |  |  | 60 | mA |
|  |  |  |  | Outputs low |  |  | 130 | mA |
|  |  |  |  | Outputs disabled |  |  | 60 | mA |
| $\mathrm{C}_{i}$ | $V_{1}=0$, | $f=1 \mathrm{MHz}$ |  |  |  | 4 |  | pF |
| $\mathrm{C}_{0}$ | $\mathrm{V}_{\mathrm{O}}=0$, | $\mathrm{f}=1 \mathrm{MHz}$ |  |  |  | 8 |  | pF |

[^12]timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Figures 1 through 19)

|  |  | 'ABT3612-15 |  | 'ABT3612-20 |  | 'ABT3612-30 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $t_{\text {clock }}$ | Clock frequency, CLKA or CLKB |  | 66.7 |  | 50 |  | 33.4 | MHz |
| $\mathrm{t}_{\mathrm{c}}$ | Clock cycle time, CLKA or CLKB | 15 |  | 20 |  | 30 |  | ns |
| ${ }^{\text {t }}$ (CLKH) | Pulse duration, CLKA and CLKB high | 6 |  | 8 |  | 12 |  | ns |
| ${ }_{\text {w }}$ (CLKL) | Pulse duration, CLKA and CLKB low | 6 |  | 8 |  | 12 |  | ns |
| ${ }^{\text {s }}$ ( ${ }^{\text {( }}$ ( ${ }^{\text {d }}$ | Setup time, A0-A35 before CLKA $\dagger$ and B0-B35 before CLKB $\uparrow$ | 4 |  | 5 |  | 6 |  | ns |
| $\mathrm{t}_{\text {su( }}$ (EN1) | Setup time, $\overline{\mathrm{CSA}}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{A}$ before CLKA $\uparrow$; $\overline{\mathrm{CSB}}, \mathrm{W} / \overline{\mathrm{R} B}$ before CLKB $\dagger$ | 6 |  | 6 |  | 7 |  | ns |
| $\mathrm{t}_{\text {Su(EN2) }}$ | Setup time, ENA before CLKA $\uparrow$; ENB before CLKB $\uparrow$ | 4 |  | 5 |  | 6 |  | ns |
| $\mathrm{t}_{\text {Su(EN3) }}$ | Setup time, MBA before CLKA ; MBB before CLKB $\uparrow$ | 4 |  | 5 |  | 6 |  | ns |
| ${ }^{\text {tsu(PG) }}$ | Setup time, ODD/EVEN and PGA before CLKA $\uparrow$; ODD/EVEN and PGB before CLKB ${ }^{\dagger}{ }^{\dagger}$ | 4 |  | 5 |  | 6 |  | ns |
| $\mathrm{I}_{\text {Su }}$ (RS) | Setup time, $\overline{\text { RST }}$ low before CLKA $\uparrow$ or CLKB $\dagger^{\ddagger}$ | 5 |  | 6 |  | 7 |  | ns |
| $\mathrm{t}_{\text {su }}$ (FS) | Setup time, FSO and FS1 before $\overline{\text { RST }}$ high | 5 |  | 6 |  | 7 |  | ns |
| th(D) | Hold time, A0-A35 after CLKA $\dagger$ and B0-B35 after CLKB $\uparrow$ | 2.5 |  | 2.5 |  | 2.5 |  | ns |
| th(EN1) | Hold time, $\overline{C S A}, \mathrm{~W} / \overline{\mathrm{R}} \mathrm{A}$ after CLKA : $\overline{\mathrm{CSB}}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{B}$ after CLKB $\uparrow$ | 2 |  | 2 |  | 2 |  | ns |
| th(EN2) | Hold time, ENA after CLKA $\dagger$ : ENB after CLKB $\dagger$ | 2.5 |  | 2.5 |  | 2.5 |  | ns |
| th(EN3) | Hold time, MBA after CLKA $\uparrow$; MBB after CLKB $\uparrow$ | 1 |  | 1 |  | 1 |  | ns |
| $t h(P G)$ | Hold time, ODD/EVEN and PGA after CLKAt; ODD/EVEN and PGB after CLKB ${ }^{\dagger}{ }^{\dagger}$ | 1 |  | 1 |  | 1 |  | ns |
| th(RS) | Hold time, $\overline{\text { RST }}$ low after CLKA $\uparrow$ or CLKB $\dagger \ddagger$ | 5 |  | 6 |  | 7 |  | ns |
| th(FS) | Hold time, FS0 and FS1 after RST high | 4 |  | 4 |  | 4 |  | ns |
| $\mathrm{t}_{\text {sk } 1}{ }^{\text {§ }}$ | Skew time, between CLKA $\uparrow$ and CLKB $\uparrow$ for $\overline{E F A}, \overline{E F B}, \overline{F F A}$, and FFB | 8 |  | 8 |  | 10 | 1 | ns |
| $\mathrm{t}_{\text {sk } 2}{ }^{\text {§ }}$ | Skew time, between CLKA $\uparrow$ and CLKB $\uparrow$ for $\overline{\text { AEA }}, \overline{\mathrm{AEB}}, \overline{\mathrm{AFA}}$, and $\overline{\text { AFB }}$ | 9 |  | 16 |  | 20 |  | ns |

[^13]$\ddagger$ Requirement to count the clock edge as one of at least four needed to reset a FIFO
§ Skew time is not a timing constraint for proper device operation and is only included to illustrate the timing relationship between CLKA cycle and CLKB cycle.
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ (see Figures 1 through 19)

| PARAMETER |  | 'ABT3612-15 |  | 'ABT3612-20 |  | 'ABT3612-30 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $t_{a}$ | Access time, CLKA $\uparrow$ to AO-A35 and CLKB $\uparrow$ to B0-B35 | 2 | 10 | 2 | 12 | 2 | 15 | ns |
| tpd(C-FF) | Propagation delay time, CLKA $\dagger$ to $\overline{F F A}$ and CLKB $\uparrow$ to $\overline{F F B}$ | 2 | 10 | 2 | 12 | 2 | 15 | ns |
| $t_{\text {pd }}(C-E F)$ | Propagation delay time, CLKA $\uparrow$ to $\overline{E F A}$ and CLKB $\dagger$ to $\overline{E F B}$ | 2 | 10 | 2 | 12 | 2 | 15 | ns |
| $t_{\text {pd }}(C-A E)$ | Propagation delay time, CLKA $\uparrow$ to $\overline{\mathrm{AEA}}$ and CLKB $\uparrow$ to $\overline{\mathrm{AEB}}$ | 2 | 10 | 2 | 12 | 2 | 15 | ns |
| $t_{p d}(C-A F)$ | Propagation delay time, CLKA $\uparrow$ to $\overline{\mathrm{AFA}}$ and CLKB $\uparrow$ to $\overline{\mathrm{AFB}}$ | 2 | 10 | 2 | 12 | 2 | 15 | ns |
| $t_{\text {pd }}(C-M F)$ | Propagation delay time, CLKA to $\overline{M B F 1}$ low or MBF2 high and CLKB $\dagger$ to $\overline{M B F 2}$ low or $\overline{M B F 1}$ high | 1 | 9 | 1 | 12 | 1 | 15 | ns |
| $t_{\text {pd }}(C-M R)$ | Propagation delay time, CLKA to B0-B35 $\dagger$ and CLKB $\uparrow$ to A0-A35 ${ }^{\ddagger}$ | 3 | 11 | 3 | 13 | 3 | 15 | ns |
| tpd(M-DV) | Propagation delay time, MBA to AO-A35 valid and MBB to B0-B35 valid | 1 | 11 | 1 | 11.5 | 1 | 12 | ns |
| $t_{\text {pd }}(\mathrm{D}-\mathrm{PE})$ | Propagation delay time, AO-A35 valid to $\overline{\text { PEFA }}$ valid; B0-B35 valid to $\overline{\text { PEFB }}$ valid | 3 | 10 | 3 | 11 | 3 | 13 | ns |
| $t_{\text {pd }}(\mathrm{O}-\mathrm{PE})$ | Propagation delay time, ODD/ $\overline{\text { EVEN }}$ to $\overline{\text { PEFA }}$ and $\overline{\text { PEFB }}$ | 3 | 11 | 3 | 12 | 3 | 14 | ns |
| $t_{\text {pd }}(\mathrm{O}-\mathrm{PB})^{\S}$ | Propagation delay time, ODD/EVEN to parity bits (A8, A17, A26, A35) and (B8, B17, B26, B35) | 2 | 11 | 2 | 12 | 2 | 14 | ns |
| $t_{\text {pd }}(E-P E)$ | Propagation delay time, W/ $\overline{\mathrm{R} A}, \overline{\mathrm{CSA}}, \mathrm{ENA}, \mathrm{MBA}$, or PGA to $\overline{\text { PEFA }} \overline{\text {; }}$ W/RB, $\overline{\mathrm{CSB}}, \mathrm{ENB}, \mathrm{MBB}$, or PGB to $\overline{\text { PEFB }}$ | 1 | 11 | 1 | 12 | 1 | 14 | ns |
| $\operatorname{tad}_{\text {(E-PB }}{ }^{\S}$ | Propagation delay time, W/ $\overline{\mathrm{R} A}, \overline{\mathrm{CSA}}, \mathrm{ENA}, \mathrm{MBA}$, or PGA to parity bits (A8, A17, A26, A35); W/R̄B, $\overline{C S B}, E N B, M B B$, or PGB to parity bits (B8, B17, B26, B35) | 3 | 12 | 3 | 13 | 3 | 14 | ns |
| ${ }^{\text {t }} \mathrm{pd}(\mathrm{R}-\mathrm{F})$ | Propagation delay time, $\overline{\mathrm{RST}}$ to ( $\overline{\mathrm{AEA}}, \overline{\mathrm{AEB}}$ ) low and ( $\overline{\mathrm{AFA}}, \overline{\mathrm{AFB}}$, $\overline{\mathrm{MBF} 1}, \overline{\mathrm{MBF} 2}$ ) high. | 1 | 15 | 1 | 20 | 1 | 30 | ns |
| ten | Enable time, $\overline{\mathrm{CSA}}$ and W/ $\overline{\mathrm{R}}$ A low to A0-A35 active and $\overline{\mathrm{CSB}}$ low and $\bar{W} / R B$ high to $\mathrm{BO}-\mathrm{B} 35$ active | 2 | 10 | 2 | 12 | 2 | 14 | ns |
| $t_{\text {dis }}$ | Disable time, CSA or W/R̄A high to AO-A35 at high impedance and CSB high or $\bar{W} / R B$ low to BO-B35 at high impedance | 1 | 8 | 1 | 9 | 1 | 11 | ns |

$\dagger$ Writing data to the mail1 register when the BO-B35 outputs are active and MBB is high.
$\ddagger$ Writing data to the mail2 register when the AO-A35 outputs are active and MBA is high.
§ Only applies when reading data from a mail register

## TYPICAL CHARACTERISTICS



Figure 20

## calculating power dissipation

The ICC(f) current for the graph in Figure 20 was taken while simultaneously reading and writing the FIFO on the SN74ACT3612 with CLKA and CLKB set to $\mathrm{f}_{\text {clock. }}$.All data inputs and data outputs change state during each clock cycle to consume the highest supply current. Data outputs were disconnected to normalize the graph to a zero-capacitance load. Once the capacitive load per data-output channel is known, the power dissipation can be calculated with the equation below.
With ICC(f) taken from Figure 28, the maximum dynamic power dissipation ( $\mathrm{P}_{\mathrm{D}}$ ) of the SN74ABT3614 can be calculated by:

$$
P_{D}=V_{C C} \times I_{C C(f)}+\sum\left(C_{L} \times V_{C C} \times\left(V_{O H}-V_{O L}\right) \times f_{0}\right)
$$

where:

$$
\begin{aligned}
\mathrm{C}_{\mathrm{L}} & =\text { output capacitive load } \\
\mathrm{f}_{\mathrm{O}} & =\text { switching frequency of an output } \\
\mathrm{V}_{\mathrm{OH}} & =\text { output high-level voltage } \\
\mathrm{V}_{\mathrm{OL}} & =\text { output low-level voltage }
\end{aligned}
$$

When no reads or writes are occurring on the SN74ABT3612, the power dissipated by a single clock (CLKA or CLKB) input running at frequency $f_{\text {clock }}$ is calculated by:

$$
\mathrm{P}_{\mathrm{T}}=\mathrm{V}_{\mathrm{CC}} \times \mathrm{f}_{\text {clock }} \times 0.290 \mathrm{~mA} / \mathrm{MHz}
$$

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT


NOTE A: Includes probe and jig capacitance
Figure 21. Load Circuit and Voltage Waveforms
General Information
Multi-Q ${ }^{\text {TM }} 18$-Bit FIFO
3.3-V Low-Powered 18-Bit FIFOs
Telecom Single-Bit FIFOs
DSP 36-Bit Clocked FIFOs
Internetworking 36-Bit Clocked FIFOs
H-B Computing 36-Bit Clocked FIFOs
18-Bit Clocked FIFOs
18-Bit Strobed FIFOs29
9-Bit Clocked/Strobed FIFOs10
9-Bit Asynchronous FIFOs ..... 11
9-Bit Synchronous FIFOs
Reduced-Width FIFOs
Application Notes
Mechanical Data

## 18－BIT CLOCKED FIFOS

Features
－Member of Texas Instruments Widebus ${ }^{\text {™ }}$ family
－Advanced BiCMOS process
－ $0.8-\mu \mathrm{m}$ CMOS process
－TI＇s advanced clocked interface
－Support clock rates up to 80 MHZ
－Fast access times
－High drive capabilites
－Depths from 64 to 4 K words
－Latched input and output registers
－Grey－code flag architecture
－First－word fallthrough
－Programmable AF／AE flag
－Multistage flag synchronization
－Output edge control（ $\mathrm{OEC}^{\text {™ }}$ ）circuitry
－Distributed $\mathrm{V}_{\mathrm{CC}}$ and GND
－Fine－pitch package options
－EIAJ 80－pin TQFP packages

## Benefits

－Combines wider data－path capability with reduced board space area
－Fast access time for improved system cycle time and performance
－Fast access times combined with low power
－Supports free－running clocks with enables
－Supports high－performance systems
－Access times as low as 9 ns for improved performance
－Drive capability as high as -12 mA to 24 mA for high fanout and bus applications
－Multiple depths to optimize system applications
－Allows for fast access times and reduced setup and hold times
－Eliminates race conditions
－Eases system interface requirements
－Increases design flexibility
－Increases reliability by increasing MTBF （mean time between failures）
－Improved reliability
－Improved noise immunity and mutual coupling effects
－Significantly reduces critical board space
－Board－space savings of up to $70 \%$ over 68 －pin PLCC option

The following table lists military FIFO Widebus ${ }^{\text {TM }}$ devices currently targeted for market introduction．Customers interested in learning more about Tl＇s plans for these devices should contact military Advanced System Logic marketing at（915）561－7289．

| DEVICE | PACKAGE | DESCRIPTION |
| :---: | :---: | :---: |
| SNJ54ACT7811－XX | 68 CQFP，68 PGA | $1 \mathrm{~K} \times 18$－Bit Unidirectional Clocked FIFO |
| SNJ54ABT7819－XX | 68 CQFP， 68 PGA | $512 \times 18$－Bit Bidirectional Clocked FIFO |

- Member of the Texas Instruments Widebus ${ }^{\text {™ }}$ Family
- Free-Running Read and Write Clocks Can Be Asynchronous or Coincident
- Read and Write Operations Synchronized to Independent System Clocks
- Input-Ready Flag Synchronized to Write Clock
- Output-Ready Flag Synchronized to Read Clock
- 64 Words by 18 Blts
- Low-Power Advanced CMOS Technology
- Half-Full Flag and Programmable Almost-Full/Almost-Empty Flag
- Bidirectional Configuration and Width Expansion Without Additional Logic
- Fast Access Times of 12 ns With a 50-pF Load and All Data Outputs Switching Simultaneously
- Data Rates From 0 to 67 MHz
- Pin Compatible With SN74ACT7803 and SN74ACT7805
- Packaged in Shrink Small-Outline 300-mil Package (DL) Using 25-mil Center-to-Center Spacing


## description

The SN74ACT7813 is a 64 -word $\times 18$-bit FIFO suited for buffering asynchronous data paths at $67-\mathrm{MHz}$ clock rates and $12-\mathrm{ns}$ access times. Its 56 -pin shrink small-outline package (DL) offers greatly reduced board space over DIP, PLCC, and conventional SOIC packages. Two devices can be configured for bidirectional data buffering without additional logic. Multiple distributed $\mathrm{V}_{\mathrm{Cc}}$ and GND pins along with TI's patented output edge control ( OEC $^{\prime \prime \prime}$ ) circuit dampen simultaneous switching noise.
The write clock (WRTCLK) and read clock (RDCLK) should be free running and can be asynchronous or coincident. Data is written to memory on the rising edge of WRTCLK when WRTEN1 is high, WRTEN2 is low, and IR is high. Data is read from memory on the rising edge of RDCLK when $\overline{R D E N}, \overline{O E 1}$, and $\overline{O E 2}$ are low and OR is high. The first word written to memory is clocked through to the output buffer regardless of the RDEN, $\overline{\mathrm{OE}}$, and $\overline{\mathrm{OE} 2}$ levels. The OR flag indicates that valid data is present on the output buffer.
The FIFO can be reset asynchronously to WRTCLK and RDCLK. RESET must be asserted while at least four WRTCLK and four RDCLK rising edges occur to clear the synchronizing registers. Resetting the FIFO initializes the IR, OR, and HF flags low and the AF/AE flag high. The FIFO must be reset upon power up.
The SN74ACT7813 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.
logic symbol $\dagger$

$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## functional block diagram



## Terminal Functions

| TERMINAL |  | 1/0 | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. |  |  |
| AF/AE | 24 | 0 | Almost-full/almost-empty flag. Depth offset values can be programmed for AF/AE, or the default value of 8 can be used for both the almost-empty offset $(X)$ and the almost-full offset $(Y$. AF/AE is high when memory contains $X$ or less words or ( $64-\eta$ ) or more words. AF/AE is high after reset. |
| D0-D17 | $\begin{gathered} 21-14,12-11, \\ 9-2 \end{gathered}$ | 1 | 18-bit data input port |
| HF | 22 | 0 | Half-full flag. HF is high when the FIFO memory contains 32 or more words. HF is low after reset. |
| IR | 28 | 0 | Input-ready flag. IR is synchronized to the low-to-high transition of WRTCLK. When IR is low, the FIFO is full and writes are disabled. IR is low during reset and goes high on the second low-to-high transition of WRTCLK after reset. |
| $\overline{O E 1}, \overline{O E 2}$ | 56, 30 | 1 | Output enables. When $\overline{O E} \overline{1}, \overline{O E 2}$, and $\overline{\operatorname{RDEN}}$ are low and OR is high, data is read from the FIFO on a low-to-high transition of RDCLK. When either $\overline{\mathrm{OE} 1}$ or $\overline{\mathrm{OE2}}$ is high, reads are disabled and the data outputs are in the high-impedance state. |
| OR | 29 | 0 | Output-ready flag. OR is synchronized to the low-to-high transition of RDCLK. When OR is low, the FIFO is empty and reads are disabled. Ready data is present on Q0-Q17 when OR is high. $O R$ is low during reset and goes high on the third low-to-high transition of RDCLK after the first word is loaded to empty memory. |
| PEN | 23 | 1 | Program enable. After reset and before the first word is written to the FIFO, the binary value on DO-D4 is latched as an AF/AE offset value when $\overline{\text { PEN }}$ is low and WRTCLK is high. |
| Q0-Q17 | $\begin{gathered} 33-34,36-38, \\ 40-43,45-49, \\ 51,53-55 \end{gathered}$ | 0 | 18 -bit data output port. After the first valid write to empty memory, the first word is output on Q0-Q17 on the third rising edge of RDCL.K. OR is also asserted high at this time to indicate ready data. When OR is low, the last word read from the FIFO is present on Q0-Q17. |
| RDCLK | 32 | 1 | Read clock. RDCLK is a continuous clock and can be asynchronous or coincident to WRTCLK. A low-to-high transition of RDCLK reads data from memory when $\overline{O E 1}, \overline{O E 2}$, and $\overline{\text { RDEN }}$ are low and OR is high. OR is synchronous to the low-to-high transition or RDCLK. |
| $\overline{\text { RDEN }}$ | $31^{\circ}$ | 1 | Read enable. When $\overline{\text { RDEN }}, \overline{\mathrm{OE1}}$, and $\overline{\mathrm{OE} 2}$ are low and OR is high, data is read from the FIFO on the low-to-high transition of RDCLK. |
| RESET | 1 | 1 | Reset. To reset the FIFO, four low-to-high transitions of RDCLK and four low-to-high transitions of WRTCLK must occur while RESET is low. This sets HF, IR, and OR low and AF/AE high. |
| WRTCLK | 25 | 1 | Write clock. WRTCLK is a continuous clock and can be asynchronous or coincident to RDCLK. A low-to-high transition of WRTCLK writes data to memory when WRTEN2 is low, WRTEN1 is high, and IR is high. IR is synchronous to the low-to-high transition of WRTCLK. |
| WRTEN1, WRTEN2 | 27, 26 | 1 | Write enables. When WRTEN1 is high, WRTEN2 is low, and IR is high, data is written to the FIFO on a low-to-high transition of WRTCLK. |



Figure 1. Reset Cycle


Figure 2. Write


Figure 3. Read

## offset values for AF/AE

The almost-full/almost-empty flag has two programmable limits: the almost-empty offset value (X) and the almost-full offset value (Y). They can be programmed after the FIFO is reset and before the first word is written to memory. If the offsets are not programmed, the default values of $X=Y=8$ are used. The AF/AE flag is high when the FIFO contains $X$ or less words or $(64-Y)$ or more words.

Program enable ( $\overline{\text { PEN }}$ ) should be held high throughout the reset cycle. $\overline{\text { PEN }}$ can be brought low only when IR is high and WRTCLK is low. On the following low-to-high transition of WRTCLK, the binary value on D0-D4 is stored as the almost-empty offset value ( $X$ ) and the almost-full offset value ( Y ). Holding $\overline{\mathrm{PEN}}$ low for another low-to-high transition of WRTCLK reprograms $Y$ to the binary value on DO-D4 at the time of the second WRTCLK low-to-high transition. When the offsets are being programmed, writes to the FIFO memory are disabled regardless of the state of the write enables (WRTEN1, WRTEN2). A maximum value of 31 can be programmed for either $X$ or $Y$ (see Figure 4). To use the default values of $X=Y=8, \overline{P E N}$ must be held high.


Figure 4. Programming $X$ and $Y$ Separately

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) ${ }^{\dagger}$

$\qquad$
Input voltage, $V_{1}$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V
Voltage applied to a disabled 3-state output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5.5 V
Operating free-air temperature range, $T_{A}$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
recommended operating conditions

$\dagger$ To permit the clock pulse to be utilized for reset purposes
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  |  | MIN | TYP ${ }^{\text {¢ }}$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH |  | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $1 \mathrm{OH}=-8 \mathrm{~mA}$ |  | 2.4 |  |  | V |
| VOL | Flags | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $\mathrm{IOL}=8 \mathrm{~mA}$ |  |  |  | 0.5 | V |
|  | Q outputs | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $1 \mathrm{OL}=16 \mathrm{~mA}$ |  |  |  | 0.5 |  |
| 11 |  | $V_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=\mathrm{V}_{\text {cc }}$ or 0 |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| loz |  | $V_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$ or 0 |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| ICC |  | $V_{1}=V_{c c}-0.2$ |  |  |  |  | 400 | $\mu \mathrm{A}$ |
| $\mathrm{\Delta l}_{\text {cc }}{ }^{\ddagger}$ |  | $V_{C C}=5.5 \mathrm{~V}$, | One input at 3.4 V, | Other inputs at $\mathrm{V}_{\text {CC }}$ or GND |  |  | 1 | mA |
| $\mathrm{C}_{i}$ |  | $V_{1}=0$, | $\mathrm{f}=1 \mathrm{MHz}$ |  |  | 4 |  | pF |
| $\mathrm{C}_{0}$ |  | $\mathrm{V}_{\mathrm{O}}=0$, | $f=1 \mathrm{MHz}$ |  |  | 8 |  | pF |

${ }^{\dagger}$ All typical values are at $\mathrm{V}_{C C}=5 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}$.
$\ddagger$ This is the supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or $\mathrm{V}_{\mathrm{CC}}$.
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (see Figures 9 and 10)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | 'ACT7813-15 |  |  | 'ACT7813-20 |  | 'ACT7813-25 |  | 'ACT7813-40 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYPt | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $f_{\text {max }}$ | WRTCLK or RDCLK |  | 67 |  |  | 50 |  | 40 |  | 25 |  | MHz |
| tpd | RDCLK $\uparrow$ | Any Q | 4 | 9.5 | 12 | 4 | 13 | 4 | 15 | 4 | 20 | ns |
| $t_{\text {pd }}{ }^{\text {§ }}$ |  |  |  | 8.5 |  |  |  |  |  |  |  |  |
| $t_{\text {pd }}$ | WRTCLK $\uparrow$ | IR | 3 |  | 8.5 | 3 | 11 | 3 | 13 | 3 | 15 | ns |
| tpd | RDCLK $\uparrow$ | OR | 3 |  | 8.5 | 3 | 11 | 3 | 13 | 3 | 15 | ns |
|  | WRTCLK $\uparrow$ | AF/AE | 7 |  | 16.5 | 7 | 19 | 7 | 21 | 7 | 23 | ns |
| tpd | RDCLK $\uparrow$ |  | 7 |  | 17 | 7 | 19 | 7 | 21 | 7 | 23 |  |
| tPLH | WRTCLK $\uparrow$ | HF | 7 |  | 15 | 7 | 17 | 7 | 19 | 7 | 21 | ns |
| tpHL | RDCLK $\uparrow$ |  | 7 |  | 15.5 | 7 | 18 | 7 | 20 | 7 | 22 |  |
| tPLH | RESET Iow | AF/AE | 2 |  | 9 | 2 | 11 | 2 | 13 | 2 | 15 | ns |
| tphL |  | HF | 2 |  | 10 | 2 | 12 | 2 | 14 | 2 | 16 |  |
| $t_{\text {en }}$ | $\overline{O E 1}, \overline{O E 2}$ | Any 0 | 2 |  | 8.5 | 2 | 11 | 2 | 11 | 2 | 11 | ns |
| $\mathrm{t}_{\text {dis }}$ |  |  | 2 |  | 9.5 | 2 | 11 | 2 | 14 | 2 | 14 |  |

$\S$ This parameter is measured with a $30-\mathrm{pF}$ load (see Figure 5).
operating characteristics, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS |  | TYP | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance | Outputs enabled | $C_{L}=50 \mathrm{pF}$, | $\mathrm{f}=5 \mathrm{MHz}$ | 53 | pF |

## TYPICAL CHARACTERISTICS



Figure 5


Figure 6

## TYPICAL CHARACTERISTICS

## calculating power dissipation

With $\mathrm{I}_{\mathrm{C}(f)}$ taken from Figure 6, the maximum power dissipation $\left(\mathrm{P}_{\mathrm{T}}\right)$ based on all data outputs changing states on each read can be calculated using:

$$
P_{T}=V_{C C} \times\left[l C C(f)+\left(N \times \Delta l_{C C} \times d c\right)\right]+\Sigma\left(C_{L} \times V_{C C}{ }^{2} \times f_{0}\right)
$$

A more accurate power calculation based on device use and average number of data outputs switching can be found using:

$$
P_{T}=V_{C C} \times\left[l_{C C}+\left(N \times \Delta l_{C C} \times d c\right)\right]+\Sigma\left(C_{p d} \times V_{C C}{ }^{2} \times f_{i}\right)+\Sigma\left(C_{L} \times V_{C C^{2}} \times f_{0}\right)
$$

where:

$$
\begin{aligned}
& I_{C C}=\text { power-down ICC maximum } \\
& N=\text { number of inputs driven by a TTL device } \\
& \Delta \mathrm{I}_{\mathrm{CC}}=\text { increase in supply current } \\
& \mathrm{dc}=\text { duty cycle of inputs at a TTL high level of } 3.4 \mathrm{~V} \\
& \mathrm{C}_{\mathrm{pd}}=\text { power dissipation capacitance } \\
& \mathrm{C}_{\mathrm{L}}=\text { output capacitive load } \\
& \mathrm{f}_{\mathrm{i}}=\text { data input frequency } \\
& \mathrm{f}_{\mathrm{o}}=\text { data output frequency }
\end{aligned}
$$

APPLICATION INFORMATION


Figure 7. Bidirectional Configuration


Figure 8. Word-Width Expansion: $64 \times 36$ Bits

PARAMETER MEASUREMENT INFORMATION


FIgure 9. Standard CMOS Outputs (IR, OR, HF, AF/AE)


LOAD CIRCUIT


VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

| PARAMETER |  | R1, R2 | $C_{L}{ }^{\dagger}$ | S1 |
| :---: | :---: | :---: | :---: | :---: |
| ten | tPZH | $500 \Omega$ | 50 pF | Open |
|  | tPZL |  |  | Closed |
| $t_{\text {dis }}$ | ${ }_{\text {tPHZ }}$ | $500 \Omega$ | 50 pF | Open |
|  | $t_{\text {PL }}$ |  |  | Closed |
| tpd |  | $500 \Omega$ | 50 pF | Open |

$\dagger$ Includes probe and test-fixture capacitance
Figure 10. 3-State Outputs (Any Q)

- Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- Free-Running Read and Write Clocks Can Be Asynchronous or Coincident
- Read and Write Operations Synchronized to Independent System Clocks
- Input-Ready Flag Synchronized to Write Clock
- Output-Ready Flag Synchronized to Read Clock
- 256 Words by 18 Bits
- Low-Power Advanced CMOS Technology
- Half-Full Flag and Programmable Almost-Full/Almost-Empty Flag
- Bidirectional Conflguration and Width Expansion Without Additional Logic
- Fast Access Times of 12 ns With a 50-pF Load and All Data Outputs Swltching Simultaneously
- Data Rates From 0 to 67 MHz
- Pin Compatible With SN74ACT7803 and SN74ACT7813
- Packaged In Shrink Small-Outline 300-mil Package (DL) Using 25-mll Center-to-Center Spacing


## description

The SN74ACT7805 is a 256 -word $\times 18$-bit clocked FIFO suited for buffering asynchronous data paths at $67-\mathrm{MHz}$ clock rates and $12-\mathrm{ns}$ access times. Its 56 -pin shrink small-outine package (DL) offers greatly reduced board space over DIP, PLCC, and conventional SOIC packages. Two devices can be configured for bidirectional data buffering without additional logic. Multiple distributed $V_{C C}$ and GND pins along with Tl's patented Output Edge Control (OEC'") circuit dampen simultaneous switching noise.
The write clock (WRTCLK) and read clock (RDCLK) should be free running and can be asynchronous or coincident. Data is written to memory on the rising edge of WRTCLK when WRTEN1 is high, WRTEN2 is low, and IR is high. Data is read from memory on the rising edge of RDCLK when RDEN, $\overline{O E 1}$, and $\overline{O E 2}$ are low and $O R$ is high. The first word written to memory is clocked through to the output buffer regardless of the RDEN, $\overline{\mathrm{OE} 1}$, and $\overline{\mathrm{OE} 2}$ levels. The OR flag indicates that valid data is present on the output buffer.

The FIFO can be reset asynchronously to WRTCLK and RDCLK. RESET must be asserted while at least four WRTCLK and four RDCLK rising edges occur to clear the synchronizing registers. Resetting the FIFO initializes the IR, OR, and HF flags low and the AF/AE flag high. The FIFO must be reset upon power up.
The SN74ACT7805 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

Widebus and OEC are trademarks of Texas Instruments Incorporated.

## logic symbolt


$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## functional block diagram



Terminal Functions

| TERMINAL |  | I/O | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. |  |  |
| AF/AE | 24 | 0 | Almost-full/almost-empty flag. Depth offset values can be programmed for AF/AE, or the default value of 32 can be used for both the almost-empty offset $(X)$ and the almost-full offset ( $M$. AF/AE is high when memory contains $X$ or less words or $(256-Y$ ) or more words. AF/AE is high after reset. |
| D0-D17 | 21-14, 12-11, 9-2 | 1 | 18-bit data input port |
| HF | 22 | 0 | Half-full flag. HF is high when the FIFO memory contains 128 or more words. HF is low after reset. |
| IR | 28 | 0 | Input-ready flag. IR is synchronized to the low-to-high transition of WRTCLK. When IR is low, the FIFO is full and writes are disabled. IR is low during reset and goes high on the second low-to-high transition of WRTCLK after reset. |
| OE1, $\overline{O E 2}$ | 56, 30 | 1 | Output enables. When $\overline{O E 1}, \overline{O E 2}$, and $\overline{R D E N}$ are low and OR is high, data is read from the FIFO on a low-to-high transition of RDCLK. When either $\overline{\mathrm{OE}}$ or $\overline{\mathrm{OE}}$ is high, reads are disabled and the data outputs are in the high-impedance state. |
| OR | 29 | 0 | Output-ready flag. OR is synchronized to the low-to-high transition of RDCLK. When OR is low, the FIFO is empty and reads are disabled. Ready data is present on Q0-Q17 when OR is high. OR is low during reset and goes high on the third low-to-high transition of RDCLK after the first word is loaded to empty memory. |
| $\overline{P E N}$ | 23 | 1 | Program enable. After reset and before the first word is written to the FIFO, the binary value on DO-D6 is latched as an AF/AE offset value when PEN is low and WRTCLK is high. |
| Q0-Q17 | $\begin{gathered} 33-34,36-38 \\ 40-43,45-49,51, \\ 53-55 \end{gathered}$ | 0 | 18-bit data output port. After the first valid write to empty memory, the first word is output on Q0-Q17 on the third rising edge of RDCL.K. OR is also asserted high at this time to indicate ready data. When OR is low, the last word read from the FIFO is present on Q0-Q17. |
| RDCLK | 32 | 1 | Read clock. RDCLK is a continuous clock and can be asynchronous or coincident to WRTCLK. A low-to-high transition of RDCLK reads data from memory when $\overline{O E 1}, \overline{O E 2}$, and RDEN are low and OR is high. OR is synchronous to the low-to-high transition or RDCLK. |
| $\overline{\text { RDEN }}$ | 31 | 1 | Read enable. When $\overline{R D E N}, \overline{O E 1}$, and $\overline{\mathrm{OE}} \overline{2}$ are low and OR is high, data is read from the FIFO on the low-to-high transition of RDCLK. |
| RESET | 1 | 1 | Reset. To reset the FIFO, four low-to-high transitions of RDCLK and four low-to-high transitions of WRTCLK must occur while RESET is low. This sets HF, IR, and OR low and AF/AE high. |
| WRTCLK | 25 | 1 | Write clock. WRTCLK is a continuous clock and can be asynchronous or coincident to RDCLK. A low-to-high transition of WRTCLK writes data to memory when WRTEN2 is low, WRTEN1 is high, and IR is high. IR is synchronous to the low-to-high transition of WRTCLK. |
| $\begin{aligned} & \text { WRTEN1, } \\ & \hline \text { WRTEN2 } \end{aligned}$ | 27, 26 | 1 | Write enables. When WRTEN1 is high, WRTEN2 is low, and IR is high, data is written to the FIFO on a low-to-high transition of WRTCLK. |



Figure 1. Reset Cycle


Figure 2. Write


Figure 3. Read

## offset values for AF/AE

The almost-full/almost-empty flag has two programmable limits: the almost-empty offset value $(X)$ and the almost-full offset value ( Y ). They can be programmed after the FIFO is reset and before the first word is written to memory. If the offsets are not programmed, the default values of $X=Y=32$ are used. The AF/AE flag is high when the FIFO contains $X$ or less words or $(256-Y)$ or more words.
Program enable ( $\overline{\text { PEN }}$ ) should be held high throughout the reset cycle. $\overline{\text { PEN }}$ can be brought low only when IR is high and WRTCLK is low. On the following low-to-high transition of WRTCLK, the binary value on DO-D6 is stored as the almost-empty offset value $(\mathrm{X})$ and the almost-full offset value $(\mathrm{Y})$. Holding PEN low for another low-to-high transition of WRTCLK reprograms $Y$ to the binary value on D0-D6 at the time of the second WRTCLK low-to-high transition. When the offsets are being programmed, writes to the FIFO memory are disabled regardless of the state of the write enables (WRTEN1, WRTEN2). A maximum value of 127 can be programmed for either $X$ or $Y$ (see Figure 4). To use the default values of $X=Y=32, \overline{P E N}$ must be held high.


Figure 4. Programming $X$ and $Y$ Separately

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) ${ }^{\dagger}$

$\qquad$



Storage temperature range ................................................................. $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
recommended operating conditions

t To permit the clock pulse to be utilized for reset purposes

SCAS201 - MARCH 1991 -REVISED APRIL 1992
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  |  | MIN | TYP $\dagger$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH |  | $V_{C C}=4.5 \mathrm{~V}$, | $\mathrm{IOH}^{\prime}=-8 \mathrm{~mA}$ |  | 2.4 |  |  | V |
| VOL | Flags | $V_{C C}=4.5 \mathrm{~V}$, | $1 \mathrm{OL}=8 \mathrm{~mA}$ |  |  |  | 0.5 | V |
|  | Q outputs | $V_{C C}=4.5 \mathrm{~V}$, | $\mathrm{IOL}=16 \mathrm{~mA}$ |  |  |  | 0.5 |  |
| 4 |  | $V_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or 0 |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| loz |  | $V_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {cc }}$ or 0 |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| ICC |  | $V_{1}=V_{C C}-0.2$ |  |  |  |  | 400 | $\mu \mathrm{A}$ |
| $\Delta \mathrm{Cc}{ }^{\ddagger}$ |  | $V_{C C}=5.5 \mathrm{~V}$, | One input at 3.4 V , | Other inputs at $\mathrm{V}_{\text {CC }}$ or GND |  |  | 1 | mA |
| $\mathrm{C}_{\mathrm{i}}$ |  | $V_{1}=0$, | $f=1 \mathrm{MHz}$ |  |  | 4 |  | pF |
| $\mathrm{C}_{0}$ |  | $V_{0}=0$, | $f=1 \mathrm{MHz}$ |  |  | 8 |  | pF |

$\dagger$ All typical values are at $V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}$.
$\ddagger$ This is the supply current for each input that is at one of the specified TTL voltage levels rather than $0 \vee$ or $V_{C C}$.
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (unless otherwise noted) (see Figures 9 and 10)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | 'ACT7805-15 |  |  | 'ACT7805-20 |  | 'ACT7805-25 |  | 'ACT7805-40 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYPt | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $f_{\text {max }}$ | WRTCLK or RDCLK |  | 67 |  |  | 50 |  | 40 |  | 25 |  | MHz |
| $t_{\text {pd }}$ | RDCLK $\uparrow$ | Any Q | 4 | 9.5 | 12 | 4 | 13 | 4 | 15 | 4 | 20 | ns |
| $t_{\text {pd }}{ }^{\text {8 }}$ |  |  |  | 8.5 |  |  |  |  |  |  |  |  |
| $t_{\text {pd }}$ | WRTCLK $\dagger$ | IR | 3 |  | 8.5 | 3 | 11 | 3 | 13 | 3 | 15 | ns |
| $t_{\text {pd }}$ | RDCLK $\uparrow$ | OR | 3 |  | 8.5 | 3 | 11 | 3 | 13 | 3 | 15 | ns |
|  | WRTCLK | AF/AE | 7 |  | 16.5 | 7 | 19 | 7 | 21 | 7 | 23 | ns |
| tpd | RDCLK $\uparrow$ |  | 7 |  | 17 | 7 | 19 | 7 | 21 | 7 | 23 |  |
| tple | WRTCLK $\uparrow$ | HF | 7 |  | 15 | 7 | 17 | 7 | 19 | 7 | 21 | ns |
| $\mathrm{t}_{\text {PHL }}$ | RDCLK $\uparrow$ |  | 7 |  | 15.5 | 7 | 18 | 7 | 20 | 7 | 22 |  |
| tPLH | RESET low | AF/AE | 2 |  | 9 | 2 | 11 | 2 | 13 | 2 | 15 | ns |
| $\mathrm{t}_{\mathrm{pHL}}$ |  | HF | 2 |  | 10 | 2 | 12 | 2 | 14 | 2 | 16 |  |
| $\mathrm{t}_{\text {en }}$ | $\overline{O E 1}, \overline{O E 2}$ | Any Q | 2 |  | 8.5 | 2 | 11 | 2 | 11 | 2 | 11 | ns |
| $t_{\text {dis }}$ |  |  | 2 |  | 9.5 | 2 | 11 | 2 | 14 | 2 | 14 |  |

§ This parameter is measured with a $30-\mathrm{pF}$ load (see Figure 5).
operating characteristics, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  | TEST CONDITIONS | TYP | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $C_{p d}$ | Power dissipation capacitance per FIFO channel | Outputs enabled | $C_{L}=50 \mathrm{pF}, \quad \mathrm{f}=5 \mathrm{MHz}$ | 53 |

TYPICAL CHARACTERISTICS
PROPAGATION DELAY TIME
LOAD CAPACITANCE


Figure 5


Figure 6

## TYPICAL CHARACTERISTICS

## calculating power dissipation

With $I_{C C(f)}$ taken from Figure 6 , the maximum power dissipation $\left(\mathrm{P}_{\mathrm{T}}\right)$ based on all data outputs changing states on each read can be calculated using:

$$
P_{T}=V_{C C} \times\left[l_{C C(f)}+\left(N \times \Delta l_{C C} \times d c\right)\right]+\Sigma\left(C_{L} \times V_{C C}{ }^{2} \times f_{0}\right)
$$

A more accurate power calculation based on device use and average number of data outputs switching can be found using:

$$
P_{T}=V_{C C} \times\left[l_{C C}+(N \times \Delta l C C \times d c)\right]+\Sigma\left(C_{p d} \times V_{C C}{ }^{2} \times f_{i}\right)+\Sigma\left(C_{L} \times V_{C C}{ }^{2} \times f_{0}\right)
$$

where:

```
Icc = power-down Icc maximum
\(\mathrm{N}=\) number of inputs driven by a TTL device
\(\Delta I_{C C}=\) increase in supply current
dc \(=\) duty cycle of inputs at a TTL high level of 3.4 V
\(\mathrm{C}_{\text {pd }}=\) power dissipation capacitance
\(C_{L}=\) output capacitive load
\(f_{i}=\) data input frequency
\(\mathrm{f}_{0}=\) data output frequency
```


## APPLICATION INFORMATION



Figure 7. Bidirectional Configuration


Figure 8. Word-Width Expansion: $256 \times 36$ Bits

PARAMETER MEASUREMENT INFORMATION


Figure 9. Standard CMOS Outputs (IR, OR, HF, AF/AE)


| PARAMETER |  | R1, R2 | $C_{L}{ }^{\dagger}$ | S1 |
| :---: | :---: | :---: | :---: | :---: |
| $t_{\text {en }}$ | tPZH | $500 \Omega$ | 50 pF | Open |
|  | tPZL |  |  | Closed |
| ${ }^{\text {d }}$ dis | tPHZ | $500 \Omega$ | 50 pF | Open |
|  | tPLZ |  |  | Closed |
| tpd |  | $500 \Omega$ | 50 pF | Open |

fincludes probe and test-fixture capacitance
Figure 10. 3-State Outputs (Any Q)

- Member of the Texas Instruments Widebus ${ }^{\text {m }}$ Family
- Free-Running Read and Write Clocks Can Be Asynchronous or Coincident
- Read and Write Operations Synchronized to Independent System Clocks
- Input-Ready Flag Synchronized to Write Clock
- Output-Ready Flag Synchronized to Read Clock
- 512 Words by 18 Bits
- Low-Power Advanced CMOS Technology
- Half-Full Flag and Programmable Almost-Full/Almost-Empty Flag
- Bidirectional Configuration and Width Expansion Without Additional Logic
- Fast Access Times of 12 ns With a 50-pF Load and All Data Outputs Switching Simultaneously
- Data Rates From 0 to 67 MHz
- Pin Compatible With SN74ACT7805 and SN74ACT7813
- Packaged In Shrink Small-Outline 300-mil Package (DL) Using 25-mil Center-to-Center Spacing


## description

The SN74ACT7803 is a 512 -word $\times 18$-bit FIFO suited for buffering asynchronous data paths at $67-\mathrm{MHz}$ clock rates and $12-\mathrm{ns}$ access times. Its 56-pin shrink small-outline package (DL) offers greatly reduced board space over DIP, PLCC, and conventional SOIC packages. Two devices can be configured for bidirectional data buffering without additional logic. Multiple distributed V CC and GND pins along with TI's patented output edge control (OEC ${ }^{\text {"M }}$ ) circuit dampen simultaneous switching noise.
The write clock (WRTCLK) and read clock (RDCLK) should be free running and can be asynchronous or coincident. Data is written to memory on the rising edge of WRTCLK when WRTEN1 is high, WRTEN2 is low, and IR is high. Data is read from memory on the rising edge of RDCLK when $\overline{R D E N}, \overline{O E 1}$, and $\overline{O E 2}$ are low and OR is high. The first word written to memory is clocked through to the output buffer regardless of the RDEN, $\overline{\mathrm{OE}}$, and $\overline{\mathrm{OE} 2}$ levels. The OR flag indicates that valid data is present on the output buffer.
The FIFO can be reset asynchronously to WRTCLK and RDCLK. $\overline{\text { RESET must be asserted while at least four }}$ WRTCLK and four RDCLK rising edges occur to clear the synchronizing registers. Resetting the FIFO initializes the IR, OR, and HF flags low and the AF/AE flag high. The FIFO must be reset upon power up.
The SN74ACT7803 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

Widebus and OEC are trademarks of Texas Instruments Incorporated.

## $512 \times 18$ CLOCKED FIRST-IN, FIRST-OUT MEMORY

SCAS191 - MARCH 1991 - REVISED MARCH 1992
logic symbol ${ }^{\dagger}$

$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## functional block diagram



## $512 \times 18$ CLOCKED FIRST-IN, FIRST-OUT MEMORY

SCAS191 - MARCH 1991 - REVISED MARCH 1992
Terminal Functions

| TERMINAL |  | I/O | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. |  |  |
| AF/AE | 24 | 0 | Almost-full/almost-empty flag. Depth offset values can be programmed for AF/AE, or the default value of 64 can be used for both the almost-empty offset $(X)$ and the almost-full offset $(M$. AF/AE is high when memory contains $X$ or less words or ( $512-\eta$ ) or more words. AF/AE is high after reset. |
| D0-D17 | $\begin{gathered} 21-14,12-11, \\ 9-2 \end{gathered}$ | 1 | 18-bit data input port |
| HF | 22 | 0 | Half-full flag. HF is high when the FIFO memory contains 256 or more words. HF is low after reset. |
| IR | 28 | 0 | Input-ready flag. IR is synchronized to the low-to-high transition of WRTCLK. When IR is low, the FIFO is full and writes are disabled. IR is low during reset and goes high on the second low-to-high transition of WRTCLK after reset. |
| OE1, DE2 | 56, 30 | 1 | Output enables. When $\overline{\mathrm{OE}}, \overline{\mathrm{OE} 2}$, and $\overline{\mathrm{RDEN}}$ are low and OR is high, data is read from the FIFO on a low-to-high transition of RDCLK. When either $\overline{\mathrm{OE}}$ or $\overline{\mathrm{OE} 2}$ is high, reads are disabled and the data outputs are in the high-impedance state. |
| OR | 29 | 0 | Output-ready flag. OR is synchronized to the low-to-high transition of RDCLK. When OR is low, the FIFO is empty and reads are disabled. Ready data is present on Q0-Q17 when OR is high. OR is low during reset and goes high on the third low-to-high transition of RDCLK after the first word is loaded to empty memory. |
| PEN | 23 | 1 | Program enable. After reset and before the first word is written to the FIFO, the binary value on DO-D7 is latched as an AF/AE offset value when PEN is low and WRTCLK is high. |
| Q0-Q17 | $\begin{gathered} 33-34,36-38, \\ 40-43,45-49, \\ 51,53-55 \end{gathered}$ | 0 | 18-bit data output port. After the first valid write to empty memory, the first word is output on Q0-Q17 on the third rising edge of RDCLK. OR is also asserted high at this time to indicate ready data. When OR is low, the last word read from the FIFO is present on QO-Q17. |
| RDCLK | 32 | 1 | Read clock. RDCLK is a continuous clock and can be asynchronous or coincident to WRTCLK. A low-to-high transition of RDCLK reads data from memory when $\overline{O E 1}, \overline{O E 2}$, and $\overline{R D E N}$ are low and OR is high. OR is synchronous to the low-to-high transition of RDCLK. |
| $\overline{\text { RDEN }}$ | 31 | 1 | Read enable. When $\overline{R D E N}, \overline{\mathrm{OE1}}$, and $\overline{\mathrm{OE} 2}$ are low and OR is high, data is read from the FIFO on the low-to-high transition of RDCLK. |
| RESET | 1 | 1 | Reset. To reset the FIFO, four low-to-high transitions of RDCLK and four low-to-high transitions of WRTCLK must occur while $\overline{\text { RESET is low. This sets HF, IR, and OR low and AF/AE high. }}$ |
| WRTCLK | 25 | 1 | Write clock. WRTCLK is a continuous clock and can be asynchronous or coincident to RDCLK. A low-to-high transition of WRTCLK writes data to memory when WRTEN2 is low, WRTEN1 is high, and IR is high. IR is synchronous to the low-to-high transition of WRTCLK |
| $\begin{aligned} & \text { WRTEN1, } \\ & \hline \text { WRTEN2 } \end{aligned}$ | 27, 26 | 1 | Write enables. When WRTEN1 is high, WRTEN2 is low, and IR is high, data is written to the FIFO on a low-to-high transition of WRTCLK. |



Figure 1. Reset Cycle


Figure 2. Write


Figure 3. Read

## offset values for AF/AE

The almost-fullalmost-empty flag has two programmable limits: the almost-empty offset value $(X)$ and the almost-full offset value ( Y ). They can be programmed after the FIFO is reset and before the first word is written to memiory. If the offsets are not programmed, the default values of $X=Y=64$ are used. The AF/AE flag is high when the FIFO contains X or less words or $(512-Y)$ or more words.

Program enable (PEN) should be held high throughout the reset cycle. PEN can be brought low only when IR is high and WRTCLK is low. On the following low-to-high transition of WRTCLK, the binary value on DO-D7 is stored as the almost-empty offset value $(\mathrm{X})$ and the almost-full offset value (Y). Holding PEN low for another low-to-high transition of WRTCLK reprograms Y to the binary value on DO-D7 at the time of the second WRTCLK low-to-high transition. When the offsets are being programmed, writes to the FIFO memory are disabled regardless of the state of the write enables (WRTEN1, WRTEN2). A maximum value of 255 can be programmed for either $X$ or $Y$ (see Figure 4). To use the default values of $X=Y=64$, PEN must be held high.


Figure 4. Programming $X$ and $Y$ Separately

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) ${ }^{\dagger}$

$\qquad$
upply voltage range, VCC -0.5 V to 7 V
Input voltage, $\mathrm{V}_{1}$ 7 V


Storage temperature range $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
recommended operating conditions

$\dagger$ To permit the clock pulse to be utilized for reset purposes

## $512 \times 18$ CLOCKED FIRST-IN, FIRST-OUT MEMORY

SCAS191 - MARCH 1991 - REVISED MARCH 1992
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  |  | MIN | TYP ${ }^{\text {t }}$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH |  | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$, | $1 \mathrm{OH}=-8 \mathrm{~mA}$ |  | 2.4 |  |  | V |
| VOL | Flags | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $\mathrm{IOL}=8 \mathrm{~mA}$ |  |  |  | 0.5 | V |
|  | Q outputs | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $1 \mathrm{OL}=16 \mathrm{~mA}$ |  |  |  | 0.5 |  |
| 1 |  | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or 0 |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| loz |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{Cc}}$ or 0 |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| ICC |  | $V_{1}=V_{C C}-0.2$ |  |  |  |  | 400 | $\mu \mathrm{A}$ |
| - $\mathrm{ICC}^{\ddagger}$ |  | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | One input at 3.4 V, | Other inputs at $\mathrm{V}_{\text {CC }}$ or GND |  |  | 1 | mA |
| $\mathrm{C}_{i}$ |  | $V_{1}=0$, | $f=1 \mathrm{MHz}$ |  |  | 4 |  | pF |
| $\mathrm{C}_{0}$ |  | $V_{0}=0$, | $\mathrm{f}=1 \mathrm{MHz}$ |  |  | 8 |  | pF |

$\dagger$ All typical values are at $\mathrm{V}_{C C}=5 \mathrm{~V}_{1} \mathrm{~T}_{A}=25^{\circ} \mathrm{C}$.
$\ddagger$ This is the supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or VCC .
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (unless otherwise noted) (see Figures 9 and 10)

| PARAMETER | FROM (INPUT) | то (OUTPUT) | 'ACT7803-15 |  |  | 'ACT7803-20 |  | 'ACT7803-25 |  | 'ACT7803-40 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP $\dagger$ | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $f_{\text {max }}$ | WRTCLK or RDCLK |  | 67 |  |  | 50 |  | 40 |  | 25 |  | MHz |
| $t_{\text {pd }}$ | RDCLK $\uparrow$ | Any 0 | 4 | 9.5 | 12 | 4 | 13 | 4 | 15 | 4 | 20 | ns |
| $t_{p d}{ }^{\text {s }}$ |  |  |  | 8.5 |  |  |  |  |  |  |  |  |
| $t_{\text {pd }}$ | WRTCLK $\dagger$ | 18 | 3 |  | 8.5 | 3 | 11 | 3 | 13 | 3 | 15 | ns |
| $t_{\text {pd }}$ | RDCLK $\uparrow$ | OR | 3 |  | 8.5 | 3 | 11 | 3 | 13 | 3 | 15 | ns |
| tpd | WRTCLK $\dagger$ | AF/AE | 7 |  | 16.5 | 7 | 19 | 7 | 21 | 7 | 23 | ns |
| tod | RDCLK $\uparrow$ | AF/AE | 7 |  | 17 | 7 | 19 | 7 | 21 | 7 | 23 | ns |
| tpu | WRTCLK $\dagger$ | HF | 7 |  | 15 | 7 | 17 | 7 | 19 | 7 | 21 | ns |
| tPHL | RDCLK $\uparrow$ |  | 7 |  | 15.5 | 7 | 18 | 7 | 20 | 7 | 22 |  |
| tPLH | RESET low | AF/AE | 2 |  | 9 | 2 | 11 | 2 | 13 | 2 | 15 | ns |
| tPHL |  | HF | 2 |  | 10 | 2 | 12 | 2 | 14 | 2 | 16 |  |
| ten | $\overline{O E 1}, \overline{O E 2}$ | Any 0 | 2 |  | 8.5 | 2 | 11 | 2 | 11 | 2 | 11 | ns |
| $\mathrm{t}_{\text {dis }}$ |  |  | 2 |  | 9.5 | 2 | 11 | 2 | 14 | 2 | 14 |  |

§ This parameter is measured with a $30-\mathrm{pF}$ load (see Figure 5).
operating characteristics, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  | TEST CONDITIONS | TYP | UNIT |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {pd }}$ | Power dissipation capacitance | Outputs enabled | $C_{L}=50 \mathrm{pF}, \quad \mathrm{f}=5 \mathrm{MHz}$ | 53 |

## TYPICAL CHARACTERISTICS

PROPAGATION DELAY TIME
LOAD CAPACITANCE


Figure 5

SUPPLY CURRENT
vs
CLOCK FREQUENCY


Figure 6

## TYPICAL CHARACTERISTICS

## calculating power dissipation

With $\mathrm{I}_{\mathrm{CC}(\mathrm{f})}$ taken from Figure 6, the maximum power dissipation $\left(\mathrm{P}_{\mathrm{T}}\right)$ based on all data outputs changing states on each read can be calculated using:

$$
P_{T}=V_{C C} \times\left[l_{C C}(f)+\left(N \times \Delta l_{C C} \times d c\right)\right]+\Sigma\left(C_{L} \times V_{C C}{ }^{2} \times f_{0}\right)
$$

A more accurate power calculation based on device use and average number of data outputs switching can be found using:

$$
P_{T}=V_{C C} \times\left[I C C+\left(N \times \Delta I_{C C} \times d c\right)\right]+\Sigma\left(C_{p d} \times V_{C C}{ }^{2} \times f_{i}\right)+\Sigma\left(C_{L} \times V_{C C}{ }^{2} \times f_{0}\right)
$$

where:

| $I_{C C}$ | $=$ power-down Icc maximum |
| :--- | :--- |
| $N$ | $=$ number of inputs driven by a TTL device |
| $\Delta I_{C C}$ | $=$ increase in supply current |
| dc | $=$ duty cycle of inputs at a TTL high level of 3.4 V |
| $C_{p d}$ | $=$ power dissipation capacitance |
| $C_{L}$ | $=$ output capacitive load |
| $f_{\mathrm{i}}$ | $=$ data input frequency |
| $\mathrm{f}_{\mathrm{O}}$ | $=$ data output frequency |

APPLICATION INFORMATION


Figure 7. Bidirectional Configuration


Figure 8. Word-Width Expansion: $512 \times 36$ Bits

PARAMETER MEASUREMENT INFORMATION


Figure 9. Standard CMOS Outputs (IR, OR, HF, AF/AE)


LOAD CIRCUIT


VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

| PARAMETER |  | R1, R2 | $c_{L}{ }^{\text {t }}$ | S1 |
| :---: | :---: | :---: | :---: | :---: |
| $t$ ten | tPZH | $500 \Omega$ | 50 pF | Open |
|  | tPZL |  |  | Closed |
| ${ }^{\text {t dis }}$ | ${ }_{\text {tPHZ }}$ | $500 \Omega$ | 50 pF | Open |
|  | tplz |  |  | Closed |
| tpd |  | $500 \Omega$ | 50 pF | Open |

$\dagger$ Includes probe and test-fixture capacitance
Figure 10. 3-State Outputs (Any Q)

- Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- Independent Asynchronous Inputs and Outputs
- 1024 Words $\times 18$ Blts
- Read and Write Operatlons Can Be Synchronized to Independent System Clocks
- Programmable Almost-Full/Almost-Empty Flag
- Pin-to-Pin Compatible With SN74ACT7881, SN74ACT7882, and SN74ACT7884
- Input-Ready, Output-Ready, and Half-Full Flags
- Cascadable in Word Width and/or Word Depth
- Fast Access Times of 15 ns With a 50-pF Load
- High Output Drive for Direct Bus Interface
- Available in 68-Pin PLCC (FN) or Space-Saving 80-PIn Thin Quad Flat Packages (PN)



NC - No Internal connection

## description

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The SN74ACT7811 is a 1024-×18-bit FIFO for high speed and fast access times. It processes data at rates up to 40 MHz and access times of 15 ns in a bit-parallel format. Data outputs are noninverting with respect to the data inputs. Expansion is easily accomplished in both word width and word depth.
The SN74ACT7811 has normal input-bus-to-output-bus asynchronous operation. The special enable circuitry adds the ability to synchronize independent read and write (interrupts, requests) to their respective system clock.

The SN74ACT7811 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.
logic symbol $\dagger$

$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the FN package.

## functional block diagram



## Terminal Functions

| TERMINAL |  |  | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. | $1 / 0$ |  |
| AF/AE | 33 | 0 | Almost-full/almost-empty flag. The ARVAE boundary is defined by the almost-full/almost-empty offset value $(X)$. This value can be programmed during reset, or the default value of 256 can be used. AF/AE is high when the FIFO contains $(X+1)$ or less words or (1025-X) or more words. AF/AE is low when the FIFO contains between $(X+2)$ and (1024-X) words. <br> Programming procedure for AF/AE - The almost-ful/almost-empty flag is programmed during each reset cycle. The almost-full/almost-empty offset value $(X)$ is either a user-defined value or the default of $X=256$. Instructions to program AF/AE using both methods are as follows: <br> User-defined $X$ <br> Step 1: Take $\overline{\mathrm{DAF}}$ from high to low. <br> Step 2: If $\overline{R E S E T}$ is not already low, take $\overline{\text { RESET }}$ low. <br> Step 3: With $\overline{D A F}$ held low, take $\overline{R E S E T}$ high. This defines the AF/AE using $X$. <br> Step 4: To retain the current offset for the next reset, keep $\overline{\mathrm{DAF}}$ low. <br> Default $X$ <br> To redefine AF/AE using the default value of $X=256$, hold $\overline{D A F}$ high during the reset cycle. |
| $\overline{\text { DAF }}$ | 27 | 1 | Define-almost-full. The high-to-low transition of $\overline{\mathrm{DAF}}$ stores the binary value of data inputs as the almost-full/almost-empty offset value ( $X$ ). With $\overline{D A F}$ held low, a low pulse on $\overline{R E S E T}$ defines the AF/AE flag using $X$. |
| D0-D17 | $26-19,17,15-7$ | 1 | Data inputs for 18 -bit-wide data to be stored in the memory. Data lines DO - D8 also carry the almost-full/almost-empty offset value $(X)$ on a high-to-low transition of the $\overline{D A F}$. |
| HF | 36 | 0 | Half-full flag. HF is high when the FIFO contains 513 or more words and is low when it contains 512 or less words. |
| IR | 35 | 0 | Input-ready-flag. IR is high when the FIFO is not full and low when the device is full. During reset, IR is driven low on the rising edge of the second WRTCLK pulse. IR is then driven high on the rising edge of the second WRTCLK pulse after RESET goes high. After the FIFO is filled and IR is driven low, IR is driven high on the second WRTCLK pulse after the first valid read. |
| OE | 2 | 1 | Output enable. The data-out (QO-Q17) outputs are in the high-impedance state when OE is lOw. OE must be high before the rising edge of RDCLK to read a word from memory. |
| OR | 63 | 0 | Output ready flag. OR is high when the FIFO is not empty and low when it is empty. During reset, OR is set low on the rising edge of the third RDCLK pulse. OR is set high on the rising edge of the third RDCLK pulse to occur after the first word is written into the FIFO. OR is set low on the rising edge of the first RDCLK pulse after the last word is read. |
| Q0-Q17 | $\begin{gathered} 38-39,41-42,44 \\ 46-47,49-50 \\ 52-53,55-56 \\ 58-59,61,63-64 \end{gathered}$ | 0 | Data outputs. The first data word to be loaded into the FIFO is moved to Q0-Q17 on the rising edge of the third RDCLK pulse to occur after the first valid write. The RDEN1 and RDEN2 inputs do not affect this operation. Following data is unloaded on the rising edge of RDCLK when RDEN1, RDEN2, $O E$, and the OR are high. |
| RDCLK | 5 | I | Read clock. Data is read out of memory on a low-to-high transition RDCLK if OR, OE, and RDEN1 and RDEN2 control inputs are high. RDCLK is a free-running clock and functions as the synchronizing clock for all data transfers out of the FIFO. OR is also driven synchronously with respect to RDCLK. |
| RDEN1, RDEN2 | $\begin{aligned} & 4 \\ & 3 \end{aligned}$ | 1 | Read enable. RDEN1 and RDEN2 must be high before a rising edge on RDCLK to read a word out of memory. RDEN1 and RDEN2 are not used to read the first word stored in memory. |
| RESET | 1 | 1 | A reset is accomplished by taking RESET low and generating a minimum of four RDCLK and WRTCLK cycles. This ensures that the internal read and write pointers are reset and OR, HF, and IR are low and AF/AE is high. The FIFO must be reset upon power up. With $\overline{\mathrm{DAF}}$ at a low level, a low pulse on $\overline{R E S E T}$ defines the AF/AE status flag using the almost-full/almost-empty offset value ( $X$ ), where $X$ is the value previously stored. With $\overline{D A F}$ at a high level, a low-level pulse on $\overline{R E S E T}$ defines the AF/AE flag using the default value of $X=256$. |

## S̄N̄74ÁCT7811

## $1024 \times 18$ CLOCKED FIRST-IN, FIRST-OUT MEMORY

## Terminal Functions (continued)

| TERMINAL |  | yo |  |
| :--- | :--- | :--- | :--- |
| NAME | NO. | DESCRIPTION |  |
| WRTCLK | 29 | I | Write clock. Data is written into memory on a low-to-high transition of WRTCLK if IR, WRTEN1, and <br> WRTEN2 are high. WRTCLK is a free-running clock and functions as the synchronizing clock for all <br> data transfers into the FIFO. IR Is also driven synchronously with respect to WRTCLK. |
| WRTEN1, <br> WRTEN2 | 30 | I | Write enables. WRTEN1 and WRTEN2 must be high before a rising edge on WRTCLK for a word <br> to be written into memory. WRTEN1 and WRTEN2 do not affect the storage of the <br> almost-full/almost-empty offset value $(\mathrm{X})$. |


$\dagger \mathrm{X}$ is the binary value of D0-D8 only.
Figure 1. Reset Cycle: Define AF/AE Using the Value of $X$


Figure 2. Reset Cycle: Define AF/AE Using the Default Value

## S̄N74AĆC7811

$1024 \times 18$ CLOCKED FIRST-IN, FIRST-OUT MEMORY
WITH 3-STATE OUTPUTS


Figure 3. Write


Figure 4. Read

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

$$
\begin{aligned}
& \text { Input voltage, } \mathrm{V}_{\mathrm{I}} \text {. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . } 7 \text { V } \\
& \text { Voltage applied to a disabled 3-state output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . } 5.5 \mathrm{~V} \\
& \text { Operating free-air temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . } 0^{\circ} \mathrm{C} \text { to } 70^{\circ} \mathrm{C} \\
& \text { Storage temperature range, } T_{A} \text {. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . }-65^{\circ} \mathrm{C} \text { to } 150^{\circ} \mathrm{C}
\end{aligned}
$$

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
recommended operating conditions

|  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $V_{\text {cc }}$ | Supply voltage | 4.5 | 5.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | 2 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  | 0.8 | V |
| ${ }^{\mathrm{IOH}}$ | High-level output current |  | -8 | mA |
| 1 OL | Low-level output current |  | 16 | mA |
| $T_{A}$ | Operating free-air temperature | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  | MIN | TYP $\ddagger$ MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| V OH | $V_{C C}=4.5 \mathrm{~V}$, | $1 \mathrm{OH}=-8 \mathrm{~mA}$ | 2.4 |  | V |
| VOL | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $\mathrm{IOL}=16 \mathrm{~mA}$ |  | 0.5 | V |
| 1 | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=\mathrm{V}_{\text {cc }}$ or 0 V |  | $\pm 5$ | $\mu \mathrm{A}$ |
| Ioz | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{Cc}}$ or 0 V |  | $\pm 5$ | $\mu \mathrm{A}$ |
| $10{ }^{\text {P }}$ | $\mathrm{V}_{1}=\mathrm{V}_{\text {cc }}-0.2 \mathrm{~V}$ or 0V |  |  | 400 | $\mu \mathrm{A}$ |
|  | One input at 3.4 V , | Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND |  | 1 | mA |
| $\mathrm{C}_{i}$ | $\mathrm{V}_{1}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |  |  | 4 | pF |
| $\mathrm{C}_{0}$ | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |  |  | 8 | pF |

[^14]
## timing requirements (see Figures 1 through 8)



[^15]
## 

## $1024 \times 18$ CLOCKED FIRST-IN, FIRST-OUT MEMORY

WITH 3-STATE OUTPUTS
SCAS151A - JANUARY 1991 - REVISED FEBRUARY 1992
switching characteristics over recommended operating free-air temperature range (see Figures 9 and 10)

| PARAMETER | FROM (INPUT) | то (OUTPUT) | $\begin{aligned} & V_{C C}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & C_{L}=50 \mathrm{pF}, \\ & R_{L}=500 \Omega, \\ & T_{A}=0^{\circ} \mathrm{C} \text { to } 70^{\circ} \mathrm{C} \end{aligned}$ |  |  |  |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 'ACT7811-15 |  |  | 'ACT7811-18 |  | 'ACT7811-20 |  | 'ACT7811-25 |  |  |
|  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| ${ }^{\prime}$ max | WRTCLK or RDCLK |  | 40 |  |  | 35 |  | 28.5 |  | 16.7 |  | MHz |
| tpd | RDCLK $\uparrow$ | Any Q | 4 | 12 | 15 | 4 | 18 | 4 | 20 | 4 | 25 | ns |
| $t_{p d}{ }^{\dagger}$ |  |  |  | 10.5 |  |  |  |  |  |  |  |  |
| tpd | WRTCLK $\dagger$ | IR | 2 |  | 10 | 2 | 12 | 2 | 14 | 2 | 16 | ns |
| $t_{\text {pd }}$ | RDCLK $\uparrow$ | OR | 2 |  | 10 | 2 | 12 | 2 | 14 | 2 | 16 | ns |
|  | WRTCLK $\dagger$ | AF/AE | 6 |  | 20 | 6 | 22 | 6 | 24 | 6 | 26 | ns |
| tpd | RDCLK $\uparrow$ |  | 6 |  | 20 | 6 | 22 | 6 | 24 | 6 | 26 |  |
| tPLH | WRTCLK $\dagger$ | HF | 6 |  | 19 | 6 | 21 | 6 | 23 | 6 | 25 | ns |
| ${ }_{\text {tPHL }}$ | RDCLK $\uparrow$ |  | 6 |  | 19 | 6 | 21 | 6 | 23 | 6 | 25 |  |
| tpLH | $\overline{\text { RESET }} \downarrow$ | AF/AE | 3 |  | 19 | 3 | 21 | 3 | 23 | 3 | 25 | ns |
| tphL |  | HF | 4 |  | 21 | 4 | 23 | 4 | 25 | 4 | 27 |  |
| ten | OE | Any Q | 2 |  | 11 | 2 | 11 | 2 | 11 | 2 | 11 | ns |
| $t_{\text {dis }}$ |  |  | 2 |  | 14 | 2 | 14 | 2 | 14 | 2 | 14 |  |

$\dagger$ This parameter is measured with $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ (see Figure 5 ).
operating characteristics, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER | TEST CONDITIONS | TYP | UNIT |  |
| :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance per 1K bits | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \quad \mathrm{f}=5 \mathrm{MHz}$ | 65 | pF |

## TYPICAL CHARACTERISTICS



Figure 5

TYPICAL CHARACTERISTICS


Flgure 6

## calculating power dissipation

The maximum power dissipation ( $\mathrm{P}_{\mathrm{T}}$ ) of the SN74ACT7811 can be calculated by:

$$
P_{T}=V_{C C} \times\left[l_{C C}+\left(N \times \Delta l_{C C} \times d C\right)\right]+\Sigma\left(C_{p d} \times V_{C C}{ }^{2} \times f_{i}\right)+\Sigma\left(C_{L} \times V_{C C}{ }^{2} \times f_{0}\right)
$$

where:

```
ICC = power-down ICc maximum
N = number of inputs driven by a TTL device
\Delta ICC = increase in supply current
dc = duty cycle of inputs at a TTL high level of 3.4 V
C
CL}=\mathrm{ output capacitive load
fi}=\mathrm{ data input frequency
fo = data output frequency
```


## APPLICATION INFORMATION

## expanding the SN74ACT7811

The SN74ACT7811 is expandable in width and depth. Expanding in word depth offers special timing considerations:

After the first data word is loaded into the FIFO, the word is unloaded, and the output-ready flag output (OR) goes high after $(\mathrm{N} \times 3)$ read clock (RDCLK) cycles, where N is the number of devices used in depth expansion.

After the FIFO is filled, the input-ready flag output (IR) goes low, the first word is unloaded, and the IR flag output is driven high after ( $\mathrm{N} \times 2$ ) write clock cycles, where N is the number of devices used in depth expansion.


Figure 7. Word-Depth Expansion: 2048 Words $\times 18$ Bits, $\mathrm{N}=2$


Figure 8. Word-Width Expansion: 1024 Words $\times 36$ Bits

## PARAMETER MEASUREMENT INFORMATION



Figure 9. Standard CMOS Outputs


LOAD CIRCUIT


VOLTAGE WAVEFORMS

| PARAMETER |  | R1, R2 | $C_{L}{ }^{\dagger}$ | S1 |
| :---: | :---: | :---: | :---: | :---: |
| ten | tPZH | $500 \Omega$ | 50 pF | Open |
|  | tPZL |  |  | Closed |
| $t_{\text {dis }}$ | $\mathrm{t}_{\text {PHz }}$ | $500 \Omega$ | 50 pF | Open |
|  | tPLZ |  |  | Closed |
| $t_{\text {pd }}$ |  | $500 \Omega$ | 50 pF | Open |

$\dagger$ Includes probe and test fixture capacitance

Figure 10. 3-State Outputs (Any Q)
－Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
－Independent Asynchronous Inputs and Outputs
－Read and Write Operations Can Be Synchronized to Independent System Clocks
－Programmable Almost－Full／Almost－Empty Flag
－Pin－to－Pin Compatible With SN74ACT7882， SN74ACT7884，and SN74ACT7811
－Input－Ready，Output－Ready，and Half－Full Flags
－Cascadable in Word Width and／or Word Depth
－Fast Access Times of 11 ns With a 50－pF Load
－High Output Drive for Direct Bus Interface
－Avallable In 68－Pin PLCC（FN）or Space－Saving 80－Pin Shrink Quad Flat（PN） Packages



NC - No internal connection
description
A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The SN74ACT7881 is organized as $1024 \times 18$ bits. The SN74ACT7881 processes data at rates up to 67 MHz and access times of 11 ns in a bit-parallel format. Data outputs are noninverting with respect to the data inputs. Expansion is easily accomplished in both word width and word depth.
The SN74ACT7881 has normal input-bus-to-output-bus asynchronous operation. The special enable circuitry adds the ability to synchronize independent reads and writes to their respective system clocks.

The SN74ACT7881 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

## logic symbol ${ }^{\dagger}$


$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the FN package.

SCAS227A-FEBRUARY 1993-REVISED JUNE 1994
functional block diagram


## Terminal Functions

| TERMINAL |  |  |  |
| :---: | :---: | :---: | :---: |
| NAME | NO. |  | DESCRIPTON |
| AF/AE | 33 | 0 | Almost-fulValmost-empty flag. The AF/AE boundary is defined by the almost-full/almost-empty offset value $(X)$. This value can be programmed during reset or the default value of 256 can be used. AF/AE is high when the number of words in memory is less than or equal to $X$. AF/AE is also high when the number of words in memory is greater than or equal to (1024-X). <br> Programming procedure for AF/AE is programmed during each reset cycle. The almost-full/almost empty offset value $(X)$ is etther a user-defined value or the default of $X=256$. Instructions to program AF/AE using both methods are as follows: <br> User-defined $X$ <br> Step 1: Take $\overline{\mathrm{DAF}}$ from high to low. The low-to-high transition of $\overline{\mathrm{DAF}}$ input stores the binary value on the data inputs as $X$. The following bits are used, listed from most significant bit to least significant bit (D8-D0). <br> Step 2: If $\overline{R E S E T}$ is not already low, take $\overline{R E S E T}$ low. <br> Step 3: With $\overline{D A F}$ held low, take $\overline{\operatorname{RESET}}$ high. This defines AF/AE using $X$. <br> Step 4: To retain the current offset for the next reset, keep $\overline{D A F}$ low. <br> Defautt $X$ <br> To redefine $A F / A E$ using the default value of $X=256$, hold $\overline{D A F}$ high during the reset cycle. |
| $\overline{\text { DAF }}$ | 27 | 1 | Define-almost-full. The high-to-low transition of $\overline{\mathrm{DAF}}$ stores the binary value of data inputs as the almost-fullalmost-empty offset value ( $X$ ). With $\overline{\text { DAF }}$ held low, a low pulse on $\overline{\text { RESET }}$ defines the almost-full/almost-empty (AF/AE) flag using $X$. |
| D0-D17 | 26-19, 17, 15-7 | 1 | Data inputs for 18 -bit-wide data to be stored in the memory. A high-to-low transition on $\overline{\mathrm{DAF}}$ captures data for the almost-empty/almost-full offset $(\chi)$ from D8-DO. |
| HF | 36 | 0 | Half-full flag. HF is high when the FIFO contains 512 or more words and is low when the number of words in memory is less than half the depth of the FIFO. |
| IR | 35 | 0 | Input-ready flag. IR is high when the FIFO is not full and low when the device is full. During reset, IR is driven low on the rising edge of the second WRTCLK pulse. IR is then driven high on the rising edge of the second WRTCLK pulse after. $\overline{\text { RESET goes high. After the FIFO is filled and IR is driven low, }}$ IR is driven high on the second WRTCLK pulse after the first valid read. |
| OE | 2 | 1 | Output enable. The Q0-Q17 outputs are in the high-impedance state when OE is low. OE must be high before the rising edge of RDCLK to read a word from memory. |
| OR | 66 | 0 | Output-ready flag. OR is high when the FIFO is not empty and low when it is empty. During reset, OR is set low on the rising edge of the third RDCLK pulse. OR is set high on the rising edge of the third RDCLK pulse to occur after the first word is written into the FIFO. OR is set low on the rising edge of the first RDCLK pulse after the last word is read. |
| Q0-Q17 | $\begin{gathered} 38-39,41-42,44 \\ 46-47,49-50 \\ 52-53,55-56 \\ 58-59,61,63-64 \end{gathered}$ | 0 | Data outputs. The first data word to be loaded into the FIFO is moved to Q0-Q17 on the rising edge of the third RDCLK pulse to occur after the first valid write. RDEN1 and RDEN2 do not affect this operation. Following data is unloaded on the rising edge of RDCLK when RDEN1, RDEN2, OE, and OR are high. |
| RDCLK | 5 | 1 | Read clock. Data is read out of memory on the low-to-high transition at RDCLK if OR, OE, RDEN1, and RDEN2 are high. RDCLK is a free-running clock and functions as the synchronizing clock for all data transfers out of the FIFO. OR is also driven synchronously with respect to the RDCLK signal. |
| RDEN1, RDEN2 | $\begin{aligned} & 4 \\ & 3 \end{aligned}$ | 1 | Read enable. RDEN1 and RDEN2 must be high before a rising edge on RDCLK to read a word out of memory. RDEN1 and RDEN2 are not used to read the first word stored in memory. |
| RESET | 1 | 1 | Reset. A reset is accomplished by taking RESET low and generating a minimum of four RDCLK and WRTCLK cycles. This ensures that the internal read and write pointers are reset and that OR, HF, IR are low, AF/AE is high. The FIFO must be reset upon power up. With $\overline{D A F}$ at a low level, a low pulse on $\overline{R E S E T}$ defines AF/AE using the almost-full/almost-empty offset value $(X)$, where $X$ is the value previously stored. With $\overline{\mathrm{DAF}}$ at a high level, a low-level pulse on $\overline{\operatorname{RESET}}$ defines the AF/AE flag using the default value of $X=256$. |

## $1024 \times 18$ CLOCKED FIRST-IN, FIRST-OUT MEMORY

SCAS227A-FEBRUARY 1993 - REVISED JUNE 1994

## Terminal Functions (continued)

| TERMINAL |  | O | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. | 10 |  |
| WRTCLK | 29 | 1 | Write clock. Data is written into memory on a low-to-high transition of WRTCLK if IR, WRTEN1, and WRTEN2 are high. WRTCLK is a free-running clock and functions as the synchronizing clock for all data transfers into the FIFO. IR is also driven synchronously with respect to WRTCLK. |
| WRTEN1, WRTEN2 | $\begin{aligned} & 30 \\ & 31 \end{aligned}$ | 1 | Write enable. WRTEN1 and WRTEN2 must be high before a rising edge on WRTCLK for a word to be written into memory. WRTEN1 and WRTEN2 do not affect the storage of the almost-full/almostempty offset value (X). |



Figure 1. Reset Cycle: Deifine AF/AE Using a Programmed Value of $X$


Figure 2．Reset Cycle：Define AF／AE Using the Default Value

SCAS227A-FEBRUARY 1993 - REVISED JUNE 1994


DATA WORD NUMBERS FOR FLAG TRANSITIONS

| TRANSITION WORD |  |  |
| :---: | :---: | :---: |
| A | B | C |
| W513 | W $(1025-X)$ | W1025 |

Figure 3. Write


MヨI＾ヨyd IOnGOYd
Figure 4．Read

## SN74ACT7801

$1024 \times 18$ CLOCKED FIRST-IN, FIRST-OUT MEMORY

## absolute maximum ratings over operating free-air temperature range ${ }^{\dagger}$

$\qquad$
Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$ -0.5 V to 7 V
Input voltage, $\mathrm{V}_{1}$7 V
Voltage applied to a disabled 3 -state output ..... 5.5 V
Operating free-air temperature range, $T_{A}$ ..... $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage temperature range ..... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
recommended operating conditions

|  |  | MIN | MAX |
| :--- | :--- | ---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | 4.5 | 5.5 |
| $\mathrm{~V}_{\mathrm{IH}}$ | High-level input voltage | 2 | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Low-level input voltage | V |  |
| $\mathrm{IOH}_{\mathrm{OH}}$ | High-level output current | 0.8 | V |
| IOL | Low-level output current | -8 | mA |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating free-air temperature | 16 | mA |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  | MIN | TYP $\ddagger$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{I}_{\mathrm{OH}}=-8 \mathrm{~mA}$ | 2.4 |  |  | V |
| $\mathrm{V}_{\text {OL }}$ | $V_{C C}=4.5 \mathrm{~V}$, | $1 \mathrm{OL}=16 \mathrm{~mA}$ |  |  | 0.5 | V |
| 1 | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or 0 |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| IOZ | $V_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$ or 0 |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| $10{ }^{\text {§ }}$ | $\mathrm{V}_{1}=\mathrm{V}_{\text {cc }}-0.2 \mathrm{~V}$ or 0 |  |  |  | 400 | $\mu \mathrm{A}$ |
|  | One input at 3.4 V , | Other inputs at $\mathrm{V}_{\text {CC }}$ or GND |  |  | 1 | mA |
| $\mathrm{C}_{\mathrm{i}}$ | $V_{1}=0$, | $f=1 \mathrm{MHz}$ |  | 4 |  | pF |
| $\mathrm{C}_{0}$ | $\mathrm{V}_{\mathrm{O}}=0$, | $\mathrm{f}=1 \mathrm{MHz}$ |  | 8 |  | pF |

$\ddagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Icc tested with outputs open.
timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Figures 1 through 4)

$\dagger$ To permit the clock pulse to be utilized for reset purposes
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (unless otherwise noted) (see Figures 7 and 8)

| PARAMETER | $\begin{gathered} \hline \text { FROM } \\ \text { (INPUT) } \end{gathered}$ | TO (OUTPUT) | 'ACT7881-15 |  | 'ACT7881-20 |  | 'ACT7881-30 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $f_{\text {max }}$ | WRTCLK or RDCLK |  | 67 |  | 50 |  | 33.4 |  | MHz |
| tpd | RDCLK $\uparrow$ | Any 0 | 4 | 11 | 4 | 13 | 4 | 18 | ns |
| $t_{p d}{ }^{\ddagger}$ |  |  |  |  |  |  |  |  |  |
| tpd | WRTCLK $\dagger$ | IR | 2 | 9 | 2 | 9.5 | 2 | 12 | ns |
| $t_{\text {pd }}$ | RDCLK $\uparrow$ | OR | 2 | 9 | 2 | 9.5 | 2 | 12 |  |
|  | WRTCLK $\uparrow$ | AF/AE | 6 | 17 | 6 | 19 | 6 | 22 | ns |
| tpd | RDCLK $\uparrow$ |  | 6 | 17 | 6 | 19 | 6 | 22 |  |
| tPLH | WRTCLK $\uparrow$ | HF | 6 | 15 | 6 | 17 | 6 | 21 | ns |
| tPHL | RDCLK $\dagger$ |  | 6 | 15 | 6 | 17 | 6 | 21 |  |
| tPLH | RESET $\downarrow$ | AF/AE | 3 | 16 | 3 | 17 | 3 | 21 | ns |
| tPHL |  | HF | 4 | 18 | 4 | 19 | 4 | 23 |  |
| $\mathrm{t}_{\mathrm{e}}$ | OE | Any Q | 2 | 11 | 2 | 11 | 2 | 11 | ns |
| $t_{\text {dis }}$ |  |  | 2 | 14 | 2 | 14 | 2 | 14 |  |

[^16]
## SCAS227A - FEBRUARY 1993 - REVISED JUNE 1994

operating characteristics, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

|  | PARAMETER | TEST CONDITIONS | TYP | UNIT |
| :--- | :---: | :---: | :---: | :---: |
| $C_{p d} \quad$ Power dissipation capacitance per 1K bits | $C_{L}=50 \mathrm{pF}, \quad \mathrm{i}=5 \mathrm{MHz}$ | 65 | pF |  |

TYPICAL CHARACTERISTICS


Figure 5

## TYPICAL CHARACTERISTICS

POWER DISSIPATION CAPACITANCE
VS
SUPPLY VOLTAGE


Figure 6

## calculating power dissipation

The maximum power dissipation ( $\mathrm{P}_{\mathrm{T}}$ ) of the SN74ACT7881 can be calculated using:

$$
P_{T}=V_{C C} \times[I C C+(N \times \Delta l C C \times d C)]+\sum\left(C_{p d} \times V_{C C}{ }^{2} \times f_{i}\right)+\sum\left(C_{L} \times V_{C C}{ }^{2} \times f_{a}\right)
$$

where:

$\mathrm{N}=$ number of inputs driven by a TTL device
$\Delta l_{c c}=$ increase in supply current
dc $=$ duty cycle of inputs at a TTL high level of 3.4 V
$\mathrm{C}_{\mathrm{pd}}=$ power dissipation capacitance
$C_{L}=$ output capacitive load
$f_{0}=$ data output frequency

## PARAMETER MEASUREMENT INFORMATION



Figure 7. Standard CMOS Outputs


LOAD CIRCUIT


VOLTAGE WAVEFORMS

| PARAMETER |  | R1, R2 | $C_{L}{ }^{\dagger}$ | S1 |
| :---: | :---: | :---: | :---: | :---: |
| $t_{\text {en }}$ | tPZH | $500 \Omega$ | 50 pF | Open |
|  | $\mathrm{t}_{\text {PZL }}$ |  |  | Closed |
| ${ }^{\text {d }}$ dis | tPHZ | $500 \Omega$ | 50 pF | Open |
|  | tplz |  |  | Closed |
| tpd |  | $500 \Omega$ | 50 pF | Open |

$\dagger$ Includes probe and test fixture capacitance
Figure 8. 3-State Outputs (Any Q)

## APPLICATION INFORMATION

## expanding the SN74ACT7881

The SN74ACT7881 is expandable in both word width and word depth. Word-depth expansion is accomplished by connecting the devices in series such that data flows through each device in the chain. Figure 9 shows two SN74ACT7881 devices configured for depth expansion. The common clock between the devices can be tied to either the write clock (WRTCLK) of the first device or the read clock (RDCLK) of the last device. The output-ready flag (OR) of the previous device and the input-ready flag (IR) of the next device maintain data flow to the last device in the chain whenever space is available.
Figure10 is an example of two SN74ACT7881 devices in word-width expansion. Width expansion is accomplished by simply connecting all common control signals between the devices and creating composite input-ready (IR) and output-ready (OR) signals. The almost-full/almost-empty flag (AF/AE) and half-fullflag (HF) can be sampled from any one device. Depth expansion and width expansion can be used together.


Figure 9. Word-Depth Expansion: 2048/4096/8192 Words $\times 18$ Bits, $\mathrm{N}=2$


Figure 10. Word-Depth Expansion: 1024 Words $\times 36$ Bits

- Member of the Texas Instruments Widebus ${ }^{\text {™ }}$ Family
- Independent Asynchronous Inputs and Outputs
- Read and Write Operations Can Be Synchronized to Independent System Clocks
- Programmable Almost-Full/AImost-Empty Flag
- Pin-to-Pin Compatible With SN74ACT7881, SN74ACT7884, and SN74ACT7811
- Input-Ready, Output-Ready, and Half-Full Flags
- Cascadable In Word Width and/or Word Depth
- Fast Access Times of 11 ns With a 50-pF Load
- High Output Drive for Direct Bus Interface
- Available in 68-PIn PLCC (FN) or Space-Saving 80-Pin Shrink Quad Flat (PN) Packages



NC－No internal connection

## description

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates．The SN74ACT7882 is organized as $2048 \times 18$ bits．The SN74ACT7882 processes data at rates up to 67 MHz and access times of 11 ns in a bit－parallel format．Data outputs are noninverting with respect to the data inputs．Expansion is easily accomplished in both word width and word depth．

The SN74ACT7882 has normal input－bus－to－output－bus asynchronous operation．The special enable circuitry adds the ability to synchronize independent reads and writes to their respective system clocks．

The SN74ACT7882 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ ．
logic symbol ${ }^{\dagger}$

$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the FN package.
functional block dlagram


## SN74ACT7882 $2048 \times 18$ CLOCKED FIRST-IN, FIRST-OUT MEMORY

## Terminal Functions

| TERMINAL |  |  | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. | VO |  |
| AF/AE | 33 | 0 | Almost-full/almost-empty flag. The AF/AE boundary is defined by the almost-full/almost-empty offset value (X). This value can be programmed during reset or the default value of 256 can be used. AF/AE is high when the number of words in memory is less than or equal to $X$. AF/AE is also high when the number of words in memory is greater than or equal to ( $2048-\mathrm{X}$ ). <br> Programming procedure for AF/AE is programmod during oach reset cycle. The almost-fulvalmostempty offset value $(X)$ is either a user-defined value or the default of $X=256$. Instructions to program AF/AE using both methods are as follows: <br> User-defined $X$ <br> Step 1: Take $\overline{\mathrm{DAF}}$ from high to low. The low-to-high transition of $\overline{\mathrm{DAF}}$ input stores the binary value on the datainputs as X . The following bits are used, listed from most significant bit to least significant bit D9-D0. <br> Step 2: If RESET is not already low, take $\overline{\text { RESET low. }}$ <br> Step 3: With $\overline{D A F}$ held low, take $\overline{\operatorname{RESET}}$ high. This defines AF/AE using $X$. <br> Step 4: To retain the current offset for the next reset, keep $\overline{D A F}$ low. <br> Default $X$ <br> To redefine $A F / A E$ using the default value of $X=256$, hold $\overline{\mathrm{DAF}}$ high during the reset cycle. |
| $\overline{\text { DAF }}$ | 27 | 1 | Define-almost-full. The high-to-low transition of $\overline{\mathrm{DAF}}$ stores the binary value of data inputs as the almost-full/almost-empty offset value ( X ). With $\overline{\mathrm{DAF}}$ held low, a low pulse on $\overline{R E S E T}$ defines the almost-full/almost-empty (AF/AE) flag using X. |
| D0-D17 | 26-19, 17, 15-7 | 1 | Data inputs for 18-bit-wide data to be stored in the memory. A high-to-low transition on $\overline{\mathrm{DAF}}$ captures data for the almost-empty/almost-full offset ( X ) from D9-D0. |
| HF | 36 | 0 | Half-full flag. HF is high when the FIFO contains 1024 or more words and is low when the number of words in memory is less than half the depth of the FIFO. |
| IR | 35 | 0 | Input-ready flag. IR is high when the FIFO is not full and low when the device is full. During reset, IR is driven low on the rising edge of the second WRTCLK pulse. IR is then driven high on the rising edge of the second WRTCLK pulse after RESET goes high. After the FIFO is filled and IR is driven low, IR is driven high on the second WRTCLK pulse after the first valid read. |
| OE | 2 | 1 | Output enable. The Q0-Q17 outputs are in the high-impedance state when OE is low. OE must be high before the rising edge of RDCLK to read a word from memory. |
| OR | 66 | 0 | Output-ready flag. OR is high when the FIFO is not empty and low when it is empty. During reset, OR is set low on the rising edge of the third RDCLK pulse. OR is set high on the rising edge of the third RDCLK pulse to occur after the first word is written into the FIFO. OR is set low on the rising edge of the first RDCLK pulse after the last word is read. |
| Q0-Q17 | $\begin{gathered} \hline 38-39,41-42,44, \\ 46-47,49-50 \\ 52-53,55-56 \\ 58-59,61,63-64 \end{gathered}$ | 0 | Data out. The first data word to be loaded into the FIFO is moved to Q0-Q17 on the rising edge of the third RDCLK pulse to occur after the first valid write. RDEN1 and RDEN2 do not affect this operation. Following data is unloaded on the rising edge of RDCLK when RDEN1, RDEN2, OE, and OR are high. |
| RDCLK | 5 | 1 | Read clock. Data is read out of memory on the low-to-high transition at RDCLKif OR, OE, and RDEN1 and RDEN2 are high. RDCLK is a free-running clock and functions as the synchronizing clock for all data transfers out of the FIFO. OR is also driven synchronously with respect to RDCLK. |
| RDEN1, RDEN2 | $\begin{aligned} & 4 \\ & 3 \end{aligned}$ | 1 | Read enable. RDEN1 and RDEN2 must bo high before a rising edge on RDCLK to read a word out of memory. RDEN1 and RDEN2 are not used to read the first word stored in memory. |
| RESET | 1 | 1 | Reset. A reset is accomplished by taking RESET low and generating a minimum of four RDCLK and WRTCLK cycles. This ensures that the internal read and write pointers are reset and that OR, HF, and IR are low, and AF/AE is high. The FIFO must be reset upon power up. With $\overline{\text { AFF }}$ at a low level, a low pulse on RESET defines AF/AE using the almost-full/almost-empty offset value ( X ), where $X$ is the value previously stored. With $\overline{D A F}$ at a high level, a low-level pulse on RESET defines the AF/AE flag using the default value of $X=256$. |

## $2048 \times 18$ CLOCKED FIRST－IN，FIRST－OUT MEMORY

Terminal Functions（continued）

| TERMINAL |  | 10 | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO． | No |  |
| WRTCLK | 29 | 1 | Write clock．Data is written into memory on a low－to－high transition of WRTCLK if IR，WRTEN1，and WRTEN2 are high．WRTCLK is a free－running clock and functions as the synchronizing clock for all data transfers into the FIFO．IR is also driven synchronously with respect to WRTCLK． |
| WRTEN1， WRTEN2 | $\begin{aligned} & 30 \\ & 31 \end{aligned}$ | 1 | Write enable．WRTEN1 and WRTEN2 must be high before a rising edge on WRTCLK for a word to be written Into memory．WRTEN1 and WRTEN2 do not affect the storage of the almost－full／almost－ empty offset value（X）． |



Figure 1．Reset Cycle：Define AF／AE Using a Programmed Value of X


Figure 2．Reset Cycle：Define AF／AE Using the Default Value


DATA WORD NUMBERS FOR FLAG TRANSITIONS

| TRANSITION WORD |  |  |
| :---: | :---: | :---: |
| $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{C}$ |
| $W 1025$ | $W(2049-X)$ | $W 2049$ |

Figure 3. Write


Figure 4. Read

SCAS445-JUNE 1994

## absolute maximum ratings over operating free-air temperature range ${ }^{\dagger}$



Voltage applied to a disabled 3 -state output ............................................................... 5.5 V

Storage temperature range .................................................................... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## recommended operating conditions

|  |  | MIN | MAX |
| :--- | :--- | ---: | :---: |
| $V_{\mathrm{CC}}$ | Uupply voltage | 4.5 | 5.5 |
| $\mathrm{~V}_{\mathrm{IH}}$ | High-level input voltage | V |  |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage |  | V |
| $\mathrm{IOH}_{\mathrm{OH}}$ | High-level output current | 0.8 | V |
| IOL | Low-level output current | -8 | mA |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating free-air temperature | 16 | mA |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  | MIN | TYP $\ddagger$ MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| V OH | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $\mathrm{IOH}=-8 \mathrm{~mA}$ | 2.4 |  | V |
| VOL | $V_{C C}=4.5 \mathrm{~V}$, | $\mathrm{IOL}=16 \mathrm{~mA}$ |  | 0.5 | V |
| 1 | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=\mathrm{V}_{\text {cc }}$ or 0 |  | $\pm 5$ | $\mu \mathrm{A}$ |
| IOZ | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {cc }}$ or 0 |  | $\pm 5$ | $\mu \mathrm{A}$ |
| $1 \mathrm{cc}{ }^{\text {§ }}$ | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}-0.2 \mathrm{~V}$ or 0 |  |  | 400 | $\mu \mathrm{A}$ |
|  | One input at 3.4 V, | Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND |  | 1 | mA |
| $c_{i}$ | $\mathrm{V}_{1}=0$, | $f=1 \mathrm{MHz}$ |  | 4 | pF |
| $\mathrm{C}_{0}$ | $V_{0}=0$, | $\mathrm{f}=1 \mathrm{MHz}$ |  | 8 | pF |

$\ddagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\S_{\text {ICC }}$ tested with outputs open.
timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Figures 1 through 4)

$\dagger$ To permit the clock pulse to be utilized for reset purposes
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (unless otherwise noted) (see Figures 7 and 8)

| PARAMETER | $\begin{aligned} & \text { FROM } \\ & \text { (INPUT) } \end{aligned}$ | TO (OUTPUT) | 'ACT7882-15 |  | 'ACT7882-20 |  | 'ACT7882-30 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $f_{\text {max }}$ | WRTCLK or RDCLK |  | 67 |  | 50 |  | 33.4 |  | MHz |
| $t_{\mathrm{pd}}$ | RDCLK $\uparrow$ | Any 0 | 4 | 11 | 4 | 13 | 4 | 18 | ns |
| $t_{\text {pd }} \ddagger$ |  |  |  |  |  |  |  |  |  |
| $t_{\text {pd }}$ | WRTCLK $\dagger$ | IR | 2 | 9 | 2 | 9.5 | 2 | 12 | ns |
| $t_{\text {pd }}$ | RDCLK $\uparrow$ | OR | 2 | 9 | 2 | 9.5 | 2 | 12 |  |
|  | WRTCLK $\dagger$ | AF/AE | 6 | 17 | 6 | 19 | 6 | 22 | ns |
| tpd | RDCLK $\uparrow$ |  | 6 | 17 | 6 | 19 | 6 | 22 |  |
| tPLH | WRTCLK $\uparrow$ | HF | 6 | 15 | 6 | 17 | 6 | 21 | ns |
| tPHL | RDCLK $\uparrow$ |  | 6 | 15 | 6 | 17 | 6 | 21 |  |
| tPLH | RESET $\downarrow$ | AFIAE | 3 | 16 | 3 | 17 | 3 | 21 | ns |
| tphL |  | HF | 4 | 18 | 4 | 19 | 4 | 23 |  |
| $t_{\text {en }}$ | OE | Any Q | 2 | 11 | 2 | 11 | 2 | 11 | ns |
| $\mathrm{t}_{\text {dis }}$ |  |  | 2 | 14 | 2 | 14 | 2 | 14 |  |

[^17]operating characteristics, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER | TEST CONDITIONS | TYP | UNIT |
| :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {pd }} \quad$ Power dissipation capacitance per 1K bits | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \quad \mathrm{f}=5 \mathrm{MHz}$ | 65 | pF |

## TYPICAL CHARACTERISTICS



Figure 5

TYPICAL CHARACTERISTICS
POWER DISSIPATION CAPACITANCE
vs


Figure 6

## calculating power dissipation

The maximum power dissipation ( $\mathrm{P}_{\mathrm{T}}$ ) of the SN74ACT7882 can be calculated using:

$$
P_{T}=V_{C C} \times\left[I_{C C}+(N \times \Delta l C C \times d c)\right]+\sum\left(C_{p d} \times V_{C C}{ }^{2} \times f_{i}\right)+\sum\left(C_{L} \times V_{C C}{ }^{2} \times f_{0}\right)
$$

where:

| $\mathrm{I}_{\mathrm{CC}}$ | $=$ power-down Icc maximum |
| :--- | :--- |
| $N$ | $=$ number of inputs driven by a TTL device |
| $\Delta \mathrm{I}_{\mathrm{CC}}$ | $=$ increase in supply current |
| dc | $=$ duty cycle of inputs at a TTL high level of 3.4 V |
| $\mathrm{C}_{\mathrm{pd}}$ | $=$ power dissipation capacitance |
| $\mathrm{C}_{\mathrm{L}}$ | $=$ output capacitive load |
| $\mathrm{f}_{\mathrm{i}}$ | $=$ data input frequency |
| $\mathrm{f}_{\mathrm{O}}$ | $=$ data output frequency |

$N=$ number of inputs driven by a TTL device
$\begin{aligned} \Delta l C C & = \\ \text { dc } & =\text { duty cycle of inputs at a TTL high level of } 3.4 \mathrm{~V}\end{aligned}$
$\mathrm{C}_{\text {pd }}=$ power dissipation capacitance
$f_{i}=$ data input frequency
$f_{0}$ = data output frequency

## PARAMETER MEASUREMENT INFORMATION



Figure 7. Standard CMOS Outputs


| PARAMETER |  | R1, R2 | $C_{L}{ }^{\dagger}$ | S1 |
| :---: | :---: | :---: | :---: | :---: |
| ten | tpZH | 500 ת | 50 pF | Open |
|  | tPZL |  |  | Closed |
| $t_{\text {dis }}$ | tphz | $500 \Omega$ | 50 pF | Open |
|  | tplz |  |  | Closed |
| tpd |  | $500 \Omega$ | 50 pF | Open |

$\dagger$ Includes probe and test fixture capacitance
Figure 8. 3-State Outputs (Any Q)

## APPLICATION INFORMATION

## expanding the SN74ACT7882

The SN74ACT7882 is expandable in both word width and word depth. Word-depth expansion is accomplished by connecting the devices in series such that data flows through each device in the chain. Figure 9 shows two SN74ACT7882 devices configured for depth expansion. The common clock between the devices can be tied to either the write clock (WRTCLK) of the first device or the read clock (RDCLK) of the last device. The output-ready flag (OR) of the previous device and the input-ready flag (IR) of the next device maintain data flow to the last device in the chain whenever space is available.

Figure 10 is an example of two SN74ACT7882 devices in word-width expansion. Width expansion is accomplished by simply connecting all common control signals between the devices and creating composite input-ready (IR) and output-ready (OR) signals. The almost-full/almost-empty flag (AF/AE) and half-full flag (HF) can be sampled from any one device. Depth expansion and width expansion can be used together.


Figure 9. Word-Depth Expansion: 2048/4096/8192 Words $\times 18$ Bits, $\mathrm{N}=2$


Figure 10. Word-Depth Expansion: 2048 Words $\times 36$ Bits

- Members of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- Independent Asynchronous Inputs and Outputs
- Read and Write Operations Can Be Synchronized to Independent System Clocks
- Programmable Almost-Full/Almost-Empty Flag
- Pln-to-Pin Compatible With SN74ACT7881, SN74ACT7882, and SN74ACT7811
- Input-Ready, Output-Ready, and Half-Full Flags
- Cascadable in Word Width and/or Word Depth
- Fast Access Times of 11 ns With a 50-pF Load
- High Output Drive for Direct Bus Interface
- Avallable in 68-Pin PLCC (FN) or Space-Saving 80-Pin Shrink Quad Flat (PN) Packages



A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The SN74ACT7884 is organized as $4096 \times 18$ bits. The SN74ACT7884 processes data at rates up to 67 MHz and access times of 11 ns in a bit-parallel format. Data outputs are noninverting with respect to the data inputs. Expansion is easily accomplished in both word width and word depth.

The SN74ACT7884 has normal input-bus-to-output-bus asynchronous operation. The special enable circuitry adds the ability to synchronize independent reads and writes to their respective system clocks.

The SN74ACT7884 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

## logic symbol ${ }^{\dagger}$


$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the FN package.
functional block diagram


# SN74ACT7884 $4096 \times 18$ CLOCKED FIRST-IN, FIRST-OUT MEMORY 

## Terminal Functions

| TERMINAL |  | 10 | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. | vo |  |
| AF/AE | 33 | 0 | Almost-full/almost-empty flag. The AF/AE boundary is defined by the almost-full/almost-empty offset value ( $X$ ). This value can be programmed during reset or the default value of 258 can be used. AF/AE is high when the number of words in memory is less than or equal to $X$. AF/AE is also high when the number of words in memory is greater than or equal to ( $4098-\mathrm{X}$ ). <br> Programming procedure for AF/AE is programmed during each reset cycle. The almost-fulvalmostempty offset value $(X)$ is either a user-defined value or the default of $X=256$. Instructions to program AF/AE using both methods are as follows: <br> User-defined $X$ <br> Step 1: Take $\overline{\mathrm{DAF}}$ from high to low. The low-to-high transition of $\overline{\mathrm{DAF}}$ stores the binary value on the data inputs as X . The following bits are used, listed from most significant bit to least significant bit D10-D0. <br> Step 2: If $\overline{R E S E T}$ is not already low, take RESET low. <br> Step 3: With $\overline{D A F}$ held low, take $\overline{R E S E T}$ high. This defines AF/AE using $X$. <br> Step 4: To retain the current offset for the next reset, keep $\overline{D A F}$ low. <br> Default $X$ <br> To redefine AF/AE using the default value of $X=256$, hold $\overline{\text { DAF }}$ high during the reset cycle. |
| $\overline{\text { DAF }}$ | 27 | 1 | Define-almost-full. The high-to-low transition of $\overline{\mathrm{DAF}}$ stores the binary value of data inputs as the almost-full/almost-empty offset value (X). With $\overline{\mathrm{DAF}}$ held low, a low pulse on RESET defines the almost-full/almost-empty (AF/AE) flag using $X$. |
| D0-D17 | 26-19, 17, 15-7 | 1 | Data inputs for 18 -bit-wide data to be stored in the memory. A high-to-low transition on $\overline{D A F}$ captures data for the almost-empty/almost-full offset $(X)$ from D10-D0. |
| HF | 36 | 0 | Half-full flag. HF is high when the FIFO contains 2048 or more words and is low when the number of words in memory is less than half the depth of the FIFO. |
| IR | 35 | 0 | Input-ready flag. IR is high when the FIFO is not full and low when the device is full. During reset, IR is driven low on the rising edge of the second WRTCLK pulse. IR is then driven high on the rising edge of the second WRTCLK pulse after RESET goes high. After the FIFO is filled and IR is driven low, IR is driven high on the second WRTCLK pulse after the first valid read. |
| OE | 2 | 1 | Output enable. The Q0-Q17 outputs are in the high-Impedance state when OE is low. OE must be high before the rising edge of RDCLK to read a word from memory. |
| OR | 68 | 0 | Output-ready flag. OR is high when the FIFO is not empty and low when it is empty. During reset, OR is set low on the rising edge of the third RDCLK pulse. OR is set high on the rising edge of the third RDCLK pulse to occur after the first word is written into the FIFO. OR is set low on the rising edge of the first RDCLK pulse after the last word is read. |
| Q0-Q17 | $\begin{gathered} 38-39,41-42,44, \\ 46-47,49-50, \\ 52-53,55-56, \\ 58-59,61,63-64 \end{gathered}$ | 0 | Data out. The first data word to be loaded into the FIFO is moved to Q0-Q17 on the rising edge of the third RDCLK pulse to occur after the first valld write. RDEN1 and RDEN2 do not affect this operation. Following data is unloaded on the rising edge of RDCLK when RDEN1, RDEN2, OE, and OR are high. |
| RDCLK | 5 | 1 | Read clock. Data is read out of memory on the low-to-high transition at RDCLK If OR, OE, RDEN1, and RDEN2 are high. RDCLK is a free-running clock and functions as the synchronizing clock for all data transfers out of the FIFO. OR is also driven synchronously with respect to RDCLK. |
| RDEN1, RDEN2 | $\begin{aligned} & 4 \\ & 3 \end{aligned}$ | 1 | Read enable. RDEN1 and RDEN2 must be high before a rising edge on RDCLK to read a word out of memory. RDEN1 and RDEN2 are not used to read the first word stored in memory. |
| RESET | 1 | 1 | Reset. A reset is accomplished by taking RESET low and generating a minimum of four RDCLK and WRTCLK cycles. This ensures that the internal read and write pointers are reset and that OR, HF, and IR are low, and AF/AE is high. The FIFO must be reset upon power up. With $\overline{\text { DAF }}$ at a low level, a low pulse on RESET defines AF/AE using the almost-full/almost-empty offset value ( $X$ ), where $X$ is the value previously stored. With $\overline{\mathrm{DAF}}$ at a high level, a low-level pulse on $\overline{R E S E T}$ defines AF/AE using the default value of $\mathrm{X}=256$. |

## Terminal Functions (continued)

| TERMINAL |  | VO | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. | 1. |  |
| WRTCLK | 29 | 1 | Write clock. Data is written into memory on a low-to-high transition of WRTCLK if IR, WRTEN1, and WRTEN2 are high. WRTCLK is a free-running clock and functions as the synchronizing clock for all data transfers into the FIFO. IR is also driven synchronously with respect to WRTCLK. |
| WRTEN1, WRTEN2 | $\begin{aligned} & 30 \\ & 31 \end{aligned}$ | 1 | Write enable. WRTEN1 and WRTEN2 must be high before a rising edge on WRTCLK for a word to be written into memory. WRTEN1 and WRTEN2 do not affect the storage of the almost-full/almostempty offset value (X). |


${ }^{+} \mathrm{X}$ is the binary value on D10-DO.
Figure 1. Reset Cycle: Deflne AF/AE Using a Programmed Value of $X$


Figure 2. Reset Cycle: Define AF/AE Using the Default Value

## $4096 \times 18$ CLOCKED FIRST-IN, FIRST-OUT MEMORY



DATA WORD NUMBERS FOR FLAG TRANSITIONS

| TRANSITION WORD |  |  |
| :---: | :---: | :---: |
| A | B | C |
| W2049 | W $(4097-X)$ | W4097 |

Figure 3. Write


Figure 4. Read

## SN74ACT7884 <br> $4096 \times 18$ CLOCKED FIRST-IN, FIRST-OUT MEMORY

SCAS 444 - JUNE 1994
absolute maximum ratings over operating free-air temperature range ${ }^{\dagger}$
Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$ ..... -0.5 V to 7 V
Input voltage, $\mathrm{V}_{1}$ ..... 7 V
Voltage applied to a disabled 3-state output ..... 5.5 V
Operating free-air temperature range, $T_{A}$ ..... $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage temperature range ..... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
recommended operating conditions

|  |  | MIN | MAX |
| :--- | :--- | ---: | :---: |
| $V_{\mathrm{CC}}$ | Supply voltage | 4.5 | 5.5 |
| $\mathrm{~V}_{\mathrm{IH}}$ | High-level input voltage | $\mathbf{V}$ |  |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage |  | V |
| $\mathrm{IOH}_{\mathrm{OH}}$ | High-level output current | 0.8 | V |
| IOL | Low-level output current | -8 | mA |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating free-air temperature |  | 16 |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  | MIN | TYP $\ddagger$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V OH | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $1 \mathrm{OH}=-8 \mathrm{~mA}$ | 2.4 |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | $V_{C C}=4.5 \mathrm{~V}$, | $\mathrm{IOL}=16 \mathrm{~mA}$ |  |  | 0.5 | V |
| 1 | $V_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}$ or 0 |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| Ioz | $V_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}$ or 0 |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| $1 \mathrm{cc}{ }^{5}$ | $\mathrm{V}_{1}=\mathrm{V}_{\text {cc }}-0.2 \mathrm{~V}$ or 0 |  |  |  | 400 | $\mu \mathrm{A}$ |
|  | One input at 3.4 V . | Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND |  |  | 1 | mA |
| $\mathrm{C}_{i}$ | $V_{1}=0$, | $f=1 \mathrm{MHz}$ |  | 4 |  | pF |
| $\mathrm{C}_{0}$ | $V_{0}=0$, | $f=1 \mathrm{MHz}$ |  | 8 |  | pF |

$\ddagger$ All typical values are at $\mathrm{V}_{\mathrm{C}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\S_{\mathrm{ICC}}$ tested with outputs open.
timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Figures 1 through 4)

$t$ To permit the clock pulse to be utilized for reset purposes
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (unless otherwise noted) (see Figures 7 and 8)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | 'ACT7884-15 |  | 'ACT7884-20 |  | 'ACT7884-30 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $f_{\text {max }}$ | WRTCLK or RDCLK |  | 67 |  | 50 |  | 33.4 |  | MHz |
| $t_{\text {pd }}$ | RDCLK $\dagger$ | Any 0 | 4 | 11 | 4 | 13 | 4 | 18 | ns |
| $\mathrm{t}_{\mathrm{pd}}{ }^{\ddagger}$ |  |  |  |  |  |  |  |  |  |
| tpd | WRTCLK $\uparrow$ | IR | 2 | 9 | 2 | 9.5 | 2 | 12 | ns |
| $t_{\text {pd }}$ | RDCLK $\uparrow$ | OR | 2 | 9 | 2 | 9.5 | 2 | 12 | ns |
| ${ }^{\text {tpd }}$ | WRTCLK $\uparrow$ | AF/AE | 6 | 17 | 6 | 19 | 6 | 22 | ns |
|  | RDCLK $\uparrow$ |  | 6 | 17 | 6 | 19 | 6 | 22 |  |
| tpLH | WRTCLK $\uparrow$ | HF | 6 | 15 | 6 | 17 | 6 | 21 | ns |
| $\mathrm{t}_{\text {PHL }}$ | RDCLK $\uparrow$ |  | 6 | 15 | 6 | 17 | 6 | 21 |  |
| tplH | RESET $\downarrow$ | AF/AE | 3 | 16 | 3 | 17 | 3 | 21 | ns |
| ${ }^{\text {tPHL }}$ |  | HF | 4 | 18 | 4 | 19 | 4 | 23 |  |
| ten | OE | Any 0 | 2 | 11 | 2 | 11 | 2 | 11 | ns |
| $\mathrm{t}_{\text {dis }}$ |  |  | 2 | 14 | 2 | 14 | 2 | 14 |  |

[^18]operating characteristics, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER | TEST CONDITIONS | TYP | UNIT |
| :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{pd}} \quad$ Power dissipation capacitance per 1 K bits | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \quad \mathrm{f}=5 \mathrm{MHz}$ | 65 | pF |

TYPICAL CHARACTERISTICS

## PROPAGATION DELAY TIME <br> LOAD CAPACITANCE



Figure 5

## TYPICAL CHARACTERISTICS



Figure 6

## calculating power dissipation

The maximum power dissipation ( $\mathrm{P}_{\mathrm{T}}$ ) of the SN74ACT7884 can be calculated using:

$$
P_{T}=V_{C C} \times\left[l_{C C}+\left(N \times \Delta l_{C C} \times d c\right)\right]+\sum\left(C_{p d} \times V_{C C}{ }^{2} \times f_{i}\right)+\sum\left(C_{L} \times V_{C C}{ }^{2} \times f_{0}\right)
$$

where:

| ${ }^{I} \mathrm{CC}$ | $=$ power-down Icc maximum |
| :--- | :--- |
| $N$ | $=$ number of inputs driven by a TTL device |
| $\Delta \mathrm{C}$ | $=$ increase in supply current |
| dc | $=$ duty cycle of inputs at a TTL high level of 3.4 V |
| $\mathrm{C}_{\mathrm{Pd}}$ | $=$ power dissipation capacitance |
| $\mathrm{C}_{\mathrm{L}}$ | $=$ output capacitive load |
| $\mathrm{f}_{\mathrm{i}}$ | $=$ data input frequency |
| $\mathrm{f}_{\mathrm{O}}$ | $=$ data output frequency |

## PARAMETER MEASUREMENT INFORMATION



Figure 7. Standard CMOS Outputs


Figure 8. 3-State Outputs (Any Q)

## APPLICATION INFORMATION

## expanding the SN74ACT7884

The SN74ACT7884 is expandable in both word width and word depth. Word-depth expansion is accomplished by connecting the devices in series such that data flows through each device in the chain. Figure 9 shows two SN74ACT7884 devices configured for depth expansion. The common clock between the devices can be tied to either the write clock (WRTCLK) of the first device or the read clock (RDCLK) of the last device. The output-ready flag (OR) of the previous device and the input-ready flag (IR) of the next device maintain data flow to the last device in the chain whenever space is available.
Figure 10 is an example of two SN74ACT7884 devices in word-width expansion. Width expansion is accomplished by simply connecting all common control signals between the devices and creating composite input-ready (IR) and output-ready (OR) signals. The almost-full/almost-empty flag (AF/AE) and half-full flag (HF) can be sampled from any one device. Depth expansion and width expansion can be used together.


Figure 9. Word-Depth Expansion: 2048/4096/8192 Words $\times 18$ Bits, $\mathrm{N}=2$


Figure 10. Word-Depth Expansion: 4096 Words $\times 36$ Bits
－Member of the Texas Instruments Widebus ${ }^{\text {＇＂}}$ Family
－Free－Running CLKA and CLKB Can Be Asynchronous or Coincldent
－Read and Write Operations Synchronized to Independent System Clocks
－Two Separate $512 \times 18$ Clocked FIFOs Buffering Data in Opposite Directions
－IRA and ORA Synchronized to CLKA
－IRB and ORB Synchronized to CLKB
－Microprocessor Interface Control Logic
－Programmable Almost－Full／Almost－Empty Flags
－Fast Access Times of 9 ns With a $50-\mathrm{pF}$ Load and Simultaneous Switching Data Outputs
－Data Rates up to 80 MHz
－Advanced BICMOS Technology
－Avallable in 80 －Pin Quad Flat Packages （PH）and Space－Saving 80－Pin Thin Quad Flat Packages（PN）

| PH PACKAGE （TOP VIEW） |  |  |
| :---: | :---: | :---: |
|  <br>  <br>  |  |  |
|  |  |  |
| RSTA | 1 － 6 | 64 ص $\overline{\text { RSTB }}$ |
| PENA | 2 | $63 \square \overline{\text { PENB }}$ |
| AF／AEA | 3 | 62 AF／AEB |
| HFA | 4 | $61 \square \mathrm{HFB}$ |
| IRA | 5 | $60 \square$ IRB |
| GND ${ }^{-1}$ | 6 | $59 \square \mathrm{GND}$ |
| AO | 7 | 58 P 0 |
| A1 5 | 8 － 57 | 57 日 B1 |
| $\mathrm{V}_{\mathrm{Cc}}$ | 9 （ 56 | $56 \mathrm{~V} \mathrm{~V}_{\text {cc }}$ |
| A2 | 10 | 55 日 B2 |
| A3 | 11 | 54 Q |
| GND | 12 | 53 ص GND |
| A4 | 13 | 52 D 4 |
| A5 | 14 | 51 日 B5 |
| GND ${ }^{\text {a }}$ | 15 | $50 . \mathrm{GND}$ |
| A6 5 | 16 | 49 日 86 |
| A7 | 17 | 48 －${ }^{\text {P7 }}$ |
| GND | 18 | 47 ص GND |
| A8 | 19 | $46 \square$ B8 |
| A9 | 20 | $45 \square$ B9 |
| $V_{C C}$ 단 | 21 － 44 | 44 V VCC |
| A10 | 22 2 43 | 43 ص B10 |
| A11 | 23 － 4 | 42 B 11 |
| GND 4 | 24 | $41 \square$ GND |
| 25262728293031323334353637383940 |  |  |
| N |  |  |
|  |  |  |


| PN PACKAGE (TOP VIEW) |  |  |
| :---: | :---: | :---: |
|  |  |  |
|  | - 8079787776757473727170696867666564636261 |  |
| AF/AEA | 1 | $60-$ AF/AEB |
| HFA | 72 | 59 HFB |
| IRA | 73 | 58 IRB |
| GND | ] 4 | 57 [ GND |
| AO | 75 | 56 C B |
| A1 | 76 | 55 - B1 |
| $V_{C C}$ | 77 | 54 - V ${ }_{\text {CC }}$ |
| A2 | 78 | 53 [ 2 |
| A3 | \% 9 | 52 ¢ B3 |
| GND | 10 | 51. GND |
| A4 | 11 | 50 B4 |
| A5 | 12 | 49 [ B5 |
| GND | -13 | 48 [ GND |
| A6 | ] 14 | 47 [ B6 |
| A7 | 715 | 46 [ B7 |
| GND | ] 16 | 45 [ GND |
| A8 | ] 17 | 44 [ B8 |
| A9 | ] 18 | 43 [ B9 |
| $V_{\text {cc }}$ | 19 | 42 V $V_{C C}$ |
| A10 | 720 | 41 B10 |
|  | 2122232425262728293031323334353637383940 <br>  |  |
|  |  |  |

## description

A FIFO memory is a storage device that allows data to be read from its array in the same order it is written. The SN74ABT7819 is a high-speed, low-power BiCMOS bidirectional clocked FIFO memory. Two independent $512 \times 18$ dual-port SRAM FIFOs on board the chip buffer data in opposite directions. Each FIFO has flags to indicate empty and full conditions, a half-full flag, and a programmable almost-full/almost-empty flag.

The SN74ABT7819 is a clocked FIFO, which means each port employs a synchronous interface. All data transfers through a port are gated to the low-to-high transition of a continuous (free-running) port clock by enable signals. The continuous clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses with synchronous control.
The state of the AO-A17 outputs is controlled by $\overline{C S A}$ and W/ $\bar{R} A$. When both $\overline{\text { CSA }}$ and $W / \bar{R} A$ are low, the outputs are active. The AO-A17 outputs are in the high-impedance state when either CSA or W/RA is high. Data is written to FIFOA-B from port A on the low-to-high transition of CLKA when CSA is low, W/RA is high, WENA is high, and the IRA flag is high. Data is read from FIFOB-A to the AO-A17 outputs on the low-to-high transition of CLKA when CSA is low, W/ $\overline{\mathrm{R}} A$ is low, RENA is high, and the ORA flag is high.

# SN74ABT7819 <br> $512 \times 18 \times 2$ CLOCKED FIRST-IN, FIRST-OUT MEMORY 

## description (continued)

The state of the $B 0-B 17$ outputs is controlled by $\overline{C S B}$ and $W / \bar{R} B$. When both $\overline{C S B}$ and $W / \bar{R} B$ are low, the outputs are active. The BO-B17 outputs are in the high-impedance state when either $\overline{C S B}$ or W/RB is high. Data is written to FIFOB-A from port B on the low-to-high transition of CLKB when CSB is low, W/RB is high, WENB is high, and the IRB flag is high. Data is read from FIFOA-B to the B0-B17 outputs on the low-to-high transition of CLKB when CSB is low, W/RB is low, RENB is high, and the ORB flag is high.
The setup and hold-time constraints for the chip selects ( $\overline{\mathrm{CSA}}, \overline{\mathrm{CSB}}$ ) and write/read selects ( $\mathrm{W} / \overline{\mathrm{R}} \mathrm{A}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{B}$ ) are for enabling write and read operations on memory and are not related to the high-impedance control of the data outputs. If a port's read enable (RENA or RENB) and write enable (WENA or WENB) are set low during a clock cycle, the chip select and write/read select can switch at any time during the cycle to change the state of the data outputs.

The input-ready and output-ready flags of a FIFO are two-stage synchronized to the port clocks for use as reliable control signals. CLKA synchronizes the status of the input-ready flag of FIFOA-B (IRA) and the output-ready flag of FIFOB-A (ORA). CLKB synchronizes the status of the input-ready flag of FIFOB-A (IRB) and the output-ready flag of FIFOA-B (ORB). When the input-ready flag of a port is low, the FIFO receiving input from the port is full and writes are disabled to its array. When the output-ready flag of a port is low, the FIFO that outputs data to the port is empty and reads from its memory are disabled. The first word loaded to an empty memory is sent to the FIFO output register at the same time its output-ready flag is asserted (high). When the memory is read empty and the output-ready flag is forced low, the last valid data remains on the FIFO outputs until the output-ready flag is asserted (high) again. In this way, a high on the output-ready flag indicates new data is present on the FIFO outputs.
The SN74ABT7819 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

InsTRUMENTS

## $512 \times 18 \times 2$ CLOCKED FIRST-IN, FIRST-OUT MEMORY

SCBS 125B - JULY 1992-REVISED AUGUST 1994

## logic symbol ${ }^{\dagger}$


$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the PH package.
functional block diagram


SCBS125B - JULY 1992 - REVISED AUGUST 1994

## enable logic diagram (positive logic)



FUNCTION TABLES

| SELECT INPUTS |  |  |  |  | A0-A17 | PORT-A OPERATION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLKA | $\overline{\text { CSA }}$ | W/ $/ \bar{R} A$ | WENA | RENA |  |  |
| X | H | X | X | X | High Z | None |
| $\uparrow$ | L | H | H | X | High Z | Write A0-A17 to FIFOA-B |
| $\uparrow$ | L | L | X | H | Active | Read FIFOB-A to A0-A17 |


| SELECT INPUTS |  |  |  |  | B0-B17 | PORT-B OPERATION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLKB | CSB | W/ $\overline{\mathrm{R}} \mathrm{B}$ | WENB | RENB |  |  |
| X | H | X | X | X | High Z | None |
| $\uparrow$ | L | H | H | X | High Z | Write B0-B17 to FIFOB-A |
| $\uparrow$ | L | L | X | H | Active | Read FIFOA-B to B0-B17 |

# SN74ABT7819 $512 \times 18 \times 2$ CLOCKED FIRST-IN, FIRST-OUT MEMORY 

SCBS125B - JULY 1992-REVISED AUGUST 1994

## Terminal Functions

| PIN NAME | 1/0 | DESCRIPTION |
| :---: | :---: | :---: |
| A0-A17 | 1/0 | Port-A data. The 18-bit bidirectional data port for side A. |
| AF/AEA | $\bigcirc$ | FIFOA-B almost-full/almost-empty flag. Depth offsets can be programmed for AF/AEA or the default value of 128 can be used for both the almost-empty offset $(X)$ and the almost-full offset $(M$. AF/AEA is high when $X$ or less words or ( 512 - Y) or more words are stored in FIFOA-B. AF/AEA is forced high when FIFOA-B is reset. |
| AF/AEB | 0 | FIFOB-A almost-full/almost-empty flag. Depth offsets can be programmed for AF/AEB or the default value of 128 can be used for both the almost-empty offset $(X)$ and the almost-full offset $(M)$. AF/AEB is high when $X$ or less words or $(512$ - $Y$ ) or more words are stored in FIFOB -A. AF/AEB is forced high when FIFOB - A is reset. |
| B0-B17 | 1/0 | Port-B data. The 18-bit bidirectional data port for side B. |
| CLKA | 1 | Port-A clock. CLKA is a continuous clock that synchronizes all data transfers through port A to its low-to-high transition and can be asynchronous or coincident to CLKB. |
| CL.KB | 1 | Port-B clock. CLKB is a continuous clock that synchronizes all data transfers through port B to its low-to-high transition and can be asynchronous or coincident to CLKA. |
| $\overline{\text { CSA }}$ | 1 | Port-A chip select. CSA must be low to enable a low-to-high transition of CLKA to either write data from A0-A17 to FIFOA-B or read data from FIFOB-A to AO-A17. The A0-A17 outputs are in the high-impedance state when CSA is high. |
| $\overline{\text { CSB }}$ | 1 | Port-B chip select. $\overline{\text { CSB }}$ must be low to enable a low-to-high transition of CLKB to either write data from B0-B17 to FIFOB-A or read data from FIFOA-B to B0-B17. The B0-B17 outputs are in the high-impedance state when $\overline{\mathrm{CSB}}$ is high. |
| HFA | 0 | FIFOA-B half-full flag. HFA is high when FIFOA-B contains 256 or more words and is low when FIFOA-B contains 255 or less words. HFA is set low after FIFOA-B is reset. |
| HFB | 0 | FIFOB - A half-full flag. HFB is high when FIFOB-A contains 256 or more words and is low when FIFOB-A contains 255 or less words. HFB is set low after FIFOB-A is reset. |
| IRA | 0 | Port-A input-ready flag. IRA is synchronized to the low-to-high transition of CLKA. When IRA is low, FIFOA-B is full and writes to its array are disabled. IRA is set low during a FIFOA-B reset and is set high on the second low-to-high transition of CLKA after reset. |
| IRB | 0 | Port-B input-ready flag. IRB is synchronized to the low-to-high transition of CLKB. When IRB is low, FIFOB-A is full and writes to its array are disabled. IRB is set low during a FIFOB - A reset and is set high on the second low-to-hightransition of CLKB after reset. |
| ORA | 0 | Port-A output-ready flag. ORA is synchronized to the low-to-high transition of CLKA. When ORA is low, FIFOB-A is empty and reads from its array are disabled. The last valid word remains on the FIFOB-A outputs when ORA is low. Ready data is present for the AO-A17 outputs when ORA is high. ORA is set low during a FIFOB-A reset and goes high on the third low-to-high transition of CLKA after the first word is loaded to an empty FIFOB -A. |
| ORB | 0 | Port-B output-ready flag. ORB is synchronized to the low-to-high transition of CLKB. When ORB is low, FIFOA-B is empty and reads from its array are disabled. The last valid word remains on the FIFOA-B outputs when ORB is low. Ready data is present for the BO-B17 outputs when ORB is high. ORB is set low during a FIFOA-B reset and goes high on the third low-to-high transition of CLKB after the first word is loaded to an empty FIFOA-B. |
| PENA | 1 | AF/AEA program enable. After FIFOA-B is reset and before a word is written to its array, the binary value on AO-A7 is latched as an AF/AEA offset when PENA is low and CLKA is high. |
| $\overline{\text { PENB }}$ | 1 | AF/AEB program enable. After FIFOB - A is reset and before a word is written to its array, the binary value on BO-B7 is latched as an AF/AEB offset when $\overline{\text { PENB }}$ is low and CLKB is high. |
| RENA | 1 | Port-A read enable. A high level on RENA enables data to be read from FIFOB-A on the low-to-high transition of CLKA when CSA is low, W/RAA is low, and ORA is high. |
| RENB | 1 | Port-B read enable. A high level on RENB enables data to be read from FIFOA-B on the low-to-high transition of CLKB when $\overline{\mathrm{CSB}}$ is low, $\mathrm{W} / \overline{\mathrm{RB}}$ is low, and ORB is high. |
| $\overline{\text { RSTA }}$ | 1 | FIFOA-B reset. To reset FIFOA-B, four low-to-high transitions of CLKA and four low-to-high transitions of CLKB must occur while RSTA is low. This sets HFA low, IRA low, ORB low, and AF/AEA high. |
| $\overline{\text { RSTB }}$ | 1 | FIFOB - A reset. To reset FIFOB -A, four low-to-high transitions of CLKA and four low-to-high transitions of CLKB must occur while $\overline{\text { RSTB }}$ is low. This sets HFB low, IRB low, ORA low, and AF/AEB high. |
| WENA | 1 | Port-A write enable. A high level on WENA enables data on AO-A17 to be written into FIFOA-B on the low-to-high transition of CLKA when W/ $\bar{R} A$ is high, $\overline{C S A}$ is low, and IRA is high. |

Terminal Functions (continued)

| PIN NAME | 1/0 | DESCRIPTION |
| :---: | :---: | :---: |
| WENB | 1 | Port-B write enable. A high level on WENB enables data on $\mathrm{BO}-\mathrm{B17}$ to be written into FIFOB - A on the low-to-high transition of CLKB when $W / \bar{R} B$ is high, $\overline{C S B}$ is low, and IRB is high. |
| W/RA | 1 | Port-A write/read select. A high on W/FA A enables AO-A17 data to be written to FIFOA-B on a low-to-high transition of CLKA when WENA is high, CSA is low, and IRA is high. A low on W/FAA enables data to be read from FIFOB-A on a low-to-high transition of CLKA when RENA is high, CSA is low, and ORA is high. The AO-A17 outputs are in the high-impedance state when W/ $\bar{R} A$ is high. |
| W/RB | 1 | Port-B write/read select. A high on W/R B enables BO-B17 data to be written to FIFOB-A on a low-to-high transition of CLKB when WENB is high, $\overline{C S B}$ is low, and IRB is high. A low on W/ $\bar{R} B$ enables data to be read from FIFOA-B on a low-to-high transition of CLKB when RENB is high, CSB is low, and ORB is high. The BO-B17 outputs are in the high-impedance state when $W / \bar{R} B$ is high. |



HFA


AF/AEA


Figure 1. Reset Cycle for FIFOA-B $\dagger$
$\dagger$ FIFOB-A is reset in the same manner.

t Written to FIFOA-B
Figure 2. Write Timing - Port A

$\dagger$ Written to FIFOB-A
Figure 3. Write Timing - Port B
$512 \times 18 \times 2$ CLOCKED FIRST-IN, FIRST-OUT MEMORY


Figure 4. ORB-Flag Timing and First Data Word Fallthrough When FIFOA-B is Empty $\dagger$
$\dagger$ Operation of FIFOB-A is identical to that of FIFOA-B.


Figure 5. Write-Cycle and IRA-Flag Timing When FIFOA-B Is Full ${ }^{\dagger}$
$\dagger$ Operation of FIFOB-A is identical to that of FIFOA-B.

## Siv74ABTIBís

## $512 \times 18 \times 2$ CLOCKED FIRST-IN, FIRST-OUT MEMORY

SCBS125B - JULY 1992 - REVISED AUGUST 1994

$\dagger$ Read from FIFOB-A
Figure 6. Read Tlming - Port A

$\dagger_{\text {Read from FIFOA-B }}$
Figure 7. Read Timing - Port B


## SN74ABT7013

## $512 \times 18 \times 2$ CLOCKED FIRST-IN, FIRST-OUT MEMORY

## SCBS125B - JULY 1992-REVISED AUGUST 1994

## offset values for AF/AE

The almost-full/almost-empty flag of each FIFO has two programmable limits: the almost-empty offset value $(X)$ and the almost-full offset value ( Y ). They can be programmed from the input of the FIFO after it is reset and before a word is written to its memory. An AF/AE flag is high when its FIFO contains X or less words or (512-Y) or more words.

To program the offset values for AF/AEA, $\overline{\text { PENA }}$ is brought low after FIFOA-B is reset and only when CLKA is low. On the following low-to-high transition of CLKA, the binary value on AO-A7 is stored as the almost-empty offset value $(X)$ and the almost-full offset value $(Y$. Holding PENA low for another low-to-high transition of CLKA reprograms $Y$ to the binary value on AO-A7 at the time of the second CLKA low-to-high transition.

During the first two CLKA cycles used for offset programming, PENA can be brought high only when CLKA is low. PENA can be brought high at any time after the second CLKA pulse used for offset programming returns low. A maximum value of 255 can be programmed for either X or Y (see Figure 9). To use the default values of $X=Y=128$, PENA must be tied high. No data is stored in FIFOA-B while the AF/AEA offsets are programmed. The AF/AEB flag is programmed in the same manner with $\overline{\text { PENB }}$ enabling CLKB to program the offset values taken from B0-B7.


Figure 9. Programming $X$ and $Y$ Separately for AF/AEA

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) ${ }^{\dagger}$

Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$ -0.5 V to 7 V

Voltage range applied to any output in the high state or power-off state, $\mathrm{V}_{\mathrm{O}} \ldots \ldots . . . .$.
Current into any output in the low state, Io ......................................................... 48 mA
Input clamp current, $\mathrm{I}_{\mathrm{IK}}\left(\mathrm{V}_{1}<0\right)$..................................................................... 18 mA



$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are obsenved.
recommended operating conditions

|  | MIN | NOM MAX | UNIT |
| :---: | :---: | :---: | :---: |
| VCC Supply voltage | 4.5 | $5 \quad 5.5$ | V |
| $\mathrm{V}_{\mathrm{IH}} \quad$ High-level input voltage | 2 |  | V |
| $\mathrm{V}_{\text {IL }} \quad$ Low-level input voltage |  | 0.8 | V |
| $\mathrm{V}_{1} \quad$ Input voltage | 0 | VCC | V |
| $\mathrm{I} \mathrm{OH} \quad$ High-level output current |  | -12 | mA |
| IOL Low-level output current |  | 24 | mA |
| $\Delta t / \Delta v \quad$ Input transition rise or fall rate |  | 5 | ns/V |
| $T_{A} \quad$ Operating free-air temperature | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  |  | MIN | TYP $\ddagger$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IK }}$ |  | $V_{C C}=4.5 \mathrm{~V}, \quad I_{1}=-18 \mathrm{~mA}$ |  |  |  |  | -1.2 | V |
| VOH |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \quad 1 \mathrm{IOH}=-3 \mathrm{~mA}$ |  |  | 2.5 |  |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \quad \mathrm{IOH}=-3 \mathrm{~mA}$ |  |  | 3 |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \quad \mathrm{IOH}=-12 \mathrm{~mA}$ |  |  | 2 |  |  |  |
| VOL |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}_{1} \quad \mathrm{IOL}^{2}=24 \mathrm{~mA}$ |  |  | 0.5 |  |  | V |
| 11 |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}_{1} \quad \mathrm{~V}_{1}=\mathrm{V}_{C}$ |  |  |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| ${ }^{102}{ }^{\text {¢ }}$ |  | $V_{C C}=5.5 \mathrm{~V}, \quad V_{O}=2$ |  |  |  |  | 50 | $\mu \mathrm{A}$ |
| lozl ${ }^{\text {¢ }}$ |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}_{1} \quad \mathrm{~V}_{\mathrm{O}}=0$ |  |  |  |  | -50 | $\mu \mathrm{A}$ |
| $10^{17}$ |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{O}}=2$ |  |  | -40 | -100 | -180 | mA |
| ICC |  | $\mathrm{VCC}=5.5 \mathrm{~V}, \quad 10=0$, | $V_{1}=V_{C C}$ or GND | Outputs high |  |  | 15 | mA |
|  |  |  |  | Outputs low |  |  | 95 |  |
|  |  |  |  | Outputs disabled |  |  | 15 |  |
| $c_{i}$ | Control inputs | $\mathrm{V}_{1}=2.5 \mathrm{~V}$ or 0.5 V |  |  |  | 6 |  | pF |
| $\mathrm{C}_{0}$ | Flags | $\mathrm{V}_{\mathrm{O}}=2.5 \mathrm{~V}$ or 0.5 V |  |  |  | 4 |  | pF |
| $\mathrm{C}_{\text {io }}$ | A or B ports | $\mathrm{V}_{\mathrm{O}}=2.5 \mathrm{~V}$ or 0.5 V |  |  |  | 8 |  | pF |

$\ddagger$ All typical values are at $\mathrm{V} C \mathrm{C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
§ The parameters lOZH and lozL include the input leakage current.
\$ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 8)

$\dagger$ To permit the clock pulse to be utilized for reset purposes
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (unless otherwise noted) (see Figures 10 and 12)

| PARAMETER | $\begin{aligned} & \text { FROM } \\ & \text { (INPUT) } \end{aligned}$ | TO (OUTPUT) | 'ABT7819-12 |  |  | 'ABT7819-15 |  | 'ABT7819-20 |  | 'ABT7819-30 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYPt | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $f_{\text {max }}$ | CLKA or CLKB |  | 80 |  |  | 67 |  | 50 |  | 33.3 |  | MHz |
| tpd | CLKA $\dagger$ | A0-A17 | 4 | 7 | 9 | 4 | 10 | 4 | 12 | 4 | 14 | ns |
|  | CLKB $\dagger$ | B0-B17 | 4 | 7 | 9 | 4 | 10 | 4 | 12 | 4 | 14 |  |
| $t_{\text {pd }}{ }^{\ddagger}$ | CLKA | A0-A17 |  | 6 |  |  |  |  |  |  |  | ns |
|  | CLKB $\dagger$ | B0-B17 |  | 6 |  |  |  |  |  |  |  |  |
| $t^{\text {pd }}$ | CLKA $\dagger$ | IRA | 4 |  | 9 | 4 | 10 | 4 | 12 | 4 | 14 | ns |
|  | CLKB $\dagger$ | IRB | 4 |  | 9 | 4 | 10 | 4 | 12 | 4 | 14 |  |
| tpd | CLKAt | ORA | 3.5 |  | 9 | 3.5 | 10 | 3.5 | 12 | 3.5 | 14 | ns |
|  | CLKB $\dagger$ | ORB | 3.5 |  | 9 | 3.5 | 10 | 3.5 | 12 | 3.5 | 14 |  |
| ${ }^{\text {tpd }}$ | CLKA | AF/AEA | 8 |  | 17 | 8 | 17 | 8 | 18 | 8 | 20 | ns |
|  | CLKB $\dagger$ |  | 8 |  | 17 | 8 | 17 | 8 | 18 | 8 | 20 |  |
| tple | $\overline{\text { RSTA }}$ | AF/AEA | 4 |  | 12 | 4 | 14 | 4 | 15 | 4 | 16 | ns |
| ${ }^{\text {t }}$ pd | CLKA $\uparrow$ | AF/AEB | 8 |  | 17 | 8 | 17 | 8 | 18 | 8 | 20 | ns |
|  | CLKB $\uparrow$ |  | 8 |  | 17 | 8 | 17 | 8 | 18 | 8 | 20 |  |
| tPLH | $\overline{\text { RSTB }}$ | AFIAEB | 4 |  | 12 | 4 | 14 | 4 | 15 | 4 | 16 | ns |
|  | CLKA $\dagger$ | HFA | 8 |  | 17 | 8 | 17 | 8 | 18 | 8 | 20 |  |
| tPHL | CLKB $\dagger$ | HFA | 8 |  | 17 | 8 | 17 | 8 | 18 | 8 | 20 | ns |
|  | $\overline{\text { RSTA }}$ |  | 4 |  | 12 | 4 | 14 | 4 | 15 | 4 | 16 |  |
| tPHL | CLKA ${ }^{\text {a }}$ | HFB | 8 |  | 17 | 8 | 17 | 8 | 18 | 8 | 20 | ns |
| tPLH | CLKB $\dagger$ | HFB | 8 |  | 17 | 8 | 17 | 8 | 18 | 8 | 20 | ns |
| tPHL | $\overline{\text { RSTB }}$ |  | 4 |  | 12 | 4 | 14 | 4 | 15 | 4 | 16 |  |
| $t_{\text {en }}$ | $\overline{\text { CSA }}$ | A0-A17 | 2.5 |  | 8 | 2.5 | 9 | 2.5 | 10 | 2.5 | 11 | ns |
|  | W/FA |  | 2.5 |  | 8 | 2.5 | 9 | 2.5 | 10 | 2.5 | 11 |  |
| ten | $\overline{\text { CSB }}$ | B0-B17 | 2.5 |  | 8 | 2.5 | 9 | 2.5 | 10 | 2.5 | 11 | ns |
|  | W/R$B$ |  | 2.5 |  | 8 | 2.5 | 9 | 2.5 | 10 | 2.5 | 11 |  |
| ${ }^{\text {dis }}$ | $\overline{C S A}$ | A0-A17 | 2.5 |  | 8 | 2.5 | 9 | 2.5 | 10 | 2.5 | 11 | ns |
|  | W/RA |  | 2.5 |  | 8 | 2.5 | 9 | 2.5 | 10 | 2.5 | 11 |  |
| $t_{\text {dis }}$ | $\overline{\mathrm{CSB}}$ | B0-B17 | 2.5 |  | 8 | 2.5 | 9 | 2.5 | 10 | 2.5 | 11 | ns |
|  | W/RB |  | 2.5 |  | 8 | 2.5 | 9 | 2.5 | 10 | 2.5 | 11 |  |

$\dagger$ All typical values are at $\mathrm{VCC}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ This parameter is measured with a $30-\mathrm{pF}$ load (see Figure 10).

TYPICAL CHARACTERISTICS
PROPAGATION DELAY TIME
vs
LOAD CAPACITANCE


Figure 10


Figure 11

## TYPICAL CHARACTERISTICS

## calculating power dissipation

With $\mathrm{I}_{\mathrm{CC}(f)}$ taken from Figure 11, the maximum power dissipation $\left(\mathrm{P}_{\mathrm{T}}\right)$ based on all outputs changing states on each read can be calculated using:

$$
P_{T}=V_{C C} \times I_{C C}(f)+\Sigma\left(C_{L} \times V_{O H}{ }^{2} \times f_{0}\right)
$$

where:
$I_{C C(f)}=$ maximum ICC per clock frequency
$C_{L}=$ output capacitive load
$f_{0}=$ data output frequency
$\mathrm{V}_{\mathrm{OH}}=$ typical output high level

PARAMETER MEASUREMENT INFORMATION


| PARAMETER |  | R1, R2 | $C_{L}{ }^{\text {t }}$ | S1 |
| :---: | :---: | :---: | :---: | :---: |
| ten | ${ }^{\text {t }}$ PZH | $500 \Omega$ | 50 pF | Open |
|  | tPZL |  |  | Closed |
| $\mathrm{t}_{\text {dis }}$ | ${ }^{\text {tPHZ }}$ | $500 \Omega$ | 50 pF | Open |
|  | tplz |  |  | Closed |
| tpd |  | $500 \Omega$ | 50 pF | Open |

$\dagger$ Includes probe and test-fixture capacitance
Figure 12. Load Circuit and Voltage Waveforms

## General iniormation

Multi-Q ${ }^{\text {™ }}$ 18-Bit FIFO
3.3-V Low-Powered 18-Bit FIFOs
Telecom Single-Bit FIFOs
DSP 36-Bit Clocked FIFOs5
Internetworking 36-Bit Clocked FIFOs
H-B Computing 36-Bit Clocked FIFOs
18-Bit Clocked FIFOs
18-Bit Strobed FIFOs
9-Bit Clocked/Strobed FIFOs ..... 10.
9-Bit Asynchronous FIFOs15
9-Bit Synchronous FIFOs
Reduced-Width FIFOs
Application Notes14
Mechanical Data115

## Features

- Member of Texas Instruments Widebus ${ }^{\text {™ }}$ family
- Advanced BiCMOS process
- $0.8-\mu \mathrm{m}$ CMOS process
- Supports clock rates up to 67 MHZ
- Fast access times
- High drive capabilities
- Depth from 16 to 2 K words
- Load/unload clock rising edge triggered
- Asynchronous load/unload clock
- Grey-code flag architecture
- Output edge control (OEC ${ }^{\text {™ }}$ ) circuitry
- Distributed $\mathrm{V}_{\mathrm{CC}}$ and GND
- Fine-pitch package options
- Available in EIAJ 80-pin TQFP packages


## Benefits

- Combines wider data-path capability with reduced package area
- Fast access time for improved system cycle time and performance
- Fast access times combined with low power
- Supports high-performance systems
- Access times as low as 12 ns for improved performance
- Drive capability as high as $\mathbf{- 1 2 ~ m A}$ to 24 mA for high fanout and bus applications
- Allows greater system optimization
- Reduces timing and pulse-shaping requirements
- Independent read and write capabilities
- Eliminates race conditions
- Improved reliability
- Improved noise immunity and mutual coupling effects
- Significantly reduces critical board space
- Board-space savings of up to $70 \%$ over 68 -pin PLCC option

The following table lists military FIFO Widebus ${ }^{\text {TM }}$ devices currently targeted for market introduction. Customers interested in learning more about Tl's plans for these devices should contact military Advanced System Logic marketing at (915) 561-7289.

| DEVICE | PACKAGE | DESCRIPTION |
| :---: | :---: | :---: |
| SNJ54ABT7820-XX | 68 CQFP, 68 PGA | $512 \times 18-$ Bit Bidirectional Strobed FIFO |

- Member of the Texas Instruments Widebus ${ }^{\text {Th }}$ Family
- Load Clock and Unload Clock Can Be Asynchronous or Coincldent
- 64 Words by 18 Bits
- Low-Power Advanced CMOS Technology
- Full, Empty, and Half-Full Flags
- Programmable Almost-Full/Almost-Empty Flag
- Fast Access Times of 15 ns With a $50-\mathrm{pF}$ Load and All Data Outputs Switching Simultaneously
- Data Rates From 0 to 50 MHz
- 3-State Outputs
- Pin Compatible With SN74ACT7804 and SN74ACT7806
- Packaged In Shrink Small-Outline $\mathbf{3 0 0}$-mil Package (DL) Using 25-mil Center-to-Center Spacing


## description

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The SN74ACT7814 is a 64 -word by 18 -bit FIFO for high speed and fast access times. It processes data at rates up to 50 MHz and access times of 15 ns in a bit-parallel format.
Data is written into memory on a low-to-high transition at the load clock (LDCK) input and is read out on a low-to-high transition at the unload clock (UNCK) input. The memory is full when the number of words clocked in exceeds the number of words clocked out by 64 . When the memory is full, LDCK signals have no effect on the data residing in memory. When the memory is empty, UNCK signals have no effect.

Status of the FIFO memory is monitored by the full (FULL), empty (EMPTY), half-full (HF), and almost-full/almost-empty (AF/AE) flags. The FULL output is low when the memory is full and high when the memory is not full. The EMPTY output is low when the memory is empty and high when it is not empty. The HF output is high when the FIFO contains 32 or more words and is low when it contains 31 or less words. The AF/AE status flag is a programmable flag. The first one or two low-to-high transitions of LDCK after reset are used to program the almost-empty offset value $(X)$ and the almost-full offset value $(\mathrm{Y})$ if program enable ( $\overline{\mathrm{PEN}}$ ) is low. The AF/AE flag is high when the FIFO contains X or less words or ( $64-\mathrm{Y}$ ) or more words. The AF/AE flag is low when the FIFO contains between $(X+1)$ and $(63-Y)$ words.
A low level on the reset ( $\overline{\text { RESET }}$ ) input resets the internal stack pointers and sets FULL $h i g h, H F$ low, and EMPTY low. The Q outputs are not reset to any specific logic level. The FIFO must be reset upon power up. The first word loaded into empty memory causes EMPTY to go high and the data to appear on the Q outputs. It is important to note that the first word does not have to be unloaded. The data outputs are noninverting with respect to the data inputs and are in the high-impedance state when the output-enable ( $\overline{O E}$ ) input is high.
The SN74ACT7814 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.
Widebus is a trademark of Texas Instruments Incorporated.
logic symbol $\dagger$

$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
functional block diagram


Terminal Functions

| TERMINAL |  | VO | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. |  |  |
| AF/AE | 24 | 0 | Almost-fulValmost-empty flag. Depth offset values can be programmed for AF/AE, or the default value of 8 can be used for both the almost-empty offset $(X)$ and the almost-full offset $(M$. AF/AE is high when memory contains $X$ or less words or $(64-Y$ ) or more words. AF/AE is high after reset. |
| D0-D17 | $\begin{gathered} 21-14,12-11, \\ 9-2 \end{gathered}$ | 1 | 18-bit data input port |
| EMPTY | 29 | 0 | Empty flag. $\overline{\text { EMPTY }}$ is high when the FIFO memory is not empty; EMPTY is low when the FIFO memory is empty or upon assertion of RESET. |
| FULL | 28 | 0 | Full flag. FUUL is high when the FIFO memory is not full or upon assertion of RESET; FULL is low when the FIFO memory is full. |
| HF | 22 | 0 | Half-full flag. HF is high when the FIFO memory contains 32 or more words. HF is low after reset. |
| LDCK | 25 | 1 | Load clock. Data is written to the FIFO on the rising edge of LDCK when FULL is high. |
| $\overline{O E}$ | 56 | 1 | Output enable. When $\overline{O E}$ is high, the data outputs are in the high-impedance state. |
| PEN | 23 | 1 | Program enable. After reset and before the first word is written to the FIFO, the binary value on D0-D4 is latched as an AFIAE offset value when PEN is low and WRTCLK is high. |
| Q0-Q17 | $\begin{gathered} 33-34,36-38, \\ 40-43,45-49, \\ 51,53-55 \end{gathered}$ | 0 | 18-bit data output port |
| RESET | 1 | 1 | Reset. A low level on this input resets the FIFO and drives FULL high and HF and EMPTY low. |
| UNCK | 32 | 1 | Unload clock. Data is read from the FIFO on the rising edge of UNCK when EMPTY is high. |

## SN74ACT7814 <br> $64 \times 18$ FIRST-IN, FIRST-OUT MEMORY

## SCAS209 - APRIL 1992

## offset values for AF/AE

The almost-full/almost-empty flag has two programmable limits: the almost-empty offset value $(\mathrm{X})$ and the almost-full offset value $(\mathrm{Y})$. They can be programmed after the FIFO is reset and before the first word is written to memory. The AF/AE flag will be high when the FIFO contains X or less words or ( $64-\mathrm{Y}$ ) or more words.

To program the offset values, PEN can be brought low after reset only when LDCK is low. On the following low-to-high transition of LDCK, the binary value on D0-D4 is stored as the almost-empty offset value $(X)$ and the almost-full offset value ( Y . Holding PEN low for another low-to-high transition of LDCK reprograms Y to the binary value on DO-D4 at the time of the second LDCK low-to-high transition. Writes to the FIFO memory are disabled while the offsets are programmed. A maximum value of 31 can be programmed for either $X$ or $Y$ (see Figure 1). To use the default values of $X=Y=8, \overline{P E N}$ must be held high.


Figure 1. Programming $X$ and $Y$ Separately


Define the AF/AE Flag Using
the Default Value of $X$ and $Y$

Figure 2. Write, Read, and Flag Timing Reference

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$


Input voltage, $V_{1}$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 . 7 V
Voltage applied to a disabled 3-state output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5.5 V
Operating free-air temperature range, $T_{A}$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage temperature range $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
recommended operating conditions

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  |  | MIN | TYP $\ddagger$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $1 \mathrm{OH}=-8 \mathrm{~mA}$ |  | 2.4 |  |  | V |
| VOL | Flags | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$, | $1 \mathrm{OL}=8 \mathrm{~mA}$ |  |  |  | 0.5 | V |
|  | Q outputs | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $1 \mathrm{OL}=16 \mathrm{~mA}$ |  |  |  | 0.5 |  |
| 1 |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=\mathrm{V}_{\text {cc }}$ or 0 |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| loz |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {cc }}$ or 0 |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| ICC |  | $V_{1}=V_{c c}-0$ |  |  |  |  | 400 | $\mu \mathrm{A}$ |
| $\Delta^{\prime \prime} \mathrm{Cl}^{\text {¢ }}$ |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | One input at 3.4 V, | Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND |  |  | 1 | mA |
| $\mathrm{C}_{i}$ |  | $\mathrm{V}_{1}=0$, | $\mathrm{f}=1 \mathrm{MHz}$ |  |  | 4 |  | pF |
| $\mathrm{C}_{0}$ |  | $V_{0}=0$, | $f=1 \mathrm{MHz}$ |  |  | 8 |  | pF |

$\ddagger$ All typical values are at $\mathrm{V}_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\widehat{\$}$ This is the supply current for each input that is at one of the specified $\pi L$ voltage levels rather 0 V or VCC .
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (unless otherwise noted) (see Figures 5 and 6)

| PARAMETER | $\begin{gathered} \text { FROM } \\ \text { (INPUT) } \end{gathered}$ | TO (OUTPUT) | 'ACT7814-20 |  |  | 'ACT7814-25 |  | 'ACT7814-40 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP $\dagger$ | MAX | MIN | MAX. | MIN | MAX |  |
| $\mathrm{f}_{\text {max }}$ | LDCK or UNCK |  | 50 |  |  | 40 |  | 25 |  | MHz |
| tpd | LDCK $\uparrow$ | Any Q | 9 |  | 20 | 9 | 22 | 9 | 24 | ns |
|  | UNCK $\uparrow$ |  | 6 | 11.5 | 15 | 6 | 18 | 6 | 20 |  |
| $t_{p d}{ }^{\ddagger}$ | UNCK $\dagger$ |  |  | 10.5 |  |  |  |  |  |  |
| tplH | LDCK $\dagger$ | EMPTY | 6 |  | 15 | 6 | 17 | 6 | 19 | ns |
| tPHL | UNCK $\uparrow$ |  | 6 |  | 15 | 6 | 17 | 6 | 19 |  |
|  | RESET low |  | 4 |  | 16 | 4 | 18 | 4 | 20 |  |
| ${ }^{\text {tPHL }}$ | LDCK $\uparrow$ | FULL | 6 |  | 15 | 6 | 17 | 6 | 19 | ns |
| tPLH | UNCK $\uparrow$ |  | 6 |  | 15 | 6 | 17 | 6 | 19 |  |
|  | RESET low |  | 4 |  | 18 | 4 | 20 | 4 | 22 |  |
| $t_{\text {tpd }}$ | LDCK $\uparrow$ | AF/AE | 7 |  | 18 | 7 | 20 | 7 | 22 | ns |
|  | UNCK $\uparrow$ |  | 7 |  | 18 | 7 | 20 | 7 | 22 |  |
| tPLH | RESET low |  | 2 |  | 10 | 2 | 12 | 2 | 14 |  |
| tpLH | LDCK $\dagger$ | HF | 5 |  | 18 | 5 | 20 | 5 | 22 | ns |
| ${ }^{\text {tPHL }}$ | UNCK $\dagger$ |  | 7 |  | 18 | 7 | 20 | 7 | 22 |  |
|  | RESET low |  | 3 |  | 12 | 3 | 14 | 3 | 16 |  |
| ten | $\overline{O E}$ | Any Q | 2 |  | 9 | 2 | 10 | 2 | 11 | ns |
| $t_{\text {dis }}$ |  |  | 2 |  | 10 | 2 | 11 | 2 | 12 |  |

$\dagger$ All typical values are at $\mathrm{V}_{C C}=5 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}$.
$\ddagger$ This parameter is measured at $C_{L}=30 \mathrm{pF}$ (see Figure 3).
operating characteristics, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

|  | PARAMETER | TEST CONDITIONS | TYP | UNIT |
| :--- | :--- | :--- | :--- | :--- |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance per FIFO channel | Outputs enabled | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \quad \mathrm{f}=5 \mathrm{MHz}$ | 53 |

## TYPICAL CHARACTERISTICS



Figure 3


Figure 4

## TYPICAL CHARACTERISTICS

## calculating power dissipation

With $\mathrm{I}_{\mathrm{CC}(f)}$ taken from Figure 4, the maximum power dissipation $\left(\mathrm{P}_{\mathrm{T}}\right)$ based on all data outputs changing states on each read can be calculated using:

$$
P_{T}=V_{C C} \times\left[l_{C C}(f)+\left(N \times \Delta l_{C C} \times d c\right)\right]+\Sigma\left(C_{L} \times V_{C C}{ }^{2} \times f_{0}\right)
$$

A more accurate power calculation based on device use and average number of data outputs switching can be found using:

$$
P_{T}=V_{C C} \times[I C C+(N \times \Delta l C C \times d c)]+\Sigma\left(C_{p d} \times V_{C C^{2}} \times f_{i}\right)+\Sigma\left(C_{L} \times V_{C C}^{2} \times f_{0}\right)
$$

where:

| $I_{C C}$ | $=$ power-down ICC maximum |
| :--- | :--- |
| N | $=$ number of inputs driven by a TTL device |
| $\Delta I_{C C}$ | $=$ increase in supply current |
| dc | $=$ duty cycle of inputs at a TTL high level of 3.4 V |
| $C_{\text {pd }}$ | $=$ power dissipation capacitance |
| $C_{L}$ | $=$ output tapacitive load |
| $f_{i}$ | $=$ data input frequency |
| $f_{0}$ | $=$ data output frequency |

APPLICATION INFORMATION


Figure 5. Word-Width Expansion: 64 Words by 36 Blts

## PARAMETER MEASUREMENT INFORMATION



Figure 6. Standard CMOS Outputs (FULL, EMPTY, HF, AF/AE)


| PARAMETER |  | R1, R2 | $C_{L}{ }^{t}$ | S1 |
| :---: | :---: | :---: | :---: | :---: |
| ten | $\mathrm{t}_{\text {PZ }}$ | $500 \Omega$ | 50 pF | Open |
|  | tPZL |  |  | Closed |
| tdis | $t_{\text {PHZ }}$ | $500 \Omega$ | 50 pF | Open |
|  | tplz |  |  | Closed |
| $t_{\text {pd }}$ |  | $500 \Omega$ | 50 pF | Open |

$\dagger$ Includes probe and test-fixture capacitance
Figure 7. 3-State Outputs (Any Q)

- Member of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- Load Clock and Unload Clock Can Be Asynchronous or Coincldent
- 256 Words by 18 Bits
- Low-Power Advanced CMOS Technology
- Full, Empty, and Half-Full Flags
- Programmable Almost-Full/Almost-Empty Flag
- Fast Access Times of 15 ns With a 50-pF Load and All Data Outputs Switching Simultaneously
- Data Rates From 0 to 50 MHz
- 3-State Outputs
- Pin Compatible With SN74ACT7804 and SN74ACT7814
- Packaged in Shrink Small-Outline 300-mil Package (DL) Using 25-mil Center-to-Center Spacing
description
A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The SN74ACT7806 is a 256 -word by 18-bit FIFO for high speed and fast access times. It processes data at rates up to 50 MHz and access times of 15 ns in a bit-parallel format.

Data is written into memory on a low-to-high transition at the load clock (LDCK) input and is read out on a low-to-high transition at the unload clock (UNCK) input. The memory is full when the number of words clocked in exceeds the number of words clocked out by 256 . When the memory is full, LDCK signals have no effect on the data residing in memory. When the memory is empty, UNCK signals have no effect.

Status of the FIFO memory is monitored by the full ( $\overline{\mathrm{FULL}}$ ), empty ( $\overline{\mathrm{EMPTY}}$ ), half-full (HF), and almost-full/almost-empty (AF/AE) flags. The FULL output is low when the memory is full and high when the memory is not full. The EMPTY output is low when the memory is empty and high when it is not empty. The HF output is high when the FIFO contains 128 or more words and is low when it contains 127 or less words. The AF/AE status flag is a programmable flag. The first one or two low-to-high transitions of LDCK after reset are used to program the almost-empty offset value $(X)$ and the almost-full offset value $(Y$ ) if program enable ( $\overline{\mathrm{PEN}}$ ) is low. The AF/AE flag is high when the FIFO contains $X$ or less words or $(256-Y)$ or more words. The AF/AE flag is low when the FIFO contains between $(X+1)$ and $(255-Y)$ words.

A low level on the reset ( $\overline{\operatorname{RESET}}$ ) input resets the internal stack pointers and sets $\overline{\text { FULL }}$ high, HF low, and EMPTY low. The Q outputs are not reset to any specific logic level. The FIFO must be reset upon power up. The first word loaded into empty memory causes EMPTY to go high and the data to appear on the Q outputs. It is important to note that the first word does not have to be unloaded. The data outputs are noninverting with respect to the data inputs and are in the high-impedance state when the output-enable $(\overline{\mathrm{OE}})$ input is high.
The SN74ACT7806 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.
Widebus is a trademark of Texas Instruments Incorporated.
logic symbol $\dagger$

$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## functional block diagram



Terminal Functions

| TERMINAL |  | VO | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. |  |  |
| AFIAE | 24 | 0 | Almost-full/almost-empty flag. Depth offset values can be programmed for AF/AE, or the default value of 32 can be used for both the almost-empty offset $(X)$ and the almost-full offset $(Y$. AF/AE is high when memory contains X or less words or ( $256-Y$ ) or more words. AF/AE is high after reset. |
| D0-D17 | $\begin{gathered} 21-14,12-11, \\ 9-2 \end{gathered}$ | 1 | 18-bit data input port |
| EMPTY | 29 | 0 | Empty flag. ЕMPTY is high when the FIFO memory is not empty; EMPTY is low when the FIFO memory is empty or upon assertion of RESET. |
| FULL | 28 | 0 | Full flag. FULL is high when the FIFO memory is not full or upon assertion of $\overline{\text { RESET; }} \overline{\text { FULL }}$ is low when the FIFO memory is full. |
| HF | 22 | 0 | Half-full flag. HF is high when the FIFO memory contains 128 or more words. HF is low after reset. |
| LDCK | 25 | 1 | Load clock. Data is written to the FIFO on the rising edge of LDCK when FULL is high. |
| $\overline{\text { OE }}$ | 56 | 1 | Output enable. When $\overline{\mathrm{OE}}$ is high, the data outputs are in the high-impedance state. |
| PEN | 23 | 1 | Program enable. After reset and before the first word is written to the FIFO, the binary value on DO-D6 is latched as an AF/AE offset value when $\overline{\text { PEN }}$ is low and WRTCLK is high. |
| Q0-Q17 | $\begin{gathered} 33-34,36-38, \\ 40-43,45-49, \\ 51,53-55 \end{gathered}$ | 0 | 18-bit data output port |
| RESET | 1 | 1 | Reset. A low level on this input resets the FIFO and drives FULL high and HF and EMPTY low. |
| UNCK | 32 | 1 | Unload clock. Data is read from the FIFO on the rising edge of UNCK when EMPTY is high. |

## offset values for AF/AE

The almost-fullalmost-empty flag has two programmable limits, the almost-empty offset value $(X)$ and the almost-full offset value ( Y ). They can be programmed after the FIFO is reset and before the first word is written to memory. The AF/AE flag will be high when the FIFO contains X or less words or $(256-\mathrm{Y})$ or more words.

To program the offset values, $\overline{\text { PEN }}$ can be brought low after reset only when LDCK is low. On the following low-to-high transition of LDCK, the binary value on D0-D6 is stored as the almost-empty offset value $(X)$ and the almost-full offset value $(M$. Holding PEN low for another low-to-high transition of LDCK reprograms $Y$ to the binary value on DO-D6 at the time of the second LDCK low-to-high transition. Writes to the FIFO memory are disabled while the offsets are programmed. A maximum value of 127 can be programmed for either X or Y (see Figure 1). To use the default values of $X=Y=32, \overline{P E N}$ must be held high.


Figure 1. Programming $X$ and $Y$ Separately

Define the AF/AE Flag Using
the Default Value of $X$ and $Y$
Figure 2. Write, Read, and Flag Timing Reference

## $256 \times 18$ FIRST-IN, FIRST-OUT MEMORY

## SCAS 436 -APRIL 1992

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$


$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## recommended operating conditions


electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  |  | TEST CONDIT |  | MIN | TYP $\ddagger$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ |  | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $\mathrm{I}_{\mathrm{OH}}=-8 \mathrm{~mA}$ |  | 2.4 |  |  | V |
| VOL | Flags | $V_{C C}=4.5 \mathrm{~V}$, | $1 \mathrm{OL}=8 \mathrm{~mA}$ |  |  |  | 0.5 | V |
|  | Q outputs | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $\mathrm{IOL}=16 \mathrm{~mA}$ |  |  |  | 0.5 |  |
| 4 |  | $V_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=\mathrm{V}_{\text {cc }}$ or 0 |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| loz |  | $V_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {cc }}$ or 0 |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| ICC |  | $V_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=\mathrm{V}_{\text {cc }}-0.2 \mathrm{~V}$ or |  |  |  | 400 | $\mu \mathrm{A}$ |
| $\mathrm{AlCc}^{\text {3 }}$ |  | $V_{C C}=5.5 \mathrm{~V}$, | One input at 3.4 V, | Other inputs at $\mathrm{V}_{\text {CC }}$ or GND |  |  | 1 | mA |
| $\mathrm{C}_{1}$ |  | $V_{1}=0$, | $\mathrm{f}=1 \mathrm{MHz}$ |  |  | 4 |  | pF |
| $\mathrm{C}_{0}$ |  | $\mathrm{V}_{\mathrm{O}}=0$, | $\mathrm{f}=1 \mathrm{MHz}$ |  |  | 8 |  | pF |

$\ddagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\S$ This is the supply current for each input that is at one of the specified $T T L$ voltage levels rather than 0 V or $\mathrm{V}_{\mathrm{CC}}$.
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (unless otherwise noted) (see Figures 5 and 6)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | 'ACT7806-20 |  |  | 'ACT7806-25 |  | 'ACT7806-40 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYPt | MAX | MIN | MAX | MIN | MAX |  |
| $f_{\text {max }}$ | LDCK or UNCK |  | 50 |  |  | 40 |  | 25 |  | MHz |
| ${ }^{\text {tpd }}$ | LDCK $\uparrow$ | Any 0 | 9 |  | 20 | 9 | 22 | 9 | 24 | ns |
|  | UNCK $\uparrow$ |  | 6 | 11.5 | 15 | 6 | 18 | 6 | 20 |  |
| $\mathrm{t}_{\mathrm{pd}}{ }^{\ddagger}$ | UNCK $\uparrow$ |  |  | 10.5 |  |  |  |  |  |  |
| ${ }_{\text {tPLH }}$ | LDCK $\dagger$ | EMPTY | 6 |  | 15 | 6 | 17 | 6 | 19 | ns |
| tPHL | UNCK $\dagger$ |  | 6 |  | 15 | 6 | 17 | 6 | 19 |  |
|  | RESET low |  | 4 |  | 16 | 4 | 18 | 4 | 20 |  |
| tphL | LDCK $\dagger$ | $\overline{\text { FULL }}$ | 6 |  | 15 | 6 | 17 | 6 | 19 | ns |
| ${ }^{\text {tPLH }}$ | UNCK $\uparrow$ |  | 6 |  | 15 | 6 | 17 | 6 | 19 |  |
|  | RESET low |  | 4 |  | 18 | 4 | 20 | 4 | 22 |  |
| $t_{\text {pd }}$ | LDCK介 | AF/AE | 7 |  | 18 | 7 | 20 | 7 | 22 | ns |
|  | UNCK $\uparrow$ |  | 7 |  | 18 | 7 | 20 | 7 | 22 |  |
| ${ }^{\text {tPLH }}$ | RESET low |  | 2 |  | 10 | 2 | 12 | 2 | 14 |  |
| tplH | LDCK $\dagger$ | HF | 5 |  | 18 | 5 | 20 | 5 | 22 | ns |
| ${ }^{\text {tPHL }}$ | UNCK $\uparrow$ |  | 7 |  | 18 | 7 | 20 | 7 | 22 |  |
|  | RESET low |  | 3 |  | 12 | 3 | 14 | 3 | 16 |  |
| ten | $\overline{O E}$ | Any 0 | 2 |  | 9 | 2 | 10 | 2 | 11 | ns |
| $\mathrm{t}_{\text {dis }}$ |  |  | 2 |  | 10 | 2 | 11 | 2 | 12 |  |

${ }^{\dagger}$ All typical values are at $V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}$.
$\ddagger$ This parameter is measured at $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ (see Figure 3).
operating characteristics, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  | TEST CONDITIONS | TYP | UNIT |
| :---: | :--- | :---: | :---: | :---: |
| $C_{p d}$ | Power dissipation capacitance per FIFO channel | Outputs enabled | $C_{L}=50 \mathrm{pF}, \quad f=5 \mathrm{MHz}$ | 53 |

TYPICAL CHARACTERISTICS


Figure 3


Figure 4

## TYPICAL CHARACTERISTICS

## calculating power dissipation

With I $\mathrm{ICC}_{(f)}$ taken from Figure 4, the maximum power dissipation $\left(\mathrm{P}_{\mathrm{T}}\right)$ based on all data outputs changing states on each read can be calculated using:

$$
P_{T}=V_{C C} \times\left[l_{C C}(f)+\left(N \times \Delta l_{C C} \times d c\right)\right]+\Sigma\left(C_{L} \times V_{C C}{ }^{2} \times f_{0}\right)
$$

A more accurate power calculation based on device use and average number of data outputs switching can be found using:

$$
P_{T}=V_{C C} \times[l C c+(N \times \Delta l C c \times d c)]+\Sigma\left(C_{p d} \times V_{C C}{ }^{2} \times f_{i}\right)+\Sigma\left(C_{L} \times V_{C C^{2}} \times f_{0}\right)
$$

where:
$I_{C C}=$ power-down IcC maximum
$\mathrm{N}=$ number of inputs driven by a TTL device
$\Delta \mathrm{I}_{\mathrm{CC}}=$ increase in supply current
dc $=$ duty cycle of inputs at a TTL high level of 3.4 V
$\mathrm{C}_{\text {pd }}=$ power dissipation capacitance
$\mathrm{C}_{\mathrm{L}}=$ output capacitive load
$\mathrm{f}_{\mathrm{i}}=$ data input frequency
$\mathrm{f}_{0}=$ data output frequency

## APPLICATION INFORMATION



Figure 5. Word-Width Expansion: 256 Words by 36 Bits

PARAMETER MEASUREMENT INFORMATION


Figure 6. Standard CMOS Outputs ( $\overline{\mathrm{FULL}}, \mathrm{EMPTY}, \mathrm{HF}, \mathrm{AF} / \mathrm{AE}$ )


| PARAMETER |  | R1, R2 | $C_{L}{ }^{\dagger}$ | S1 |
| :---: | :---: | :---: | :---: | :---: |
| ten | $t_{P Z H}$ | $500 \Omega$ | 50 pF | Open |
|  | tPZL |  |  | Closed |
| $t_{\text {dis }}$ | tPHZ | $500 \Omega$ | 50 pF | Open |
|  | tPLZ |  |  | Closed |
| $t_{\text {pd }}$ |  | $500 \Omega$ | 50 pF | Open |

† Includes probe and test-fixture capacitance
Figure 7. 3-State Outputs (Any Q)

- Member of the Texas Instruments Widebus ${ }^{\text {m }}$ Family
- Load Clock and Unload Clock Can Be Asynchronous or Coincident
- 512 Words by 18 Bits
- Low-Power Advanced CMOS Technology
- Full, Empty, and Half-Full Flags
- Programmable Almost-Full/Almost-Empty Flag
- Fast Access Times of 15 ns With a 50-pF Load and All Data Outputs Switching Simultaneously
- Data Rates From 0 to 50 MHz
- 3-State Outputs
- Pin Compatible With SN74ACT7806 and SN74ACT7814
- Packaged in Shrink Small-Outline 300-mil Package (DL) Using 25-mil Center-to-Center Spacing


## description

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The SN74ACT7804 is a 512-word by 18-bit FIFO for high speed and fast access times. It processes data at rates up to 50 MHz and access times of 15 ns in a bit-parallel format.
Data is written into memory on a low-to-high transition at the load-clock (LDCK) input and is read out on a low-to-high transition at the unload-clock (UNCK) input. The memory is full when the number of words clocked in exceeds the number of words clocked out by 512 . When the memory is full, LDCK signals have no effect on the data residing in memory. When the memory is empty, UNCK signals have no effect.
Status of the FIFO memory is monitored by the full ( $\overline{\mathrm{FULL}}$ ), empty ( $\overline{\mathrm{EMPTY}}$ ), half-full (HF), and almost-full/almost-empty (AF/AE) flags. The FULL output is low when the memory is full and high when the memory is not full. The EMPTY output is low when the memory is empty and high when it is not empty. The HF output is high when the FIFO contains 256 or more words and is low when it contains 255 or less words. The AF/AE status flag is a programmable flag. The first one or two low-to-high transitions of LDCK after reset are used to program the almost-empty offset value $(X)$ and the almost-full offset value $(Y$ ) if program enable ( $\overline{P E N}$ ) is low. The AF/AE flag is high when the FIFO contains $X$ or less words or $(512-Y)$ or more words. The AF/AE flag is low when the FIFO contains between $(X+1)$ and $(511-Y)$ words.
A low level on the reset ( $\overline{R E S E T}$ ) input resets the internal stack pointers and sets $\overline{F U L L}$ high, AF/AE high, HF low, and EMPTY low. The Q outputs are not reset to any specific logic level. The FIFO must be reset upon power up.

Widebus is a trademark of Texas Instruments Incorporated.

## description (continued)

The first word loaded into empty memory causes EMPTY to go high and the data to appear on the Q outputs. It is important to note that the first word does not have to be unloaded. The data outputs are noninverting with respect to the data inputs and are in the high-impedance state when the output-enable $(\overline{\mathrm{OE}})$ input is high.
The SN74ACT7804 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

## logic symbol ${ }^{\dagger}$


$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## functional block diagram



Terminal Functions

| TERMINAL |  | vo | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | No. |  |  |
| AF/AE | 24 | 0 | Almost-fullalmost-empty flag. Depth offset values can be programmed for AF/AE, or the default value of 64 can be used for both the almost-empty offset $(X)$ and the almost-full offset ( $M$. AF/AE is high when memory contains $X$ or less words or $(512-Y)$ or more words. AF/AE is high after reset. |
| D0-D17 | $\begin{gathered} \text { 21-14, 12-11, } \\ 9-2 \end{gathered}$ | 1 | 18-bit data input port |
| EMPTY | 29 | 0 | Empty flag. $\overline{\text { EMPTY }}$ is low when the FIFO is empty. A FIFO reset also causes EMPTY to go low. |
| FULL | 28 | 0 | Full flag. FULL is low when the FIFO is full. A FIFO reset causes FULL to go high. |
| HF | 22 | 0 | Half-full flag. HF is high when the FIFO memory contains 256 or more words. HF is low after reset. |
| LDCK | 25 | 1 | Load clock. Data is written to the FIFO on the rising edge of LDCK when FULL is high. |
| $\overline{O E}$ | 56 | 1 | Output enable. When $\overline{O E}$ is high, the data outputs are in the high-impedance state. |
| PEN | 23 | 1 | Program enable. After reset and before the first word is written to the FIFO, the binary value on DO-D7 is latched as an AF/AE offset value when PEN is low and LDCK is high. |
| Q0-Q17 | $\begin{gathered} 33-34,36-38, \\ 40-43,45-49, \\ 51,53-55 \end{gathered}$ | 0 | 18-bit data output port |
| RESET | 1 | 1 | Reset. A low level on this input resets the FIFO and drives AF/AE and $\overline{\text { FULL }}$ high and HF and EMPTY low. |
| UNCK | 32 | 1 | Unload clock. Data is read from the FIFO on the rising edge of UNCK when EMPTY is high. |

## offset values for AF/AE

The almost-fullalmost-empty flag has two programmable limits: the almost-empty offset value $(X)$ and the almost-full offset value ( Y ). They can be programmed after the FIFO is reset and before the first word is written to memory. The AF/AE flag is high when the FIFO contains $X$ or less words or ( $512-\mathrm{Y}$ ) or more words.
To program the offset values, $\overline{\text { PEN }}$ can be brought low after reset only when LDCK is low. On the following low-to-high transition of LDCK, the binary value on DO-D7 is stored as the almost-empty offset value $(X)$ and the almost-full offset value $(M$. Holding PEN low for another low-to-high transition of LDCK reprograms $Y$ to the binary value on DO-D7 at the time of the second LDCK low-to-high transition. Writes to the FIFO memory are disabled while the offsets are programmed. A maximum value of 255 can be programmed for either X or Y (see Figure 1). To use the default values of $X=Y=64, \overline{P E N}$ must be held high.


Figure 1. Programming $X$ and $Y$ Separately


Define the AF/AE Flag Using
the Default Value of $X$ and $Y$


## $512 \times 18$ FIRST-IN, FIRST-OUT MEMORY

absolute maximum ratings over operating free-air temperature range (unless otherwise noted) ${ }^{\dagger}$

```
Supply voltage range, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - - 0.5 V to 7 7 V
Input voltage, VI7 V
```

Voltage applied to a disabled 3-state output ..... 5.5 V
Operating free-air temperature range, $\mathrm{T}_{\mathrm{A}}$ ..... $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage temperature range ..... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
recommended operating conditions

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  |  | MIN | TYP $\ddagger$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ |  | $V_{C C}=4.5 \mathrm{~V}$, | $\mathrm{I}_{\mathrm{OH}}=-8 \mathrm{~mA}$ |  | 2.4 |  |  | V |
| VOL | Flags | $V_{C C}=4.5 \mathrm{~V}$, | $\mathrm{IOL}=8 \mathrm{~mA}$ |  |  |  | 0.5 | V |
|  | Q outputs | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$, | $1 \mathrm{OL}=16 \mathrm{~mA}$ |  |  |  | 0.5 |  |
| 4 |  | $V_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=\mathrm{V}_{\text {cc }}$ or 0 |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| loz |  | $V_{C C}=5.5 \mathrm{~V}$, | $V_{0}=V_{c c}$ or 0 |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| ICC |  | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=\mathrm{V}_{\text {cc }}-0.2 \mathrm{~V}$ o |  |  |  | 400 | $\mu \mathrm{A}$ |
| $\Delta \mathrm{lcc}{ }^{\text {§ }}$ |  | $V_{C C}=5.5 \mathrm{~V}$, | One input at 3.4 V , | Other inputs at VCC or GND |  |  | 1 | mA |
| $\mathrm{C}_{i}$ |  | $V_{1}=0$, | $\mathrm{f}=1 \mathrm{MHz}$ |  |  | 4 |  | pF |
| $\mathrm{C}_{0}$ |  | $V_{O}=0$, | $\mathrm{f}=1 \mathrm{MHz}$ |  |  | 8 |  | pF |

$\ddagger$ All typical values are at $V_{C C}=5 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}$.
$\S$ This is the supply current for each input that is at one of the specified $T L$ voltage levels rather 0 V or $\mathrm{V}_{\mathrm{CC}}$.
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (unless otherwise noted) (see Figures 5 and 6)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | 'ACT7804-20 |  |  | 'ACT7804-25 |  | 'ACT7804-40 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP ${ }^{\text {t }}$ | MAX | MIN | MAX | MIN | MAX |  |
| $f_{\text {max }}$ | LDCK or UNCK |  | 50 |  |  | 40 |  | 25 |  | MHz |
| tpd | LDCK $\uparrow$ | Any Q | 9 |  | 20 | 9 | 22 | 9 | 24 | ns |
| $t_{\text {pd }}$ | UNCK $\dagger$ |  | 6 | 11.5 | 15 | 6 | 18 | 6 | 20 |  |
| $t_{\text {pd }}{ }^{\ddagger}$ | UNCK $\uparrow$ |  |  | 10.5 |  |  |  |  |  |  |
| tple | LDCK $\uparrow$ | EMPTY | 6 |  | 15 | 6 | 17 | 6 | 19 | ns |
| tphL | UNCK $\dagger$ |  | 6 |  | 15 | 6 | 17 | 6 | 19 |  |
| tphL | RESET Iow |  | 4 |  | 16 | 4 | 18 | 4 | 20 |  |
| tphL | LDCK $\uparrow$ | FULL' | 6 |  | 15 | 6 | 17 | 6 | 19 | ns |
| tPLH | UNCK $\uparrow$ |  | 6 |  | 15 | 6 | 17 | 6 | 19 |  |
| tpLH | RESET low |  | 4 |  | 18 | 4 | 20 | 4 | 22 |  |
| tpd | LDCK $\uparrow$ | AF/AE | 7 |  | 18 | 7 | 20 | 7 | 22 | ns |
| $t_{\text {pd }}$ | UNCK $\dagger$ |  | 7 |  | 18 | 7 | 20 | 7 | 22 |  |
| tpLH | RESET low |  | 2 |  | 10 | 2 | 12 | 2 | 14 |  |
| tPLH | LDCK $\uparrow$ | HF | 5 |  | 18 | 5 | 20 | 5 | 22 | ns |
| tPHL | UNCK $\dagger$ |  | 7 |  | 18 | 7 | 20 | 7 | 22 |  |
| tPHL | RESET low |  | 3 |  | 12 | 3 | 14 | 3 | 16 |  |
| ten | $\overline{O E}$ | Any 0 | 2 |  | 9 | 2 | 10 | 2 | 11 | ns |
| $t_{\text {dis }}$ |  |  | 2 |  | 10 | 2 | 11 | 2 | 12 |  |

$\dagger$ All typical values are at $\mathrm{VCC}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ This parameter is measured at $C_{L}=30 \mathrm{pF}$ (see Figure 3).
operating characteristics, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS | TYP |
| :---: | :---: | :---: | :---: | :---: |
| $C_{\text {Pd }} \quad$ UNIT |  |  |  |  |

TYPICAL CHARACTERISTICS

## PROPAGATION DELAY TIME <br> vs <br> LOAD CAPACITANCE



Figure 3


FIgure 4

## TYPICAL CHARACTERISTICS

## calculating power dissipation

With $\mathrm{ICC}_{(\mathrm{f})}$ taken from Figure 4, the maximum power dissipation $\left(\mathrm{P}_{\mathrm{T}}\right)$ based on all data outputs changing states on each read can be calculated using:

$$
P_{T}=V_{C C} \times\left[l_{C C}(f)+\left(N \times \Delta l_{C C} \times d c\right)\right]+\Sigma\left(C_{L} \times V_{C C}{ }^{2} \times f_{0}\right)
$$

A more accurate power calculation based on device use and average number of data outputs switching can be found using:

$$
P_{T}=V_{C C} \times\left[I_{C C}+(N \times \Delta I C C \times d c)\right]+\Sigma\left(C_{p d} \times V_{C C}{ }^{2} \times f_{i}\right)+\Sigma\left(C_{L} \times V_{C C}{ }^{2} \times f_{0}\right)
$$

where:

| ICC | $=$ power-down IcC maximum |
| ---: | :--- |
| $N$ | $=$ number of inputs driven by a TTL device |
| $\Delta I_{C C}$ | $=$ increase in supply current |
| $d c$ | $=$ duty cycle of inputs at a TTL high level of 3.4 V |
| $C_{p d}$ | $=$ power dissipation capacitance |
| $C_{L}$ | $=$ output capacitive load |
| $\mathrm{f}_{\mathrm{i}}$ | $=$ data input frequency |
| $\mathrm{f}_{0}$ | $=$ data output frequency |

## APPLICATION INFORMATION



Flgure 5. Word-Width Expansion: 512 Words by 36 Blts

## PARAMETER MEASUREMENT INFORMATION



Figure 6. Standard CMOS Outputs ( $\overline{\mathrm{FULL}}, \overline{\mathrm{EMPTY}}, \mathrm{HF}, \mathrm{AF} / \mathrm{AE}$ )


| PARAMETER |  | R1, R2 | $C_{L}{ }^{\dagger}$ | S1 |
| :---: | :---: | :---: | :---: | :---: |
| ten | tPZH | $500 \Omega$ | 50 pF | Open |
|  | tpZL |  |  | Closed |
| $t_{\text {dis }}$ | tphz | $500 \Omega$ | 50 pF | Open |
|  | tPLZ |  |  | Closed |
| tpd |  | $500 \Omega$ | 50 pF | Open |

[^19]Figure 7. 3-State Outputs (Any Q)

- Load and Unload Clocks Can Be Asynchronous or Coincident
- Low-Power Advanced CMOS Technology
- 1024 Words $\times 18$ Bits
- Programmable Almost-Full/Almost-Empty Flag
- Empty, Full, and Half-Full Flags
- Fast Access Times of 30 ns With a 50-pF Load
- Fall-Through Time . . . 20 ns Typical
- Data Rates From 0 to 40 MHz
- High-Output Drive for Direct Bus Interface
- 3-State Outputs
- Avallable in 68-Pin PLCC (FN) Packages or 80-PIn Thin Quad Flat (PN) Packages


NC - No internal connection


## description

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The SN74ACT7802 is a 1024 -word by 18 -bit FIFO for high-speed applications. It processes data in a bit-parallel format at rates up to 40 MHz and access times of 30 ns .
Data is written into the FIFO memory on a low-to-high transition on the load-clock (LDCK) input and is read out on a low-to-high transition on the unload-clock (UNCK) input. The memory is full when the number of words clocked in exceeds by 1024 the number of words clocked out. When the memory is full, LDCK has no effect on the data in the memory; when the memory is empty, UNCK has no effect.

A low level on the reset ( $\overline{\text { RESET }}$ ) input resets the FIFO internal clock stack pointers and sets FULL high, AF/AE high, HF low, and EMPTY low. The Q outputs are not reset to any specific logic level. The FIFO must be reset upon power up. The Q outputs are noninverting and are in the high-impedance state when the output-enable (OE) input is low.

When writing to the FIFO after a reset pulse or when the FIFO is empty, the first active transition on LDCK drives EMPTY high and causes the first word written to the FIFO to appear on the Q outputs. Therefore, an active transition on UNCK is not required to read the first word written to the FIFO. Each subsequent read from the FIFO requires an active transition on UNCK.
The SN74ACT7802 can be cascaded in the word-width direction but not in the word-depth direction.
The SN74ACT7802 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.
offset value values for AF/AE
The FIFO memory status is monitored by the full ( $\overline{\text { FULL }})$, empty ( $\overline{\text { EMPTY }}$ ), half-full (HF), and almost-full/almost-empty (AF/AE) flags. The FULL output is low when the memory is full; the EMPTY output is low when the memory is empty. The HF output is high when the memory contains 512 or more words and low when it contains less than 512 words. The level of the AF/AE flag is determined by both the number of words in the FIFO and a user-definable offset X. AF/AE is high when the FIFO is almost full or almost empty, i.e., when it contains $X$ or less words or $(1024-X)$ or more words. The almost-full/almost-empty offset value is either user-defined or the default value of 256 ; it is programmed during each reset cycle as follows:

## user-defined X:

Take $\overline{\mathrm{DAF}}$ from high to low.
If RESET is not already low, take RESET low.
With $\overline{\mathrm{DAF}}$ held low, take $\overline{\text { RESET }}$ high. This defines the AF/AE flag using $X$.
default X:
To redefine the AF/AE flag using the default value of $X=256$, hold $\overline{\mathrm{DAF}}$ high during the reset cycle.
logic symbol ${ }^{\dagger}$

$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
functional block diagram


Terminal Functions

| TERMINAL |  |  |
| :---: | :---: | :---: |
| iNAiñ ito. | Vo | Cription |
| AF/AE 33 | 0 | Almost-full/almost-empty flag. Depth offset values can be programmed for AF/AE, or the default value of 256 can be used for the almost-empty almost-full offset ( $X$ ). AF/AE is high when memory contains $X$ or less words or ( $1024-X$ ) or more words. AF/AE is high after reset. |
| $\overline{\text { DAF }} \quad 27$ | 1 | Define almost full flag. The high-to-low transition of $\overline{\mathrm{DAF}}$ stores the binary value of data inputs as the almost-full/almost-empty offset value ( $X$ ). With DAF held low, a low pulse on RESET defines AF/AE using $X$. |
| $\begin{array}{\|cc\|} \hline \text { D0-D17 } & 26,19,17, \\ 15-7 \end{array}$ | 1 | 18-bit data input port |
| EMPTY 66 | 0 | Empty flag. EMPTY is low when the FIFO is empty. A FIFO reset also causes EMPTY to go low. |
| FULL 35 | 0 | Full flag. $\overline{\text { FULL }}$ is low when the FIFO is full. A FIFO reset causes FULL to go high. |
| HF 36 | 0 | Half-full flag. HF is high when the FIFO memory contains 512 or more words. HF is low after reset. |
| LDCK 29 | 1 | Load clock. Data is written to the FIFO on the rising edge of LDCK when FULL is high. |
| OE 2 | 1 | Output enable. When OE is low, the data outputs are in the high-impedance state. |
| $38-39,41-42$, $44,46-47$, Q0-Q17-49-50, 52-53, $55-56,58-59$, $61,63-64$ | 0 | 18-bit data output port |
| RESET 1 | 1 | Reset. A low level on $\overline{\text { RESET }}$ resets the FIFO and drives AF/AE and FULL high and HF and EMPTY low. |
| UNCK 5 | 1 | Unload clock. Data is read from the FIFO on the rising edge of UNCK when EMPTY is high. |



Define the AF/AE Offset Value (X)
Using the Data on D0 - D8

Define the AF/AE Offset Value ( X )
Using the Default Value of 256

Figure 2. Write, Read, and Flag Timing Reference

## SN74ACT7802 $1024 \times 18$ FIRST-IN, FIRST-OUT MEMORY

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$



Voltage applied to a disabled 3 -state output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5.5 V

Storage temperature range .................................................................... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
t Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
recommended operating conditions


SCAS187A-AUGUST 1990 - REVISED AUGUST 1993
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  |  | MIN | TYP ${ }^{\text {t }}$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{VOH}^{\text {OH}}$ | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$ | $1 \mathrm{OH}=-8 \mathrm{~mA}$ |  | 2.4 |  |  | V |
| VOL | $V_{C C}=4.5 \mathrm{~V}$ | $\mathrm{IOL}^{\mathrm{OL}}=16 \mathrm{~mA}$ |  |  |  | 0.5 | $V$ |
| 1 | $V_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or 0 |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| lOZ | $V_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {cc }}$ or 0 |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| $1 \mathrm{Cc}{ }^{\ddagger}$ | $V_{1}=V_{C C}-0.2 \mathrm{~V}$ or 0 |  |  |  |  | 400 | $\mu \mathrm{A}$ |
| $\Delta_{\text {l }}{ }^{\ddagger}$ | $V_{C C}=5.5 \mathrm{~V}$, | One input at 3.4 V, | Other inputs at VCC or GND |  |  | 1 | mA |
| $\mathrm{C}_{\mathbf{i}}$ | $V_{1}=0$, | $f=1 \mathrm{MHz}$ |  |  | 4 |  | pF |
| $\mathrm{C}_{0}$ | $\mathrm{V}_{\mathrm{O}}=0$, | $f=1 \mathrm{MHz}$ |  |  | 8 |  | pF |

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (see Figures 4 and 5)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | 'ACT7802-25 |  |  | 'ACT7802-40 |  | 'ACT7802-60 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYPt | MAX | MIN | MAX | MIN | MAX |  |
| $f_{\text {max }}$ | LDCK or UNCK |  | 40 |  |  | 25 |  | 16.7 |  | MHz |
| tpd | LDCK $\uparrow$ | Any Q | 8 | 20 | 30 | 8 | 35 | 8 | 45 | ns |
| $t \mathrm{pd}$ | UNCK $\uparrow$ | Any Q | 12 |  | 30 | 12 | 35 | 12 | 45 | ns |
| $t_{\text {pd }}{ }^{\text {§ }}$ | UNCK $\uparrow$ | Any Q |  | 21 |  |  |  |  |  | ns |
| tplH | LDCK $\uparrow$ | EMPTY | 4 |  | 18 | 4 | 20 | 4 | 22 | ns |
| tPHL | UNCK $\uparrow$ |  | 2 |  | 18 | 2 | 20 | 2 | 22 |  |
| tpHL | RESET $\downarrow$ | EMPTY | 2 |  | 18 | 2 | 20 | 2 | 22 | ns |
| tpHL | LDCK $\uparrow$ | FULL | 4 |  | 18 | 4 | 20 | 4 | 22 | ns |
| tPLH | UNCK $\uparrow$ | $\overline{\text { FULL }}$ | 4 |  | 17 | 4 | 19 | 4 | 21 | ns |
|  | RESET $\downarrow$ |  | 2 |  | 17 | 2 | 19 | 2 | 21 |  |
| $t_{\text {t }}$ d | LDCK $\uparrow$ | AF/AE | 2 |  | 20 | 2 | 22 | 2 | 24 | ns |
|  | UNCK $\uparrow$ |  | 2 |  | 20 | 2 | 22 | 2 | 24 |  |
| tpLH | RESET $\downarrow$ | AF/AE | 2 |  | 17 | 2 | 19 | 2 | 21 | ns |
| tPLH | LDCK $\dagger$ | HF | 2 |  | 18 | 2 | 20 | 2 | 22 | ns |
| tPHL | UNCK $\uparrow$ | HF | 2 |  | 18 | 2 | 20 | 2 | 22 | ns |
|  | RESET $\downarrow$ |  | 2 |  | 17 | 2 | 19 | 2 | 21 |  |
| $t_{\text {en }}$ | OE | Any Q | 2 |  | 12 | 2 | 14 | 2 | 16 | ns |
| $\mathrm{t}_{\text {dis }}$ | OE | Any Q | 2 |  | 14 | 2 | 16 | 2 | 18 | ns |

$\dagger$ All typical values are at $\mathrm{V}_{C C}=5 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}$.
$\ddagger$ ICC tested with outputs open
§ This parameter is measured with $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ (see Figure 1).
operating characteristics, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

|  | PARAMETER | TEST CONDITIONS | TYP | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitancer per channel | $\mathrm{CL}=50 \mathrm{pF}, \quad \mathrm{f}=5 \mathrm{MHz}$ | 65 | pF |

TYPICAL CHARACTERISTICS
PROPAGATION DELAY TIME
LOAD CAPACITANCE


Figure 1


Figure 2

## calculating power dissipation

$$
P_{T}=V_{C C} \times[l C c+(N \times \Delta l C c \times d c)]+\Sigma\left(C_{p d} \times V_{C C}{ }^{2} \times f_{i}\right)+\Sigma\left(C_{L} \times V_{C C}{ }^{2} \times f_{0}\right)
$$

where:

```
IcC \(=\) power-down I ICC maximum
\(\mathrm{N}=\) number of inputs driven by a TTL device
\(\Delta^{\prime} I_{C C}=\) increase in supply current
dc \(\quad=\) duty cycle of inputs at a TTL high level of 3.4 V
\(\mathrm{C}_{\text {pd }}=\) power dissipation capacitance
\(C_{L}=\) output capacitive load
\(f_{i}=\) data input frequency
\(\mathrm{f}_{\mathrm{o}}=\) data output frequency
```



Figure 3. Word-Width Expansion: 1024 Word by 36 Bit

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT
Figure 4. Standard CMOS Outputs (FULL, AF/AE, $\overline{\text { EMPTY }}$ )


| PARAMETER |  | R1, R2 | $C_{L}{ }^{\dagger}$ | S1 |
| :---: | :---: | :---: | :---: | :---: |
| ten | tpZH | $500 \Omega$ | 50 pF | Open |
|  | tPZL |  |  | Closed |
| $t_{\text {dis }}$ | tPHZ | $500 \Omega$ | 50 pF | Open |
|  | tplz |  |  | Closed |
| tpd |  | $500 \Omega$ | 50 pF | Open |

$\dagger$ Includes probe and test-fixture capacitance
Figure 5. 3-State Outputs (Any Q)

- Member of the Texas Instruments Widebus ${ }^{\text {™ }}$ Family
- Independent Asynchronous Inputs and Outputs
- Produced in Advanced BiCMOS Technology
- Two Separate $512 \times 18$ FIFOs Buffering Data In Opposite Directions
- Programmable Almost-Full/Almost-Empty Flags
- Empty, Full, and Half-Full Flags
- Fast Access Times of 12 ns With a 50-pF Load and Simultaneous Switching Data Outputs
- Supports Clock Rates up to 67 MHz
- Avallable in 80-Pin Quad Flat Packages (PH) and Space-Saving 80-PIn Thin Quad Flat Packages (PN)




## description

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The SN74ABT7820 is arranged as two 512 by 18 -bit FIFOs for high speed and fast access times. It processes data at rates from 0 to 67 MHz with access times of 12 ns in a bit-parallel format.
The SN74ABT7820 consists of bus transceiver circuits, two $512 \times 18$ FIFOs, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal FIFO memories. Enable inputs GAB and GBA control the transceiver functions. The SAB and SBA control inputs select whether real-time or stored data is transferred. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. Figure 1 illustrates the eight fundamental bus-management functions that can be performed with the SN74ABT7820.

The SN74ABT7820 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

## Terminal Functions

| TERMINAL | 1/0 | DESCRIPTION |
| :---: | :---: | :---: |
| AO-A17 | 1/0 | Port-A data. The 18-bit bidirectional data port for side A. |
| AF/AEA | 0 | FIFO A almost-full/almost-empty flag. Depth offset values can be programmed for AF/AEA or the default value of 128 can be used for both the almost-empty offset $(X)$ and the almost-full offset $(M$. AF/AEA is high when FIFO A contains $X$ or less words or $(512-Y)$ or more words. AF/AEA is set high after FIFO A is reset. |
| AF/AEB | 0 | FIFO B almost-ful//almost-empty flag. Depth offset values can be programmed for AF/AEB or the default value of 128 can be used for both the almost-empty offset $(X)$ and the almost-full offset $(Y$ ). AF/AEB is high when FIFO B contains $X$ or less words or $(512-Y)$ or more words. AF/AEB is set high after FIFO B is reset. |
| B0-B17 | 1/0 | Port-B data. The 18-bit bidirectional data port for side B. |
| EMPTYA | 0 | FIFO A empty flag. EMPTYA is low when FIFO A is empty and high when FIFO A is not empty. EMPTYA is set low after FIFO $A$ is reset. |
| EMPTYB | 0 | FIFO B empty flag. EMPTYB is low when FIFO B is empty and high when FIFO $B$ is not empty. EMPTYB is set low after FIFO $B$ is reset. |
| FULLA | 0 | FIFO A full flag. $\overline{\text { FULIA }}$ is low when FIFOA is full and high when FIFO $A$ is not full. $\overline{\text { FULLA }}$ is set high after FIFO A is reset. |
| FULLB | 0 | FIFO B full flag. $\overline{F U L L B}$ is low when FIFO B is full and high when FIFOB is not full. $\bar{F}$ ULLB is set high after FIFO B is reset. |
| GAB | 1 | Port-B output enable. B0-B17 outputs are active when $G A B$ is high and in the high-impedance state when GAB is low. |
| GBA | 1 | Port-A output enable. A0-A17 outputs are active when GBA is high and in the high-impedance state when GBA is low. |
| HFA | 0 | FIFO A half-full flag. HFA is high when FIFO A contains 256 or more words and is low when FIFO A contains 255 or less words. HFA is set low after FIFO $A$ is reset. |
| HFB | 0 | FIFO B half-full flag. HFB is high when FIFO B contains 256 or more words and is low when FIFO B contains 255 or less words. HFB is set low after FIFO B is reset. |
| LDCKA | 1 | FIFO A load clock. Data is written into FIFO A on a low-to-high transition of LDCKA when FULLA is high. The first word written into an empty FIFO $A$ is sent directly to the FIFO A data outputs. |
| LDCKB | 1 | FIFO B load clock. Data is written into FIFO B on a low-to-high transition of LDCKB when $\overline{F U L L \overline{L B}}$ is high. The first word written into an empty FIFO $B$ is sent directly to the FIFO B data outputs. |
| PENA | 1 | FIFO A program enable. After reset and before a word is written into FIFO $A$, the binary value on AO-A7 is latched as an AF/AEA offset value when PENA is low and LDCKA is high. |
| PENB | I | FIFO B program enable. After reset and before a word is written into FIFO B, the binary value on BO-B7 is latched as an AF/AEB offsct valuo when $\overline{P E N B}$ is low and LDCKB is high. |
| $\overline{\text { RSTA }}$ | 1 | FIFO A reset. A low level on $\overline{\text { RSTA }}$ resets FIFO A forcing EMPTYA low, HFA low, FULLA high, and AF/AEA high. |
| RSTB | 1 | FIFO B reset. A low level on $\overline{\text { RSTB }}$ resets FIFO B forcing EMPTYB low, HFB low, FULLB high, and AF/AEB high. |
| SAB | 1 | Port-B read select. SAB selects the source of B0-B17 read data. A low level selects real-time data from AO-A17. A high level selects the FIFO A output. |
| SBA | 1 | Port-A read select. SBA selects the source of AO-A17 read data. Alow level selects real-time data from BO - B17. A high level selects the FIFO B output. |
| UNCKA | 1 | FIFO A unload clock. Data is read from FIFO A on a low-to-high transition of UNCKA when EMPTYA is high. |
| UNCKB | 1 | FIFO B unload clock. Data is read from FIFO B on a low-to-high transition of UNCKB when EMPTYB is high. |

## SCAS206A -AUGUST 1991 - REVISED AUGUST 1992

logic symbol $\dagger$


$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
logic diagram (positive logic)



Figure 1. Bus-Management Functions

SELECT-MODE CONTROL TABLE

| CONTROL |  | OPERATION |  |
| :---: | :---: | :---: | :---: |
| SBA | SAB | A BUS | B BUS |
| L | L | Real-time B to A bus | Real-time A to B bus |
| H | L | FIFO B to A bus | Real-time A to B bus |
| L | H | Real-time B to A bus | FIFO A to B bus |
| H | H | FIFO B to A bus | FIFO A to B bus |

OUTPUT-ENABLE CONTROL TABLE

| CONTROL |  | OPERATION |  |
| :---: | :---: | :---: | :---: |
| GBA | GAB | A BUS | B BUS |
| L | L | Isolation/input to $A$ bus | Isolation/input to B bus |
| H | L | A bus enabled | Isolation/input to B bus |
| L | H | Isolation/input to $A$ bus | B bus enabled |
| H | H | A bus enabled | B bus enabled |

timing diagram for FIFO $\mathrm{A}^{\dagger}$

${ }^{\dagger} \mathrm{SAB}=\mathrm{GAB}=\mathrm{H}, \mathrm{GBA}=\mathrm{L}$
Operation of FIFO $B$ is identical to that of FIFO A

## offset values for AF/AE

The almost-full/almost-empty flag of each FIFO has two programmable limits: the almost-empty offset value (X) and the almost-full offset value ( Y ). The offsets of a flag can be programmed from the input of its FIFO after it is reset and before any data is written to its memory. An AF/AE flag is high when its FIFO contains X or less words or ( $512-Y$ ) or more words.
To program the offset values for AF/AEA, $\overline{\text { PENA }}$ can be brought low after FIFO A is reset and only when LDCKA is low. On the following low-to-high transition of LDCKA, the binary value on AO-A7 is stored as the almost-empty offset value ( X ) and the almost-full offset value ( Y . Holding PENA low for another low-to-high transition of LDCKA reprograms $Y$ to the binary value on AO-A7 at the time of the second LDCKA low-to-high transition.
$\overline{\text { PENA }}$ can be brought back high only when LDCKA is low during the first two LDCKA cycles. PENA can be brought high at any time after the second LDCKA pulse returns low. A maximum value of 255 can be programmed for either X or Y (see Figure 2). To use the default values of $\mathrm{X}=\mathrm{Y}=128$ for AF/AEA, $\overline{\text { PENA }}$ must be tied high. No data is stored in the FIFO when its AF/AE offsets are programmed. The AF/AEB flag is programmed in the same manner. $\overline{\text { PENB }}$ enables LDCKB to program the AF/AEB offset values taken from B0-B7.


Figure 2. Programming $X$ and $Y$ Separately for AF/AEA

## SN74ABT7920

## $512 \times 18 \times 2$ FIRST-IN, FIRST-OUT MEMORY

SCAS206A - AUGUST 1991 - REVISED AUGUST 1992

## absolute maximum ratings over operating free-air temperature (unless otherwise noted) $\dagger$


$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

## recommended operating conditions

|  |  | MIN | NOM MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $V_{\text {cc }}$ | Supply voltage | 4.5 | $4.5 \quad 5.5$ | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage | 2 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  | 0.8 | $V$ |
| $V_{1}$ | Input voltage | 0 | VCC | V |
| ${ }^{1} \mathrm{OH}$ | High-level output current |  | -12 | mA |
| IOL | Low-level output current |  | 24 | mA |
| $\Delta t / \Delta v$ | Input transition rise or fall rate |  | 5 | ns/V |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

$\ddagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
§ The parameters loZH and lozL include the input leakage current.
I Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
timing requirements over recommended operating free-air temperature range (unless otherwise noted)

|  |  |  | 'ABT7820-15 |  | 'ABT7820-20 |  | 'ABT7820-25 |  | 'ABT7820-30 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| ${ }_{\text {f clock }}$ | Clock frequency |  | 67 |  | 50 |  | 40 |  | 33 |  | MHz |
| ${ }^{\text {tw }}$ | Pulse duration | LDCKA, LDCKB high | 4 |  | 6 |  | 9 |  | 11 |  | ns |
|  |  | LDCKA, LDCKB low | 4 |  | 6 |  | 9 |  | 11 |  |  |
|  |  | UNCKA, UNCKB high | 4 |  | 6 |  | 9 |  | 11 |  |  |
|  |  | UNCKA, UNCKB low | 4 |  | 6 |  | 9 |  | 11. |  |  |
|  |  | RSTA, $\overline{\text { RSTB }}$ low | 6 |  | 8 |  | 10 |  | 12 |  |  |
| $\mathrm{t}_{\text {su }}$ | Setup time | AO-A17 before LDCKA $\dagger$ and B0-B17 before LDCKB $\uparrow$ | 3 |  | 4 |  | 4 |  | 4 |  | ns |
|  |  | $\overline{\text { PENA }}$ before LDCKA $\uparrow$ and $\overline{\text { PENB }}$ before LDCKB $\dagger$ | 5 |  | 5 |  | 5 |  | 5 |  |  |
|  |  | LDCKA inactive before $\overline{\text { RSTA }}$ high and LDCKB inactive before $\overline{\text { RSTB }}$ high | 3 |  | 3 |  | 4 |  | 4 |  |  |
| th | Hold time | AO-A17 after LDCKA $\uparrow$ and BO-B17 after LDCKB $\dagger$ | 0 |  | 0 |  | 0 |  | 0 |  | ns |
|  |  | $\overline{\text { PENA }}$ after LDCKA low and $\overline{\text { PENB }}$ after LDCKB low | 2 |  | 2 |  | 2 |  | 2 |  |  |
|  |  | LDCKA inactive after $\overline{\text { RSTA }}$ high and LDCKB inactive after $\overline{R S T B}$ high | 3 |  | 3 |  | 4 |  | 4 |  |  |

SCAS206A - AUGUST 1991 - REVISED AUGUST 1992
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (unless otherwise noted) (see Figure 5)

| PARAMETER | FROM (INPUT) | TO(OUTPUT) | 'ACT7820-15 |  | 'ACT7820-20 |  | 'ACT7820-25 |  | 'ACT7820-30 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP ${ }^{\text {MAX }}$ | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{f}_{\text {max }}$ | LDCK, UNCK |  |  | 67 |  | 50 |  | 40 |  | 33.3 | MHz |
| ${ }^{\text {tpd }}$ | LDCKAя. LDCKB $\uparrow$ | B/A | 4 | 14 | 4 | 15 | 4 | 18 | 4 | 20 | ns |
|  | UNCKA UNCKB $\uparrow$ |  | 4 | $9 \quad 12$ | 4 | 13.5 | 4 | 15 | 4 | 17 |  |
| $t_{\text {pd }}{ }^{\ddagger}$ | UNCKA $\uparrow$, UNCKB $\uparrow$ | B/A |  | 8 |  |  |  |  |  |  | ns |
| tpLH | LDCKA $\uparrow$. LDCKB $\uparrow$ | $\frac{\overline{\text { EMPTYA, }}}{\text { EMPTYB }}$ | 4 | 14 | 4 | 15 | 4 | 17 | 4 | 19 | ns |
| tPHL | UNCKAt, UNCKB $\dagger$ |  | 4 | 13 | 4 | 14 | 4 | 16 | 4 | 18 |  |
| tPHL | RSTA RSTB low | EMPTYA, EMPTYB | 6 | 16 | 6 | 16 | 6 | 18 | 6 | 20 | ns |
| ${ }^{\text {tPHL }}$ | LDCKAя, LDCKB $\uparrow$ | $\begin{aligned} & \overline{\text { FULLA, }} \\ & \overline{\text { FULLB }} \end{aligned}$ | 6 | 13 | 6 | 14 | 6 | 16 | 6 | 18 | ns |
| tpLH | UNCKAT. UNCKB $\uparrow$ | $\frac{\overline{\text { FULLA }},}{\overline{\text { FULLEB }}}$ | 6 | 15 | 6 | 15 | 6 | 17 | 6 | 19 | ns |
|  | RSTA low, RSTB low |  | 8 | 20 | 8 | 20 | 8 | 22 | 8 | 22 |  |
| $t^{\text {pd }}$ | LDCKA $\uparrow$, LDCKB $\uparrow$ | AF/AEA, AF/AEB | 8 | 16 | 8 | 17 | 8 | 18 | 8 | 20 | ns |
|  | UNCKAT, UNCKB $\uparrow$ |  | 8 | 16 | 8 | 17 | 8 | 18 | 8 | 20 |  |
| tPLH | $\overline{\text { RSTA }}$ low, RSTB low | AF/AEA, AF/AEB | 2 | 12 | 2 | 14 | 2 | 16 | 2 | 18 | ns |
| tPLH | LDCKA $\uparrow$, LDCKB $\uparrow$ | HFA, HFB | 8 | 15 | 8 | 15 | 8 | 17 | 8 | 19 | ns |
|  | UNCKA, UNCKB | HFA, HFB | 8 | 15 | 8 | 15 | 8 | 17 | 8 | 19 | ns |
| ${ }^{\text {tPHL }}$ | $\overline{\text { RSTA }}$ low, RSTB low |  | 2 | 12 | 2 | 14 | 2 | 16 | 2 | 18 |  |
| ${ }^{\text {tpd }}$ | SAB/SBA ${ }^{\text {§ }}$ | B/A | 2 | 10 | 2 | 11 | 2 | 12 | 2 | 14 | ns |
|  | AVB |  | 2 | 9 | 2 | 10 | 2 | 11 | 2 | 13 |  |
| ten | GBA/GAB | A ${ }^{\text {B }}$ | 2 | 6.5 | 2 | 8 | 2 | 10 | 2 | 12 | ns |
| $\mathrm{t}_{\text {dis }}$ | GBAGAB | AB | 2 | 11 | 2 | 12 | 2 | 13 | 2 | 14 | ns |

$\dagger$ All typical values are at $5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ This parameter is measured with a $30-\mathrm{pF}$ load (see Figure 3).
§ These parameters are measured with the internal output state of the storage register opposite to that of the bus input.

## TYPICAL CHARACTERISTICS

PROPAGATION DELAY TIME
LOAD CAPACITANCE


Figure 3


Figure 4

## TYPICAL CHARACTERISTICS

## calculating power dissipation

With $\mathrm{ICC}_{(f)}$ taken from Figure 4, the maximum power dissipation ( $\mathrm{P}_{\mathrm{T}}$ ) based on all outputs changing states on each read can be calculated using:

$$
P_{T}=V_{C C} \times \operatorname{lcC}(f)+\Sigma\left(C_{L} \times V_{C C}{ }^{2} \times f_{0}\right)
$$

where:
$I_{C C(f)}=$ maximum ICC per clock frequency
$C_{L}=$ output capacitive load
$\mathrm{f}_{\mathrm{o}}=$ data output frequency

PARAMETER MEASUREMENT INFORMATION


| PARAMETER |  | R1, R2 | $C_{L}{ }^{\text {t }}$ | S1 |
| :---: | :---: | :---: | :---: | :---: |
| $t_{\text {en }}$ | tPZH | $500 \Omega$ | 50 pF | Open |
|  | tPZL |  |  | Closed |
| $t_{\text {dis }}$ | $\mathrm{t}_{\mathrm{PHZ}}$ | $500 \Omega$ | 50 pF | Open |
|  | tPLZ |  |  | Closed |
| $t_{\text {pd }}$ |  | $500 \Omega$ | 50 pF | Open |

$\dagger$ Includes probe and test-fixture capacitance
Figure 5. Load Circult and Voltage Waveforms
General Information
Multi-Q ${ }^{\text {m }}$ 18-Bit FIFO2
3.3-V Low-Powered 18-Bit FIFOs
Telecom Single-Bit FIFOs
DSP 36-Bit Clocked FIFOs
Internetworking 36-Bit Clocked FIFOs
H-B Computing 36-Bit Clocked FIFOs
18-Bit Clocked FIFOs
18-Bit Strobed FIFOs
9-Bit Clocked/Strobed FIFOs ..... 10
9-Bii Asynchionous rifos ..... 11.
9-Bit Synchronous FIFOs ..... 12
Reduced-Width FIFOs ..... 13
Application Notes ..... 14
Mechanical Data15

## 9-BIT CLOCKED/STROBED FIFOS

## Features

- $0.8-\mu \mathrm{m}$ CMOS process
- Supports clock rates up to 67 MHZ
- Fast access times
- High drive capabilities
- Depths from 32 to 2 K words
- Output edge control (OEC ${ }^{r m}$ ) circuitry coupled with distributed $\mathrm{V}_{\mathrm{CC}}$ and GND
- Available in JEDEC reduced-height 64-pin TQFP, PCMCIA Type I compliant

Benefits

- Fast access times combined with low power
- Supports high-performance systems
- Access times as low as 12 ns for improved performance
- $\quad$ 8-mA to 16-mA drive capability for high-fanout and bus applications
- Allows greater system optimization
- Improved noise immunity and mutual coupling effects
- Board-space savings of up to $23 \%$ over 32-pin PLCC option
- Free-Running Read and Write Clocks Can Be Asynchronous or Coincident
- Read and Write Operations Synchronized to Independent System Clocks
- Input-Ready Flag Synchronized to Write Clock
- Output-Ready Flag Synchronized to Read Clock
- 2048 Words by 9 Bits
- Low-Power Advanced CMOS Technology
- Programmable Almost-Full/Almost-Empty Flag
- Input-Ready, Output-Ready, and Half-Full Flags
- Cascadable in Word Width and/or Word Depth
- Fast Access Times of 12 ns With a 50-pF Load
- Data Rates From 0 to 67 MHz
- 3-State Outputs
- Avallable in 44-Pin PLCC (FN), Space-Saving 64-Pin Thin Quad Flat Packages (PM), or Reduced-Height 64-Pin Thin Quad Flat Packages (PAG)


## description

The SN74ACT7807 is a 2048-word by 9-bit FIFO with high speed and fast access times. It processes data at rates up to 67 MHz and access times of 12 ns in a bit-parallel format. Data outputs are noninverting with respect to the data inputs. Expansion is easily accomplished in both word width and word depth.

The write clock (WRTCLK) and read clock (RDCLK) inputs should be free running and can be asynchronous or coincident. Data is written to memory on the rising edge of WRTCLK when the write-enable (WRTEN1/DP9, WRTEN2) inputs are high and the input-ready (IR) flag output is high. Data is read from memory on the rising edge of RDCLK when the read-enable (RDEN1, RDEN2) and output-enable (OE) inputs are high and the output-ready (OR) flag output is high. The first word written to memory is clocked through to the output buffer regardless of the levels on RDEN1, RDEN2, and OE. The OR flag indicates that valid data is present on the output buffer.
The FIFO can be reset asynchronous to WRTCLK and RDCLK. RESET must be asserted while at least four WRTCLK and four RDCLK cycles occur to clear the synchronizing registers. Resetting the FIFO initializes the IR, OR, and HF flags low and the AF/AE flag high. The FIFO must be reset upon power up.

The SN74ACT7807 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.


NC - No internal connection
logic symbol ${ }^{\dagger}$

$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the FN package.

## $2048 \times 9$ CLOCKED FIRST-IN, FIRST-OUT MEMORY

SCAS200A - JANUARY 1991 - REVISED AUGUST 1994

## functional block diagram



## Terminal Functions

| TERMINAL NAME | 1/0 | DESCRIPTION |
| :---: | :---: | :---: |
| AF/AE | 0 | Almost-full/almost-empty flag. Depth offset values can be programmed for AF/AE or the default value of 256 can be used for both the almost-empty offset $(X)$ and the almost-full offset ( $M$ ). AF/AE is high when memory contains $X$ or less words or (2048 - Y) or more words. AF/AE is high after reset. |
| D0-D8 | 1 | Nine-bit data input port |
| HF | 0 | Half-full flag. HF is high when the FIFO memory contains 1024 or more words. HF is low after reset. |
| IR | 0 | Input-ready flag. IR is synchronized to the low-to-high transition of WRTCLK. When IR is low, the FIFO is full and writes are disabled. IR is low during reset and goes high on the second low-to-high transition of WRTCLK after reset. |
| OE | 1 | Output enable. When OE, RDEN1, RDEN2 and OR are high, data is read from the FIFO on a low-to-high transition of RDCLK. When OE is low, reads are disabled and the data outputs are in the high-impedance state. |
| OR | 0 | Output-ready flag. OR is synchronized to the low-to-high transition of RDCLK. When OR is low, the FIFO is empty and reads are disabled. Ready data is present on Q0-Q17 when OR is high. OR is low during reset and goes high on the third low-to-high transition of RDCLK after the first word is loaded to empty memory. |
| PEN | 1 | Program enable. After reset and before the first word is written to the FIFO, the binary value on D0-D8 and DP9 is latched as an AF/AE offset value when $\overline{\text { PEN }}$ is low and WRTCLK is high. |
| Q0-Q8 | 0 | Nine-bit data output port. After the first valid write to empty memory, the first word is output on Q0-Q8 on the third rising edge of RDCLK. OR is also asserted high at this time to indicate ready data. When OR is low, the last word read from the FIFO is present on Q0-Q8. |
| RDCLK | 1 | Read clock. RDCLK is a continuous clock and can be asynchronous or coincident to WRTCLK. A low-to-high transition of RDCLK reads data from memory when RDEN1, RDEN2, OE, and OR are high. OR is synchronous to the low-to-high transition or RDCLK. |
| RDEN1, RDEN2 | 1 | Read enables. When RDEN1, RDEN2, OE, and OR are high, data is read from the FIFO on the low-to-high transition of RDCLK. |
| RESET | 1 | Reset. To reset the FIFO, four low-to-high transitions of RDCLK and four low-to-high transitions of WRTCLKmust occur while RESET is low. This sets HF, IR, and OR low and AF/AE high. |
| WRTCLK | 1 | Write clock. WRTCLK is a continuous clock and can be asynchronous or coincident to RDCLK. A low-to-high transition of WRTCLK writes data to memory when WRTEN1/DP9, WRTEN2, and IR are high. IR is synchronous to the low-to-high transition of WRTCLK. |
| WRTEN1/DP9 | 1 | Write enable/data pin 9. When WRTEN1/DP9, WRTEN2, and IR are high, data is written to the FIFO on a low-to-high transition of WRTCLK. When programming an AF/AE offset value, WRTEN1/DP9 is used as the most significant data bit. |
| WRTEN2 | 1 | Write enable. When WRTEN1/DP9, WRTEN2, and IR are high, data is written to the FIFO on a low-to-high transition of WRTCLK. |

## offset values for AF/AE

The almost-ful//almost-empty flag has two programmable limits: the almost-empty offset value $(X)$ and the almost-full offset value ( $Y$ ). They can be programmed after the FIFO is reset and before the first word is written to memory. If the offsets are not programmed, the default values of $X=Y=256$ are used. The AF/AE flag is high when the FIFO contains $X$ or less words or $(2048-Y)$ or more words.
Program enable ( $\overline{\text { PEN }}$ ) should be held high throughout the reset cycle. $\overline{\text { PEN }}$ can be brought low only when IR is high and WRTCLK is low. On the following low-to-high transition of WRTCLK, the binary value on DO-D8 and WRTEN1/DP9 is stored as the almost-empty offset value ( X ) and the almost-full offset value ( Y ). Holding PEN low for another low-to-high transition of WRTCLK reprograms Y to the binary value on DO-D8 and WRTEN1/DP9 at the time of the second WRTCLK low-to-high transition. While the offsets are programmed, data is not written to the FIFO memory regardless of the state of the write enables (WRTEN1/DP9, WRTEN2). A maximum value of 1023 can be programmed for either X or Y (see Figure 1). To use the default values of $X=Y=256, \overline{P E N}$ must be held high.



Figure 2. Reset Cycle


Figure 3. Write


Figure 4. Read

## $2048 \times 9$ CLOCKED FIRST-IN, FIRST-OUT MEMORY

## SCAS200A - JANUARY 1991 - REVISED AUGUST 1994

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$



Voltage applied to a disabled 3 -state output ............................................................ 5.5 V

Storage temperature range $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
recommended operating conditions

|  |  |  | 'ACT7807-15 |  | 'ACT7807-20 |  | 'ACT7807-25 |  | 'ACT7807-40 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $V_{C C}$ | Supply voltage |  | 4.5 | 5.5 | 4.5 | 5.5 | 4.5 | 5.5 | 4.5 | 5.5 | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage |  | 2 |  | 2 |  | 2 |  | 2 |  | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage |  |  | 0.8 |  | 0.8 |  | 0.8 |  | 0.8 | V |
| $\mathrm{IOH}^{\text {I }}$ | High-level output current | Q outputs, Flags |  | -8 |  | -8 |  | -8 |  | -8 | mA |
| IOL | Low-level output current | Q outputs |  | 16 |  | 16 |  | 16 |  | 16 | mA |
|  |  | Flags |  | 8 |  | 8 |  | 8 |  | 8 |  |
| $\mathrm{f}_{\text {clock }}$ | Clock frequency |  |  | 67 |  | 50 |  | 40 |  | 25 | MHz |
| ${ }^{\text {tw }}$ | Pulse duration | WRTCLK high or low | 6 |  | 8 |  | 9 |  | 13 |  |  |
|  |  | RDCLK high or low | 6 |  | 8 |  | 9 |  | 13 |  |  |
|  |  | PEN low | 6 |  | 9 |  | 9 |  | 13 |  | ns |
| $\mathrm{t}_{\text {su }}$ | Setup time | D0-D8 before WRTCLK $\uparrow$ | 4 |  | 5 |  | 5 |  | 5 |  | ns |
|  |  | WRTEN1, WRTEN2 before WRTCLK $\dagger$ | 4 |  | 5 |  | 5 |  | 5 |  |  |
|  |  | OE, RDEN1, RDEN2 before RDCLK $\uparrow$ | 5 |  | 6 |  | 6 |  | 6.5 |  |  |
|  |  | Reset: RESET low before first WRTCLK $\uparrow$ and RDCLK ${ }^{\ddagger}{ }^{\ddagger}$ | 7 |  | 8 |  | 8 |  | 8 |  |  |
|  |  | $\overline{\text { PEN }}$ before WRTCLK $\uparrow$ | 4 |  | 5 |  | 5 |  | 5 |  |  |
| th | Hold time | D0-D8 after WRTCLK $\dagger$ | 0 |  | 0 |  | 0 |  | 0 |  | ns |
|  |  | WRTEN1, WRTEN2 after WRTCLK $\uparrow$ | 0 |  | 0 |  | 0 |  | 0 |  |  |
|  |  | $\begin{aligned} & \text { OE, RDEN1, RDEN2 } \\ & \text { after RDCLK } \uparrow \end{aligned}$ | 0 |  | 0 |  | 0 |  | 0 |  |  |
|  |  | Reset: $\overline{R E S E T}$ low after fourth WRTCLK $\uparrow$ and RDCLK ${ }^{\ddagger}$ | 5 |  | 5 |  | 5 |  | 5 |  |  |
|  |  | $\overline{\text { PEN }}$ high after WRTCLK $\downarrow$ | 0 |  | 0 |  | 0 |  | 0 |  |  |
|  |  | $\overline{\text { PEN }}$ low after WRTCLK $\uparrow$ | 3 |  | 3 |  | 3 |  | 3 |  |  |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  | 0 | 70 | 0 | 70 | 0 | 70 | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |

[^20]electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  |  | MIN | TYP $\dagger$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V OH |  | $V_{C C}=4.5 \mathrm{~V}$, | $1 \mathrm{OH}=-8 \mathrm{~mA}$ |  | 2.4 |  |  | V |
| VOL | Flags | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$. | $1 \mathrm{OL}=8 \mathrm{~mA}$ |  |  |  | 0.5 | V |
|  | Q outputs | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{IOL}=16 \mathrm{~mA}$ |  |  |  | 0.5 |  |
| 1 |  | $V_{C C}=5.5 \mathrm{~V}$. | $\mathrm{V}_{1}=\mathrm{V}_{C C}$ or 0 |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| 102 |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {cc }}$ or 0 |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| ICC |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$ o |  |  |  | 400 | $\mu \mathrm{A}$ |
| $\Delta^{\prime} \mathrm{CC}^{\ddagger}$ | WRTEN1/DP9 | $V_{C C}=5.5 \mathrm{~V}$ | One input at 3.4 V, | Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND |  |  | 2 | mA |
|  | Other Inputs |  |  |  |  |  | 1 |  |
| $\mathrm{C}_{i}$ |  | $V_{1}=0$, | $f=1 \mathrm{MHz}$ |  |  | 4 |  | pF |
| $\mathrm{C}_{0}$ |  | $V_{0}=0$, | $f=1 \mathrm{MHz}$ |  |  | 8 |  | pF |

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (unless otherwise noted) (see Figures 9 and 10)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | 'ACT7807-15 |  |  | 'ACT7807-20 |  | 'ACT7807-25 |  | 'ACT7807-40 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP ${ }^{\text {t }}$ | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $f_{\text {max }}$ | WRTCLK or RDCLK |  | 67 |  |  | 50 |  | 40 |  | 25 |  | MHz |
| tpd | RDCLK $\uparrow$ | Any Q | 3 | 9 | 12 | 3 | 13 | 3 | 18 | 3 | 25 | ns |
| $t_{\text {pd }}{ }^{\text { }}$ |  |  |  | 8 |  |  |  |  |  |  |  |  |
| tpd | WRTCLK $\uparrow$ | IR | 1 |  | 9 | 1 | 12 | 1 | 14 | 1 | 16 | ns |
| ${ }^{\text {tpd }}$ | RDCLK $\uparrow$ | OR | 1 |  | 9 | 2 | 12 | 2 | 14 | 2 | 16 | ns |
|  | WRTCLK $\uparrow$ | AF/AE | 2 |  | 16 | 2 | 20 | 2 | 25 | 2 | 30 | ns |
| fod | RDCLK $\uparrow$ |  | 2 |  | 17 | 2 | 20 | 2 | 25 | 2 | 30 |  |
| tpLH | WRTCLK $\uparrow$ | HF | 2 |  | 19 | 2 | 21 | 2 | 23 | 2 | 25 | ns |
| tphL | RDCLK $\uparrow$ |  | 2 |  | 16 | 2 | 18 | 2 | 20 | 2 | 22 |  |
| tpLH | RESET low | AFIAE | 1 |  | 12 | 1 | 18 | 1 | 22 | 1 | 24 | ns |
| tPHL |  | HF | 2 |  | 12 | 2 | 18 | 2 | 22 | 2 | 24 |  |
| ten | OE | Any Q | 2 |  | 10 | 2 | 13 | 2 | 15 | 2 | 18 | ns |
| $\mathrm{t}_{\text {dis }}$ |  |  | 1 |  | 11 | 1 | 13 | 1 | 15 | 1 | 18 |  |

[^21]operating characteristics, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS |  | TYP | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {pd }}$ | Power dissipation capacitance per FIFO channel | Outputs enabled | $C_{L}=50 \mathrm{pF}$, | $\mathrm{f}=5 \mathrm{MHz}$ | 91 | pF |

TYPICAL CHARACTERISTICS


Figure 5


Flgure 6

## TYPICAL CHARACTERISTICS

## calculating power dissipation

With $\mathrm{I}_{\mathrm{CC}(f)}$ taken from Figure 6, the maximum power dissipation ( $\mathrm{P}_{\mathrm{T}}$ ) of the SN74ACT7807 can be calculated using:

$$
P_{T}=V_{C C} \times\left[I_{C C}(f)+\left(N \times \Delta I_{C C} \times d c\right)\right]+\Sigma\left(C_{L} \times V_{C C}^{2} \times f_{0}\right)
$$

A more accurate power calculation based on device use and average number of data outputs switching can be found using:

$$
P_{T}=V_{C C} \times\left[l_{C C}+\left(N \times \Delta I_{C C} \times d c\right)\right]+\Sigma\left(C_{p d} \times V_{C C}{ }^{2} \times f_{i}\right)+\Sigma\left(C_{L} \times V_{C C^{2}} \times f_{0}\right)
$$

where:
$\mathrm{I}_{\mathrm{CC}}=$ power-down ICc maximum
$\mathrm{N}=$ number of inputs driven by a TTL device
$\Delta \mathrm{I}_{\mathrm{CC}}=$ increase in supply current
$\mathrm{dc}=$ duty cycle of inputs at a TTL high level of 3.4 V
$\mathrm{C}_{\mathrm{pd}}=$ power dissipation capacitance
$\mathrm{C}_{\mathrm{L}}=$ output capacitive load
$\mathrm{f}_{\mathrm{i}}=$ data input frequency
$\mathrm{f}_{0}=$ data output frequency

SCAS200A - JANUARY 1991 - REVISED AUGUST 1994

## APPLICATION INFORMATION



Figure 7. Word-Depth Expansion: 4096 Words by 9 Blts


Figure 8. Word-Width Expansion: 2048 Words by 18 Bits

## PARAMETER MEASUREMENT INFORMATION



Flgure 9. Standard CMOS Outputs (IR, OR, HF, AF/AE)


Figure 10. 3-State Outputs (Any Q)

```
- Load Clocks and Unload Clocks Can Be
    Asynchronous or Coincident
- 2048 Words by 9 Bits
- Low-Power Advanced CMOS Technology
- Fast Access Times of 15 ns With a 50-pF
Load
- Programmable Almost-Full/AImost-Empty
    Flag
```

- ExpansIon Logic for Depth Cascading
- Empty, Full, and Half-Full Flags
- Fall-Through Time of 20 ns Typ
- Data Rates From 0 to 50 MHz
- 3-State Outputs
- Available in 44-Pin PLCC (FN), Space-Saving 64-Pin Thin Quad Flat Packages (PM), or Reduced-Helght 64-Pin Quad Flat Packages (PAG)


## description

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The SN74ACT7808 is a 2048 -word by 9 -bit FIFO designed for high speed and fast access times. It processes data at rates up to 50 MHz and access times of 15 ns in a bit-parallel format.

Data is written into memory on a low-to-high transition at the load clock (LDCK) input and is read out on a low-to-high transition at the unload clock (UNCK) input. The memory is full when the number of words clocked in exceeds the number of words clocked out by 2048. When the memory is full, LDCK signals have no effect on the data residing in memory. When the memory is empty, UNCK signals have no effect.
Status of the FIFO memory is monitored by the full ( $\overline{\mathrm{FULL}}$ ), empty ( $\overline{\mathrm{EMPTY}}$ ), half-full (HF), and almost-full/almost-empty (AF/AE) flags. The FULL output is low when the memory is full and high when the memory is not full. The EMPTY output is low when the memory is empty and high when it is not empty. The HF output is high whenever the FIFO contains 1024 or more words and is low when it contains 1023 or less words. The AF/AE status flag is a programmable flag. The first one or two low-to-high transitions of LDCK after reset can be used to program the almost-empty offset value $(X)$ and the almost-full offset value $(Y)$ if program enable ( $\overline{\text { PEN }}$ ) is low. The AF/AE flag is high when the FIFO contains X or less words or $(2048-\mathrm{Y})$ or more words. The AF/AE flag is low when the FIFO contains between $(X+1)$ and $(2047-Y)$ words.

A low level on the reset ( $\overline{\text { RESET }}$ ) input resets the internal stack pointers and sets FULL high, AF/AE high, HF low, and EMPTY low. The Q outputs are not reset to any specific logic level. The FIFO must be reset upon power up.
The first word loaded into empty memory causes EMPTY to go high and the data to appear on the Q outputs. It is important to note that the first word does not have to be unloaded. Data outputs are noninverting with respect to the data inputs and are in the high-impedance state when the output-enable (OE) input is low. OE does not affect the output flags.

Cascading is easily accomplished in the word-width and word-depth directions. When not using the FIFO in depth expansion, cascade enable (CASEN) must be tied high.
The SN74ACT7808 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.


NC - No internal connection
logic symbol $\dagger$

$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the FN package.

## SCAS205A - FEBRUARY 1991 - REVISED AUGUST 1994

## functional block diagram



Terminal Functions

| TERMINAL NAME | 1/0 | DESCRIPTION |
| :---: | :---: | :---: |
| AF/AE | 0 | Almost-full/almost-empty flag. Depth offset values can be programmed for this AF/AE or the default value of 256 can be used for both the almost-empty offset $(X)$ and the almost-full offset $(M$. AF/AE is high when memory contains $X$ or less words or ( 2048 - Y) or more words. AF/AE is high after reset. |
| CASEN ${ }^{\dagger}$ | 1 | Cascade enable. When multiple SN74ACT7808 devices are depth cascaded, every device must have CASEN tied low. $\overline{\text { CASEN }}$ must be tied high when a device is not used in depth expansion. |
| D0-D8 | 1 | Nine-bit data input port |
| DP9 | 1 | DP9 is used as the most significant bit when programming the AF/AE offset values. |
| EMPTY | 0 | Empty flag. EMPTY is low when the FIFO memory is empty. A FIFO reset also causes EMPTY to go low. |
| FL $\dagger$ | 1 | When multiple SN74ACT7808 devices are depth cascaded, the first device in the chain must have its FL input tied low and all other devices must have their $\overline{F L}$ inputs tied high. |
| FULI | 0 | Full flag. $\overline{\text { FULL }}$ is low when the FIFO is full. A FIFO reset causes FULL to go high. |
| HF | 0 | Half-full flag. HF is high when the FIFO memory contains 1024 or more words. HF is low after reset. |
| LDCK | 1 | Load clock. Data is written to the FIFO on the rising edge of LDCK when FULL is high. |
| OE | 1 | Output enable. When OE is low, D0-D8 are in the high-impedance state. |
| PEN | 1 | Program enable. After reset and before the first word is written to the FIFO, the binary value on DO-D8 and DP9 is latched as an AF/AE offset value when PEN is low and LDCK is high. |
| Q0-Q8 | 0 | Nine-bit data output port |
| $\overline{\text { RESET }}$ | 1 | Reset. A low level on $\overline{\text { RESET }}$ resets the FIFO and drives FUULL and AF/AE high and HF and EMPTY low. |
| UNCK | 1 | Unload clock. Data is read from the FIFO on the rising edge of UNCK when EMPTY is high. |
| XIt | 1 | Expansion input (XI) and expansion output (XO). When multiple SN74ACT7808 devices are depth cascaded, the XO |
| xot | 0 |  |

tsee Figures 4 and 5 for application information on FIFO word-width and word-depth expansions, respectively.

## SCAS205A-FEBRUARY 1991 - REVISED AUGUST 1994

## offset values for AF/AE

The almost-fullalmost-empty flag has two programmable limits: the almost-empty offset value $(X)$ and the almost-full offset value ( Y ). They can be programmed after the FIFO is reset and before the first word is written to memory. If the offsets are not programmed, the default values of $X=Y=256$ are used. The AF/AE flag is high when the FIFO contains $X$ or less words or ( 2048 - $Y$ ) or more words.
To program the offset values, $\overline{\text { PEN }}$ can be brought low after reset only when LDCK is low. On the following low-to-high transition of LDCK, the binary value on D0-D8 and DP9 is stored as the almost-empty offset value $(X)$ and the almost-full offset value (Y). Holding PEN low for another low-to-high transition of LDCK reprograms Y to the binary value on D0-D8 and DP9 at the time of the second LDCK low-to-high transition. Writes to the FIFO memory are disabled while the offsets are programmed. A maximum value of 1023 can be programmed for either $X$ or $Y$ (see Figure 1). To use the default values of $X=Y=256, \overline{P E N}$ must be held high.


Figure 1. Programming $X$ and $Y$ Separately

Figure 2. Read

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) ${ }^{\dagger}$

> Storage temperature range
> $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## recommended operating conditions


electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  |  | MIN | TYP ${ }^{\text {t }}$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V OH |  | $V_{C C}=4.5 \mathrm{~V}$, | $\mathrm{I}^{\mathrm{OH}}=-8 \mathrm{~mA}$ |  | 2.4 |  |  | V |
| VOL | Flags | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$, | $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$ |  |  |  | 0.5 | $V$ |
|  | Q outputs | $V_{C C}=4.5 \mathrm{~V}$ | $1 \mathrm{OL}=16 \mathrm{~mA}$ |  |  |  | 0.5 |  |
| 4 |  | $V_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}$ or 0 |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| IOZ |  | $V_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=V_{\text {cc }}$ or 0 |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| ICC |  | $V_{C C}=5.5 \mathrm{~V}$ | $V_{1}=V_{C C}-0.2 \mathrm{~V}$ or |  |  |  | 400 | $\mu \mathrm{A}$ |
| $\Delta^{\prime} \mathrm{CC}^{\ddagger}$ |  | $V_{C C}=5.5 \mathrm{~V}$ | One input at 3.4V1 | Other inputs at VCC or GND |  |  | 1 | mA |
| $C_{i}$ |  | $V_{1}=0$, | $f=1 \mathrm{MHz}$ |  |  | 4 |  | pF |
| $\mathrm{C}_{0}$ |  | $\mathrm{V}_{\mathrm{O}}=0$, | $f=1 \mathrm{MHz}$ |  |  | 8 |  | pF |

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (unless otherwise noted) (see Figures 7 and 8)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | 'ACT7808-20 |  |  | 'ACT7808-25 |  | 'ACT7808-30 |  | 'ACT7808-40 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP $\dagger$ | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $f_{\text {max }}$ | LDCK or UNCK |  | 50 |  |  | 40 |  | 33.3 |  | 25 |  | MHz |
| ${ }^{\text {tpd }}$ | LDCK $\uparrow$ | Any Q | 5 |  | 20 | 5 | 22 | 5 | 25 | 5 | 28 | ns |
|  | UNCK $\uparrow$ |  | 4.5 | 11 | 15 | 4.5 | 18 | 4.5 | 20 | 4.5 | 22 |  |
| $t_{\text {pd }}{ }^{\text {8 }}$ |  |  |  | 10 |  |  |  |  |  |  |  |  |
| tpLH | LDCK $\uparrow$ | EMPTY | 4 |  | 15 | 4 | 17 | 4 | 19 | 4 | 21 | ns |
| tPHL | UNCK $\dagger$ |  | 2 |  | 15 | 2 | 17 | 2 | 19 | 2 | 21 |  |
|  | RESET low |  | 2 |  | 16 | 2 | 18 | 2 | 20 | 2 | 22 |  |
| $\mathrm{t}_{\mathrm{PHL}}$ | LDCK $\uparrow$ | FULI | 4 |  | 15 | 4 | 17 | 4 | 19 | 4 | 21 | ns |
| ${ }_{\text {tPLH }}$ | UNCK $\uparrow$ |  | 4 |  | 14 | 4 | 16 | 4 | 18 | 4 | 20 |  |
|  | RESET low |  | 2 |  | 18 | 2 | 20 | , 2 | 22 | 2 | 24 |  |
| $t^{\text {p }}$ d | LDCK $\uparrow$ | AF/AE | 2 |  | 16 | 2 | 18 | 2 | 20 | 2 | 22 | ns |
|  | UNCK $\uparrow$ |  | 2 |  | 16 | 2 | 18 | 2 | 20 | 2 | 22 |  |
| tPLH | RESET Iow |  | 0 |  | 10 | 0 | 12 | 0 | 14 | 0 | 16 |  |
| tpLH | LDCK $\uparrow$ | HF | 2 |  | 19 | 2 | 21 | 2 | 23 | 2 | 25 | ns |
| ${ }^{\text {tPHL }}$ | UNCK $\dagger$ |  | 2 |  | 16 | 2 | 18 | 2 | 20 | 2 | 22 |  |
|  | RESET low |  | 2 |  | 12 | 2 | 14 | 2 | 16 | 2 | 18 |  |
| tpLH | UNCK $\uparrow$ | Xo | 2 |  | 11 | 2 | 13 | 2 | 15 | 2 | 17 | ns |
| tPHL | LDCK $\dagger$ |  | 2 |  | 11 | 2 | 13 | 2 | 15 | 2 | 17 |  |
| ten | OE | Any Q | 1 |  | 10 | 1 | 12 | 1 | 14 | 1 | 16 | ns |
| $\mathrm{t}_{\text {dis }}$ |  |  | 1 |  | 9 | 1 | 11 | 1 | 13 | 1 | 15 |  |
| ten | XI high | Any Q | 3 |  | 13 | 3 | 15 | 3 | 17 | 3 | 19 | ns |
| $\mathrm{t}_{\text {dis }}$ | XO high |  |  |  | 4 |  | 4 |  | 4 |  | 4 |  |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ This is the increase in supply current for each input, excluding XI , that is at one of the specified TTL voltage levels rather O V or $\mathrm{V}_{\mathrm{CC}}$.
$\S$ This parameter is measured with $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ (see Figure 3).
operating characteristics, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS | TYP | UNIT |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $C_{\text {pd }}$ | Power dissipation capacitance per FIFO channel | Outputs enabled | $C_{L}=50 \mathrm{pF}, \quad \mathrm{f}=5 \mathrm{MHz}$ | 91 | pF |

## TYPICAL CHARACTERISTICS



Figure 3


Figure 4

## TYPICAL CHARACTERISTICS

## calculating power dissipation

With $\mathrm{ICC}_{(f)}$ taken from Figure 4, the maximum power dissipation ( $\mathrm{P}_{\mathrm{T}}$ ) of the SN74ACT7808 can be calculated using:

$$
P_{T}=V_{C C} \times\left[l_{C C}(f)+\left(N \times \Delta I_{C C} \times d c\right)\right]+\Sigma\left(C_{L} \times V_{C C}{ }^{2} \times f_{0}\right)
$$

A more accurate power calculation based on device use and average number of data outputs switching can be found using:

$$
P_{T}=V_{C c} \times\left[l_{C c}+\left(N \times \Delta l_{C c} \times d c\right)\right]+\Sigma\left(C_{p d} \times V_{C c}^{2} \times f_{i}\right)+\Sigma\left(C_{L} \times V_{C c}^{2} \times f_{0}\right)
$$

where:

```
IcC = power-down Icc maximum
N = number of inputs driven by a TTL device
\DeltaICC = increase in supply current
dc = duty cycle of inputs at a TTL high level of 3.4 V
C
CL}=\mathrm{ output capacitive load
fi}=\mathrm{ data input frequency
fo = data output frequency
```


## APPLICATION INFORMATION



Figure 5. Word-Width Expansion: 2048 Words by 18 Bits

## depth cascading (see Figure 6)

The SN74ACT7808 provides expansion logic necessary for cascading an unlimited number of the FIFOs in depth. CASEN must be low on all FIFOs used in depth expansion. FL must be tied low on the first FIFO in the chain; all others must have FL tied high. The expansion-out (XO) output of a FIFO must be tied to the expansion-in (XI) input of the next FIFO in the chain. The XO output of the last FIFO is tied to the XI input of the first FIFO to complete the loop. Data buses are common to each FIFO in the chain. A composite EMPTY and FULL signal must be generated to indicate boundary conditions.


Figure 6. Depth Cascading to Form a $6 \mathrm{~K} \times 9$ FIFO

## PARAMETER MEASUREMENT INFORMATION



Figure 7. Standard CMOS Outputs (XO, EMPTY, FULL, AF/AE, HF)


LOAD CIRCUIT

| PARAMETER |  | R1, R2 | $C_{L}{ }^{\dagger}$ | S1 |
| :---: | :---: | :---: | :---: | :---: |
| $t_{\text {en }}$ | ${ }^{\text {tPZH }}$ | $500 \Omega$ | 50 pF | Open |
|  | tpZL |  |  | Closed |
| ${ }^{\text {d }}$ dis | tPHz | $500 \Omega$ | 50 pF | Open |
|  | tPLZ |  |  | Closed |
| $\mathrm{t}_{\mathrm{pd}}$ |  | $500 \Omega$ | 50 pF | Open |

$\dagger$ Includes probe and test fixture capacitance
Figure 8. 3-State Outputs (Any Q)
－Independent Asynchronous Inputs and Outputs
－Low－Power Advanced CMOS Technology
－Bidirectional
－ 1024 Words by 9 Bits Each
－Programmable Almost－Full／Almost－Empty Flag
－Empty，Full，and Half－Full Flags
－Access Times of 25 ns With a 50－pF Load
－Data Rates From 0 to 50 MHz
－Fall－Through Times of 22 ns Max
－High Output Drive for Direct Bus Interface
－Avallable in 44－Pin PLCC（FN）， Space－Saving 64－Pin Thin Quad Flat Packages（PM），or Reduced－Height 64－Pin Thin Quad Flat Packages（PAG）

|  | FN PACKAGE （TOP VIEW） |  |
| :---: | :---: | :---: |
|  |  |  |
|  |  |  |
| A3 |  | B2 |
| A4 | 8 湕 | B3 |
| $V_{C C}$ | 9 行 | B4 |
| A5 | 10 机 | $V_{C C}$ |
| A6 | 11 35 | B5 |
| A7 | 12 34［ | B6 |
| A8 | 13 沰 | B7 |
| GND | 14 32 3 | B8 |
| AF／AEA | 15 31［ | GND |
| HFA |  | AF／AEB |
| LDCKA | $\text { [17 } 1819202122232425262728^{29}$ | HFB |
|  |  |  |

## $1024 \times 9 \times 2$ ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY



NC - No intemal connection

## description

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The SN74ACT2235 is arranged as two 1024 by 9 -bit FIFOs for high speed and fast access times. It processes data at rates from 0 to 50 MHz with access times of 25 ns in a bit-parallel format.
The SN74ACT2235 consists of bus-transceiver circuits, two $1024 \times 9$ FIFOs, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal FIFO memories. Enable GAB and GBA inputs are provided to control the transceiver functions. The SAB and SBA control inputs are provided to select whether real-time or stored data is transferred. The circuitry used for select control will eliminate the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. Figure 1 shows the eight fundamental bus-management functions that can be performed with the SN74ACT2235.

The SN74ACT2235 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.
logic symbol ${ }^{\dagger}$

$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the FN package.

SCAS148B - DECEMBER 1990-REVISED AUGUST 1994
logic diagram (positive logic)


Terminal Functions

| TERMINAL |  | I/O | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | No. |  |  |
| AF/AEA, AF/AEB | 15, 30 | 0 | Almost full/almost empty flags. The almost-fullalmost-empty A flag (AF/AEA) is defined by the almost-full/almost-empty offset value for FIFO A ( $X$ ). AF/AEA is high when FIFO A contains $X$ or less words or 1024-X words. AF/AEA is low when FIFO A contains between $X+1$ or 1023 - X words. The operation of the almost-full/almost-empty B flag (AF/AEB) is the same as AF/AEA for FIFO B. |
| A0-A8 | 4-8, 10-13 | 1/0 | A data inputs and outputs |
| B0-B8 | $\begin{aligned} & 32-35, \\ & 37-41 \end{aligned}$ | 1/0 | B data inputs and outputs |
| $\overline{\mathrm{DAF}}, \overline{\mathrm{DBF}}$ | 21, 24 | 1 | Define-flag inputs. The high-to-low transition of $\overline{\mathrm{DAF}}$ stores the binary value on $\mathrm{A} 0-\mathrm{AB}$ as the almost-full/almost-empty offset value for FIFO A ( $X$ ). The high-to-low transition of $\overline{D B F}$ stores the binary value of B0-B8 as the almost-fullyalmost-empty offset value for FIFO B M. |
| $\begin{aligned} & \overline{\overline{\text { EMPTYA }}} \overline{\text { EMPTYB }} \end{aligned}$ | 20, 25 | 0 | Empty flags. EMPTYA and EMPTYB are low when their corresponding memories are empty and high when they are not empty. |
| $\begin{aligned} & \overline{\overline{F U L L A},} \\ & \overline{\text { FULLBB }} \end{aligned}$ | 18, 27 | 0 | Full flags. FULLA and FULLB are low when their corresponding memories are full and high when they are not full. |
| HFA, HFB | 16. 29 | 0 | Half-full flags. HFA and HFB are high when their corresponding memories contain 512 or more words and low when they contain 511 or less words. |
| LOCKA, LOCKB | 17, 28 | 1 | Lead clocks. Data on AO-A8 is written into FIFO A on a low-to-high transition of LDCKA. Data on BO-B8 is written into FIFO B on a low-to-high transition of LDCKB. When the FIFOs are full, load clock signals have no effect on the data residing in memory. |
| GAB, GBA | 2, 43 | 1 | Output enables. GAB, GBA control the transceiver functions. When GBA is low, AO-A8 are in the high-impedance state. When GAB is low, BO-B8 are in the high-impedance state. |
| RSTA, RSTB | 22, 23 | 1 | Resets. A reset is accomplished in each direction by taking $\overline{R S T A}$ and $\overline{R S T B}$ low. This sets $\overline{E M P T Y A}$, EMPTYB, FULLA, FULLB, and AF/AEB high. Both FIFOs must be reset upon power up. |
| SAB, SBA | 1,44 | 1 | Select-control inputs. SAB and SBA select whether real-time or stored data is transferred. Alow level selects real-time data, and a high level selects stored data. Eight fundamental bus-management functions can be performed as shown in Figure 1. |
| $\frac{\overline{\text { UNCKA }}}{\overline{U N C K B}}$ | 19, 26 | 1 | Unload clocks. Data in FIFO A is read to BO-B8 on a low-to-high transition of UNCKB. Data in FIFO $B$ is read to AO-A8 cn a low-to-high transition of UNCKB. When the FIFOs are empty, unload clock signals have no effect on data residing in memory. |

## programming procedure for AF/AEA

The almost-full/almost-empty flags (AF/AEA, AF/AEB) are programmed during each reset cycle. The almost-full/almost-empty offset value FIFO A (X) and for FIFO B $(Y)$ are either a user-defined value or the default values of $X=256$ and $Y=256$. Below are instructions to program AF/AEA using both methods. AF/AEB is programmed in the same manner for FIFO B .

## user-defined $X$

Take DAF from high to low. This stores A0 thru A8 as X .
If RSTA is not already low, take RSTA high.
With $\overline{D A F}$ held low, take RSTA high. This defines AF/AEA using $X$.
To retain the current offset for the next reset, keep $\overline{\mathrm{DAF}}$ low.

## default $\boldsymbol{X}$

To redefine AF/AE using the default value of $X=256$, hold $\overline{\mathrm{DAF}}$ high during the reset cycle.


Figure 1. Bus-Management Functions
timing diagram for FIFO $A^{\dagger}$


| SELECT-MODE CONTROL TABLE |  |  |  |
| :---: | :---: | :---: | :---: |
| CONTROL |  | OPERATION |  |
| SAB | SBA | A BUS | B BUS |
| L | L | Real-time B to A bus | Real-time A to B bus |
| L | H | FIFO $B$ to $A$ bus | Real-time A to B bus |
| H | L | Real-time $B$ to $A$ bus | FIFO A to B bus |
| H | H | FIFO $B$ to $A$ bus | FIFO $A$ to $B$ bus |
| OUTPUT-ENABLE CONTROL TABLE |  |  |  |
| CONTROL |  | OPERATION |  |
| GAB | GBA | A BUS | B BUS |
| H | H | A bus enabled | $B$ bus enabled |
| L | H | A bus enabled | Isolation/input to B bus |
| H | $L$ | Isolation/input to $A$ bus | $B$ bus enabled |
| L | $L$ | Isolation/input to A bus | Isolation/input to B bus |

absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$
Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$ ..... -0.5 V to 7 V
Input voltage: Control inputs ..... 7 V
I/O ports ..... 5.5 V
Voltage applied to a disabled 3-state output ..... 5.5 V
Operating free-air temperature range, $T_{A}$ ..... $70^{\circ} \mathrm{C}$
Storage temperature range ..... $150^{\circ} \mathrm{C}$
Maximum junction temperature ..... $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device rellability.
recommended operating conditions

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  |  | MIN | TYP ${ }^{\text {t }}$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH |  | $V_{C C}=4.5 \mathrm{~V}$, | $1 \mathrm{OH}=-8 \mathrm{~mA}$ |  | 2.4 |  |  | V |
| VOL | Flags | $V_{C C}=4.5 \mathrm{~V}$, | $\mathrm{IOL}=8 \mathrm{~mA}$ |  |  |  | 0.5 | V |
|  | I/O ports | $V_{C C}=4.5 \mathrm{~V}$, | $\mathrm{IOL}=16 \mathrm{~mA}$ |  |  |  | 0.5 |  |
| 11 |  | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=\mathrm{V}_{\text {cc }}$ or 0 |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| 102 |  | $V_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$ or 0 |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| Icc ${ }^{\ddagger}$ |  | $\mathrm{V}_{1}=\mathrm{V}_{\text {cc }}-0.2 \mathrm{~V}$ or 0 |  |  |  | 10 | 400 | $\mu \mathrm{A}$ |
| $\mathrm{AlCC}^{\text {§ }}$ |  | $V_{C C}=5.5 \mathrm{~V}$, | One input at 3.4 V , | Other inputs at $\mathrm{V}_{\text {CC }}$ or GND |  |  | 1 | mA |
| $\mathrm{C}_{i}$ |  | $\mathrm{V}_{1}=0$, | $\mathrm{f}=1 \mathrm{MHz}$ |  |  | 4 |  | pF |
| $\mathrm{C}_{0}$ |  | $V_{0}=0$, | $\mathrm{f}=1 \mathrm{MHz}$ |  |  | 8 |  | pF |

${ }^{\dagger}$ All typical values are at $V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ ICC tested with outputs open.
$\S$ This is the supply current when each input is at one of the specified TTL voltage levels rather than O V or $\mathrm{V}_{\mathrm{CC}}$.
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (unless otherwise noted) (see Figures 4 and 5)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | 'ACT2235-20 |  |  | 'ACT2235-30 |  | 'ACT2235-40 |  | 'ACT2235-60 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYPt | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $f_{\text {max }}$ | LDCK |  | 50 |  |  | 33 |  | 25 |  | 16.7 |  | MHz |
|  | UNCK |  | 50 |  |  | 33 |  | 25 |  | 16.7 |  |  |
| tpd | LDCK¢. LDCKB $\dagger$ | B or A | 8 |  | 22 | 8 | 22 | 8 | 24 | 8 | 26 | ns |
| ${ }^{\text {tpd }}$ | UNCKA ${ }^{\text {. }}$ UNCKB $\uparrow$ | B or A | 12 | 17 | 25 | 12 | 25 | 12 | 35 | 12 | 45 | ns |
| tpLH | LDCK $\uparrow$, LDCKB $\uparrow$ | $\begin{aligned} & \overline{\text { EMPTYA, }} \\ & \hline \text { EMPTYB } \end{aligned}$ | 4 |  | 15 | 4 | 15 | 4 | 17 | 4 | 19 | ns |
| ${ }^{\text {tPHL }}$ | UNCKA ${ }^{\text {, }}$ UNCKB $\uparrow$ | $\begin{aligned} & \overline{\overline{\text { EMPTYA, }}} \overline{\text { EMPTYB }} \end{aligned}$ | 2 |  | 17 | 2 | 17 | 2 | 19 | 2 | 21 | ns |
| ${ }^{\text {tPHL }}$ | RSTA $\downarrow$, $\overline{\text { RSTB }} \downarrow$ | $\begin{aligned} & \overline{\overline{E M P T Y A}}, \\ & \overline{\text { EMPTYB }} \end{aligned}$ | 2 |  | 18 | 2 | 18 | 2 | 20 | 2 | 22 | ns |
| tPHL | LDCK $\uparrow$, LDCKB $\dagger$ | FULLA, FULLE | 4 |  | 15 | 4 | 15 | 4 | 17 | 4 | 19 | ns |
| tPLH | UNCKAt, UNCKB $\uparrow$ | FULLA, FUL® | 4 |  | 15 | 4 | 15 | 4 | 17 | 4 | 19 | ns |
| tPLH | $\overline{\text { RSTA }} \downarrow . \overline{\text { RSTB }} \downarrow$ | FULLA, FULLE | 2 |  | 15 | 2 | 15 | 2 | 17 | 2 | 19 | ns |
| tplh | $\overline{\text { RSTA }} \downarrow . \overline{\text { RSTB }} \downarrow$ | AF/AEA, AF/AEB | 2 |  | 15 | 2 | 15 | 2 | 17 | 2 | 19 | ns |
| tpu | LDCK介, LDCKB $\uparrow$ | HFA, HFB | 2 |  | 15 | 2 | 15 | 2 | 17 | 2 | 19 | ns |
| tPHL | UNCKAT, UNCKB $\uparrow$ | HFA, HFB | 4 |  | 18 | 4 | 18 | 4 | 20 | 4 | 22 | ns |
| tPHL | $\overline{\mathrm{RSTA}} \downarrow . \overline{\mathrm{RSTB}} \downarrow$ | HFA, HFB | 1 |  | 15 | 1 | 15 | 1 | 17 | 1 | 19 | ns |
| tpd | SAB or SBA ${ }^{\text {d }}$ | B or A | 1 |  | 11 | 1 | 11 | 1 | 12 | 1 | 14 | ns |
| $t^{\text {pd }}$ | A or B | B or A | 1 |  | 11 | 1 | 11 | 1 | 12 | 1 | 14 | ns |
| $t_{\text {pd }}$ | LDCK¢, LDCKB $\dagger$ | AF/AEA, AF/AEB | 2 |  | 18 | 2 | 18 | 2 | 20 | 2 | 22 | ns |
| ${ }^{\text {tpd }}$ | UNCKAT, UNCKB $\dagger$ | AF/AEA, AF/AEB | 2 |  | 18 | 2 | 18 | 2 | 20 | 2 | 22 | ns |
| ten | GBA or GAB | A or B | 2 |  | 11 | 2 | 11 | 2 | 13 | 2 | 15 | ns |
| $\mathrm{t}_{\text {dis }}$ | GBA or GAB | A or B | 1 |  | 9 | 1 | 9 | 1 | 11 | 1 | 13 | ns |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
T These parameters are measured with the internal output state of the storage register opposite to that of the bus input.
operating characteristics, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS |  | $\frac{\text { TYP }}{71}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $C_{\text {pd }}$ | Power dissipation capacitance per 1 K bits | Outputs enabled | $C_{L}=50 \mathrm{pF}$ | $\mathrm{f}=5 \mathrm{MHz}$ |  | pF |
|  |  | Outputs disabled |  |  | 57 |  |

TYPICAL CHARACTERISTICS


Figure 2

## calculating power dissipation

$$
P_{T}=V_{C C} \times[l c c+(N \times \Delta l C C \times d c)]+\Sigma\left(C_{p d} \times V_{C C}{ }^{2} \times f_{i}\right)+\Sigma\left(C_{L} \times V_{C C^{2}} \times f_{0}\right)
$$

where:

| $\begin{aligned} & \text { Itc } \\ & \mathrm{N} \end{aligned}$ | = power-down ICC maximum <br> = number of inputs driven by a TTL device |
| :---: | :---: |
| $\Delta^{\prime} \mathrm{cc}$ | = increase in supply current |
| dc | = duty cycle of inputs at a TTL high level |
| $\mathrm{C}_{\mathrm{pd}}$ | = power dissipation capacitance |
| $\mathrm{C}_{\mathrm{L}}$ | = output capacitive load |
| $\mathrm{f}_{\mathrm{i}}$ | = data input frequency |
|  | = data output frequency |

PARAMETER MEASUREMENT INFORMATION


Figure 4. Standard CMOS Outputs (FULL, AF/AE, EMPTY)


| PARAMETER |  | R1, R2 | $\mathrm{C}_{\mathrm{L}}{ }^{\text {t }}$ | S1 |
| :---: | :---: | :---: | :---: | :---: |
| ten | tpZH | $500 \Omega$ | 50 pF | Open |
|  | tPZL |  |  | Closed |
| $t_{\text {dis }}$ | tphz | $500 \Omega$ | 50 pF | Open |
|  | tplz |  |  | Closed |
| tpd |  | - | 50 pF | Open |

$\dagger$ Includes probe and test-fixture capacitance
Figure 5. 3-State Outputs (A0-A8, B0-B8)

- Independent Asynchronous Inputs and Outputs
- Low-Power Advanced CMOS Technology
- Bldirectional
- 1024 Words by 9 Bits Each
- Programmable Almost-Full/Almost-Empty Flag
- Empty, Full, and Half-Full Flags
- Access Times of 25 ns With a 50-pF Load
- Data Rates From 0 to 50 MHz
- Fall-Through Times of 23 ns Max
- High Output Drive for Direct Bus Interface
- 3-State Outputs

FN PACKAGE
(TOP VIEW)


## description

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The SN74ACT2236 is arranged as two 1024 by 9 -bit FIFOs for high speed and fast access times. It processes data at rates from 0 to 50 MHz with access times of 25 ns in a bit-parallel format.
The SN74ACT2236 consists of bus-transceiver circuits, two $1024 \times 9$ FIFOs, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal FIFO memories. Enable OE and DIR inputs are provided to control the transceiver functions. The SAB and SBA control inputs are provided to select whether real-time or stored data is transferred. The circuitry used for select control will eliminate the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. Figure 1 shows the five fundamental bus-management functions that can be performed with the SN74ACT2236.

The SN74ACT2236 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.
logic symbol ${ }^{\dagger}$

t This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)



Terminal Functions

| TERMINAL |  | IO | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. |  |  |
| AF/AEA, AF/AEB | 15,30 | 0 | Almost full/almost empty flags. The almost-full/almost-empty A flag (AF/AEA) is defined by the almost-full/almost-empty offset value for FIFO A (X). AF/AEA is high when FIFO A contains $X$ or less words or 1024-X words. AF/AEA is low when FIFO A contains between $X+1$ or $1023-X$ words. The operation of the almost-full/almost-empty $B$ flag (AF/AEB) is the same as AF/AEA for FIFO B. |
| A0-A8 | 4-8, 10-13 | 1/0 | A data inputs and outputs |
| B0-B8 | $\begin{aligned} & 32-35, \\ & 37-41 \end{aligned}$ | 1/0 | $B$ data inputs and outputs |
| $\overline{\mathrm{DAF}}, \overline{\mathrm{DBF}}$ | 21, 24 | 1 | Define-flag inputs. The high-to-low transition of $\overline{\mathrm{DAF}}$ stores the binary value on A0-A8 as the almost-full/almost-empty offset value for FIFO A $(X)$. The high-to-low transition of $\overline{D B F}$ stores the binary value of BO-B8 as the almost-full/almost-empty offset value for FIFO B ( $)$. |
| $\begin{aligned} & \overline{E M P T Y A}, \\ & \overline{E M P T Y B} \end{aligned}$ | 20, 25 | 0 | Empty flags. EMPTYA and EMPTYB are low when their corresponding memories are empty and high when they are not empty. |
| $\begin{aligned} & \overline{\text { FULLA }}, \\ & \overline{\text { FULLB }} \end{aligned}$ | 18,27 | 0 | Full flags. FULLA and FULLB are low when their corresponding memories are full and high when they are not full. |
| HFA, HFB | 16,29 | 0 | Half-full flags. HFA and HFB are high when their corresponding memories contain 512 or more words, and low when they contain 511 or less words. |
| LOCKA, LOCKB | 17,28 | 1 | Lead clocks. Data on AO-A8 is written into FIFO A on a low-to-high transition of LDCKA. Data on BO-B8 is written into FIFO B on a low-to-high transition of LDCKB. When the FIFOs are full, load clock signals have no effect on the data residing in memory. |
| DIR, $\overline{O E}$ | 2,43 | 1 | Enable inputs. DIR and $\overline{O E}$ control the transceiver functions. When OE is high, both AO-A8 and BO-B8 are in the high-impedance state and can be used as inputs. With $\overline{O E}$ low and DIR high, the $A$ bus is in the high-impedance state and $B$ bus is active. When both $\overline{O E}$ and DIR are low, the $A$ bus is active and the $B$ bus is in the high-impedance state. |
| $\overline{\text { RSTA, RSTB }}$ | 22, 23 | 1 | Resets. A reset is accomplished in each direction by taking $\overline{R S T A}$ and $\overline{R S T B}$ low. This sets $\overline{E M P T Y A}$, $\overline{E M P T Y B}, \overline{F U L L A}, \overline{F U L L B}$, and AF/AEB high. Both FIFOs must be reset upon power up. |
| SAB, SBA | 1,44 | I | Select-control inputs. SAB and SBA select whether real-time or stored data is transferred. A low level selects real-time data, and a high level selects stored data. Eight fundamental bus-management functions can be performed as shown in Figure 1. |
| $\frac{\overline{U N C K A}}{\overline{U N C K B}}$ | 19, 26 | 1 | Unload clocks. Data in FIFO A is read to BO-B8 on a low-to-high transition of UNCKB. Data in FIFO $B$ is read to AO-A8 on a low-to-high transition of UNCKB. When the FIFOs are empty, unload clock signals have no effect on data residing in memory. |

## programming procedure for AF/AEA

The almost-full/almost-empty flags (AF/AEA, AF/AEB) are programmed during each reset cycle. The almost-full/almost-empty offset value FIFO $A(X)$ and for FIFOB $(Y)$ are either a user-defined value or the default values of $X=256$ and $Y=256$. Below are instructions to program AF/AEA using both methods. AF/AEB is programmed in the same manner for FIFO $B$.

## user-defined $X$

Take $\overline{D A F}$ from high to low. This stores A0 thru A8 as $X$.
If $\overline{\text { RSTA }}$ is not already low, take $\overline{\text { RSTA }}$ high.
With $\overline{D A F}$ held low, take $\overline{R S T A}$ high. This defines the AF/AEA flag using $X$.
To retain the current offset for the next reset, keep $\overline{\mathrm{DAF}}$ low.

## default $X$

To redefine the AF/AE flag using the default value of $X=256$, hold $\overline{\mathrm{DAF}}$ high during the reset cycle.


Figure 1. Bus-Management Functions
timing diagram for FIFO $A^{\dagger}$

$\dagger$ Operation of FIFO B is identical to that of FIFO A.
${ }^{\mp}$ Last valid data stays on outputs when FIFO goes empty due to a read.

| SELECT-MODE CONTROL TABLE |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| CONTROL | OPERATION |  |  |  |
| SAB | SBA | A BUS | B BUS |  |
| L | L | Real-time B to A bus | Real-time A to B bus |  |
| L | H | FIFO B to A bus | Real-time A to B bus |  |
| H | L | Real-time B to A bus | FIFO A to B bus |  |
| H | H | FIFO B to A bus | FIFO A to B bus |  |

OUTPUT-ENABLE CONTROL TABLE

| CONTROL |  | OPERATION |  |
| :---: | :---: | :---: | :---: |
| DIR | $\overline{O E}$ | A BUS | B BUS |
| $X$ | $H$ | Input | Input |
| L | $L$ | Output | Input |
| $H$ | $L$ | Input | Output |

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) ${ }^{\dagger}$

Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$ ..... -0.5 V to 7 V
Input voltage: Control inputs ..... 7 V
I/O ports ..... 5.5 V
Voltage applied to a disabled 3 -state output ..... 5.5 V
Operating free-air temperature range, $T_{A}$ ..... $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage temperature range ..... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Maximum junction temperature ..... $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

SCAS 149-APRIL 1990-REVISED DECEMBER 1990

## recommended operating conditions


electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  |  | MIN | TYPt | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ |  | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $\mathrm{IOH}^{\prime}=-8 \mathrm{~mA}$ |  | 2.4 |  |  | V |
| VOL | Flags | $V_{C C}=4.5 \mathrm{~V}$, | $\mathrm{IOL}=8 \mathrm{~mA}$ |  |  |  | 0.5 | V |
|  | I/O ports | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{IOL}=16 \mathrm{~mA}$ |  |  |  | 0.5 |  |
| 4 |  | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=\mathrm{V}_{\text {cc }}$ or 0 |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| 102 |  | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {cc }}$ or 0 |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| Icc ${ }^{\ddagger}$ |  | $\mathrm{V}_{1}=\mathrm{V}_{\text {cc }}-0.2 \mathrm{~V}$ or 0 |  |  |  | 10 | 400 | $\mu \mathrm{A}$ |
| $\Delta \mathrm{ccc}^{5}$ | DIR, $\overline{O E}$ | $V_{C C}=5.5 \mathrm{~V}$. | One input at 3.4 V , | Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND |  |  | 2 | mA |
|  | Other inputs |  |  |  |  |  | 1 |  |
| $\mathrm{C}_{i}$ |  | $V_{1}=0$, | $f=1 \mathrm{MHz}$ |  | 4 |  |  | pF |
| $\mathrm{C}_{0}$ |  | $\mathrm{V}_{\mathrm{O}}=0$, | $\mathrm{f}=1 \mathrm{MHz}$ |  |  | 8 |  | pF |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ ICC tested with outputs open.
$\S$ This is the supply current when each input is at one of the specified TTL voltage levels rather than 0 V or $\mathrm{VCC}_{\mathrm{CC}}$.
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (unless otherwise noted) (see Figures 4 and 5)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | 'ACT2236-20 |  |  | 'ACT2236-30 |  | 'ACT2236-40 |  | 'ACT2236-60 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYPt | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $f_{\text {max }}$ | LDCK |  | 50 |  |  | 33 |  | 25 |  | 16.7 |  | MHz |
|  | UNCK |  | 50 |  |  | 33 |  | 25 |  | 16.7 |  |  |
| $t_{\text {pd }}$ | LDCK $\uparrow$, LDCKB $\uparrow$ | B or A | 8 |  | 23 | 8 | 23 | 8 | 25 | 8 | 27 | ns |
| ${ }^{\text {tpd }}$ | UNCKA个, UNCKB $\dagger$ | $B$ or A | 10 | 17 | 25 | 10 | 25 | 10 | 35 | 10 | 45 | ns |
| ${ }^{\text {tPLH }}$ | LDCK $\uparrow$, LDCKB $\uparrow$ | $\begin{aligned} & \overline{\overline{\text { EMPTYA }}} \overline{\text { EMPTYB }} \end{aligned}$ | 4 |  | 15 | 4 | 15 | 4 | 17 | 4 | 19 | ns |
| ${ }^{\text {tPHL }}$ | UNCKAT. UNCKB $\dagger$ | $\begin{aligned} & \overline{\overline{E M P T Y A},} \\ & \overline{\text { EMPTYB }} \end{aligned}$ | 2 |  | 17 | 2 | 17 | 2 | 19 | 2 | 21 | ns |
| tPHL | $\overline{\text { RSTA }} \downarrow . \widetilde{\text { RSTB }} \downarrow$ | $\begin{aligned} & \hline \overline{\text { EMPTYA, }} \\ & \text { EMPTYB } \end{aligned}$ | 2 |  | 18 | 2 | 18 | 2 | 20 | 2 | 22 | ns |
| tPHL | LDCK $\uparrow$, LDCKB $\dagger$ | FULLA, FULLB | 4 |  | 15 | 4 | 15 | 4 | 17 | 4 | 19 | ns |
| tpLH | UNCKAT, UNCKB $\uparrow$ | $\overline{\text { FULLA }}$, FTULLB | 4 |  | 15 | 4 | 15 | 4 | 17 | 4 | 19 | ns |
| tPLH | RSTA $\downarrow$, $\overline{\text { RSTB }} \downarrow$ | FULLA, FULLE | 2 |  | 15 | 2 | 15 | 2 | 17 | 2 | 19 | ns |
| ${ }_{\text {PLLH }}$ | RSTA $\downarrow$, RSTE $\downarrow$ | AF/AEA, AF/AEB | 2 |  | 15 | 2 | 15 | 2 | 17 | 2 | 19 | ns |
| tpLH | LDCK $\uparrow$, LDCKB $\dagger$ | HFA, HFB | 2 |  | 15 | 2 | 15 | 2 | 17 | 2 | 19 | ns |
| tPHL | UNCKA UNCKB $\uparrow$ | HFA, HFB | 4 |  | 19 | 4 | 19 | 4 | 21 | 4 | 23 | ns |
| tphL | $\overline{\mathrm{RSTA}} \downarrow . \overline{\mathrm{RSTB}} \downarrow$ | HFA, HFB | 1 |  | 15 | 1 | 15 | 1 | 17 | 1 | 19 | ns |
| $t_{\text {pd }}$ | SAB or SBA ${ }^{\text {d }}$ | Bor A | 1 |  | 11 | 1 | 11 | 1 | 13 | 1 | 15 | ns |
| $t_{\text {pd }}$ | A or B | B or A | 1 |  | 11 | 1 | 11 | 1 | 13 | 1 | 15 | ns |
| $t_{\text {pd }}$ | LDCK $\uparrow$, LDCKB $\dagger$ | AF/AEA, AF/AEB | 2 |  | 19 | 2 | 19 | 2 | 21 | 2 | 23 | ns |
| $t^{\text {p }}$ d | UNCKAt. UNCKB $\uparrow$ | AF/AEA, AF/AEB | 2 |  | 19 | 2 | 19 | 2 | 23 | 2 | 23 | ns |
| ten | DIR, $\overline{\text { OE }}$ | A or B | 2 |  | 12 | 2 | 12 | 2 | 14 | 2 | 16 | ns |
| $t_{\text {dis }}$ | DIR, $\overline{O E}$ | A or B | 1 |  | 10 | 1 | 10 | 1 | 12 | 1 | 14 | ns |

[^22]operating characteristics, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS | TYP | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $c_{p d}$ | Power dissipation capacitance per 1 K bits | Outputs enabled | $C_{L}=50 \mathrm{pF}, \quad f=5 \mathrm{MHz}$ | 71 | pF |
|  |  | Outputs disabled |  | 57 |  |

TYPICAL CHARACTERISTICS


Figure 2
calculating power dissipation

$$
P_{T}=V_{C C} \times\left[l_{C C}+\left(N \times \Delta I_{C C} \times d c\right)\right]+\Sigma\left(C_{p d} \times V_{C C}{ }^{2} \times f_{i}\right)+\Sigma\left(C_{L} \times V_{C C}{ }^{2} \times f_{0}\right)
$$

where:

| $\begin{aligned} & \text { Icc } \\ & \mathrm{N} \end{aligned}$ | = power-down Icc maximum <br> = number of inputs driven by a TTL device |
| :---: | :---: |
| $\Delta_{\text {l }} \mathrm{C}$ | = increase in supply current |
| dc | = duty cycle of inputs at a TTL high level of 3.4 |
| $\mathrm{C}_{\text {pd }}$ | = power dissipation capacitance |
| CL | = output capacitive load |
| $\mathrm{f}_{\mathrm{i}}$ | = data input frequency |
| $f_{0}$ | = data output frequency |

## PARAMETER MEASUREMENT INFORMATION



Figure 4. Standard CMOS Outputs (All Flags)


| PARAMETER |  | $\mathrm{R}_{\mathrm{L}}$ | $C_{L}{ }^{\text {t }}$ | S1 | S2 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {en }}$ | ${ }_{\text {tpZH }}$ | $500 \Omega$ | 50 pF | Open | Closed |
|  | tpZL |  |  | Closed | Open |
| $\mathrm{t}_{\text {dis }}$ | tPHZ | $500 \Omega$ | 50 pF | Open | Closed |
|  | tpLZ |  |  | Closed | Open |
| $\mathrm{t}_{\mathrm{pd}}$ or $\mathrm{t}_{\text {t }}$ |  | - | 50 pF | Open | Open |

$\dagger$ Includes probe and test-fixture capacitance
Figure 5. 3-State Outputs (A0-A8, B0-B8)

- Independent Asynchronous Inputs and Outputs
- 64 Words by 8 Bits
- Data Rates From 0 to 40 MHz
- Fall-Through Time . . . 20 ns Typical
- 3-State Outputs


## description

This 512-bit memory uses advanced low-power Schottky IMPACT-X ${ }^{\text {Tu }}$ technology and features high speed and fast fall-through times. It is organized as 64 words by 8 bits.
A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The function is used as a buffer to couple two buses operating at different clock rates. This FIFO is designed to process data at rates from 0 to 40 MHz in a bit-parallel format, word by word.
Data is written into memory on a low-to-high transition of the load clock (LDCK) input and is read out on a low-to-high transition of the unload clock (UNCK) input. The memory is full when the number of words clocked in exceeds by 64 the number of words clocked out. When the memory is full, LDCK signals have no effect on the data residing in memory. When the the memory is empty, UNCK signals have no effect.
Status of the FIFO memory is monitored by the FULL and EMPTY output flags. The FULL output is low when the memory is full and high when the memory is not full. The EMPTY output is low when the memory is empty and high when it is not empty.
A low level on the reset ( $\overline{\mathrm{RST}})$ input resets the internal stack control pointers and also sets EMPTY low and FULL high. The outputs are not reset to any specific logic levels. The first low-to-high transition on LDCK, either after a RST pulse or from an empty condition, causes EMPTY to go high and the data to appear on the Q outputs. The first word does not have to be unloaded. Data outputs are noninverting with respect to the data inputs and are at a high-impedance state when the output-enable (OE) input is low. The OE input does not effect either the FULL or EMPTY output flags. Cascading is easily accomplished in the word-width direction, but is not possible in the word-depth direction.
The SN74ALS2232A is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

## logic symbol ${ }^{\dagger}$


$\dagger$ This symbol is in accordance with ANSI/IEEE Standard 91-1984 and IEC Publication 617-12. The symbol is functionally accurate but does not show the details of implementation; for these, see the logic diagram. The symbol represents the memory as if it were controlled by a single counter whose content is the number of words stored at the time. Output data is invalid when the counter content (CT) is 0 .
Pin numbers shown are for the NT package.
logic diagram (positive logic)


Pin numbers shown are for the NT package.

## timinig diagram



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) ${ }^{\dagger}$

Supply voltage, VCC (see Note 1) ..... 7 V
Input voltage ..... 7 V
Voltage applied to a disabled 3 -state output ..... 5.5 V
Operating free-air temperature range, $T_{A}$ ..... $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage temperature range ..... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "recommended operating conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: All voltage values are with respect to GND.
recommended operating conditions

|  |  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | Supply voltage |  | 4.5 | 5 | 5.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  |  |  | 0.8 | V |
| IOH | High-level output current | Q outputs |  |  | -2.6 | mA |
|  |  | FULL. EMPTY |  |  | -0.4 |  |
| 'OL | Low-level output current | Q outputs |  |  | 24 | mA |
|  |  | FULL EMPTY |  |  | 8 |  |
| $\mathrm{f}_{\text {clock }}$ | Clock frequency | LDCK, UNCK | 0 |  | 40 | MHz |
| $t_{w}$ | Pulse duration | RST low | 25 |  |  | ns |
|  |  | LDCK low | 13 |  |  |  |
|  |  | LDCK high | 12 |  |  |  |
|  |  | UNCK low | 13 |  |  |  |
|  |  | UNCK high | 12 |  |  |  |
| $\mathrm{t}_{\text {su }}$ | Setup time, data before LDCK $\uparrow$ |  | 5 |  |  | ns |
| $\mathrm{t}_{\text {su2 }}$ | Setup time, $\overline{\mathrm{RST}}$ high (inactive) before LDCK $\uparrow$ |  | 5 |  |  | ns |
| th | Hold time, data after LDCK $\dagger$ |  | 5 |  |  | ns |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONSt |  | MIN | TYP $\ddagger$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIK |  | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $1 / \mathrm{l}=-18 \mathrm{~mA}$ |  |  | -1.2 | V |
| VOH | Q outputs | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$, | $1 \mathrm{OH}=-2.6 \mathrm{~mA}$ | 2.4 | 3.2 |  | V |
|  | FULL, EMPTY | $\mathrm{V}_{C C}=$ MIN to MAX, | $1 \mathrm{OH}=0.4 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC}}-2$ |  |  |  |
| VOL | Q cutputs | $V_{C C}=4.5 \mathrm{~V}$ | $1 \mathrm{OL}=12 \mathrm{~mA}$ |  | 0.25 | 0.4 | V |
|  |  |  | $1 \mathrm{LL}=24 \mathrm{~mA}$ |  | 0.35 | 0.5 |  |
|  | $\overline{\text { FULL, }}$ EMPTY | $V_{C C}=4.5 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{OL}}=4 \mathrm{~mA}$ |  | 0.25 | 0.4 |  |
|  |  |  | $1 \mathrm{OL}=8 \mathrm{~mA}$ |  | 0.35 | 0.5 |  |
| IOZH |  | $\mathrm{V}_{\text {cc }}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V}$ |  |  | 20 | $\mu \mathrm{A}$ |
| IOZL |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ |  |  | -20 | $\mu \mathrm{A}$ |
| 1 |  | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=7 \mathrm{~V}$ |  |  | 0.1 | mA |
| $\mathrm{IH}_{\mathrm{H}}$ |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ |  |  | 20 | $\mu \mathrm{A}$ |
| IIL | CLKs | $\mathrm{V} C \mathrm{C}=5.5 \mathrm{~V}$, | $V_{1}=0.4 \mathrm{~V}$ |  |  | -0.2 | mA |
|  | Others |  |  |  |  | -0.1 |  |
| $10^{\S}$ | Q outputs | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=2.25 \mathrm{~V}$ | -20 |  | -130 | mA |
|  | FULL, EMPTY |  |  | -20 |  | -112 |  |
| ICC |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |  |  | 175 | 270 | mA |

$\dagger$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
$\ddagger$ All typical values are at $\mathrm{V}_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
§ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, los.

SCAS248-FEBRUARY 1988 - REVISED MARCH 1990
switching characteristics (see Figure 1)

| PARAMETER | FROM (INPUT) | то (OUTPUT) | $\begin{aligned} & V C C=5 \mathrm{~V}, \\ & C_{L}=50 \mathrm{pF}, \\ & R 1=500 \Omega, \\ & R 2=500 \Omega, \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  | $\begin{aligned} & V_{C C}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & C_{L}=50 \mathrm{pF}, \\ & R 1=500 \Omega, \\ & R 2=500 \Omega, \\ & T_{A}=0^{\circ} \mathrm{C} \text { to } 70^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MAX | TYP | MAX | MIN | MAX |  |
| $f_{\text {max }}$ | LDCK, UNCK |  |  |  |  | 40 |  | MHz |
|  | LDCK $\uparrow$ | Any Q |  | 18 | 26 |  | 30 | ns |
| tpd | UNCK $\uparrow$ |  |  | 18 | 24 |  | 27 |  |
| tPLH | LDCK $\uparrow$ | EMPTY |  | 12 | 16 |  | 18 | ns |
| $t_{\text {PHL }}$ | UNCK $\uparrow$ |  |  | 12 | 17 |  | 20 |  |
| tPHL | RST $\downarrow$ | EMPTY |  | 12 | 17 |  | 20 | ns |
| $\mathrm{t}_{\text {PHL }}$ | LDCK $\uparrow$ | FULI |  | 16 | 21 |  | 22 | ns |
| ${ }^{\text {tPLH }}$ | UNCK $\uparrow$ | FULI |  | 10 | 15 |  | 18 | ns |
|  | $\overline{\text { RST }} \downarrow$ |  |  | 13 | 19 |  | 23 |  |
| ten | OE¢ | Q |  | 11 | 15 |  | 17 | ns |
| $\mathrm{t}_{\text {dis }}$ | OE $\downarrow$ | Q |  | 11 | 17 |  | 19 | ns |

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR 3-STATE OUTPUTS


VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES

SWITCH POSITION TABLE

| TEST | S1 |
| :---: | :---: |
| tPLH | Open |
| tpHL | Open |
| tpZH | Open |
| tpZL | Closed |
| tpHZ | Open |
| tpLZ | Closed |



NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. All input pulses are supplied by generators having the following characteristics: $P R R \leq 1 M H z, Z_{0}=50 \Omega, t_{r} \leq 2 \mathrm{~ns}, t_{f} \leq 2 \mathrm{~ns}$.
C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circult and Voltage Waveforms

## SN74ALS2233A $64 \times 9$ ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY

## - Independent Asynchronous Inputs and Outputs <br> - 64 Words by 9 Bits <br> - Data Rates From 0 to 40 MHz <br> - Fall-Through Time . . . 20 ns Typical <br> - 3-State Outputs

## description

This 576-bit memory uses advanced low-power Schottky IMPACT-X ${ }^{\text {ru }}$ technology and features high speed and fast fall-through times. It is organized as 64 words by 9 bits.
A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The function is used as a buffer to couple two buses operating at different clock rates. This FIFO is designed to process data at rates from 0 to 40 MHz in a bit-parallel format, word by word.
Data is written into memory on a low-to-high transition of the load clock (LDCK) input and is read out on a low-to-high transition of the unload clock (UNCK) input. The memory is full when the number of words clocked in exceeds by 64 the number of words clocked out. When the memory is full, LDCK signals have no effect on the data residing in memory. When the the memory is empty, UNCK signals have no effect.

Status of the FIFO memory is monitored by the FULL, EMPTY, almost-full/almost-empty (AF/AE), and half-full (HF) output flags. The FULL output is low when the memory is full and high when the memory is not full. The EMPTY output is low when the memory is empty, and high when it is not empty. The AF/AE flag is high when the FIFO contains eight or less words or 56 or more words. The AF/AE flag is low when the FIFO contains between nine and 55 words. The HF flag is high when the FIFO contains 32 or more words and is low when the FIFO contains 31 words or less.

A low level on the reset ( $\overline{\mathrm{RST}}$ ) input resets the internal stack control pointers and also sets EMPTY low and FULL high. The outputs are not reset to any specific logic levels. The first low-to-high transition on LDCK, either after a $\overline{\text { RST }}$ pulse or from an empty condition, causes EMPTY to go high and the data to appear on the Q outputs. The first word does not have to be unloaded. Data outputs are noninverting with respect to the data inputs and are at a high-impedance state when the output-enable (OE) input is low. The OE input does not effect either the FULL or EMPTY output flags. Cascading is easily accomplished in the word-width direction, but is not possible in the word-depth direction.

The SN74ALS2233A is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

## logic symbol $\dagger$


$\dagger$ This symbol is in accordance with ANSI/IEEE Standard 91-1984 and IEC Publication 617-12. The symbol is functionally accurate but does not show the details of implementation; for these, see the logic diagram. The symbol represents the memory as if it were controlled by a single counter whose content is the number of words stored at the time. Output data is invalid when the counter content (CT) is 0 .
logic diagram (positive logic)


absolute maximum ratings over operating free-air temperature range (unless otherwise noted) ${ }^{\dagger}$
Supply voltage, $\mathrm{V}_{\mathrm{CC}}$ (see Note 1) ...................................................................................... 7 V
Input voltage ........................................................................................ 7 V



$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "recommended operating conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: All voltage values are with respect to GND.

## recommended operating conditions

|  |  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {cc }}$ | Supply voltage |  | 4.5 | 5 | 5.5 | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage |  | 2 |  |  | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage |  |  |  | 0.8 | V |
| IOH | High-level output current | Q outputs |  |  | -2.6 | mA |
|  |  | Flag outputs |  |  | -0.4 |  |
| IOL | Low-level output current | Q outputs |  |  | 24 | mA |
|  |  | Flag outputs |  |  | 8 |  |
| $\mathrm{f}_{\text {clock }}$ | Clock frequency | LDCK, UNCK | 0 |  | 40 | MHz |
| ${ }^{\text {tw }}$ | Pulse duration | RST low | 25 |  |  | ns |
|  |  | LDCK low | 13 |  |  |  |
|  |  | LDCK high | 12 |  |  |  |
|  |  | UNCK low | 13 |  |  |  |
|  |  | UNCK high | 12 |  |  |  |
| $\mathrm{t}_{\text {su } 1}$ | Setup time, data before LDCK $\uparrow$ |  | 5 |  |  | ns |
| $t_{\text {su2 }}$ | Setup time, $\overline{\mathrm{RST}}$ high (inactive) before LDCK $\uparrow$ |  | 5 |  |  | ns |
| th | Hold time, data after LDCK $\uparrow$ |  | 5 |  |  | ns |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS ${ }^{\text {t }}$ |  | MIN | TYP $\ddagger$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIK |  | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $\mathrm{I}=-18 \mathrm{~mA}$ |  |  | -1.2 | V |
| VOH | Q outputs | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $1 \mathrm{OH}=-2.6 \mathrm{~mA}$ | 2.4 | 3.2 |  | V |
|  | Flag outputs | $\mathrm{V}_{C C}=$ MIN to MAX, | $\mathrm{IOH}=0.4 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{cc}}-2$ |  |  |  |
| VOL | Q outputs | $V_{C C}=4.5 \mathrm{~V}$ | $1 \mathrm{OL}=12 \mathrm{~mA}$ |  | 0.25 | 0.4 | V |
|  |  |  | $1 \mathrm{OL}=24 \mathrm{~mA}$ |  | 0.35 | 0.5 |  |
|  | Flag outputs | $V_{C C}=4.5 \mathrm{~V}$ | $\mathrm{IOL}=4 \mathrm{~mA}$ |  | 0.25 | 0.4 |  |
|  |  |  | $\mathrm{OL}=8 \mathrm{~mA}$ |  | 0.35 | 0.5 |  |
| IOZH |  | $V_{C C}=5.5 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V}$ |  |  | 20 | $\mu \mathrm{A}$ |
| IOZL |  | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ |  |  | -20 | $\mu \mathrm{A}$ |
| 11 |  | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=7 \mathrm{~V}$ |  |  | 0.1 | mA |
| IIH |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ |  |  | 20 | $\mu \mathrm{A}$ |
| IL | CLKs | $V_{C C}=5.5 \mathrm{~V}$, | $V_{1}=0.4 \mathrm{~V}$ |  |  | -0.2 | mA |
|  | Others |  |  |  |  | -0.1 |  |
| $10^{5}$ | Q outputs | $V_{C C}=5.5 \mathrm{~V}$ | $V_{O}=2.25 \mathrm{~V}$ | -20 |  | -130 | mA |
|  | Flag outputs |  |  | -20 |  | -112 |  |
| ICC |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |  |  | 175 | 290 | mA |

$\dagger$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
${ }^{\ddagger}$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
§ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, los.

## switching characteristics (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{aligned} & V_{C C}=5 \mathrm{~V}, \\ & C_{L}=50 \mathrm{pF}, \\ & R 1=500 \Omega, \\ & R 2=500 \Omega, \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  | $\begin{aligned} & V_{C C}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & C_{L}=50 \mathrm{pF}, \\ & R 1=500 \Omega, \\ & R 2=500 \Omega, \\ & T_{A}=0^{\circ} \mathrm{C} \text { to } 70^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN MAX |  |
| $f_{\text {max }}$ | LDCK, UNCK |  |  |  |  | 40 | MHz |
| $t^{\text {p }}$ | LDCK $\uparrow$ | Any Q |  | 18 | 26 | 30 | ns |
|  | UNCK $\uparrow$ |  |  | 18 | 24 | 27 |  |
| ${ }_{\text {tPLH }}$ | LDCK $\uparrow$ | EMPTY |  | 12 | 16 | 18 | ns |
| tphL | UNCK $\dagger$ |  |  | 12 | 17 | 20 |  |
| tphL | $\overline{\text { RST }} \downarrow$ | EMPTY |  | 12 | 17 | 20 | ns |
| tPHL | LDCK $\uparrow$ | FULI |  | 16 | 21 | 22 | ns |
| tPLH | UNCK $\uparrow$ | FULL |  | 10 | 15 | 18 | ns |
|  | $\overline{\text { RST }} \downarrow$ |  |  | 13 | 19 | 23 |  |
| tplH | LDCK $\uparrow$ | AFIAE |  | 22 | 27 | 30 | ns |
| tPHL |  |  |  | 19 | 25 | 28 |  |
| tpLH | UNCK $\uparrow$ | AF/AE |  | 22 | 27 | 30 | ns |
| $\mathrm{t}_{\text {PHL }}$ |  |  |  | 17 | 23 | 26 |  |
| tPLH | RST $\downarrow$ | AFIAE |  | 12 | 16 | 18 | ns |
| tpLH | LDCK $\dagger$ | HF |  | 22 | 27 | 30 | ns |
| tphL | RST $\downarrow$ |  |  | 28 | 32 | 35 |  |
| tPHL | UNCK $\uparrow$ | HF |  | 16 | 22 | 25 | ns |
| $\mathrm{t}_{\text {en }}$ | OEf | Q |  | 11 | 15 | 17 | ns |
| ${ }^{\text {dis }}$ | OE $\downarrow$ | Q |  | 11 | 17 | 19 | ns |

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR 3-STATE OUTPUTS


VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES


SWITCH POSITION TABLE

| TEST | S1 |
| :---: | :---: |
| tPLH | Open |
| tPHL | Open |
| tpZH | Open |
| tpZL | Closed |
| tPHZ | Open |
| tpLZ | Closed |




NOTES:
A. $C_{L}$ includes probe and lig capacitance.
B. All input pulses are supplied by generators having the following characteristics: PRR $\leq 1 \mathrm{MHz}, Z_{0}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load CIrcult and Voltage Waveforms

- Independent Asychronous Inputs and Outputs
- Bldirectlonal
- 32 Words by 9 Bits
- Programmable Depth
- Data Rates from 0 to 40 MHz
- Fall-Through Time . . . 22 ns Typ
- 3-State Outputs


## description

This 576-bit memory uses advanced low-power Schottky IMPACT-X ${ }^{\text {TM }}$ technology and features high speed and fast fall-through times. It consists of two FIFOs organized as 32 words by 9 bits each.
A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. These FIFOs are designed to process data at rates from 0 to 40 MHz in a bit-parallel format, word by word.
The SN74ALS2238 consists of bus-transceiver circuits, two $32 \times 9$ FIFOs, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal FIFO memories. Enables GAB and GBA are provided to control the transceiver functions. The SAB and SBA control pins are provided to select whether real-time or stored data is transferred. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. A low level selects real-time data and a high selects stored data. Eight fundamental bus-management functions can be performed as shown in Figure 1.
Data on the A or B data bus, or both, is written into the FIFOs on a low-to-high transition at the load clock (LDCKA or LDCKB) input and is read out on a low-to-high transition at the unload clock (UNCKA or UNCKB) input. The memory is full when the number of words clocked in exceeds, by the defined depth, the number of words clocked out.

When the memory is full, LDCK signals have no effect on the data residing in memory. When the memory is empty, UNCK signals have no effect.


## description (continued)

Status of the FIFO memories is monitored by the FULLA, $\overline{F U L L E}, \overline{E M P T Y A}$, and EMPTYB output flags. The $\overline{F U L L A}$ and $\overline{F U L L B}$ are definable full flags. A high-to-low transition on $\overline{D A F}$ stores the binary value of AO through A 4 into a register for use as the value of X . A high-to-low transition on DBF stores the binary value of BO through B4 into a register for use as the value of Y . In this way, the depth of either FIFO can be defined to be one to 32 words deep. The value of $X$ and $Y$ must be defined after power up or the stored value of $X$ and $Y$ will be ambiguous. The FULLA and FULLB outputs are low when their corresponding memories are full and high when the memories are not full.
The EMPTYA and EMPTYB outputs are low when their corresponding memories are empty and high when they are not empty. The status flag outputs are always active.
A low-level pulse on the $\overline{\text { RSTA }}$ or $\overline{\text { RSTB }}$ inputs resets the control pointers on FIFO A or FIFO B and also sets EMPTYA low and FULLA high or EMPTYB low and FULLB high. The outputs are not reset to any specific logic levels. With $\overline{\text { DAF }}$ at a low level, a low-level pulse on $\overline{\text { RSTA }}$ sets FIFO A to a depth of $32-X$, where $X$ is the value stored above. With DAF at a high level, a low level pulse on RSTA sets FIFO A to a depth of 32 words. The depth of FIFO $B$ is set in a similar manner. The first low-to-high transition on LDCKA or LDCKB, either after a reset pulse or from an empty condition, will cause EMPTYA or EMPTYB to go high and the data to appear on the Q outputs. It is important to note that the first word does not have to be unloaded. Cascading is easily accomplished in the word-width direction, but is not possible in the word-depth direction.

The SN74ALS2238 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

## logic symbol ${ }^{\dagger}$



[^23]logic diagram (positive logic)


Pin numbers shown are for the $N$ package.


Flgure 1. Bus-Management Functions
timing diagram for FIFO $\mathbf{A}^{\dagger}$

$\dagger$ Operation of FIFO B is identical to that of FIFO A.
$\ddagger$ X includes AO through A4 only. A5 through A8 are ignored.

SELECT-MODE CONTROL TABLE

| CONTROL |  | OPERATION |  |
| :---: | :---: | :---: | :---: |
| SAB | SBA | A BUS | B BUS |
| L | L | Real-time B to $A$ bus | Real-time $A$ to $B$ bus |
| L | H | FIFO B to $A$ bus | Real-time $A$ to $B$ bus |
| H | L | Real-time B to $A$ bus | FIFO A to $B$ bus |
| H | H | FIFO B to $A$ bus | FIFO A to B bus |

OUTPUT-ENABLE CONTROL TABLE

| CONTROL |  | OPERATION |  |
| :---: | :---: | :---: | :---: |
| GAB | GBA | A BUS | B BUS |
| H | H | A bus enabled | B bus enabled |
| L | H | A bus enabled | Isolation/input to $B$ bus |
| H | L | isolation/input to $A$ bus | B bus enabled |
| L | L | Isolation/input to $A$ bus | Isolation/input to $B$ bus |

## programming procedure for depth of FIFO At

## Program:

Step 1. With $\overline{R S T A}$ at a high level, take $\overline{D A F}$ from a high level to a low level. The high-to-low transition on $\overline{D A F}$ stores the binary value of AO-A4 for use as the value of $X$ in defining the depth of FIFO A.

Step 2. With $\overline{\mathrm{DAF}}$ held low, pulse the $\overline{\text { RSTA }}$ signal low. On the low-to-high transition of $\overline{\mathrm{RSTA}}$, FIFO $A$ is set to a depth of $32-X$, where $X$ is the value of $A 0-A 4$ stored above.

Step 3. To redefine the depth of FIFO A to 32 words, hold $\overline{\mathrm{DAF}}$ at a high level and pulse the $\overline{\mathrm{RSTA}}$ signal low.
$\dagger$ The programming procedures used to define the depth of FIFO $B$ are the same as the procedure above.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\ddagger$

Supply voltage, V $_{\text {CC }}$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to 7 V
Input voltage: Control inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V
I/O ports . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5.5 V
Voltage applied to a disabled 3-state output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5.5 V
Operating free-air temperature range, $T_{A}$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Maximum junction temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $150^{\circ} \mathrm{C}$
$\ddagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those Indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
recommended operating conditions (see Note 1)

|  |  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {c }}$ | Supply voltage |  | 4.5 | 5 | 5.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  |  |  | 0.8 | V |
| IOH | High-level output current | A or B ports |  |  | -15 | mA |
|  |  | Status flags |  |  | -0.4 |  |
| IOL | Low-level output current | A or B ports |  |  | 24 | mA |
|  |  | Status flags |  |  | 8 |  |
| $f_{\text {clock }}$ | Clock frequency | LDCKA or LDCKB | 0 |  | 40 | MHz |
|  |  | UNCKA or UNCKB | 0 |  | 40 |  |
| $t_{w}$ | Pulse duration | $\overline{\text { RSTA }}$ or RSTB low | 17 |  |  | ns |
|  |  | LDCKA or LDCKB low | 12.5 |  |  |  |
|  |  | LDCKA or LDCKB high | 10 |  |  |  |
|  |  | UNCKA or UNCKB low | 12.5 |  |  |  |
|  |  | UNCKA or UNCKB high | 10 |  |  |  |
|  |  | $\overline{\overline{D A F}}$ or $\overline{\mathrm{DBF}}$ high | 10 |  |  |  |
| $t_{\text {su }}$ | Setup time | Data before LDCKA or LDCKB $\uparrow$ | 7 |  |  | ns |
|  |  | Define depth: D4-DO before $\overline{\mathrm{DAF}}$ or $\overline{\mathrm{DBF}} \downarrow$ | 6 |  |  |  |
|  |  | Define depth: $\overline{\mathrm{DAF}}$ or $\overline{\mathrm{DBF}} \downarrow$ before $\overline{\mathrm{RSTA}}$ or $\overline{\mathrm{RSTB}} \uparrow$ | 45 |  |  |  |
|  |  | Define depth (32): $\overline{\mathrm{DAF}}$ or $\overline{\mathrm{DBF}}$ high before $\overline{\mathrm{RSTA}}$ or $\overline{\mathrm{RSTB}} \hat{\uparrow}$ | 32 |  |  |  |
|  |  | LDCKA or LDCKB (inactive) before $\overline{\text { RSTA }}$ or $\overline{\text { RSTB }} \uparrow$ | 5 |  |  |  |
| th | Hold time | Data after LDCKA or LDCKB $\dagger$ | 3 |  |  | ns |
|  |  | Define depth: D4-D0 after $\overline{\mathrm{DAF}}$ or $\overline{\mathrm{DBF}} \downarrow$ | 4 |  |  |  |
|  |  | Define depth: $\overline{\mathrm{DAF}}$ or $\overline{\mathrm{DBF}}$ low after $\overline{\mathrm{RSTA}}$ or $\overline{\mathrm{RSTB}} \hat{\uparrow}$ | 0 |  |  |  |
|  |  | Define depth (32): $\overline{\mathrm{DAF}}$ or $\overline{\mathrm{DBF}}$ high after $\overline{\mathrm{RSTA}}$ or $\overline{\mathrm{RSTB}} \hat{\uparrow}$ | 0 |  |  |  |
|  |  | LDCKA or LDCKB (inactive) after $\overline{\text { RSTA }}$ or $\overline{\text { RSTB }} \uparrow$ | 5 |  |  |  |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

NOTE 1: To ensure proper operation of this high-speed FIFO device, it is necessary to provide a clean signal to the LDCKA or LDCKB and UNCKA or UNCKB clock inputs. Any excessive noise or glitching on the clock inputs (which violates the $\mathrm{V}_{\mathrm{IL}}, \mathrm{V}_{\mathrm{IH}}$, or minimum pulse duration limits) can cause a false clock or improper operation of the internal read and write pointers.

## SCAS250 - APRIL 1990

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | MIN | TYP ${ }^{\text {+ }}$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIK |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $I_{1}=-18 \mathrm{~mA}$ |  |  | -1.2 | V |
| VOH | Status flags | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V | $1 \mathrm{OH}=-0.4 \mathrm{~mA}$ | $V_{\text {cc- }} 2$ |  |  | V |
|  | A or B ports | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $\mathrm{IOH}=-2 \mathrm{~mA}$ | Vcc-2 |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{I}_{\mathrm{OH}}=-3 \mathrm{~mA}$ | 2.4 | 3.2 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{IOH}^{\prime}=-15 \mathrm{~mA}$ | 2 |  |  |  |
| VOL | A or B ports | $\mathrm{V}_{\text {cc }}=4.5 \mathrm{~V}$. | $1 \mathrm{OL}=12 \mathrm{~mA}$ |  | 0.25 | 0.4 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{IOL}=24 \mathrm{~mA}$ |  | 0.35 | 0.5 |  |
|  | Status flags | $\mathrm{V}_{\text {cc }}=4.5 \mathrm{~V}$, | $\mathrm{IOL}=4 \mathrm{~mA}$ |  | 0.25 | 0.4 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{IOL}=8 \mathrm{~mA}$ |  | 0.35 | 0.5 |  |
| 1 | $\overline{\mathrm{DAF}}, \overline{\mathrm{DBF}}, \overline{\mathrm{RSTA}}, \overline{\mathrm{RSTB}}, \mathrm{GAB}, \mathrm{GBA}, \mathrm{SAB}$, SBA, LDCKA, LDCKB, UNCKA, UNCKB | $V_{C C}=5.5 \mathrm{~V}$, | $V_{1}=7 \mathrm{~V}$ |  |  | 0.1 | mA |
|  | A or B ports |  |  |  |  | 0.2 |  |
| ${ }^{1} \mathrm{H}$ | $\overline{\mathrm{DAF}}, \overline{\mathrm{DBF}}, \overline{\mathrm{RSTA}}, \overline{\mathrm{RSTB}}, \mathrm{GAB}, \mathrm{GBA}, \mathrm{SAB}$, SBA, LDCKA, LDCKB, UNCKA, UNCKB | $\mathrm{VCC}=5.5 \mathrm{~V}$. | $V_{1}=2.7 \mathrm{~V}$ |  |  | 20 | $\mu \mathrm{A}$ |
|  | A or B ports $\ddagger$ |  |  |  |  | 40 |  |
| ILL | $\overline{\mathrm{DAF}}, \overline{\mathrm{DBF}}, \overline{\mathrm{RSTA}}, \overline{\mathrm{RSTB}}, \mathrm{GAB}, \mathrm{GBA}, \mathrm{SAB}$, SBA, LCKA, LDCKB, UNCKA, UNCKB | $V_{C C}=5.5 \mathrm{~V}$. | $V_{1}=0.4 \mathrm{~V}$ |  |  | -0.2 | mA |
|  | A or B ports ${ }^{\ddagger}$ |  |  |  |  | -0.4 |  |
| $10^{5}$ | A or B ports ${ }^{\ddagger}$ | $V_{C C}=5.5 \mathrm{~V}$, | $V_{O}=2.25 \mathrm{~V}$ | -20 |  | -130 | mA |
|  | Status flags |  |  | -15 |  | -100 |  |
| ICC |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |  |  | 190 | 350 | mA |

$\dagger$ All typical values are at $V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ For I/O ports, the parameters $I_{I H}$ and $I_{I L}$ Include the offstate output current.
§ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, Ios.
switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Figure 2)

| PARAMETER | FROM (INPUT) | $\begin{gathered} \text { TO } \\ \text { (OUTPUT) } \end{gathered}$ | $\begin{aligned} & C_{L}=50 \mathrm{pF}, \\ & R 1=500 \Omega, \\ & R 2=500 \Omega \end{aligned}$ |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYPt | MAX |  |
| $f_{\text {max }}$ | LDCK, UNCK |  | 40 |  |  | MHz |
| $t_{\text {pd }}$ | LDCKA $\uparrow$, LDCKB $\uparrow$ | B, A | 7 | 22 | 33 | ns |
|  | UNCKA $\uparrow$, UNCKB $\uparrow$ |  | 7 | 20 | 29 |  |
| tpLH | LDCKA $\uparrow$, LDCKB $\uparrow$ | EMPTYA, EMPTYB | 5 | 12 | 22 | ns |
| tPHL | UNCKA $\uparrow$, UNCKB $\dagger$ |  | 5 | 12 | 22 |  |
| tPHL | ¢STA $\downarrow$, $\overline{\text { RSTB }} \downarrow$ | EMPTYA, EMPTYB | 5 | 12 | 22 | ns |
| $\mathrm{t}_{\mathrm{PHL}}$ | LDCKA $\uparrow$, LDCKB $\dagger$ | FULLA, FULLE | 5 | 12 | 22 | ns |
| tple | UNCKA $\uparrow$, UNCKB $\uparrow$ | $\overline{\text { FULLA, }}$ FULLB | 5 | 12 | 23 | ns |
|  | $\overline{\text { RSTA }} \downarrow$, $\overline{\text { RSTB }} \downarrow$ |  | 6 | 15 | 28 |  |
| $t^{\text {tpd }}$ | SAB, SBA ${ }^{\ddagger}$ | B, A | 2 | 11 | 18 | ns |
|  | A ${ }^{\text {B }}$ |  | 2 | 8 | 15 |  |
| $\mathrm{t}_{\text {en }}$ | GBA, GAB | A, B | 2 | 6 | 15 | ns |
| $\mathrm{t}_{\text {dis }}$ | GBA, GAB | A, B | 1 | 5 | 12 | ns |

$\dagger$ All typical values are at $\mathrm{VCC}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ These parameters are measured with the internal output state of the storage register opposite to that of the bus input.

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR 3-STATE OUTPUTS


VOLTAGE WAVEFORMS SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES

SWITCH POSITION TABLE

| TEST | S1 |
| :---: | :---: |
| tPLH | Open |
| tPHL | Open |
| tPZH | Open |
| tpZL | Closed |
| tpHZ | Open |
| tPLZ | Closed |



VOLTAGE WAVEFORMS PULSE DURATION


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS

NOTES: A. CL includes probe and jig capacitance.
B. All input pulses are supplied by generators having the following characteristics: PRR $\leq 1 \mathrm{MHz}, Z_{0}=50 \Omega, t_{f} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load CIrcult and Voltage Waveforms
General Information ..... 1
Multi-Q ${ }^{\text {m }}$ 18-Bit FIFO+2 2
3.3-V Low-Powered 18-Bit FIFOs\%g.
Telecom Single-Bit FIFOs
DSP 36-Bit Clocked FIFOs
Internetworking 36-Bit Clocked FIFOs
H-B Computing 36-Bit Clocked FIFOs
18-Bit Clocked FIFOs6
18-Bit Strobed FIFOs$\sqrt{6}+\infty(0) d$
9-Bit Clocked/Strobed FIFOs
9-Bit Asynchronous FIFOs
9-Bit Synchronous FIFOs
Reduced-Width FIFOs
Application Notes
Mechanical Data

## 9－BIT ASYNCHRONOUS FIFOS

Features
－Multiple speed sort options
－Depth from 256 to 4 K words
－Fast data access time of 15 ns
－Bit－width and word－depth expandable
－Empty，full，and half－full flags
－Compatible to $720 \times$ pinout
－TI has established an alternate source

Benefits
－Design flexibility
－Optimize depth for specific application
－Increased system performance
－Allows interface to larger and deeper data paths
－Multiple status flags to ease design efforts
－Drop－in replaceable to existing layouts and designs
－Standardization that comes from a common－product approach

- Reads and Writes Can Be Asynchronous or Coincident
- Organization:
- SN74ACT7200L-256×9
- SN74ACT7201LA - $512 \times 9$
- SN74ACT7202LA - $1 \mathrm{~K} \times 9$
- Fast Data Access Times of 15 ns
- Read and Write Frequencies up to 40 MHz
- Bit-Width and Word-Depth Expansion
- Fully Compatlble With the IDT7200/7201/7202
- Retransmit Capability
- Empty, Full, and Half-Full Flags
- TTL-Compatible Inputs
- Available in 28-Terminal Plastic DIP (NP) and Small-Outline (DV) Packages and 32-Terminal Plastic J-Leaded Chip-Carrier (RJ) Packages


## description

The SN74ACT7200L, SN74ACT7201LA, and SN74ACT7202LA are constructed with dual-port SRAM and have internal write and read address counters to provide data throughput on a first-in, first-out (FIFO) basis. Write and read operations are independent and can be asynchronous or coincident. Empty and full status flags prevent underflow and overflow of memory, and depth-expansion logic allows combining the storage cells of two or more devices into one FIFO. Word-width expansion is also possible.
Data is loaded into memory by the write-enable $(\overline{\mathrm{W}}$ ) input and unloaded by the read-enable ( $\overline{\mathrm{R}}$ ) input. Read and write cycle times of 25 ns ( 40 MHz ) are possible with data access times of 15 ns .


## RJ PACKAGE

(TOP VIEW)


NC - No internal connection

These devices are particularly suited for providing a data channel between two buses operating at asynchronous rates. Applications include use as rate buffers from analog-to-digital converters in data acquisition systems, temporary storage elements between buses and magnetic or optical memories, and queues for communication systems. A 9-bit-wide data path is provided for the transmission of byte data plus a parity bit or packet-framing information. The read pointer can be reset independently of the write pointer for retransmitting previously read data when a device is not used in depth expansion.
The SN74ACT7200L, SN74ACT7201LA, and SN74ACT7202LA are characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

## SN74ACT7200L logic symbol ${ }^{\dagger}$


$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DV and NP packages.

## SN74ACT7201LA logic symbol $\dagger$


$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1584 and IEC Publication 617-12.
Pin numbers shown are for the DV and NP packages.

## SN74ACT7202LA logic symbol ${ }^{\dagger}$


$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the DV and NP packages.
functional block diagram

t $256 \times 9$ for SN74ACT7200L; $512 \times 9$ for SN74ACT7201LA; $1024 \times 9$ for SN74ACT7202LA
RESET AND RETRANSMIT FUNCTION TABLE
(single-device depth; single-or multiple-device width)

| INPUTS |  |  | INTERNAL TO DEVICE |  | OUTPUTS |  |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{RS}}$ | $\overline{\text { FL/ }} \overline{\mathrm{RT}}$ | $\overline{\mathrm{x}}$ | READ POINTER | WRITE POINTER | $\overline{E F}$ | $\overline{\mathrm{FF}}$ | $\overline{\mathrm{XO}} / \overline{\mathrm{HF}}$ |  |
| L | X | L | Location zero | Location zero | L | H | H | Reset device |
| H | L | L | Location zero | Unchanged | x | X | x | Retransmit |
| H | H | L | Increment if EF high | Increment if $\overline{\mathrm{FF}}$ high | X | X | X | Read/write |

RESET AND FIRST-LOAD FUNCTION TABLE
(multiple-device depth; single-or multiple-device width)

| INPUTS |  |  | INTERNAL TO DEVICE |  | OUTPUTS |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{RS}}$ | $\overline{F L} / \overline{R T}$ | $\overline{\mathrm{XI}}$ | READ POINTER | WRITE POINTER | $\overline{\mathrm{EF}}$ | $\overline{F F}$ |  |
| L | L | $\ddagger$ | Location zero | Location zero | L | H | Reset first device |
| L | H | $\ddagger$ | Location zero | Location zero | L | H | Reset all other devices |
| H | X | $\ddagger$ | X | X | X | X | Read/write |

$\ddagger \overline{\mathrm{XI}}$ is connected to $\overline{\mathrm{XO}} / \overline{\mathrm{HF}}$ of the previous device in the daisy chain (see Figure 15).

Terminal Functions

| TERMINAL NAME | I/O | DESCRIPTION |
| :---: | :---: | :---: |
| D0-D8 | 1 | Data inputs |
| EF | 0 | Empty-flag output. $\overline{\mathrm{EF}}$ is low when the read pointer is equal to the write pointer, inhibiting any operation initlated by a read cycle. When the FIFO is empty, a data word can be read automatically at Q0-Q8 by holding $\bar{R}$ low when loading the data word with a low-level pulse on $\bar{W}$. |
| $\overline{F F}$ | 0 | Full-flag output. $\overline{F F}$ is low when the write pointer is one location less than the read pointer, indicating that the device is full and inhibiting any operation initiated by a write cycle. $\overline{F F}$ goes low when the number of writes after reset exceeds the number of reads by 256 for the SN74ACT7200L, 512 for the SN74ACT7201LA, and 1024 for the SN74ACT7202LA. When the FIFO is full, a data word can be written automatically into memory by holding $\bar{W}$ low while reading out another data word with a low-level pulse on $\overline{\mathrm{R}}$. |
| $\overline{F L} / \overline{R T}$ | 1 | First-load/retransmit input. FL/ $\overline{R T}$ performs two separate functions. When cascading two or more devices for word-depth expansion, $\overline{F L} / \overline{R T}$ is tied to ground on the first device in the daisy chain to indicate that it is the first device loaded and unloaded; it is tied high on all other devices in the depth expansion chain. <br> A device is not used in depth expansion when its expansion $(\overline{\mathrm{XI}})$ input is tied to ground. In that case, $\overline{\mathrm{FL}} / \overline{\mathrm{RT}}$ acts as a retransmit enable. A retransmit operation is initiated when FL/RT is pulsed low. This sets the internal read pointer to the first location and does not affect the write pointer. $\bar{R}$ and $\bar{W}$ must be at a high logic level during the low-level $\overline{\mathrm{FL}} / \overline{\mathrm{RT}}$ retransmit pulse. Retransmit should be used only when less than 256/512/1024 writes are performed between resets; otherwise, an attempt to retransmit can cause the loss of unread data. The retransmit function can affect $\overline{\mathrm{XO}} / \overline{\mathrm{HF}}$ depending on the relative locations of the read and write pointers. |
| GND |  | Ground |
| Q0-Q8 | 0 | Data outputs. Q0-Q8 are in the high-impedance state when $\overline{\mathrm{R}}$ is high or the FIFO is empty. |
| $\overline{\text { ® }}$ | 1 | Read-enable input. A read cycle begins on the falling edge of $\bar{R}$ if $\overline{E F}$ is high. This activates QO-Q8 and shifts the next data value to this bus. The data outputs return to the high-impedance state as $\overline{\mathrm{R}}$ goes high. As the last stored word is read by the falling edge of $\bar{R}, \bar{E} \bar{F}$ transitions low but QO-Q8 remain active until $\overline{\mathrm{R}}$ returns high. When the FIFO is empty, the internal read pointer is unchanged by a pulse on $\overline{\mathrm{R}}$. |
| $\overline{\text { RS }}$ | 1 | Reset input. A reset is performed by taking $\overline{\mathrm{RS}}$ low. This initializes the internal read and write pointers to the first location and sets $\overline{\mathrm{EF}}$ low, $\overline{\mathrm{FF}}$ high, and $\overline{\mathrm{HF}}$ high. Both $\overline{\mathrm{R}}$ and $\overline{\mathrm{W}}$ must be held high for a reset during the window shown in Figure 7. A reset is required after power up before a write operation can take place. |
| VCC |  | Supply voltage |
| $\bar{W}$ | 1 | Write-enable input. A write cycle begins on the falling edge of $\bar{W}$ if $\overline{F F}$ is high. The value on DO-D8 is stored in memory as $\bar{W}$ returns high. When the FIFO is full, $\overline{\mathrm{FF}}$ is low, inhibiting $\bar{W}$ from performing any operation on the device. |
| $\overline{\text { x }}$ | 1 | Expansion-in input. $\overline{X I}$ performs two functions. $\overline{X I}$ is tied to ground to indicate that the device is not used in depth expansion. When the device is used in depth expansion, $\overline{\mathrm{X}}$ is connected to the expansion-out $(\overline{\mathrm{XO}}$ ) output of the previous device in the depth-expansion chain. |
| $\overline{\mathrm{XO}} / \overline{\mathrm{HF}}$ | 0 | Expansion-outhalf-full-flag output. $\overline{X O} / \overline{/ F F}$ performs two functions. When the device is not used in depth expansion (i.e., when $\overline{X I}$ is tied to ground), $\overline{X O} / \overline{\mathrm{HF}}$ indicates when half the memory locations are filled. After half of the memory is filled, the falling edge on $\bar{W}$ for the next write operation drives $\overline{X O} / \overline{\mathrm{HF}}$ low. $\overline{\mathrm{XO}} / \overline{\mathrm{HF}}$ remains low until a rising edge of $\overline{\mathrm{R}}$ reduces the number of words stored to exactly half of the total memory. <br> When the device is used in depth expansion, $\overline{X O} / \overline{\mathrm{HF}}$ is connected to $\overline{\mathrm{Xl}}$ of the next device in the daisy chain. $\overline{\mathrm{XO}} / \overline{\mathrm{HF}}$ drives the daisy chain by sending a pulse to the next device when the previous device reaches the last memory location. |

absolute maximum ratings over operating free-air temperature range (unless otherwise noted) ${ }^{\dagger}$


Continuous output current, lo ............................................................................ 50 mA


Storage temperature range
$-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: All voltage values are with respect to GND.

## recommended operating conditions

|  |  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VCC | Supply voltage |  | 4.5 | 5 | 5.5 | V |
|  |  | $\overline{\mathrm{XI}}$ | 2.6 |  |  |  |
| $\mathrm{V}_{1 \mathrm{H}}$ | High-level input voitage | Other inputs | 2 |  |  | $\checkmark$ |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voitage |  |  |  | 0.8 | V |
| IOH | High-level output current |  |  |  | -2 | mA |
| 1 OL | Low-level output current |  |  |  | 8 | mA |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V OH | $V_{C C}=4.5 \mathrm{~V}$, | $1 \mathrm{OH}=-2 \mathrm{~mA}$ |  | 2.4 |  |  | V |
| VOL | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $1 \mathrm{OL}=8 \mathrm{~mA}$ |  |  |  | 0.4 | V |
| IOZH | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {cc }}$, | $\overline{\mathrm{R}} \geq \mathrm{V}_{1 H}$ |  |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| IOZL | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$, | $\overline{\mathrm{R}} \geq \mathrm{V}_{\mathrm{IH}}$ |  |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| 1 | $\mathrm{V}_{1}=0$ to 5.5 V |  |  | -1 |  | 1 | $\mu \mathrm{A}$ |
| ICC1 ${ }^{\ddagger}$ | $\mathrm{ta}_{\mathrm{a}}=15$ and 25 ns |  |  |  |  | 125 | mA |
|  | $\mathrm{ta}_{\mathrm{a}}=35$ and 50 ns |  |  |  | 50 | 80 |  |
| ICC2 ${ }^{\ddagger}$ | $\mathrm{t}_{\mathrm{a}}=15$ and 25 ns | $\overline{\mathrm{R}}, \overline{\mathrm{W}}, \overline{\mathrm{RS}}$, and $\overline{\mathrm{FL}} / \overline{R T}$ at $\mathrm{V}_{\mathrm{IH}}$ |  |  |  | 15 | mA |
|  | $\mathrm{ta}_{\mathrm{a}}=35$ and 50 ns |  |  |  | 5 | 8 |  |
| 10c3 ${ }^{\ddagger}$ | $\mathrm{t}_{\mathrm{a}}=15$ and 25 ns | $V_{1}=V_{C C}-0.2 \mathrm{~V}$ |  |  |  | 0.5 | mA |
|  | $\mathrm{t}_{\mathrm{a}}=35$ and 50 ns |  |  |  |  | 0.5 |  |
| $\mathrm{Ci}^{\text {§ }}$ | $V_{1}=0$, | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, | $\mathrm{f}=1 \mathrm{MHz}$ |  |  | 8 | pF |
| $\mathrm{C}_{0}{ }^{5}$ | $\mathrm{V}_{\mathrm{O}}=0$, | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, | $\mathrm{f}=1 \mathrm{MHz}$ |  |  | 8 | pF |

$\ddagger \mathrm{ICC1}^{\prime}=$ supply current; ICC2 $=$ standby current; ICC3 $=$ power-down current. I CC measurements are made with outputs open (only capacitive loading).
§ This parameter is sampled and not $100 \%$ tested.
$\pi^{\$}$ Tested at $f_{\text {clock }}=20 \mathrm{MHz}$
timing requirements over recommended ranges of supply voltage and operating free-air
temperature (unless otherwise noted)

|  |  | FIGURE | $\begin{aligned} & \text { 'ACT7200L-15 } \\ & \text { 'ACT7201LA-15 } \\ & \text { 'ACT7202LA-15 } \end{aligned}$ |  | 'ACT7200L-25 'ACT7201LA-25 'ACT7202LA-25 |  | 'ACT7201LA-35t 'ACT7202LA-35t |  | $\begin{aligned} & \hline \text { 'ACT7200L-50 } \\ & \text { 'ACT7201LA-50 } \\ & \text { 'ACT7202LA-50 } \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MiN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{f}_{\text {clock }}$ | Clock frequency, $\overline{\mathrm{R}}$ or $\bar{W}$ |  |  |  | 40 |  | 28.5 |  | 22.2 |  | 15 | MHz |
| $t_{C}(\mathrm{R})$ | Cycle time, read | 1(a) | 25 |  | 35 |  | 45 |  | 65 |  | ns |
| $\mathrm{t}_{\mathrm{c}}(\mathrm{M})$ | Cycle time, write | 1(b) | 25 |  | 35 |  | 45 |  | 65 |  | ns |
| $\mathrm{t}_{\mathrm{c}}(\mathrm{RS}$ ) | Cycle time, reset | 7 | 25 |  | 35 |  | 45 |  | 65 |  | ns |
| $t_{c}(R T)$ | Cycle time, retransmit | 4 | 25 |  | 35 |  | 45 |  | 65 |  | ns |
| $t_{w}$ (RL) | Pulse duration, $\overline{\mathrm{R}}$ low | 1(a) | 15 |  | 25 |  | 35 |  | 50 |  | ns |
| ${ }^{\text {tw }}$ (WL) | Pulse duration, $\bar{W}$ low | 1(b) | 15 |  | 25 |  | 35 |  | 50 |  | ns |
| ${ }^{\text {t }}$ (RH) | Pulse duration, $\overline{\mathrm{R}}$ high | 1(a) | 10 |  | 10 |  | 10 |  | 15 |  | ns |
| $\mathrm{I}_{\mathrm{W}}(\mathrm{WH})$ | Pulse duration, $\bar{W}$ high | 1 (b) | 10 |  | 10 |  | 10 |  | 15 |  | ns |
| $t_{w}$ (RT) | Pulse duration, $\overline{\mathrm{FL}} / \overline{\mathrm{RT}}$ low | 4 | 15 |  | 25 |  | 35 |  | 50 |  | ns |
| $\mathrm{t}_{\mathrm{w}(\mathrm{RS})}$ | Pulse duration, $\overline{\mathrm{RS}}$ low | 7 | 15 |  | 25 |  | 35 |  | 50 |  | ns |
| ${ }^{\text {w }}$ (XIL) | Pulse duration, 可 low | 10 | 15 |  | 25 |  | 35 |  | 50 |  | ns |
| ${ }^{\text {w }}$ (XIH) | Pulse duration, XI high | 10 | 10 |  | 10 |  | 10 |  | 10 |  | ns |
| $\mathrm{t}_{\text {su}}(\mathrm{D})$ | Setup time, data before $\bar{W} \uparrow$ | 1 (b), 6 | 11 |  | 15 |  | 18 |  | 30 |  | ns |
| ${ }^{\text {tsu}}$ (RT) | Setup time, $\overline{\mathrm{B}}$ and $\bar{W}$ high before $\overline{\mathrm{F}} / \overline{\mathrm{RT}}{ }^{\ddagger} \ddagger$ | 4 | 15 |  | 25 |  | 35 |  | 50 |  | ns |
| $\mathrm{t}_{\text {su( }}$ (RS) | Setup time, $\overline{\bar{F}}$ and $\bar{W}$ high before $\overline{\mathrm{RS}}{ }^{\dagger} \ddagger$ | 7 | 15 |  | 25 |  | 35 |  | 50 |  | ns |
| $\mathrm{I}_{\text {su }}(\mathrm{XI}-\mathrm{R})$ | Setup time, $\overline{\mathrm{XI}}$ low before $\overline{\text { R }} \downarrow$ | 10 | 10 |  | 10 |  | 10 |  | 15 |  | ns |
| ${ }_{\text {tsu }}(\mathrm{XI}-\mathrm{W}$ ) | Setup time, $\overline{\mathrm{XI}}$ low before $\bar{W} \downarrow$ | 10 | 10 |  | 10 |  | 10 |  | 15 |  | ns |
| th( $\mathrm{D}^{\text {) }}$ | Hold time, data after $\bar{W} \uparrow$ | 1 (b), 6 | 0 |  | 0 |  | 0 |  | 5 |  | ns |
| $\mathrm{th}_{\mathrm{h}}(\mathrm{E}-\mathrm{R})$ | Hold time, $\overline{\mathrm{R}}$ low after $\overline{\mathrm{EF}} \uparrow$ | 5, 11 | 15 |  | 25 |  | 35 |  | 50 |  | ns |
| $\operatorname{th}(\mathrm{F}-\mathrm{W})$ | Hold time, $\bar{W}$ low after $\overline{F F} \uparrow$ | 6,12 | 15 |  | 25 |  | . 35 |  | 50 |  | ns |
| th(RT) | Hold time, $\overline{\mathrm{R}}$ and $\overline{\mathrm{W}}$ high atter $\overline{\text { FL }} / \overline{R T} \uparrow$ | 4 | 10 |  | 10 |  | 10 |  | 15 |  | ns |
| th(RS) | Hold time, $\overline{\mathrm{R}}$ and $\bar{W}$ high after $\overline{\mathrm{RS}} \boldsymbol{\dagger}$ | 7 | 10 |  | 10 |  | 10 |  | 15 |  | ns |

$\dagger$ Released in RJ package only
$\ddagger$ These values are characterized but not currently tested.
switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Figure 13)

|  | PARAMETER | FIGURE | 'ACT7200L-15 'ACT7201LA-15 'ACT7202LA-15 |  | 'ACT7200L-25 'ACT7201LA-25 'ACT7202LA-25 |  | 'ACT7201LA-35 ${ }^{\prime}$ 'ACT7202LA-35 $\dagger$ |  | $\begin{array}{\|l\|} \hline \text { 'ACT7200L-50 } \\ \text { 'АСT7201LA-50 } \\ \text { 'АСT7202LA-50 } \\ \hline \end{array}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MiN | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{f}_{\text {max }}$ | Clock frequency, $\overline{\mathrm{R}}$ or $\bar{W}$ |  | 40 |  | 28.5 |  | 22.2 |  | 15 |  | MHz |
| ta | Access time, $\overline{\mathrm{R}} \downarrow$ or $\overline{\mathrm{EF}} \dagger$ to data out valid | $\begin{gathered} \hline 1(a), 3, \\ 5 \end{gathered}$ |  | 15 |  | 25 |  | 35 |  | 50 | ns |
| $\mathrm{t}_{\mathrm{V} \text { (RH) }}$ | Valid time, data out valid after $\bar{R} \uparrow$ | 1(a) | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| ten(R-QX) | Enable time, $\bar{R} \downarrow$ to $Q$ outputs at low impedance $\ddagger$ | 1(a) | 5 |  | 5 |  | 10 |  | 10 |  | ns |
| ten( $W$-QX) | Enable time, $\bar{W} \uparrow$ to $Q$ outputs at low impedance $\ddagger \S$ | 5 | 5 |  | 5 |  | 5 |  | 15 |  | ns |
| $\mathrm{t}_{\text {dis }}(\mathrm{R})$ | Disable time, $\overline{\mathrm{R}} \uparrow$ to Q outputs at high impedance ${ }^{\ddagger}$ | 1(a) |  | 15 |  | 18 |  | 20 |  | 30 | ns |
| ${ }^{\text {w }}$ (FH) | Pulse duration, $\overline{\mathrm{FF}}$ high in automatic write mode | 6 |  | 15 |  | 25 |  | 30 |  | 45 | ns |
| $\mathrm{t}_{\mathrm{w}}$ (EH) | Pulse duration, $\overline{\mathrm{EF}}$ high in automatic read mode | 5 |  | 15 |  | 25 |  | 30 |  | 45 | ns |
|  | Propagation delay time, $\bar{W} \downarrow$ to $\overline{F F}$ low | 2 |  | 15 |  | 25 |  | 30 |  | 45 | ns |
| ${ }^{\text {t }} \mathrm{pd}(\mathrm{R}-\mathrm{F})$ | Propagation delay time, $\overline{\mathrm{R}} \uparrow$ to $\overline{\mathrm{FF}}$ high | 2, 6, 12 |  | 15 |  | 25 |  | 30 |  | 45 | ns |
| tpd(RS-F) | Propagation delay time, $\overline{\mathrm{RS}} \downarrow$ to $\overline{\mathrm{FF}}$ high | 7 |  | 25 |  | 35 |  | 45 |  | 65 | ns |
| $\mathrm{t}_{\mathrm{pd}}$ (RS-HF) | Propagation delay time, $\overline{R S} \downarrow$ to $\overline{X O} / \mathrm{HF}$ high | 7 |  | 25 |  | 35 |  | 45 |  | 65 | ns |
| ${ }^{\text {t }} \mathrm{Pd}(\mathrm{W}-\mathrm{E})$ | Propagation delay time, $\bar{W} \uparrow$ to $\overline{E F}$ high | 3, 5, 11 |  | 15 |  | 25 |  | 30 |  | 45 | ns |
| $t_{\text {tod }}(\mathrm{R}-\mathrm{E})$ | Propagation delay time, $\overline{\mathrm{R}} \downarrow$ to $\overline{\mathrm{EF}}$ low | 3 |  | 15 |  | 25 |  | 30 |  | 45 | ns |
| ${ }^{\text {t }}$ pd (RS-E) | $\begin{aligned} & \text { Propagation delay time, } \\ & \overline{\operatorname{RS}} \downarrow \text { to } \overline{\mathrm{EF}} \text { low } \\ & \hline \end{aligned}$ | 7 |  | 25 |  | 35 |  | 45 |  | 65 | ns |
| tpd(W-HF) | Propagation delay time, $\bar{W} \downarrow$ to $\overline{\mathrm{XO}} / \mathrm{HF}$ low | 8 |  | 25 |  | 35 |  | 45 |  | 65 | ns |
| ${ }^{\text {t }}$ ( $(\mathrm{R}-\mathrm{HF}$ ) | Propagation delay time, $\overline{\mathrm{R} \uparrow} \text { to } \overline{\mathrm{XO}} / \overline{\mathrm{HF}} \text { high }$ | 8 |  | 25 |  | 35 |  | 45 |  | 65 | ns |
| ${ }^{\text {PdP(R-XOL) }}$ | Propagation delay time, $\bar{R} \downarrow$ to $\overline{X O} / \overline{\mathrm{HF}}$ low | 9 |  | 15 |  | 25 |  | 35 |  | 50 | ns |
| ${ }^{\text {t }} \mathrm{pd}(\mathrm{W}-\mathrm{XOL})$ | Propagation delay time, $\bar{W} \downarrow$ to $\overline{X O} / \overline{\mathrm{HF}}$ low | 9 |  | 15 |  | 25 |  | 35 |  | 50 | ns |
| tpd(R-XOH) | Propagation delay time, $\overline{\mathrm{R}} \uparrow$ to $\overline{\mathrm{XO}} / \overline{\mathrm{HF}}$ high | 9 |  | 15 |  | 25 |  | 35 |  | 50 | ns |
| $t_{\text {pd }}(\mathrm{W}-\mathrm{XOH})$ | Propagation delay time, $\bar{W} \uparrow$ to $\overline{X O} / \overline{H F}$ high | 9 |  | 15 |  | 25 |  | 35 |  | 50 | ns |
| $\mathrm{t}_{\mathrm{pd}}(\mathrm{RT}$-FL) | Propagation delay time, $\overline{\mathrm{FL}} / \overline{\mathrm{RT}} \downarrow$ to $\overline{\mathrm{HF}}, \overline{\mathrm{EF}}, \overline{\mathrm{FF}}$ valid | 4 |  | 25 |  | 35 |  | 45 |  | 65 | ns |

t Released in RJ package only
$\ddagger$ These values are characterized but not currently tested.
§ Only applies when data is automatically read (see Figure 5)

## PARAMETER MEASUREMENT INFORMATION


(a) READ

(b) WRITE

Figure 1. Asynchronous Waveforms


Flgure 2. Full-Flag Waveforms

## PARAMETER MEASUREMENT INFORMATION



Figure 3. Empty-Flag Waveforms


NOTE A: The $\overline{E F}, \overline{F F}$, and $\overline{X O} / \overline{H F}$ status flags is valid after completion of the retransmit cycle.
Figure 4. Retransmit Waveforms

PARAMETER MEASUREMENT INFORMATION


Figure 5. Automatic-Read Waveforms


Figure 6. Automatlc-Write Waveforms

PARAMETER MEASUREMENT INFORMATION


Figure 7. Master Reset Waveforms


Figure 8. Half-Full Flag Waveforms

## PARAMETER MEASUREMENT INFORMATION



Figure 9. Expansion-Out Waveforms


Figure 10. Expansion-In Waveforms


Figure 11. Minimum Timing for an Empty Flag-Coincldent Read Pulse

PARAMETER MEASUREMENT INFORMATION


Figure 12. Minimum Timing for a Full Flag-Coincldent Write Pulse

PARAMETER MEASUREMENT INFORMATION


LOAD CIRCUIT


NOTE A: Includes probe and jig capacitance
Figure 13. Load Circuit and Voltage Waveforms

## APPLICATION INFORMATION

Combining two or more devices to create one FIFO with a greater number of memory bits is accomplished in two different ways. Width expansion increases the number of bits in each word by connecting FIFOs with the same depth in parallel. Depth expansion uses the built-in expansion logic to daisy-chain two or more devices for applications requiring more than 256,512 , or 1024 words of storage. Width expansion and depth expansion can be used together.

## width expansion

Word-width expansion is achieved by connecting the corresponding input control to multiple devices with the same depth. Status flags ( $\overline{E F}, \overline{F F}$, and $\overline{H F}$ ) can be monitored from any one device. Figure 14 shows two FIFOs in a width-expansion configuration. Both devices have their expansion-in ( $\overline{\mathrm{X}})$ inputstied to ground. This disables the depth-expansion function of the device, allowing the first-load/retransmit (FL//TT) input to function as a retransmit ( $\overline{\mathrm{RT}}$ ) input and the expansion-out/half-full $(\overline{\mathrm{XO}} / \mathrm{HF}$ ) output to function as a half-full ( $\overline{\mathrm{HF}}$ ) flag.

## depth expansion

The SN74ACT7200L/7201LA/7202LA is easily expanded in depth. Figure 15 shows the connections used to depth expand three SN74ACT7200L/7201LA/7202LA devices. Any depth can be attained by adding additional devices to the chain. The SN74ACT7200L/7201LA/7202LA operates in depth expansion under the following conditions:

1. The first device in the chain is designated by tying $\overline{F L}$ to ground.
2. All other devices must have their $\overline{F L}$ inputs at a high logic level.
3. $\overline{X O}$ of each device must be tied to $\overline{\mathrm{XI}}$ of the next device.
4. External logic is needed to generate a composite $\overline{F F}$ and $\overline{E F}$ (all $\overline{F F}$ outputs must be ORed together, and all $\overline{\mathrm{EF}}$ outputs must be ORed together).
5. $\overline{\mathrm{RT}}$ and $\overline{\mathrm{HF}}$ functions are not available in the depth-expanded configuration.

## combined depth and width expansion

Both expansion techniques can be used together to increase depth and width. This is done by first creating depth-expanded units and then connecting them in a width-expanded configuration (see Figure 16).

APPLICATION INFORMATION


Figure 14. Word-Width Expansion: 256/512/1024 Words $\times 18$ Bits

## APPLICATION INFORMATION



Figure 15. Word-Depth Expansion: 768/1536/3072 Words $\times 9$ Bits

## APPLICATION INFORMATION



Figure 16. Word-Depth Plus Word-Width Expansion

- Reads and Writes Can Be Asynchronous or Colncldent
- Organization:
- SN74ACT7203L-2048×9
- SN74ACT7204L-4096×9
- Fast Data Access Times of 15 ns
- Read and Write Frequencles up to 40 MHz
- Bit-Width and Word-Depth Expansion
- Fully Compatible WIth the IDT7203/7204
- Retransmit Capability
- Empty, Full, and Half-Full Flags
- TTL-Compatible Inputs
- Avallable in 28-Terminal Plastic DIP (NP) and Small-OutIIne (DV) Packages and 32-Terminal Plastic J-Leaded Chip-Carrier (RJ) Packages


## description

The SN74ACT7203L and SN74ACT7204L are constructed with dual-port SRAM and have internal write and read address counters to provide data throughput on a first-in, first-out (FIFO) basis. Write and read operations are independent and can be asynchronous or coincident. Empty and full status flags prevent underflow and overflow of memory, and depth-expansion logic allows combining the storage cells of two or more devices into one FIFO. Word-width expansion is also possible.

Data is loaded into memory by the write-enable $(\bar{W})$ input and unloaded by the read-enable $(\bar{R})$ input. Read and write cycle times of 25 ns ( 40 MHz ) are possible with data access times of 15 ns.

These devices are particularly suited for providing a data channel between two buses operating at asynchronous rates. Applications include use as rate buffers from analog-to-digital converters in data acquisition systems, temporary storage elements between buses and magnetic or optical memories, and queues for communication systems. A 9 -bit-wide data path is provided for the transmission of byte data plus a parity bit or packet-framing information. The read pointer can be reset independently of the write pointer for retransmitting previously read data when a device is not used in depth expansion.

The SN74ACT7203L and SN74ACT7204L are characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

## SN74ACT7203L logic symbolt


$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the NP package.

## SN74ACT7204L logic symbolt


$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1c34 and IEC Publication 617-12.
Pin numbers shown are for the NP package.
functional block diagram

$\dagger 2048 \times 9$ for SN74ACT7203L; $4096 \times 9$ for SN74ACT7204L
RESET AND RETRANSMIT FUNCTION TABLE (single-device depth; single-or multiple-device width)

| INPUTS |  |  | INTERNAL TO DEVICE |  | OUTPUTS |  |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { RS }}$ | FL/RT | $\overline{\text { xI }}$ | READ POINTER | WRITE POINTER | $\overline{\text { EF }}$ | $\overline{F F}$ | $\overline{\mathrm{XO}} / \mathrm{HF}$ |  |
| L | X | L | Location zero | Location zero | L | H | H | Reset device |
| H | L | L | Location zero | Unchanged | X | X | X | Retransmit |
| H | H | L | Increment if EF high | Increment if $\overline{\text { FF }}$ high | X | X | X | Read/write |

RESET AND FIRST-LOAD FUNCTION TABLE
(multiple-device depth; single-or multiple-device width)

| INPUTS |  |  | INTERNAL TO DEVICE |  | OUTPUTS |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{RS}}$ | FL/RT | $\overline{\text { XI }}$ | READ POINTER | WRITE POINTER | $\overline{\mathrm{EF}}$ | $\overline{\text { FF }}$ |  |
| L | L | $\ddagger$ | Location zero | Location zero | L | H | Reset first device |
| L | H | $\ddagger$ | Location zero | Location zero | $L$ | H | Reset all other devices |
| H | X | $\ddagger$ | X | X | X | X | Read/write |

$\ddagger \overline{\mathrm{XI}}$ is connected to $\overline{\mathrm{XO}} / \overline{\mathrm{HF}}$ of the previous device in the daisy chain (see Figure 15).

## Terminal Functions

| TERMINAL NAME | 1/0 | DESCRIPTION |
| :---: | :---: | :---: |
| D0-D8 | 1 | Data inputs |
| EF | 0 | Empty-flag output. $\overline{E F}$ is low when the read pointer is equal to the write pointer, inhibiting any operation initiated by a read cycle. When the FIFO is empty, a data word can be read automatically at Q0-Q8 by holding $\bar{R}$ low when loading the data word with a low-level pulse on $\bar{W}$. |
| $\overline{\mathrm{FF}}$ | 0 | Full-flag output. $\overline{F F}$ is low when the write pointer is one location less than the read pointer, indicating that the device is full and inhibiting any operation initiated by a write cycle. FF goes low when the number of writes after reset exceeds the number of reads by 2048 for the SN74ACT7203L and 4096 for the SN74ACT7204L. When the FIFO is full, a data word can be written automatically into memory by holding $\bar{W}$ low while reading out another data word with a low-level pulse on $\overline{\mathrm{R}}$. |
| $\overline{\mathrm{FL}} / \overline{\mathrm{RT}}$ | 1 | First-load/retransmit input. FЦ/RT performs two separate functions. When cascading two or more devices for word-depth expansion, $\overline{\mathrm{FL}} / \overline{\mathrm{RT}}$ is tied to ground on the first device in the daisy chain to indicate that it is the first device loaded and unloaded; it is tied high on all other devices in the depth expansion chain. <br> A device is not used in depth expansion when its expansion-in $\overline{\mathrm{XII}})$ input is tied to ground. In that case, $\overline{\mathrm{FL}} / \overline{\mathrm{RT}}$ acts as a retransmit enable. A retransmit operation is initiated when $\overline{F L} / \overline{R T}$ is pulsed low. This sets the internal read pointer to the first location and does not affect the write pointer. $\overline{\mathrm{R}}$ ) and $\overline{\mathrm{W}}$ must be at a high logic level during the low-level $\overline{\mathrm{FL}} / \overline{\mathrm{RT}}$ retransmit pulse. Retransmit should be used only when less than 2048/4096 writes are performed between resets; otherwise, an attempt to retransmit can cause the loss of unread data. The retransmit function can affect $\overline{\mathrm{XO}} / \mathrm{HF}$ depending on the relative locations of the read and write pointers. |
| GND |  | Ground |
| Q0-Q8 | 0 | Data outputs. Q0-Q8 are in the high-impedance state when $\overline{\mathrm{R}}$ is high or the FIFO is empty. |
| $\bar{R}$ | 1 | Read-enable input. A read cycle begins on the falling edge of $\overline{\mathrm{R}}$ if $\overline{\mathrm{EF}}$ is high. This activates Q0-Q8 and shifts the next data value to this bus. The data outputs return to the high-impedance state as $\bar{R}$ goes high. As the last stored word is read by the falling edge of $\overline{\mathrm{R}}, \overline{\mathrm{EF}}$ transitions low but QO-Q8 remain active until $\overline{\mathrm{R}}$ returns high. When the FIFO is empty, the internal read pointer is unchanged by a pulse on $\bar{R}$. |
| $\overline{\mathrm{RS}}$ | 1 | Reset input. A reset is performed by taking $\overline{\mathrm{R}}$ low. This initializes the internal read and write pointers to the first location and sets $\overline{\mathrm{EF}}$ low, $\overline{\mathrm{FF}}$ high, and $\overline{\mathrm{HF}}$ high. Both $\overline{\mathrm{R}}$ and $\overline{\mathrm{W}}$ must be heid high for a reset during the window shown in Figure 7. A reset is required after power up before a write operation can take place. |
| VCC |  | Supply voltage |
| $\bar{W}$ | 1 | Write-enable input. A write cycle begins on the falling edge of $\bar{W}$ if $\overline{F F}$ is high. The value on D0-D8 is stored in memory as $\bar{W}$ returns high. When the FIFO is full, $\overline{F F}$ is low inhibiting $\bar{W}$ from performing any operation on the device. |
| $\overline{\text { XI }}$ | 1 | Expansion-in input. $\overline{\mathrm{XI}}$ performs two functions. $\overline{\mathrm{XI}}$ is tied to ground to indicate that the device is not used in depth expansion. When the device is used in depth expansion, $\overline{X l}$ is connected to the expansion-out $(\overline{X O})$ output of the previous device in the depth-expansion chain. |
| $\overline{X O} / \mathrm{HF}$ | 0 | Expansion-outhalf-full-flag output. $\overline{\mathrm{XO}} / \overline{\mathrm{HF}}$ performs two functions. When the device is not used in depth expansion (i.e., when $\overline{\mathrm{XI}}$ is tied to ground), $\overline{\mathrm{XO}} / \mathrm{HF}$ indicates when half the memory locations are filled. After half of the memory is filled, the falling edge on $\bar{W}$ for the next write operation drives $\overline{X O} / \overline{\mathrm{HF}}$ low. $\overline{\mathrm{XO}} / \mathrm{HF}$ remains low until a rising edge of $\overline{\mathrm{R}}$ reduces the number of words stored to exactly half of the total memory. <br> When the device is used in depth expansion, $\overline{X O} / \overline{\mathrm{HF}}$ is connected to $\overline{\mathrm{Xl}}$ of the next device in the dalsy chain. $\overline{\mathrm{XO}} / \overline{\mathrm{HF}}$ drives the daisy chain by sending a pulse to the next device when the previous device reaches the last memory location. |

## SN74ACT7203L, SN74ACT7204L

$2048 \times 9$ AND $4096 \times 9$

## FIRST-IN, FIRST-OUT MEMORIES

SCAS226 - FEBRUARY 1993 - REVISED JUNE 1993

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) ${ }^{\dagger}$

| Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$ (see Note 1) | -0.5 V to 7 V |
| :---: | :---: |
| Input voltage range (any input), $\mathrm{V}_{1}$ | -0.5 V to 7 V |
| Continuous output current, lo | 50 mA |
| Voltage applied to a disabled 3-state output | 5.5 V |
| Operating free-air temperature range, $\mathrm{T}_{\mathrm{A}}$ | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| Storage temperature range | $5^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: All voltage values are with respect to GND.

## recommended operating conditions

|  |  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Vcc | Supply voltage |  | 4.5 | 5 | 5.5 | V |
|  |  | $\overline{\mathrm{XI}}$ | 2.6 |  |  |  |
| VIH | High-level input voitage | Other inputs | 2 |  |  | $V$ |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  |  |  | 0.8 | V |
| IOH | High-level output current |  |  |  | -2 | mA |
| IOL | Low-level output current |  |  |  | 8 | mA |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathbf{C C}}=5.5 \mathrm{~V}$ (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $\mathrm{IOH}=-2 \mathrm{~mA}$ |  | 2.4 |  | V |
| VOL | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$, | $1 \mathrm{OL}=8 \mathrm{~mA}$ |  |  | 0.4 | V |
| lozh | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$, | $\bar{R} \geq \mathrm{V}_{1 H}$ |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| lozL | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$, | $\overline{\mathrm{R}} \geq \mathrm{V}_{1} \mathrm{H}$ |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| 1 | $\mathrm{V}_{1}=0$ to 5.5 V |  |  | -1 | 1 | $\mu \mathrm{A}$ |
| $\mathrm{lcC1}^{\ddagger}$ | $\mathrm{f}_{\text {clock }}=20 \mathrm{MHz}$ |  |  |  | 120 | mA |
| lec2 ${ }^{\ddagger}$ | $\overline{\mathrm{R}}, \bar{W}, \overline{\mathrm{RS}}$, and $\overline{\mathrm{FL}} / \overline{\mathrm{RT}}$ at $V_{\mathrm{IH}}$ |  |  |  | 12 | mA |
| $1 \mathrm{cc}^{\ddagger}$ | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$ |  |  |  | 2 | mA |
| $\mathrm{Ci}^{\text {® }}$ | $V_{1}=0$, | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, | $f=1 \mathrm{MHz}$ |  | 10 | pF |
| $\mathrm{C}_{0}{ }^{6}$ | $\mathrm{V}_{\mathrm{O}}=0$, | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, | $\mathrm{f}=1 \mathrm{MHz}$ |  | 10 | pF |

$\ddagger$ ICC1 = supply current; ICC2 = standby current; lCC3 = power-down current. ICC measurements are made with outputs open (only capacitive loading).
§ This parameter is sampled and not $100 \%$ tested.
timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

|  |  | FIGURE | 'ACT7203L-15 <br> 'ACT7204L-15 | 'ACT7203L-25 <br> 'ACT7204L-25 | $\begin{aligned} & \text { 'ACT7203L-50 } \\ & \text { 'ACT7204L-50 } \\ & \hline \end{aligned}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN MAX | MIN MAX | MIN MAX |  |
| $f_{\text {clock }}$ | Clock frequency, $\overline{\mathrm{R}}$ or $\bar{W}$ |  |  | 40 | 28.5 | 15 | MHz |
| $\mathrm{t}_{\mathrm{c}}(\mathrm{R})$ | Cycle time, read | 1(a) | 25 | 35 | 65 | ns |
| $\mathrm{t}_{\mathrm{c}}(\mathrm{M})$ | Cycle time, write | 1(b) | 25 | 35 | 65 | ns |
| $\mathrm{t}_{\mathrm{c} \text { (RS) }}$ | Cycle time, reset | 7 | 25 | 35 | 65 | ns |
| $\mathrm{t}_{\mathrm{c}}(\mathrm{RT})$ | Cycle time, retransmit | 4 | 25 | 35 | 65 | ns |
| $t_{w}(R L)$ | Pulse duration, $\overline{\mathrm{R}}$ low | 1(a) | 15 | 25 | 50 | ns |
| $t_{\text {w }}$ (WL) | Pulse duration, $\overline{\mathrm{W}}$ low | 1(b) | 15 | 25 | 50 | ns |
| $\mathrm{t}_{\mathrm{w}}(\mathrm{RH})$ | Pulse duration, $\overline{\mathrm{R}}$ high | 1(a) | 10 | 10 | 15 | ns |
| $\mathrm{t}_{\mathrm{w}}(\mathrm{WH})$ | Pulse duration, $\overline{\mathrm{w}}$ high | 1 (b) | 10 | 10 | 15 | ns |
| $\mathrm{t}_{\mathrm{w}}$ (RT) | Pulse duration, FL/RT low | 4 | 15 | 25 | 50 | ns |
| $\mathrm{t}_{\mathrm{W}}$ (RS) | Pulse duration, $\overline{\mathrm{RS}}$ low | 7 | 15 | 25 | 50 | ns |
| ${ }_{\text {tw }}$ (XIL) | Pulse duration, $\overline{\mathrm{XI}}$ low | 10 | 15 | 25 | 50 | ns |
| $t_{w}(\mathrm{XIH})$ | Pulse duration, $\overline{\mathrm{X}}$ high | 10 | 10 | 10 | 10 | ns |
| $\mathrm{t}_{\text {su }}(\mathrm{D})$ | Setup time, data before $\bar{W} \uparrow$ | 1 (b), 6 | 11 | 15 | 30 | ns |
| $\mathrm{t}_{\text {Su }}$ (RT) | Setup time, $\overline{\mathrm{R}}$ and $\overline{\mathrm{W}}$ high before $\overline{\mathrm{FL}} / \overline{\mathrm{RT}} \uparrow{ }^{\dagger}$ | 4 | 15 | 25 | 50 | ns |
| $\mathrm{t}_{\text {su(RS }}$ | Setup time, $\overline{\mathrm{R}}$ and $\overline{\mathrm{W}}$ high before $\overline{\mathrm{RS}} \uparrow \uparrow{ }^{\dagger}$ | 7 | 15 | 25 | 50 | ns |
| $\mathrm{t}_{\text {su }}(\mathrm{XI}-\mathrm{R})$ | Setup time, $\overline{X 1}$ low before $\overline{\bar{R}} \downarrow$ | 10 | 10 | 10 | 15 | ns |
| $\mathrm{t}_{\text {su }}(\mathrm{XI}-\mathrm{W})$ | Setup time, $\bar{X}$ low before $\bar{W} \downarrow$ | 10 | 10 | 10 | 15 | ns |
| th(D) | Hold time, data after $\bar{W} \uparrow$ | 1 (b), 6 | 0 | 0 | 5 | ns |
| th(E-R) | Hold time, $\overline{\mathrm{R}}$ low after $\overline{\mathrm{EF}} \uparrow$ | 5,11 | 15 | 25 | 50 | ns |
| th( $\mathrm{F}-\mathrm{W}$ ) | Hold time, $\bar{W}$ low atter $\overline{F F} \uparrow$ | 6,12 | 15 | 25 | 50 | ns |
| th(RT) | Hold time, $\overline{\mathrm{R}}$ and $\overline{\mathrm{W}}$ high after $\overline{\mathrm{FL}} / \overline{\mathrm{RT}} \uparrow$ | 4 | 10 | 10 | 15 | ns |
| th(RS) | Hold time, $\overline{\mathrm{B}}$ and $\bar{W}$ high after $\overline{\mathrm{RS}} \uparrow$ | 7 | 10 | 10 | 15 | ns |

$\dagger$ These values are characterized but not currently tested.
switching characteristics over recommended ranges of supply voltage and operating free-air
temperature (see Figure 13)

$t$ These values are characterized but not currently tested.
$\ddagger$ Only applies when data is automatically read (see Figure 5).

PARAMETER MEASUREMENT INFORMATION

(a) READ

(b) WRITE

Figure 1. Asynchronous Waveforms


Flgure 2. Full-Flag Waveforms

PARAMETER MEASUREMENT INFORMATION


Figure 3. Empty-Flag Waveforms


NOTE A: The $\overline{E F}, \overline{F F}$, and $\overline{X O} / / \overline{H F}$ status flags is valid after completion of the retransmit cycle.
Figure 4. Retransmit Waveforms


Figure 5. Automatic-Read Waveforms


Figure 6. Automatic-Write Waveforms

PARAMETER MEASUREMENT INFORMATION


Figure 7. Master-Reset Waveforms


Figure 8. Half-Full Flag Waveforms

## PARAMETER MEASUREMENT INFORMATION



Figure 9. Expansion-Out Waveforms


Figure 10. Expansion-In Waveforms


Figure 11. Minimum Timing for an Empty Flag-Coincident Read Pulse

PARAMETER MEASUREMENT INFORMATION


Figure 12. Minimum Timing for a Full Flag-Coincident Write Pulse

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT


VOLTAGE WAVEFORMS SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS PULSE DURATIONS

NOTE A: Includes probe and jig capacitance
Figure 13. Load Circuit and Voltage Waveforms

## APPLICATION INFORMATION

Combining two or more devices to create one FIFO with a greater number of memory bits is accomplished in two different ways. Width expansion increases the number of bits in each word by connecting FIFOs with the same depth in parallel. Depth expansion uses the built-in expansion logic to daisy-chain two or more devices for applications requiring more than 2048 or 4096 words of storage. Width expansion and depth expansion can be used together.

## width expansion

Word-width expansion is achieved by connecting the corresponding input control to multiple devices with the same depth. Status flags ( $\overline{\mathrm{EF}, \overline{F F}, ~ a n d ~} \overline{\mathrm{HF}}$ ) can be monitored from any one device. Figure 14 shows two FIFOs in a width-expansion configuration. Both devices have their expansion-in (XI) inputs tied to ground. This disables the depth-expansion function of the device, allowing the first-load/retransmit ( $\overline{F L / R T}$ ) input to function as a retransmit $(\overline{\mathrm{RT}})$ input and the expansion-out/half-full $(\overline{\mathrm{XO}} / \mathrm{HF})$ output to function as a half-full $(\overline{\mathrm{HF}})$ flag.

## depth expansion

The SN74ACT7203L/7204L is easily expanded in depth. Figure 15 shows the connections used to depth expand three SN74ACT7203L/7204L devices. Any depth can be attained by adding additional devices to the chain. The SN74ACT7203L/7204L operates in depth expansion under the following conditions:

1. The first device in the chain is designated by connecting $\overline{\mathrm{FL}}$ to ground.
2. All other devices have their $\overline{F L}$ inputs at a high logic level.
3. $\overline{X O}$ of each device must be connected to $\overline{X I}$ of the next device.
4. External logic is needed to generate a composite $\overline{F F}$ and $\overline{E F}$. All $\overline{F F}$ outputs must be ORed together, and all $\overline{\mathrm{EF}}$ outputs must be ORed together.
5. $\overline{\mathrm{RT}}$ and $\overline{\mathrm{HF}}$ functions are not available in the depth-expanded configuration.

## combined depth and width expansion

Both expansion techniques can be used together to increase depth and width. This is done by creating depth-expanded units and then connecting them in a width-expanded configuration (see Figure 16).

## APPLICATION INFORMATION



Figure 14. Word-Width Expansion: 2048/4096 Words $\times 18$ Bits


Figure 15. Word-Depth Expansion: 6144/12288 Words $\times 9$ Bits

APPLICATION INFORMATION


Figure 16. Word-Depth Plus Word-Width Expansion
General Iniormation
Multi-Q ${ }^{\text {rM }}$ 18-Bit FIFO
3.3-V Low-Powered 18-Bit FIFOs
Telecom Single-Bit FIFOs4
DSP 36-Bit Clocked FIFOsInternetworking 36-Bit Clocked FIFOs
H-B Computing 36-Bit Clocked FIFOs
18-Bit Clocked FIFOs
18-Bit Strobed FIFOs
9-Bit Clocked/Strobed FIFOs1.0
y-Bii Âsyncironous Fifios ..... 14
9-Bit Synchronous FIFOs ..... 12
Reduced-WIdth FIFOs ..... 13
Application Notes ..... 14
Mechanical Data

## 9-BIT SYNCHRONOUS FIFOS

## Features

- Data I/O employs synchronous control architecture
- Multiple speed sort options
- Depth from 512 to 4 K words
- Write and read cycle times of 15 ns
- Bit-width expandable
- Empty, full, programmable-empty and programmable-full flags
- Compatible to 722X1 pinout
- TI has established an alternate source

Benefits

- Allows for simultaneous read and write
- Design flexibility
- Optimize depth for specific application
- Increased system performance
- Allows interface to larger data path architectures
- Multiple status flags to ease design efforts
- Drop-in replaceable to existing layouts and designs
- Standardization that comes from a common-product approach
- Read and Write Clocks Can Be Asynchronous or Coincident
- Organization:
- SN74ACT72211L-512×9
- SN74ACT72221L-1024×9
- SN74ACT72231L-2048×9
- SN74ACT72241L-4096×9
- Write and Read Cycle Times of 15 ns
- Bit-Width Expandable
- Empty and Full Flags
- Programmable Almost-Empty and Almost-Full Flags With Default Offsets of Empty+7 and Full-7, Respectively
- TTL-Compatible Inputs
- Fully Compatible With the IDT72211/72221/72231/72241
- Available in 32-Pin Plastic J-Leaded Chip Carrler (RJ)

RJ PACKAGE
(TOP VIEW)


## description

The SN74ACT72211L, SN74ACT72221L, SN74ACT72231L, and SN74ACT72241L are constructed with CMOS dual-port SRAM and are arranged as $512,1024,2048$, and 40969 -bit words, respectively. Internal write and read address counters provide data throughput on a first-in, first-out (FIFO) basis. Full and empty flags prevent memory overflow and underflow, and two programmable flags (almost full and almost empty) are provided.

The SN74ACT72211L, SN74ACT72221L, SN74ACT72231L, and SN74ACT72241L are synchronous FIFOs, which means the data input port and data output port each employ synchronous control. Write-enable (WEN1, WEN2/[D) signals allow the low-to-high transition of the write clock (WCLK) to store data in memory, and read-enable ( $\overline{R E N} 1, \overline{R E N} 2$ ) signals allow the low-to-high transition of the read clock (RCLK') to read data from memory. WCLK and RCLK are independent of one another and can operate asynchronously or be tied together for single-clock operation.
The empty-flag ( $\overline{E F}$ ) output is synchronized to RCLK and the full-flag ( $\overline{\mathrm{FF}}$ ) output is synchronized to WCLK to indicate absolute boundary conditions. Write operations are prohibited when $\overline{F F}$ is low, and read operations are prohibited when $\overline{\mathrm{EF}}$ is low. Two programmable flags, programmable almost empty ( $\overline{\mathrm{PAE}}$ ) and programmable almost full ( $\overline{\mathrm{PAF}}$ ), can both be programmed to indicate any measure of memory fill. After reset, $\overline{\mathrm{PAE}}$ defaults to empty +7 and $\overline{P A F}$ defaults to full-7. Flag-offset programming control is similar to a memory write with the use of the load (WEN2/[D) signal.
These devices are suited for providing a data channel between two buses operating at asynchronous or synchronous rates. Applications include use as rate buffers for graphics systems and high-speed queues for communication systems. A 9 -bit-wide data path is provided for the transmission of byte data plus a parity bit or packet-framing information.

The SN74ACT72211L, SN74ACT72221L, SN74ACT72231L, and SN74ACT72241L are characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

## functional block diagram


$\dagger 512 \times 9$ for the SN74ACT72211L; $1024 \times 9$ for the SN74ACT72221L; $2048 \times 9$ for the SN74ACT72231L; $4096 \times 9$ for the SN74ACT72241L

## Terminal Functions

| TERMINAL <br> NAME |  | NO. |
| :---: | :---: | :---: | :--- | :--- | I/O

## detailed description

## device reset

A reset is performed by taking the reset ( $\overline{\mathrm{RS}}$ ) input low. This initializes both the write and read pointers to the first memory location. After a reset, the full flag ( $\overline{\mathrm{FF}}$ ) and programmable almost-full flag ( PAF ) are high and the empty flag (EF) and programmable almost-empty flag (PAE) are low. Each bit in the data output register (Q0-Q8) is set low, and the flag offset registers are loaded with the default offset values. A FIFO must be reset after power up before a write cycle is allowed.

The logic level on the dual-purpose input write enable $2 /$ load (WEN2/(D) during reset determines its function. If WEN2/LD is high when $\overline{\mathrm{RS}}$ returns high at the end of the reset cycle, the input is a second write enable (see FIFO writes and reads) and the programmable flags ( $\overline{\mathrm{PAF}}, \overline{\mathrm{PAE}}$ ) can only use the default values. If WEN2/LD is low when $\overline{\mathrm{RS}}$ returns high at the end of the reset cycle, the input is the load ( $\overline{\mathrm{LD}}$ ) enable for writing and reading flag offset registers (see flag programming).

## FIFO writes and reads

Data is written to memory by a low-to-high transition of write clock (WCLK) when write enable 1 (WEN1) is low, WEN2/ $\overline{L D}$ is high, and $\overline{F F}$ is high. This stores D0-D8 data in the dual-port SRAM and increments the write pointer.
If no reads are performed after reset ( $\overline{\mathrm{RS}}=\mathrm{V}_{1 \mathrm{~L}}$ ), $\overline{\mathrm{FF}}$ is set low upon the completion of 512 writes to the SN74ACT72211, 1024 writes to the SN74ACT72221, 2048 writes to the SN74ACT72231, and 4096 writes to the SN74ACT72241. Attempted write cycles are ignored when $\overline{F F}$ is low. $\overline{F F}$ is set high by the first low-to-high transition of WCLK after data is read from a full FIFO. FF and PAF are each synchronized to the low-to-high transition of WCLK by one flip-flop.
If a device is configured to have two write enables (see device reset), data is read by the low-to-high transition of read clock (RCLK) when both read enables ( $\overline{\operatorname{REN} 1}, \overline{\mathrm{REN} 2}$ ) are low and $\overline{E F}$ is high. WEN2 $/ \overline{\mathrm{LD}}$ must also be high if the device is configured to have programmable flags. A read from the FIFO puts RAM data on Q0-Q8 and increments the read pointer in the same sequence as the write pointer. New data is not shifted to the output register while either one or both of the read enables are high.
$\overline{E F}$ and $\overline{\text { PAE }}$ are each synchronized to the low-to-high transition of RCLK by one flip-flop. When the device is empty, the write and read pointers are equal and $\overline{E F}$ is set low. Attempted read cycles are ignored while $\overline{E F}$ is set low. $\overline{E F}$ is set high by the first low-to-high transition of RCLK after data is written to an empty FIFO.
WCLK and RCLK can be asynchronous or coincident to one another. Writing data to FIFO memory is independent of reading data from FIFO memory and vice versa.

## flag programming

When WEN2//D is held low during a device reset ( $\overline{R S}=V_{I L}$ ), the input is the load ( $\overline{\mathrm{LD}}$ ) enable for flag offset programming. In this configuration, WEN2/[D can be used to access the four 8 -bit offset registers contained in the SN74ACT72211L/-72221L/-72231L/-72241L for writing or reading data.
When the device is configured for programmable flags and both WEN $2 / \overline{L D}$ and $\overline{W E N 1}$ are low, the first low-to-high transition of WCLK writes data from the data inputs to the empty offset least significant bit (LSB) register. The second, third, and fourth low-to-high transitions of WCLK store data in the empty offset most significant bit (MSB) register, full offset LSB register, and full offset MSB register, respectively, when WEN2/LD and $\overline{\text { WEN1 }}$ are low. The fifth low-to-high transition of WCLK while WEN2/LD and WEN1 are low writes data to the empty LSB register again. Figure 1 shows the register sizes and default values for the various device types.
It is not necessary to write to all the offset registers at one time. A subset of the offset registers can be written; then, by bringing the WEN2/LD input high, the FIFO is returned to normal read and write operation. The next time WEN2/LD is brought low, a write operation stores data in the next offset register in sequence.

## flag programming (continued)

The contents of the offset registers can be read to the data outputs when WEN2/LD is low and both $\overline{R E N 1}$ and $\overline{R E N 2}$ are low. Low-to-high transitions of RCLK read the register contents to the data outputs. Writes and reads should not be performed simultaneously on the offset registers (see Figure 1 and Table 1).

SN74ACT72211L-512 $\times$ 9-Bit


SN74ACT72231L-2048 $\times 9$-Bit


SN74ACT72221L-1024 $\times$ 9-Blt


$$
\text { SN74ACT72241L-4096 } \times 9-\text { Blt }
$$



Figure 1. Offset Register Location and Default Values
flag programming (continued)
Table 1. Writing the Offset Registers

| $\overline{L D}$ | $\overline{\text { WEN1 }}$ | WCLK $\dagger$ | SELECTION |
| :---: | :---: | :---: | :---: |
|  |  |  | Empty offset (LSB) <br> Empty <br> Effset (MSB) <br> Full offset (LSB) <br> Full offset (MSB) |
| 0 | 0 | $\uparrow$ | No operation |
| 0 | 1 | $\uparrow$ | Write into FIFO |
| 1 | 0 | $\uparrow$ | No operation |
| 1 | 1 | $\uparrow$ |  |

$\dagger$ The same selection sequence applies to reading from the registers. $\overline{\text { REN } 1}$ and $\overline{\text { REN2 } 2 \text { are enabled and a read }}$ is performed on the low-to-high transition of RCLK.

## programmable flag ( $\overline{\mathrm{PAE}, \overline{P A F}) \text { operation }}$

Whether the flag offset registers are programmed as described in Table 1 or the default values are used, the programmable almost-empty flag ( $\overline{\mathrm{PAE}}$ ) and programmable almost-full flag ( $\overline{\mathrm{PAF}}$ ) states are determined by their corresponding offset registers and the difference between the read and write pointers.
The number formed by the empty offset least significant bit register and empty offset most significant bit register is referred to as $n$ and determines the operation of PAE. PAE is synchronized to the low-to-high transition of RCLK by one flip-flop and is low when the FIFO contains $n$ or fewer unread words. $\overline{\text { PAE }}$ is set high by the low-to-high transition of RCLK when the FIFO contains $(n+1)$ or greater unread words.
The number formed by the full offset least significant bit register and full offset most significant bit register is referred to as $m$ and determines the operation of $\overline{\text { PAF. }} \overline{\text { PAF }}$ is synchronized to the low-to-high transition of WCLK by one flip-flop and is set low when the number of unread words in the FIFO is greater then or equal to (512-m) for the SN74ACT72211L, $(1024-m)$ for the SN74ACT72221L, $(2048-m)$ for the SN74ACT72231L, and $(4096-m)$ for the SN74ACT72241L. PAF is set high by the low-to-high transition of WCLK when the number of available memory locations is greater than $m$ (see Table 2).

Table 2. Status Flags

| NUMBER OF WORDS IN FIFO |  |  |  | OUTPUTS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SN74ACT72211L | SN74ACT72221L | SN74ACT72231L | SN74ACT72241L | $\overline{\text { FF }}$ | $\overline{\text { PAF }}$ | $\overline{\text { PAE }}$ | $\overline{E F}$ |
| 0 | 0 | 0 | 0 | H | H | L | L |
| 1 to $\mathrm{n}^{\dagger}$ | 1 to nt | 1 to $\mathrm{n}^{\dagger}$ | 1 to $\mathrm{n}^{\dagger}$ | H | H | L | H |
| $\begin{gathered} (n+1) \text { to } \\ {[512-(m+1)]} \end{gathered}$ | $\begin{gathered} (n+1) \text { to } \\ {[1024-(m+1)]} \end{gathered}$ | $\begin{gathered} (n+1) \text { to } \\ {[2048-(m+1)]} \end{gathered}$ | $\begin{gathered} (n+1) \text { to } \\ {[4096-(m+1)]} \end{gathered}$ | H | H | H | H |
| $(512-m)^{\ddagger}$ to 511 | $(1024-m)^{\ddagger}$ to 1023 | $(2048-m)^{\ddagger}$ to 2047 | $(4096-m) \ddagger$ to 4095 | H | L | H | H |
| 512 | 1024 | 2048 | 4096 | L | L | H | H |

$\dagger_{n}=$ empty offset (default value $=7$ )
$\ddagger \mathrm{m}=$ full offset (default value $=7$ )


Figure 2. Reset Timing


NOTE A: $t_{\text {sk } 1}$ is the minimum time between a rising RCLK edge and a subsequent rising WCLK edge for $\overline{F F}$ to change logic levels during the current clock cycle. If the time between the rising edge of RCLK and the subsequent rising edge of WCLK is less than $t_{\text {sk }} 1$, then $\overline{\mathrm{FF}}$ may not change its logic level until the next WCL.K rising edge.

Figure 3. Write-Cycle Timing


NOTE A: $t_{\text {sk1 }}$ is the minimum time between a rising WCLK edge and a subsequent rising RCLK edge for $\overline{E F}$ to change logic levels during the current clock cycle. If the time between the rising edge of WCLK and the subsequent rising edge of RCLK is less than $\mathrm{t}_{\mathrm{sk}} 1$, then $\overline{\mathrm{EF}}$ may not change its logic level until the next RCLK rising edge.

Figure 4. Read-Cycle Timing


NOTE A: $t_{\text {sk1 }}$ is the minimum time between a rising WCLK edge and a subsequent rising RCLK edge for $\overline{E F}$ to change during the current clock cycle. If the time between the rising edge of WCLK and the rising edge of RCLK is less than $t_{\text {sk }} 1$, then $\overline{E F}$ may not change state until the next RCLK edge.

Figure 5. First-Data-Word-Latency Timing


NOTE A: $\mathrm{t}_{\text {sk1 }}$ is the minimum time between a rising RCLK edge and a subsequent rising WCLK edge for $\overline{F F}$ to change logic levels during the current clock cycle. If the time between the rising edge of RCLK and the subsequent rising edge of WCLK is less than $t_{\text {sk1 }}$, then $\overline{F F}$ may not change its logic level until the next WCLK rising edge.

Figure 6. Full-Flag Timing

## SCAS222 - FEBRUARY 1993 - REVISED JUNE 1993



NOTE A: $\tau_{s k 1}$ is the minimum time between a rising WCLK edge and a subsequent rising RCLK edge for $\overline{\mathrm{EF}}$ to change logic levels during the current clock cycle. If the time between the rising edge of WCLK and the subsequent rising edge of RCLK is less than ${ }_{\text {sk }} 1$, then $\overline{E F}$ may not change its logic level until the next RCLK rising edge.

Figure 7. Empty-Flag Timing


NOTES: A. $\overline{\text { PAF offset }}=\mathrm{m}$
B. $(512-m)$ words for SN74ACT72211L, $(1024-m)$ words for SN74ACT72221L, $(2048-m)$ words for SN74ACT72231L, ( $4096-m)$ words for SN74ACT72241L
C. $\mathrm{t}_{\text {sk }} 2$ is the minimum time between a rising RCLKedge and the subsequent rising WCLKedge for $\overline{\text { PAF }}$ to change its logic level during that clock cycle. If the time between the rising edge of RCLK and the subsequent rising edge of WCLK is less than $\mathrm{t}_{\text {sk }}$, then PAF may not change its logic level until the next WCLK rising edge.
D. If a write is performed on this rising edge of the write clock, there will be [Full - ( $m-1$ )] words in the FIFO when $\overline{\text { PAF }}$ goes low.

Figure 8. Programmable Almost-Full Flag Timing


NOTES: A. $\overline{\text { PAE offset }=n}$
B. $t_{\text {sk2 }}$ is the minimum time between a rising WCLK edge and the subsequent rising RCLK edge for $\overline{P A E}$ to change its logic level during that clock cycle. If the time between the rising edge of WCLK and the subsequent rising edge of RCLK is less than $t_{\text {sk2 }}$, then PAE may not change its logic level until the next RCLK rising edge.
C. If a write is performed on this rising edge of the write clock, there will be [Empty $+(n-1)]$ words in the FIFO when PAE goes low.

Figure 9. Programmable Almost-Empty Flag Timing


Figure 10. Write-Offset-Registers Timing


Figure 11. Read-Offset-Registers Timing

# SN74ACT72211L, SN74ACT72221L, SN74ACT72231L, SN74ACT72241L <br> $512 \times 9,1024 \times 9,2048 \times 9$, AND $4096 \times 9$ <br> SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORIES <br> SCAS222-FEBRUARY 1993-REVISED JUNE 1993 

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) ${ }^{\dagger}$


$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: All voltage values are with respect to GND.
recommended operating conditions

|  |  | MIN | NOM |
| :--- | :--- | ---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | Supply voltage | MAX | UNIT |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage | $\mathbf{4 . 5}$ | 5 |
| $\mathrm{~V}_{\text {IL }}$ | Low-level input voltage | 5.5 | V |
| $\mathrm{IOH}_{\mathrm{OH}}$ | High-level output current |  | V |
| IOL | Low-level output current | 0.8 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating free-air temperature | -2 | mA |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | MIN MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{VOH}^{\text {O }}$ | High-level output voltage | $V_{C C}=4.5 \mathrm{~V}$, | $1 \mathrm{OH}=-2 \mathrm{~mA}$ | 2.4 | V |
| V OL | Low-level output voltage | $V_{C C}=4.5 \mathrm{~V}_{1}$ | $\mathrm{IOL}=8 \mathrm{~mA}$ | 0.4 | V |
| 1 | Input current | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $V_{1}=V_{\text {cc }}$ or 0 V | $\pm 1$ | $\mu \mathrm{A}$ |
| Ioz | High-impedance output current | $V_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {cc }}$ or 0 V | $\pm 10$ | $\mu \mathrm{A}$ |
| $\mathrm{Ci}^{\ddagger}$ | Input capacitance | $V_{1}=0$, | $t=1 \mathrm{MHz}$ | 10 | pF |
| $\mathrm{Co}^{\ddagger}{ }^{\ddagger}$ | Output capacitance | $V_{0}=0$, | $f=1 \mathrm{MHz}, \quad \overline{O E} \geq \mathrm{V}_{1 H}$ | 10 | pF |
|  |  |  | SN74ACT72211L | 140 § |  |
| Icc ${ }^{\text {I }}$ | Active supply current | $\mathrm{f}_{\text {clock }}=20 \mathrm{MHz}$ | SN74ACT72221L, SN74ACT72231L, SN74ACT72241L | 160\# | mA |

$\ddagger$ Specified by design but not tested
§ICC measurements are made with outputs open (only capacitive loading). Typical ICC $=65+($ f clock $\times 1.1 / \mathrm{MHz})+\left(\right.$ f clock $\left.\times \mathrm{C}_{\mathrm{L}} \times 0.03 / \mathrm{MHz}-\mathrm{pF}\right) \mathrm{mA}$ ( $C_{L}=$ external capacitive load).
IThe ICC limits are valid for $\mathrm{t}_{\mathrm{c}}=15,20,25$, and 50 ns .
\# ICC measurements aremade with outputs open (only capacitive loading). Typical $\mathrm{ICC}=80+\left(\mathrm{f}_{\mathrm{clock}} \times 2.1 / \mathrm{MHz}\right)+\left(\mathrm{f}_{\mathrm{clock}} \times \mathrm{C}_{\mathrm{L}} \times 0.03 / \mathrm{MHz}-\mathrm{pF}\right) \mathrm{mA}$ ( $C_{L}=$ external capacitive load).
timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figures 2 through 13)

|  |  | 'ACT72211L-15 <br> 'ACT72221L-15 <br> 'ACT72231L-15 <br> 'ACT72241L-15 |  | 'ACT72211L-20 <br> 'ACT72221L-20 <br> 'ACT72231L-20 <br> 'ACT72241L-20 |  | 'ACT72211L-25 <br> 'ACT72221L-25 <br> 'ACT72231L-25 <br> 'ACT72241L-25 |  | 'ACT72211L-50 <br> 'ACT72221L-50 <br> 'ACT72231L-50 <br> 'ACT72241L-50 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{f}_{\text {clock }}$ | Clock frequency, RCLK or WCLK |  | 66.7 |  | 50 |  | 40 |  | 20 | MHz |
| $\mathrm{t}_{\mathrm{c}}$ | Clock cycle time, RCLK or WCLK | $15 \dagger$ |  | 20 |  | 25 |  | 50 |  | ns |
| ${ }^{\text {tw }}$ (CLKHH) | Pulse duration, RCLK or WCLK high | 6 |  | 8 |  | 10 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{w}}$ (CLKL) | Pulse duration, RCLK or WCLK Iow | 6 |  | 8 |  | 10 |  | 20 |  | ns |
| ${ }^{\text {tw }}$ (RS) | Pulse duration, $\overline{\mathrm{RS}}$ low | 15 |  | 20 |  | 25 |  | 50 |  | ns |
| $\mathrm{t}_{\mathrm{su}}(\mathrm{D})$ | Setup time, D0-D8 before RCLK $\uparrow$ | 4 |  | 5 |  | 6 |  | 10 |  | ns |
| $\mathrm{t}_{\text {su }}(\mathrm{EN})$ | Setup time, $\overline{\mathrm{WE}} \mathrm{N}_{1}, \mathrm{WEN2}{ }^{\ddagger}$, and $\overline{L D} \S$ before WCLK $\uparrow$; $\overline{\operatorname{REN} 1}, \overline{R E N 2}$, and $\overline{\mathrm{LD}}$ § before RCLK $\uparrow$ | 4 |  | 5 |  | 6 |  | 10 |  | ns |
| $t_{\text {su }}$ (RS) | Setup time, $\overline{R E N 1}, \overline{R E N 2}, \overline{W E N 1}$, and WEN $2 / \overline{L D}$ before $\overline{R S}$ high | 15 |  | 20 |  | 25 |  | 50 |  | ns |
| $\operatorname{th}(\mathrm{D})$ | Hold time, DO-D8 after RCLK $\dagger$ | 1 |  | 1 |  | 1 |  | 2 |  | ns |
| th(EN) | Hold time, $\overline{\text { WEN }} 1$, WEN2 $\ddagger$, and $\overline{D^{\S}}$ after WCLK $\uparrow$; $\overline{R E N 1}, \overline{R E N 2}$, and $\overline{L D} \S$ after RCLK $\uparrow$ | 1 |  | 1 |  | 1 |  | 2 |  | ns |
| $\mathrm{th}_{\text {( }} \mathrm{RS}$ ) | Hold time, $\overline{\text { REN } 1, ~} \overline{\text { REN2 }}$, $\overline{\text { WEN1 }}$, and WEN $2 / \overline{L D}$ after $\overline{R S}$ high | 15 |  | 20 |  | 25 |  | 50 |  |  |
| $t_{\text {sk1 }}$ | Skew time between RCLK $\uparrow$ and WCLK $\uparrow$ to allow $\overline{E F}$ or $\overline{F F}$ to change logic levels during the current clock cycle | 6 |  | 8 |  | 10 |  | 15 |  | ns |
| $t_{\text {sk } 2}$ | Skew time between RCLK $\uparrow$ and WCLK $\uparrow$ to allow $\overline{\text { PAF }}$ or $\overline{\text { PAE }}$ to change logic levels during the current clock cycle | 28 |  | 35 |  | 40 |  | 45 |  | ns |

$\dagger$ Valid for $\overline{\text { PAE }}$ or $\overline{\text { PAF }}$ program values as follows:
$\leq 63$ bytes from the respective boundary for the SN74ACT72211L;
$\leq 511$ bytes from the respective boundary for the SN74ACT72221L-72231L-72241L;
minimum $\mathrm{t}_{\mathrm{c}}$ is 20 ns for program values greater than those indicated above.
$\ddagger$ Applicable when the device is configured with two write-enable inputs (WEN2/ $\overline{L D}=$ WEN2),
§ Applicable when the device is configured to have programmable flags (WEN2/ $\overline{\mathrm{LD}}=\overline{\mathrm{LD}}$ ).
switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figures 2 through 13)

| PARAMETER |  | 'ACT72211L-15 <br> 'ACT72221L-15 <br> 'ACT72231L-15 <br> 'ACT72241L-15 |  | $\begin{aligned} & \text { 'ACT72211L-20 } \\ & \text { 'ACT72221L-20 } \\ & \text { 'ACT72231L-20 } \\ & \text { 'ACT72241L-20 } \end{aligned}$ |  | 'ACT72211L-25 <br> 'ACT72221L-25 <br> 'ACT72231L-25 <br> 'ACT72241L-25 |  | 'ACT72211L-50 <br> 'ACT72221L-50 <br> 'ACT72231L-50 <br> 'ACT72241L-50 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| ta | Access time, RCLK $\uparrow$ to Q0-Q8 valid | 2 | 10 | 2 | 12 | 3 | 15 | 3 | 25 | ns |
| $t^{\text {tpd (OE-Q) }}$ | Propagation delay time, $\overline{\mathrm{OE}}$ low to Q0-Q8 valid | 3 | 8 | 3 | 10 | 3 | 13 | 3 | 28 | ns |
| ${ }^{\text {tpd }}$ (R-EF) | Propagation delay time, RCLK $\uparrow$ to EF low or high |  | 10 |  | 12 |  | 15 |  | 30 | ns |
| $t^{\text {Pd }}$ (W-FF) | Propagation delay time, WCLK $\dagger$ to FF low or high |  | 10 |  | 12 |  | 15 |  | 30 | ns |
| ${ }^{\text {tpd }}$ (R-AE) | Propagation delay time, RCLK $\uparrow$ to PAE low or high |  | 10 |  | 12 |  | 15 |  | 30 | ns |
| $t^{\text {tpd }}$ (W-AF) | Propagation delay time, WCLK $\dagger$ to $\overline{\text { PAF low or high }}$ |  | 10 |  | 12 |  | 15 |  | 30 | ns |
| $t_{\text {pd }}$ (RS-O) | Propagation delay time, $\overline{\mathrm{RS}}$ low to $\overline{\mathrm{FF}}$ and $\overline{\mathrm{PAF}}$ high and $\overline{\mathrm{EF}}, \overrightarrow{\mathrm{PAE}}$, and Q0-Q8 low |  | 15 |  | 20 |  | 25 |  | 50 | ns |
| ten | Enable time, OE low to Q0-Q8 at the low-impedance levelt | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $t_{\text {dis }}$ | Disable time, $\overline{O E}$ high to Q0-Q8 at the high-impedance levelt | 3 | 8 | 3 | 10 | 3 | 13 | 3 | 28 | ns |

$\dagger$ These values are characterized but not tested.

## APPLICATION INFORMATION

## width-expansion configuration

Word width is increased by connecting the corresponding input control signals of multiple devices. Composite empty and full flags should be created by monitoring all devices in width expansion. Almost-full and almost-empty status can be obtained from any one device. Figure 12 shows an 18-bit-wide data path formed by using two SN74ACT72211L/72221L/72231L/72241L devices.

In Figure 12, read enable 2 ( $\overline{R E N 2}$ ) is grounded and read enable 1 ( $\overline{R E N} 1$ ) acts as the only read control. The write enable $2 /$ load (WEN2/LD) input of only one device is set low at reset to configure the device for programmable flags and to have it act as a load control for reading and writing the programmable flag offset registers.


Figure 12. Word-Width Expansion for 512/1024/2048/4096 $\times 18$ FIFO

PARAMETER MEASUREMENT INFORMATION


NOTE A: Includes probe and jig capacitance
Figure 13. Load CIrcuit and Voltage Waveforms
General information
Multi- Q $^{\text {m }} 18$-Bit FIFO
3.3-V Low-Powered 18-Bit FIFOs
Telecom Single-Bit FIFOs
DSP 36-Bit Clocked FIFOs
Internetworking 36-Bit Clocked FIFOs ..... 6
H-B Computing 36-Bit Clocked FIFOs4.
18-Bit Clocked FIFOs3
18-Bit Strobed FIFOs ..... 9
9-Bit Clocked/Strobed FIFOs
9-Bit Asynchronous FIFÖs
9-Bit Synchronous FIFOs
Reduced-Width FIFOs
Application Notes
Mechanical Data

## REDUCED-WIDTH FIFOS

## Features

- Frequencies up to 40 MHZ
- 3-state outputs
- Depths available from 16 to 64 words
- Package options include SOIC PLCC, and DIP


## Benefits

- Multiple frequencies for greater system-performance flexibility
- Disables output from the data path
- Shallow depths for elastic store
- Multiple package options for high-volume production requirements
- Independent Asynchronous Inputs and Outputs
- 16 Words by 4 Bits
- Data Rates From 0 to 40 MHz
- Fall-Through Time . . 14 ns Typ
- 3-State Outputs
- Package Options Include Plastic Small-Outline Packages (DW), Plastic Chlp Carriers (FN), and Standard Plastic 300-mil DIPs (N)


## description

This 64-bit memory use advanced low-power Schottky technology and features high speed and fast fall-through times. It is organized as 16 words by 4 bits each.

A first-in, first-out (FIFO) memory is a storage device that allows data to be written into and read from its array at independent data rates. This FIFO is designed to process data at rates from 0 to 40 MHz in a bit-parallel format, word by word.

Data is written into memory on a low-to-high transition at the load-clock (LDCK) input and is read out on a low-to-high transition at the unload-clock (UNCK) input. The memory is full when the number of words clocked in exceeds by 16 the number of words clocked out. When the memory is full, LDCK signals have no effect on the data residing in memory. When the memory is empty, UNCK signals have no effect.

Status of the FIFO memory is monitored by the FULL and EMPTY output flags. The FULL output is low when the memory is full and high when it is not full. The EMPTY output is low when the memory is empty and high when it is not empty.
A low level on the reset ( $\overline{\mathrm{RST}})$ input resets the internal stack-control pointers and also sets $\overline{\text { EMPTY }}$ low and sets FULL high. The Q outputs are not reset to any specific logic level. The first low-to-high transition on LDCK, after either a $\overline{\text { RST }}$ pulse or from an empty condition, causes EMPTY to go high and the data to appear on the Q outputs. It is important to note that the first word does not have to be unloaded. Data outputs are noninverting with respect to the data inputs and are at high impedance when the output-enable (OE) input is low. OE does not affect the FULL or EMPTY output flags. Cascading is easily accomplished in the word-width direction but is not possible in the word-depth direction.
The SN74ALS232B is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

## SCAS251 - FEBRUARY 1989 - REVISED SEPTEMBER 1993

## logic symbol $\dagger$


$\dagger$ This symbol is in accordance with ANSI/IEEE Standard 91-1984 and IEC Publication 617-12. The symbol is functionally accurate but does not show the details of implementation; for these, see the logic diagram. The symbol represents the memory as if it were controlled by a single counter whose content is the number of words stored at the time. Output data is invalid when the counter content (CT) is 0.
Pin numbers shown are for the DW and $N$ packages.
logic diagram (positive logic)


Pin numbers shown are for the DW and $N$ packages.

## SN74ALS232B <br> $16 \times 4$ ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY

## SCAS251 - FEBRUARY 1989 - REVISED SEPTEMBER 1993

## timing diagram



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

Supply voltage, $\mathrm{V}_{\mathrm{CC}}$ ..... 7 V
Input voltage, $\mathrm{V}_{1}$ ..... 7 V
Voltage applied to a disabled 3 -state output ..... 5.5 V
Operating free-air temperature range, $T_{A}$ ..... $70^{\circ} \mathrm{C}$
Storage temperature range ..... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "recommended operating conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
recommended operating conditions (see Note 1)

|  |  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VCC | Supply voltage |  | 4.5 | 5 | 5.5 | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  |  |  | 0.8 | V |
| $\mathrm{IOH}^{\text {l }}$ | High-level output current | Q outputs |  |  | -2.6 | mA |
|  |  | FULL, EMPTY |  |  | -0.4 |  |
| IOL | Low-level output current | Q outputs |  |  | 24 | mA |
|  |  | FULL, EMPTY |  |  | 8 |  |
| ${ }^{\text {f clock }}{ }^{\dagger}$ | Clock frequency | LDCK | 0 |  | 40 | MHz |
|  |  | UNCK | 0 |  | 40 |  |
| ${ }^{\text {tw }}$ | Pulse duration | RST Iow | 18 |  |  | ns |
|  |  | LDCK low | 15 |  |  |  |
|  |  | LDCK high | 10 |  |  |  |
|  |  | UNCK low | 15 |  |  |  |
|  |  | UNCK high | 10 |  |  |  |
| $\mathrm{t}_{\text {su }}$ | Setup time | Data before LDCK $\uparrow$ | 8 |  |  | ns |
|  |  | LDCK inactive before $\overline{\mathrm{RST}} \uparrow$ | 5 |  |  |  |
| th | Hold time | Data after LDCK $\uparrow$ | 5 |  |  | ns |
|  |  | LDCK inactive after $\overline{\text { RST }} \uparrow$ | 5 |  |  |  |
| $T_{A}$ | Operating free-air temperature |  | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

$\dagger$ The maximum possible clock frequency is 40 MHz . The maximum clock frequency when using a $50 \%$ duty cycle is 33.3 MHz .
NOTE 1: To ensure proper operation of this high-speed FIFO device, it is necessary to provide a clean signal to the LDCK and UNCK clock inputs. Any excessive noise or glitching on the clock inputs that violates limits for maximum $\mathrm{V}_{\mathrm{IL}}$. minimum $\mathrm{V}_{\mathrm{IH}}$, or minimum pulse duration can cause a false clock or improper operation of the internal read and write pointers.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | MIN | TYP $\ddagger$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IK }}$ |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{I}_{\mathrm{I}}=-18 \mathrm{~mA}$ |  |  | -1.2 | V |
| VOH | Q outputs | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $\mathrm{IOH}=-2.6 \mathrm{~mA}$ | 2.4 | 3.2 |  | V |
|  | $\overline{\text { FULL, EMPTY }}$ | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V , | $1 \mathrm{OH}=-0.4 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC}}-2$ |  |  |  |
| VOL | Q outputs | $V_{C C}=4.5 \mathrm{~V}$ | $1 \mathrm{OL}=12 \mathrm{~mA}$ |  | 0.25 | 0.4 | V |
|  |  |  | $1 \mathrm{OL}=24 \mathrm{~mA}$ |  | 0.35 | 0.5 |  |
|  | FULL EMPTY | $V_{C C}=4.5 \mathrm{~V}$ | $1 \mathrm{OL}=4 \mathrm{~mA}$ |  | 0.25 | 0.4 |  |
|  |  |  | $1 \mathrm{OL}=8 \mathrm{~mA}$ |  | 0.35 | 0.5 |  |
| lozh |  | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V}$ |  |  | 20 | $\mu \mathrm{A}$ |
| lozl |  | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ |  |  | -20 | $\mu \mathrm{A}$ |
| 1 |  | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=7 \mathrm{~V}$ |  |  | 0.1 | mA |
| IIH |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ |  |  | 20 | $\mu \mathrm{A}$ |
| ILL |  | $V_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=0.4 \mathrm{~V}$ |  |  | -0.2 | mA |
| $10^{5}$ |  | $V_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=2.25 \mathrm{~V}$ | -30 |  | -112 | mA |
| Icc |  | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$ |  |  | 80 | 125 | mA |

[^24]§ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, los.
$16 \times 4$ ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY
SCAS251 - FEBRUARY 1989 -REVISED SEPTEMBER 1993

## switching characteristics (see Figure 1)

| PARAMETER | FROM (INPUT) | $\begin{gathered} \text { TO } \\ \text { (OUTPUT) } \end{gathered}$ | $\begin{aligned} & V_{C C}=5 \mathrm{~V}, \\ & C_{L}=50 \mathrm{pF}, \\ & R 1=500 \Omega \\ & R 2=500 \Omega, \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  | $\begin{aligned} & V_{C C}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & C_{L}=50 \mathrm{pF}, \\ & R 1=500 \Omega, \\ & R 2=500 \Omega, \\ & T_{A}=\text { MIN to MAXt } \\ & \hline \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | MAX |  |
| $f_{\text {max }}$ | LDCK, UNCK |  |  | 50 |  | 40 |  | MHz |
| $t^{\text {p }}$ | LDCK $\uparrow$ | Any Q |  | 14 | 23 | 6 | 30 | ns |
|  | UNCK $\dagger$ |  |  | 15 | 23 | 6 | 30 |  |
| tplH | L.DCK $\uparrow$ | EMPTY |  | 13 | 20 | 5 | 25 | ns |
| $\mathrm{t}_{\text {PHL }}$ | UNCK $\uparrow$ |  |  | 15 | 22 | 6 | 27 |  |
| tPHL | RST $\downarrow$ | EMPTY |  | 15 | 21 | 5 | 26 | ns |
| tPHL | LDCK $\uparrow$ | FULL |  | 15 | 22 | 6 | 27 | ns |
| ${ }_{\text {tPLH }}$ | UNCK $\uparrow$ | $\overline{\text { FULL }}$ |  | 13 | 20 | 5 | 25 | ns |
|  | $\overline{\text { RST }} \downarrow$ |  |  | 16 | 23 | 7 | 28 |  |
| $t_{\text {en }}$ | OEf | Q |  | 5 | 12 | 1 | 14 | ns |
| $t_{\text {dis }}$ | OE $\downarrow$ | Q |  | 5 | 12 | 1 | 16 | ns |

$\dagger$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR 3-STATE OUTPUTS

voltage waveforms SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES

SWITCH POSITION TABLE

| TEST | S1 |
| :---: | :---: |
| tPLH | Opon |
| $t_{\text {PHL }}$ | Open |
| ${ }_{\text {tPZH }}$ | Open |
| tpZL | Closed |
| ${ }^{\text {tPHZ }}$ | Opon |
| tplz | Closod |




NOTES:
A. $C_{L}$ includes probe and jig capacitance.
B. All input pulses are supplied by generators having the following characteristics: PRR $\leq 1 \mathrm{MHz}, Z_{0}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

- Independent Asychronous Inputs and Outputs
- 16 Words by 5 Blts
- DC to 10-MHz Data Rate
- 3-State Outputs
- Packaged in Standard Plastic 300-mil DIPs


## description

This 80-bit active-element memory is a monolithic Schottky-clamped transistor-transistor logic (STTL) array organized as 16 words by 5 bits. A memory system using the SN74S225 can easily be expanded in multiples of 16 words or of 5 bits as shown in Figure 2. The 3-state outputs controlled by a single output-enable ( $\overline{\mathrm{OE}}$ ) input make bus connection and multiplexing easy.

A first-in, first-out (FIFO) memory is a storage device that allows data to be written into and read from its array at independent data rates. This FIFO is designed to process data at rates from dc to 10 MHz in a bit-parallel format, word by word.

Reading or writing is done independently utilizing separate asynchronous data clocks. Data can be written into the array on the low-to-high transition of either load-clock (CLKA, CLKB) input. Data can be read out of the array on the low-to-high transition of the unload-clock (UNCKIN) input (normally high). Writing data into the FIFO can be accomplished in one of two manners:

1. In applications not requiring a gated clock control, best results will be achieved by applying the clock input to one of the clocks while tying the other clock input high.
2. In applications needing a gated clock, the load clock (gate control) must be high in order for the FIFO to load on the next clock pulse.

CLKA and CLKB can be used interchangeably for either clock gate control or clock input.
Status of the SN74S225 is provided by three outputs. The input-ready (IR) output monitors the status of the last word location and signifies when the memory is full. This output is high whenever the memory is available to accept any data. The unload-clock (UNCK OUT) output also monitors the last word location. This output generates a low-logic-level pulse (synchronized to the internal clock pulse) when the location is vacant. The third status output, output ready (OR), is high when the first word location contains valid data and UNCK IN is high. When UNCK IN goes low, OR will go low and stay low until new valid data is in the first word position. The first word location is defined as the location from which data is provided to the outputs.
The data outputs are noninverted with respect to the data inputs and are 3 -state with a common control input $(\overline{O E})$. When $\overline{O E}$ is low, the data outputs are enabled to function as totem-pole outputs. A high logic level forces each data output to a high-impedance state while all other inputs and outputs remain active. The clear (CLR) input invalidates all data stored in the memory array by clearing the control logic and setting OR to a low logic level on the high-to-low transition of a low-active pulse.

The SN74S225 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

## SN74S225

$16 \times 5$ ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY

## SDLS207 - SEPTEMBER 1976 - REVISED SEPTEMBER 1993

logic symbolt

$\dagger$ This symbol is in accordance with ANSIIIEEE Standard 91-1984 and IEC Publication 617-12.


## schematics of inputs and outputs


absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$


Off-state output voltage ................................................................................ 5.5 V


$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: All voltage values are with respect to GND.

## recommended operating conditions

|  |  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{Cc}}$ | Supply voltage |  | 4.75 | 5 | 5.25 | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  |  |  | 0.8 | V |
| IOH | High-level output current | Q outputs |  |  | -6.5 | mA |
|  |  | All other outputs |  |  | -3.2 |  |
| IOL | Low-level output current | Q outputs |  |  | 16 | mA |
|  |  | All other outputs |  |  | 8 |  |
| ${ }^{\text {tw }}$ | Pulse duration | CLKA or CLKB high | 25 |  |  | ns |
|  |  | UNCK IN low | 7 |  |  |  |
|  |  | CLR low | 40 |  |  |  |
| $\mathrm{t}_{\text {su }}$ | Set up time before CLKA¢ or CLKB $\uparrow$ | Data (see Note 2) | -20 |  |  | ns |
|  |  | $\overline{\text { CLF }}$ inactive | 25 |  |  |  |
| $t^{\prime}$ | Hold time after CLKA $\uparrow$ or CLKB $\uparrow$ |  | 70 |  |  | ns |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

NOTE 2: Data must be set up within 20 ns after the load clock positive transition.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | MIN | TYP ${ }^{\text {t }}$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IK }}$ |  | $V_{C C}=4.75 \mathrm{~V}$, | $l_{1}=-18 \mathrm{~mA}$ |  |  | -1.2 | V |
| VOH | Q outputs | $\mathrm{V}_{C C}=4.75 \mathrm{~V}$ | $1 \mathrm{OL}=-6.5 \mathrm{~mA}$ | 2.4 | 2.9 |  | V |
|  | All others | $\mathrm{V}_{\text {CC }}=4.75 \mathrm{~V}_{1}$ | $1 \mathrm{OL}=-3.2 \mathrm{~mA}$ | 2.4 | 2.9 |  |  |
| VOL | Q outputs | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$, | $1 \mathrm{OL}=16 \mathrm{~mA}$ |  | 0.35 | 0.5 | V |
|  | All others | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$, | $\mathrm{IOL}=8 \mathrm{~mA}$ |  | 0.35 | 0.5 |  |
| IOZH |  | $\mathrm{V} C \mathrm{C}=5.25 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{O}}=2.4 \mathrm{~V}$ |  |  | 50 | $\mu \mathrm{A}$ |
| IOZL |  | $\mathrm{V}_{C C}=5.25 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V}$ |  |  | -50 | $\mu \mathrm{A}$ |
| 1 |  | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$, | $\mathrm{V}_{1}=5.5 \mathrm{~V}$ |  |  | 1 | mA |
| $\mathrm{IIH}^{\text {H}}$ | Data | $V_{C C}=5.25 \mathrm{~V}$, | $V_{1}=2.7 \mathrm{~V}$ |  |  | 40 | $\mu \mathrm{A}$ |
|  | All others |  |  |  |  | 25 |  |
| ILL | Data | $V_{C C}=5.25 \mathrm{~V}$. | $V_{1}=0.5 \mathrm{~V}$ |  |  | -1 | mA |
|  | All others |  |  |  |  | -0.25 |  |
| 10s ${ }^{\ddagger}$ |  | $\mathrm{V}_{\text {CC }}=5.25 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=0$ | -30 |  | -100 | mA |
| $\mathrm{ICC}^{\text {§ }}$ |  | $\mathrm{V}_{C C}=5.25 \mathrm{~V}$ |  |  | 80 | 120 | mA |

$\dagger^{\dagger}$ All typical values are at $V_{C C}=5 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}$.
$\ddagger$ Duration of the short circuit should not exceed one second.
${ }^{5}$ ICC is measured with all inputs grounded and the output open.
switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | TEST CONDITIONS | MIN TYP ${ }^{\text {d }}$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $f_{\text {max }}$ | CLKA |  | $C_{L}=30 \mathrm{pF}$ | $10 \quad 20$ |  | MHz |
|  | CLKB |  |  | $10 \quad 20$ |  |  |
|  | UNCKIN |  |  | $10 \quad 20$ |  |  |
| $t_{w}$ | UNCK OUT |  |  | $7 \quad 14$ |  | ns |
| $t_{\text {dis }}$ | $\overline{\mathrm{OE}}$ | Any Q | $C_{L}=5 \mathrm{pF}$ | 10 | 25 | ns |
| ten | $\overline{O E}$ | Any Q | $C_{L}=30 \mathrm{pF}$ | 25 | 40 | ns |
| tplH | UNCK IN | Any Q |  | 50 | 75 | ns |
| tPHL |  |  |  | 50 | 75 |  |
| tPLH | CLKA or CLKB | OR |  | 190 | 300 | ns |
| tpLH | UNCK IN | OR |  | 40 | 60 | ns |
| $\mathrm{t}_{\text {PHL }}$ |  |  |  | 30 | 45 |  |
| tPHL | $\overline{\text { CLR }}$ | OR |  | 35 | 60 | ns |
|  | CLKA or CLKB | UNCK OUT |  | 25 | 45 |  |
|  | UNCK IN |  |  | 270 | 400 |  |
|  | CLKA or CLKB | IR |  | 55 | 75 |  |
| ${ }^{\text {tPLH }}$ | UNCKIN | IR |  | 255 | 400 | ns |
|  | $\overline{\text { CLR }}$ |  |  | 16 | 35 |  |
|  | OR $\uparrow$ | Any Q |  | 10 | 20 |  |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.


LOAD CIRCUIT FOR 3-STATE OUTPUTS


VOLTAGE WAVEFORMS SET UP AND HOLD TIMES


VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES

SWITCH POSITION TABLE

| TEST | S1 |
| :---: | :---: |
| tPLH | Open |
| ${ }_{\text {tPHL }}$ | Open |
| ${ }_{\text {tPZH }}$ | Open |
| tPZL | Closed |
| $t_{\text {tPHZ }}$ | Open |
| tplz | Closod |




VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. All input pulses are supplied by generators having the following characteristics: $P R R \leq 1 M H z, Z_{0}=50 \Omega, \mathrm{tr}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load CIrcult and Voltage Waveforms


Figure 2. Typical Waveforms for a 16-Word FIFO

## APPLICATION INFORMATION



Figure 3. Expanding the SN74S225 FIFO ( 48 words of 10 bits shown)

- Independent Asychronous Inputs and Outputs
- 16 Words by 5 Bits
- Data Rates From 0 to 40 MHz
- Fall-Through Time . . . 14 ns Typ
- 3-State Outputs
- Package Optlons Include Plastic Small-Outline Packages (DW), Plastic Chip Carriers (FN), and Standard Plastic 300-mil DIPs (N)


## description

This 80-bit memory uses advanced low-power Schottky technology and features high speed and fast fall-through times. It is organized as 16 words by 5 bits.

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. This FIFO is designed to process data at rates from 0 to 40 MHz in a bit-parallel format, word by word.

Data is written into memory on a low-to-high transition at the load clock (LDCK) input and is read out on a low-to-high transition at the unload clock (UNCK). The memory is full when the number of words clocked in exceeds by 16 the number of words clocked out. When the memory is full, LDCK signals have no effect. When the memory is empty, UNCK signals have no effect.
Status of the FIFO memory is monitored by the FULL, EMPTY, FULL-2, and FULL+2 output flags. The FULL output is low when the memory is full and high when it is not full. The FULL-2 output is low when the memory contains 14 data words. The EMPTY output is low when the memory is empty and high when it is not empty. The EMPTY +2 output is low when two words remain in memory.
A low level on the reset ( $\overline{\mathrm{RST}})$ input resets the internal stack control pointers and also sets $\overline{\mathrm{EMPTY}}$ low and sets FULL, FULL-2, and EMPTY+2 high. The Q outputs are not reset to any specific logic level. The first low-to-high transition on LDCK after either a RST pulse or from an empty condition causes EMPTY to go high and the data to appear on the Q outputs. It is important to note that the first word does not have to be unloaded. Data outputs are noninverting with respect to the data inputs and are at high impedance when the output-enable (OE) input is low. OE does not affect the output flags. Cascading is easily accomplished in the word-width direction but is not possible in the word-depth direction.
The SN74ALS229B is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

## logic symbol ${ }^{\dagger}$


$\dagger$ This symbol is in accordance with ANSI/IEEE Standard 91-1984 and IEC Publication 617-12. The symbol is functionally accurate but does not show the details of implementation; for these, see the logic diagram. The symbol represents the memory as if it were controlled by a single counter whose content is the number of words stored at the time. Output data is invalid when the counter content (CT) is 0 .
Pin numbers shown are for the DW and $N$ packages.
logic diagram (positive logic)


Pin numbers shown are for the DW and $N$ packages.

## timing diagram



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) ${ }^{\dagger}$

$\qquad$Supply voltage, $\mathrm{V}_{\mathrm{CC}}$7 V
Input voltage, $\mathrm{V}_{1}$ ..... 7 V
Voltage applied to a disabled 3-state output ..... 5.5 V
Operating free-air temperature range, $T_{A}$ ..... $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage temperature range ..... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
recommended operating conditions (see Note 1)

|  |  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VCC | Supply voltage |  | 4.5 | 5 | 5.5 | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage |  | 2 |  |  | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage |  |  |  | 0.8 | V |
| ${ }^{\mathrm{IOH}}$ | High-level output current | Q outputs |  |  | -1.6 | mA |
|  |  | Status flags |  |  | -0.4 |  |
| IOL | Low-level output current | Q outputs |  |  | 24 | mA |
|  |  | Status flags |  |  | 8 |  |
| ${ }^{\text {f clock }}$ | Clock frequency | L.DCK | 0 |  | 40 | MHz |
|  |  | UNCK | 0 |  | 40 |  |
| ${ }^{\text {tw }}$ | Pulse duration | RST low | 18 |  |  | ns |
|  |  | LDCK low | 15 |  |  |  |
|  |  | LDCK high | 10 |  |  |  |
|  |  | UNCK low | 15 |  |  |  |
|  |  | UNCK high | 10 |  |  |  |
| $\mathrm{t}_{\text {su }}$ | Setup time | Data before LDCK $\uparrow$ | 8 |  |  | ns |
|  |  | RSṪ (inactive) before LDCK $\uparrow$ | 5 |  |  |  |
|  |  | LDCK (inactive) before $\overline{\text { RST }} \uparrow$ | 5 |  |  |  |
| th | Hold time | Data after LDCK $\uparrow$ | 5 |  |  | ns |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

NOTE 1: To ensure proper operation of this high-speed FIFO device, it is necessary to provide a clean signal to the LDCK and UNCK clock inputs. Any excessive noise or glitching on the clock inputs that violates the $V_{I L}, V_{I H}$, or minimum pulse duration limits can cause a false clock or improper operation of the internal read and write pointers.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | MIN | TYP ${ }^{\text {t }}$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IK }}$ |  | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $\mathrm{I}=-18 \mathrm{~mA}$ |  |  | -1.2 | V |
| VOH | Q outputs | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $1 \mathrm{OL}=-2.6 \mathrm{~mA}$ | 2.4 | 3.2 |  | V |
|  | Status flags | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V , | $\mathrm{IOL}=-0.4 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{Cc}}{ }^{-2}$ |  |  |  |
| VOL | Q outputs | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $\mathrm{IOL}=12 \mathrm{~mA}$ |  | 0.25 | 0.4 | V |
|  | Q oupus | $V_{C C}=4.5 \mathrm{~V}$, | $\mathrm{IOL}=24 \mathrm{~mA}$ |  | 0.35 | 0.5 |  |
|  | Status flags | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$, | $\mathrm{IOL}=4 \mathrm{~mA}$ |  | 0.25 | 0.4 |  |
|  | Status fags | $V_{C C}=4.5 \mathrm{~V}$, | $\mathrm{IOL}^{\prime}=8 \mathrm{~mA}$ |  | 0.35 | 0.5 |  |
| IOZH |  | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V}$ |  |  | 20 | $\mu \mathrm{A}$ |
| IOZL |  | $V_{C C}=5.5 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ |  |  | -20 | $\mu \mathrm{A}$ |
| 1 |  | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=7 \mathrm{~V}$ |  |  | 0.1 | mA |
| IIH |  | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ |  |  | 20 | $\mu \mathrm{A}$ |
| ILL |  | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=0.4 \mathrm{~V}$ |  |  | -0.2 | mA |
| $10^{\ddagger}$ |  | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=2.25 \mathrm{~V}$ | -30 |  | -112 | mA |
| ICC |  | $V_{C C}=5.5 \mathrm{~V}$ |  |  | 85 | 140 | mA |

$\dagger_{\text {All typical values are at } \mathrm{VCC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, los.

SCAS252 - MARCH 1990 - REVISED JUNE 1992
switching characteristics (see Figure 1)

| PARAMETER | FROM (INPUT) | то (OUTPUT) | $\begin{aligned} & V_{C C}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & C_{L}=50 \mathrm{pF}, \\ & R 1=500 \Omega, \\ & R_{1}=500 \Omega, \\ & T_{A}=0^{\circ} \mathrm{C} \text { to } 70^{\circ} \mathrm{C} \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX |  |
| $f_{\text {max }}$ | LDCK, UNCK |  | 40 |  | MHz |
| ${ }^{\text {tpd }}$ | LDCK $\uparrow$ | Апу Q | 6 | 30 | ns |
|  | UNCK $\uparrow$ |  | 6 | 30 |  |
| tPLH | LDCK $\dagger$ | EMPTY | 5 | 25 | ns |
| tPHL | UNCK $\uparrow$ |  | 6 | 27 |  |
| tPHL | RST $\downarrow$ | EMPTY | 5 | 26 | ns |
| ${ }^{\text {tpd }}$ | LDCK $\uparrow$ | EMPTY+2 | 7 | 33 | ns |
|  | UNCK $\uparrow$ |  | 9 | 35 |  |
| tplH | RST $\downarrow$ | EMPTY+2 | 9 | 33 | ns |
| $t_{\text {pd }}$ | LDCK $\uparrow$ | FULL-2 | 7 | 33 | ns |
|  | UNCK $\uparrow$ |  | 9 | 35 |  |
| tPLH | RST $\downarrow$ | $\overline{\text { FULL-2 }}$ | 9 | 33 | ns |
| tPHL | LDCK $\uparrow$ | FULI | 6 | 27 | ns |
| tPLH | UNCK $\dagger$ | FUप्L | 5 | 25 | ns |
|  | RST $\downarrow$ |  | 8 | 31 |  |
| ten | OE¢ | Q | 2 | 15 | ns |
| $t_{\text {dis }}$ | OE $\downarrow$ | Q | 1 | 15 | ns |



LOAD CIRCUIT FOR 3-STATE OUTPUTS


VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES

SWITCH POSITION TABLE

| TEST | S1 |
| :---: | :---: |
| tPLH | Open |
| tpHL | Open |
| tpZH | Open |
| tpZL | Closed |
| tPHZ | Open |
| tpLZ | Closed |




VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS
NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. All input pulses are supplied by generators having the following characteristics: PRR $\leq 1 \mathrm{MHz}, Z_{0}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

- Independent Asychronous Inputs and Outputs
- 16 Words by 5 Bits
- Data Rates From 0 to 40 MHz
- Fall-Through Time ... 14 ns Typ
- 3-State Outputs
- Package Options Include Plastic Small-Outline Packages (DW), Plastic Chip Carriers (FN), and Standard Plastic 300-mil DIPs (N)


## description

This 80-bit memory uses advanced low-power Schottky technology and features high speed and a fast fall-through time. It is organized as 16 words by 5 bits.
A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. This FIFO is designed to process data at rates from 0 to 40 MHz in a bit-parallel format, word by word.
Data is written into memory on a low-to-high transition at the load clock (LDCK) input and is read out on a low-to-high transition at the unload clock (UNCK) input. The memory is full when the number of words clocked in exceeds by 16 the number of words clocked out. When the memory is full, LDCK signals have no effect. When the memory is emply, UNCK signals have no eifect.
Status of the FIFO memory is monitored by the $\overline{F U L L}, \overline{E M P T Y}, \overline{F U L L-1}$, and EMPTY+1 output flags. The $\overline{F U L L}$ output is low when the memory is full and high when it is not full. The FULL-1 output is low when the memory contains 15 data words. The EMPTY output is low when the memory is empty and high when it is not empty. The EMPTY+1 output is low when one word remains in memory.

A low level on the reset ( $\overline{\text { RST }}$ ) input resets the internal stack control pointers and also sets EMPTY low and sets $\overline{F U L L}, \overline{F U L L}-1$, and EMPTY+1 high. The Q outputs are not reset to any specific logic level. The first low-to-high transition on LDCK, after either a RST pulse or from an empty condition, causes EMPTY to go high and the data to appear on the Q outputs. It is important to note that the first word does not have to be unloaded. Data outputs are noninverting with respect to the data inputs and are at high impedance when the output-enable (OE) input is low. OE does not affect the output flags. Cascading is easily accomplished in the word-width direction but is not possible in the word-depth direction.

The SN74ALS233B is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

## SN74ALS233B

## $16 \times 5$ ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY

## logic symbol ${ }^{\dagger}$


$\dagger$ This symbol is in accordance with ANSIIIEEE Standard 91-1984 and IEC Publication 617-12. The symbol is functionally accurate but does not show the details of implementation; for these, see the logic diagram. The symbol represents the memory as if it were controlled by a single counter whose content is the number of words stored at the time. Output data is invalid when the counter content (CT) is 0.
Pin numbers shown are for the DW and N packages.
logic diagram (positive logic)


Pin numbers shown are for the DW and N packages.

## $16 \times 5$ ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY

SCAS253 - MARCH 1990 - REVISED JUNE 1992
timing diagram


## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

$\qquad$
Supply voltage, $V_{C C}$7 V

Voltage applied to a disabled 3 -state output ............................................................. 5.5 V

Storage temperature range
$-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those Indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
recommended operating conditions (see Note 1)

|  |  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VCC | Supply voltage |  | 4.5 | 5 | 5.5 | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  |  |  | 0.8 | V |
| IOH | High-level output current | Q outputs |  |  | -1.6 | mA |
|  |  | Status flags |  |  | -0.4 |  |
| IOL | Low-level output current | Q outputs |  |  | 24 | mA |
|  |  | Status flags |  |  | 8 |  |
| $\mathrm{f}_{\text {clock }}$ | Clock frequency - | LDCK | 0 |  | 40 | MHz |
|  |  | UNCK | 0 |  | 40 |  |
| ${ }^{\text {tw }}$ | Pulse duration | RST low | 18 |  |  | ns |
|  |  | LDCK low | 15 |  |  |  |
|  |  | LDCK high | 10 |  |  |  |
|  |  | UNCK low | 15 |  |  |  |
|  |  | UNCK high | 10 |  |  |  |
| $\mathrm{t}_{\text {su }}$ | Setup time | Data before LDCK $\uparrow$ | 8 |  |  | ns |
|  |  | $\overline{\mathrm{RST}}$ (inactive) before LDCK $\uparrow$ | 5 |  |  |  |
|  |  | LDCK (inactive) before $\overline{\text { RST } \uparrow ~}$ | 5 |  |  |  |
| th | Hold time | Data after LDCK $\uparrow$ | 5 |  |  | ns |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

NOTE 1: To ensure proper operation of this high-speed FIFO device, it is necessary to provide a clean signal to the LDCK and UNCK clock inputs. Any excessive noise or glitching on the clock inputs that violates the $\mathrm{V}_{I L}, \mathrm{~V}_{\mathrm{IH}}$, or minimum pulse duration limits can cause a false clock or improper operation of the internal read and write pointers.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | MIN | TYPt | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IK}}$ |  | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $\mathrm{I}=-18 \mathrm{~mA}$ |  |  | -1.2 | V |
| VOH | Q outputs | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $1 \mathrm{OH}=-2.6 \mathrm{~mA}$ | 2.4 | 3.2 |  | V |
|  | Status flags | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$ to 5.5 V , | $\mathrm{IOH}=-0.4 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC}}-2$ |  |  |  |
| VOL |  | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$, | $\mathrm{IOL}=12 \mathrm{~mA}$ |  | 0.25 | 0.4 | v |
|  | Q outputs | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $1 \mathrm{OL}=24 \mathrm{~mA}$ |  | 0.35 | 0.5 |  |
|  | Status flags | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $\mathrm{IOL}=4 \mathrm{~mA}$ |  | 0.25 | 0.4 |  |
|  |  | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $1 \mathrm{OL}=8 \mathrm{~mA}$ |  | 0.35 | 0.5 |  |
| IOZH |  | $V_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V}$ |  |  | 20 | $\mu \mathrm{A}$ |
| IOZL |  | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ |  |  | -20 | $\mu \mathrm{A}$ |
| 1 |  | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=7 \mathrm{~V}$ |  |  | 0.1 | mA |
| IIH |  | $\mathrm{V}_{\text {cc }}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ |  |  | 20 | $\mu \mathrm{A}$ |
| 1 LL |  | $V_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=0.4 \mathrm{~V}$ |  |  | -0.2 | mA |
| $10^{\ddagger}$ |  | $V_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=2.25 \mathrm{~V}$ | -30 |  | -112 | mA |
| ICC |  | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$ |  |  | 88 | 133 | mA |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, los.

SCAS253 - MARCH 1990 - REVISED JUNE 1992

## switching characteristics (see Figure 1)

| PARAMETER | FROM (INPUT) | $\begin{gathered} \text { TO } \\ \text { (OUTPUT) } \end{gathered}$ | $\begin{aligned} & V_{C C}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & C_{L}=50 \mathrm{pF}, \\ & R 1=500 \Omega, \\ & R 2=500 \Omega, \\ & T_{A}=0^{\circ} \mathrm{C} \text { to } 70^{\circ} \mathrm{C} \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX |  |
| $f_{\text {max }}$ | LDCK, UNCK |  | 40 |  | MHz |
| ${ }^{\text {tpd }}$ | LDCK $\uparrow$ | Any 0 | 6 | 32 | ns |
|  | UNCK $\uparrow$ |  | 6 | 30 |  |
| tPLH | LDCK $\uparrow$ | EMPTY | 5 | 25 | ns |
| tpHL | UNCK $\uparrow$ |  | 6 | 27 |  |
| tPHL | RST $\downarrow$ | EMPTY | 5 | 25 | ns |
| $t^{\text {p }}$ d | LDCK $\uparrow$ | EMPTY +1 | 7 | 34 | ns |
|  | UNCK $\uparrow$ |  | 7 | 34 |  |
| tPLH | $\overline{\text { RST }} \downarrow$ | EMPTY +1 | 8 | 31 | ns |
| ${ }^{t} \mathrm{pd}$ | LDCK $\dagger$ | FULI-1 | 9 | 33 | ns |
|  | UNCK $\uparrow$ |  | 8 | 32 |  |
| tPLH | $\overline{\text { RST }} \downarrow$ | FULI-1 | 11 | 32 | ns |
| tpHL | LDCK $\uparrow$ | FULL | 6 | 27 | ns |
| ${ }^{\text {tPLH }}$ | UNCK $\uparrow$ | FULL | 5 | 25 | ns |
|  | $\overline{\mathrm{RST}} \downarrow$ |  | 9 | 30 |  |
| $t_{\text {en }}$ | OE $\uparrow$ | Q | 2 | 15 | ns |
| ${ }_{\text {d }}$ dis | OE】 | Q | 1 | 15 | ns |

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR 3-STATE OUTPUTS

voltage waveforms SETUP AND HOLD TIMES


SWITCH POSITION TABLE

| TEST | S1 |
| :---: | :---: |
| tPLH | Open |
| ${ }^{\text {tPHL }}$ | Open |
| tPZH | Open |
| ${ }^{\text {tPZL }}$ | Closed |
| ${ }^{\text {tPHz }}$ | Opon |
| tplz | Closed |



VOLTAGE WAVEFORMS PULSE DURATION


NOTES: A. CL includes probe and jig capacitance.
B. All input pulses are supplied by generators having the following characteristics: PRR $\leq 1 \mathrm{MHz}, \mathrm{Z}_{0}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circult and Voltago Waveforms

- Asynchronous Operation
- Organized as 64 Words by 4 Bits
- Data Rates From 0 to 30 MHz
- 3-State Outputs
- Package Options Include Plastic Small-Outline Packages (DW), Plastic J-Leaded Chip Carriers (FN), and Standard Plastic 300-mil DIPs (N)


## description

The SN74ALS234 is a 256 -bit memory utilizing advanced low-power Schottky IMPACT $^{\text {TM }}$ technology. It features high speed with fast fall-through times and is organized as 64 words by 4 bits.

A first-in, first-out (FIFO) memory is a storage device that allows data to be written into and read from its array at independent data rates. The SN74ALS234 is designed to process data at rates from 0 to 30 MHz in a bit-parallel format, word by word.

Data is written into memory on the rising edge of the shift-in (SI) input. When SI goes low, the first data word ripples through to the output (see Figure 1). As the FIFO fills up, the data words stack up in the order they were written. When the FIFO is full, additional shift-in pulses have no effect. Data is shifted out of memory on the falling edge of the shift-out (SO) input (see Figure2). When the FIFO is empty, additional SO pulses have no effect. The last data word remains at the outputs until a new word falls through or reset ( $\overline{R S T}$ ) goes low.

Status of the SN74ALS234 FIFO memory is monitored by the output-ready (OR) and input-ready (IR) flags. When OR is high, valid data is available at the outputs. OR is low when SO is high and stays low when the FIFO is empty. IR is high when the inputs are ready to receive more data. IR is low when SI is high and stays low when the FIFO is full.

When the FIFO is empty, input data is shifted to the output automatically when SI goes low. If SO is held high during this time, the OR flag pulses high indicating valid data at the outputs (see Figure 3).

When the FIFO is full, data can be shifted in automatically by holding SI high and taking SO low. One propagation delay after SO goes low, IR will go high. If SI is still high when IR goes high, data at the inputs are automatically shifted in. Since IR is normally low when the FIFO is full and SI is high, only a high-level pulse is seen on the IR output (see Figure 4).
The FIFO must be reset after power up with a low-level pulse on the master reset ( $\overline{\mathrm{RST}})$ input. This sets IR high and OR low signifying that the FIFO is empty. Resetting the FIFO sets the outputs to a low logic level (see Figure 1). If SI is high when RST goes high, the input data is shifted in and IR goes low and remains low until SI goes low. If SI goes low before RST goes high, the input data will not be shifted in and IR goes high. Data outputs are noninverting with respect to the data inputs and are at high impedance when the output-enable ( $\overline{\mathrm{OE}}$ ) input is high. $\overline{O E}$ does not affect the IR or OR.

The SN74ALS234 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.
IMPACT is a trademark of Texas Instruments Incorporated.
logic symbol $\dagger$

$\dagger$ This symbol is in accordance with ANSI/IEEE Standard 91-1984 and IEC Publication 617-12.
functional block diagram


Pin numbers shown are for the DW and N packages.


Texas
INSTRUMENTS

SN74ALS234
$64 \times 4$ ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY
SDAS106B-OCTOBER 1986-REVISED SEPTEMBER 1993
timing diagram

$\dagger$ The last data word shifted out of the FIFO remains at the output until a new word falls through or a $\overline{\text { RST }}$ pulse clears the FIFO.
$\ddagger$ While the output data is considered valid only when the OR flag is high, the stored data remains at the outputs. Any additional words written into the FIFO will stack up behind the first word and will not appear at the output until SO is taken low.


NOTE: SO is low.
Figure 1. Master Reset and Data-In Waveforms


NOTE: SI is low.
Figure 2. Data-Out Waveforms

## $64 \times 4$ ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY

SDAS106B - OCTOBER 1986 - REVISED SEPTEMBER 1993


Figure 3. Data Fall-Through Waveforms


Figure 4. Automatic Data-In Waveforms

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) ${ }^{\dagger}$

$\qquad$
Supply voltage, $\mathrm{V}_{\mathrm{CC}}$ (see Note 1)
Input voltage, $V_{1}$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 . 7 V
Voltage applied to a disabled 3-state output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5.5 V
Operating free-air temperature range, $\mathrm{T}_{\mathrm{A}}$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $0^{\circ} \mathrm{C}$ to $70^{\circ}$
Storage temperature range
$-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under 'recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: All voltage values are with respect to GND.

## recommended operating conditions

|  |  |  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{C C}$ | Supply voltage |  |  | 4.5 | 5 | 5.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage |  |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  |  |  |  | 0.8 | V |
| IOH | High-level output current | Q outputs |  |  |  | -2.6 | mA |
|  |  | IR and OR |  |  |  | -0.4 |  |
| 'OL | Low-level output current | Q outputs |  |  |  | 24 | mA |
|  |  | IR and OR |  |  |  | 8 |  |
| $\mathrm{f}_{\text {clock }}$ | Clock frequency | Si or SO |  | 0 |  | 30 | MHz |
| $t_{\text {w }}$ | Pulse duration | SI or SO | High or low | 15 |  |  | ns |
|  |  | $\overline{\text { RST }}$ | Low | 15 |  |  |  |
| ${ }^{\text {tsu }}$ | Setup time before SI $\uparrow$ | Data |  | 0 |  |  | ns |
|  |  | $\overline{\text { RST }}$ | High (inactive) | 15 |  |  |  |
| th | Hold time, data after SI $\uparrow$ |  |  | 17 |  |  | ns |
| $T_{A}$ | Operating free-air temperature |  |  | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | MIN | TYP $\dagger$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IK }}$ |  | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $\mathrm{I}=-18 \mathrm{~mA}$ |  |  | -1.2 | V |
| VOH | Any 0 | $V_{C C}=4.5 \mathrm{~V}$ | $1 \mathrm{OH}=-1 \mathrm{~mA}$ |  |  |  | V |
|  |  |  | $1 \mathrm{OH}=-2.6 \mathrm{~mA}$ | 2.4 | 3.2 |  |  |
|  | IR, OR | $\mathrm{V}_{C C}=4.5 \mathrm{~V}_{1}$ | $\mathrm{IOH}=-0.4 \mathrm{~mA}$ | 2.7 | 3.4 |  |  |
| $\mathrm{VOL}_{\text {OL }}$ | Any Q | $V_{C C}=4.5 \mathrm{~V}$ | $\mathrm{IOL}^{\text {a }}=12 \mathrm{~mA}$ |  | 0.25 | 0.4 | V |
|  |  |  | $\mathrm{lOL}=24 \mathrm{~mA}$ |  | 0.35 | 0.5 |  |
|  | IR, OR | $V_{C C}=4.5 \mathrm{~V}$ | $\mathrm{IOL}=4 \mathrm{~mA}$ |  | 0.25 | 0.4 |  |
|  |  |  | $\mathrm{IOL}=8 \mathrm{~mA}$ |  | 0.35 | 0.5 |  |
| IOZH |  | $V_{C C}=5.5 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V}$ |  |  | 20 | $\mu \mathrm{A}$ |
| lozL |  | $V_{C C}=5.5 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ |  |  | -20 | $\mu \mathrm{A}$ |
| 1 |  | $V_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=7 \mathrm{~V}$ |  |  | 0.1 | mA |
| IIH |  | $V_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ |  |  | 20 | $\mu \mathrm{A}$ |
| IIL |  | $\mathrm{V}_{\mathrm{C}}=5.5 \mathrm{~V}$ | $\mathrm{V}_{1}=0.4 \mathrm{~V}$ |  |  | -0.1 | mA |
| $10^{\ddagger}$ |  | $V_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=2.25 \mathrm{~V}$ | -30 |  | -112 | mA |
| ICC |  | $V_{C C}=5.5 \mathrm{~V}$ | Low |  | 100 | 145 | mA |
|  |  | High |  | 97 | 142 |  |
|  |  | Disabled |  | 103 | 148 |  |

[^25]switching characteristics (see Figure 5)

| PARAMETER | FROM (INPUT) | $\begin{gathered} \text { TO } \\ \text { (OUTPUT) } \end{gathered}$ | $\begin{aligned} & V_{C C}=5 \mathrm{~V}, \\ & C_{L}=50 \mathrm{pF}, \\ & R 1=500 \Omega \\ & R 2=500 \Omega \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  | $\begin{aligned} & V_{C C}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & C_{\mathrm{L}}=50 \mathrm{pF}, \\ & R 1=500 \Omega, \\ & R 2=500 \Omega, \\ & T_{A}=\text { MIN to MAXt } \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | MAX |  |
| $f_{\text {max }}$ | SI |  | 35 |  |  | 30 |  | MHz |
|  | So |  |  | 35 |  | 30 |  |  |
| tw $\ddagger$ | IR high |  |  | 15 |  | 8 |  | ns |
| tw ${ }^{\text {® }}$ | OR high |  |  | 19 |  | 8 |  | ns |
| $\mathrm{t}_{\text {d(QV-ORH) }}$ | Q valid before OR $\dagger$ |  |  | 6 | 9 | -5 | 12 | ns |
| $\mathrm{t}_{\mathrm{d}(\mathrm{SOL}-Q X)}$ | $Q$ valid after $\mathrm{SO} \downarrow$ |  |  | 13 |  | 4 |  | ns |
| tpd | SI $\downarrow$ | Q |  | 600 | 800 | 350 | 1000 | ns |
| tPHL | SIT | IR |  | 20 | 26 | 8 | 30 | ns |
| tplH | SI $\downarrow$ |  |  | 16 | 21 | 6 | 25 |  |
| ${ }^{\text {tPLH }}$ | SI $\downarrow$ | OR |  | . 600 | 800 | 350 | 1000 | ns |
| $t_{\text {pd }}$ | SO $\downarrow$ | Q |  | 13 | 17 | 4 | 22 | ns |
| tpHL | SO $\uparrow$ | OR |  | 23 | 27 | 7 | 33 | ns |
| tPLH | SO $\downarrow$ |  |  | 20 | 24 | 6 | 30 |  |
| ${ }^{\text {PPLH }}$ | SO $\downarrow$ | IR |  | 600 | 800 | 350 | 1000 | ns |
| tPHL | RST $\downarrow$ | OR |  | 22 | 26 | 10 | 34 | ns |
| tpLH |  | IR |  | 17 | 21 | 6 | 27 |  |
| tphL | $\overline{\text { RST }} \downarrow$ | Q |  | 14 | 17 | 5 | 19 | ns |
| ${ }^{\text {dis }}$ | $\overline{\mathrm{OE}} \uparrow$ | Q |  | 7 | 13 | 2 | 15 | ns |
| $t_{\text {en }}$ | $\overline{\mathrm{OE}} \downarrow$ | Q |  | 6 | 12 | 2 | 13 | ns |

$\dagger$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
$\ddagger$ The IR output pulse occurs when the FIFO is full, SI is high, and SO is pulsed (see Figure 4).
§ The OR output pulse occurs when the FIFO is empty, SO is high, and SI is pulsed (see Figure 3).
${ }^{I}$ Data throughput or fall-through times

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR 3-STATE OUTPUTS


VOLTAGE WAVEFORMS SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES

SWITCH POSITION TABLE

| TEST | S1 |
| :---: | :---: |
| tpLH | Opon |
| tPHL | Opon |
| tPZH | Opon |
| tpZil | Closed |
| ${ }^{\text {tPHZ }}$ | Opon |
| tplz | Closed |




NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. All input pulses are supplied by generators having the following characteristics: PRR $\leq 1 \mathrm{MHz}, \mathrm{Z}_{0}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
D. The outputs are measured one at a time with one transition per measurement.

Figure 5. Load Circult and Voltage Waveforms

## APPLICATION INFORMATION



Figure 6. 192-Word by 12-Bit Expansion

- Asynchronous Operation
- Organized as 64 Words by 4 Bits
- Data Rates From 0 to 30 MHz
- 3-State Outputs
- Package Options Include Plastic Small-Outline Packages (DW), Plastic J-Leaded Chip Carriers (FN), and Standard Plastic 300-mil DIPs (N)


## description

The SN74ALS236 is a 256 -bit memory utilizing advanced low-power Schottky IMPACT ${ }^{\text {M }}$ technology. It features high speed with fast fall-through times and is organized as 64 words by 4 bits.
A first-in, first-out (FIFO) memory is a storage device that allows data to be written into and read from its array at independent data rates. The SN74ALS236 is designed to process data at rates from 0 to 30 MHz in a bit-parallel format, word by word.
Data is written into memory on the rising edge of the shift-in (SI) input. When SI goes low, the first data word ripples through to the output (see Figure 1). As the FIFO fills up, the data words stack up in the order they were written. When the FIFO is full, additional shift-in pulses have no effect. Data is shifted out of memory on the falling edge of the shift-out (SO) input (see Figure 2). When the FIFO is empty, additional SO pulses have no effect. The last data word remains at the outputs until a new word falls through or reset ( $\overline{\mathrm{RST}}$ ) goes low.

Status of the SN74ALS236 FIFO memory is monitored by the output-ready (OR) and input-ready (IR) flags. When OR is high, valid data is available at the outputs. OR is low when SO is high and stays low when the FIFO is empty. IR is high when the inputs are ready to receive more data. IR is low when SI is high and stays low when the FIFO is full.
When the FIFO is empty, input data is shifted to the output automatically when SI goes low. If SO is held high during this time, the OR flag pulses high indicating valid data at the outputs (see Figure 3).
When the FIFO is full, data can be shifted in automatically by holding SI high and taking SO low. One propagation delay after SO goes low, IR will go high. If SI is still high when IR goes high, data at the inputs are automatically shifted in. Since IR is normally low when the FIFO is full and SI is high, only a high-level pulse is seen on the IR output (see Figure 4).
The FIFO must be reset after power up with a low-level pulse on the master reset ( $\overline{\mathrm{RST}})$ input. This sets IR high and OR low signifying that the FIFO is empty. Resetting the FIFO sets the outputs to a low logic level (see Figure 1). If SI is high when RST goes high, the input data is shifted in and IR goes low and remains low until SI goes low. If SI goes low before RST goes high, the input data will not be shifted in and IR goes high. Data outputs are noninverting with respect to the data inputs.
The SN74ALS236 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.
logic symbol $\dagger$

$\dagger$ This symbol is in accordance with ANSI/IEEE Standard 91-1984 and IEC Publication 617-12.
functional block diagram


Pin numbers shown are for the DW and N packages.


SDAS107A-OCTOBER 1986 -REVISED SEPTEMBER 1993

## timing diagram


$\dagger$ The last data word shifted out of the FIFO remains at the output until a new word falls through or a $\overline{\text { RST }}$ pulse clears the FIFO.
$\ddagger$ While the output data is considered valid only when the OR flag is high, the stored data remains at the outputs. Any additional words written into the FIFO will stack up behind the first word and will not appear at the output until SO is taken low.

SDAS107A - OCTOBER 1986 - REVISED SEPTEMBER 1993


NOTE A: SO is low.
Figure 1. Master Reset and Data-In Waveforms


NOTE A: SI is low.
Figure 2. Data-Out Waveforms


Figure 3. Data Fall-Through Waveforms


Figure 4. Automatic Data-In Waveforms

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) ${ }^{\dagger}$

Supply voltage, $\mathrm{V}_{\mathrm{CC}}$ (see Note 1) ..... 7 V
Input voltage, $V_{1}$ ..... 7 V
Operating free-air temperature range, $T_{A}$ ..... $0^{\circ} \mathrm{C}$ to $70^{\circ}$
Storage temperature range ..... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: All voltage values are with respect to GND.
recommended operating conditions

|  |  |  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V cc | Supply voltage |  |  | 4.5 | 5 | 5.5 | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage |  |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  |  |  |  | 0.8 | V |
| IOH | High-level output current | Q outputs |  |  |  | -2.6 | mA |
|  |  | IR and OR |  |  |  | -0.4 |  |
| IOL | Low-level output current | Q outputs |  |  |  | 24 | mA |
|  |  | IR and OR |  |  |  | 8 |  |
| $\mathrm{f}_{\text {clock }}$ | Clock frequency | SI or SO |  | 0 |  | 30 | MHz |
| ${ }^{\text {w }}$ w | Pulse duration | SI or SO | High or low | 15 |  |  | ns |
|  |  | $\overline{\text { RST }}$ | Low | 15 |  |  |  |
| $\mathrm{t}_{\text {su }}$ | Setup time before SIA | Data |  | 0 |  |  | ns |
|  |  | $\overline{\mathrm{RST}}$ | High (inactive) | 15 |  |  |  |
| th | Hold time, data after SI $\uparrow$ |  |  | 17 |  |  | ns |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  |  | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | MIN | TYPt | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IK }}$ |  | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $\mathrm{I}=-18 \mathrm{~mA}$ |  |  | -1.2 | V |
| VOH | Any Q | $V_{C C}=4.5 \mathrm{~V}$ | $1 \mathrm{OH}=-1 \mathrm{~mA}$ |  |  |  | V |
|  |  |  | $1 \mathrm{OH}=-2.6 \mathrm{~mA}$ | 2.4 | 3.2 |  |  |
|  | IR, OR | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$, | $\mathrm{IOH}=-0.4 \mathrm{~mA}$ | 2.7 | 3.4 |  |  |
| VOL | Any Q | $V_{C C}=4.5 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA}$ |  | 0.25 | 0.4 | V |
|  |  |  | $\mathrm{IOL}=24 \mathrm{~mA}$ |  | 0.35 | 0.5 |  |
|  | IR, OR | $V_{C C}=4.5 \mathrm{~V}$ | $\mathrm{IOL}=4 \mathrm{~mA}$ |  | 0.25 | 0.4 |  |
|  |  |  | $1 \mathrm{OL}=8 \mathrm{~mA}$ |  | 0.35 | 0.5 |  |
| 4 |  | $V_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=7 \mathrm{~V}$ |  |  | 0.1 | mA |
| $\mathrm{IIH}^{\text {H }}$ |  | $V_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ |  |  | 20 | $\mu \mathrm{A}$ |
| ILL |  | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=0.4 \mathrm{~V}$ |  |  | -0.1 | mA |
| $10^{\ddagger}$ |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=2.25 \mathrm{~V}$ | -30 |  | -112 | mA |
| ICC |  | $V_{C C}=5.5 \mathrm{~V}$ | Low |  | 100 | 145 | mA |
|  |  | High |  | 97 | 142 |  |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{C}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, los.
switching characteristics (see Figure 6)

| PARAMETER | FROM (INPUT) | $\begin{gathered} \text { TO } \\ \text { (OUTPUT) } \end{gathered}$ | $\begin{aligned} & \mathrm{V}_{C C}=5 \mathrm{~V}, \\ & C_{L}=50 \mathrm{pF}, \\ & R 1=500 \Omega, \\ & R 2=500 \Omega, \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  | $\begin{aligned} & V_{C C}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & C_{L}=50 \mathrm{pF}, \\ & R 1=500 \Omega_{1} \\ & R 2=500 \Omega_{1} \\ & T_{A}=\text { MIN to MAXt } \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | MAX |  |
| $f_{\text {max }}$ | SI |  |  | 35 |  | 30 |  | MHz |
|  | SO |  |  | 35 |  | 30 |  |  |
| tw $\ddagger$ | IR high |  |  | 15 |  | 8 |  | ns |
| tws | OR high |  |  | 19 |  | 8 |  | ns |
| $i_{\text {d(aV-ORH) }}$ | $Q$ valid before OR $\uparrow$ |  |  | 6 | 9 | -5 | 12 | ns |
| ${ }_{\text {Id }}$ (SOL-QX) | Q valid after SO $\downarrow$ |  |  | 13 |  | 4 |  | ns |
| tpd | SI $\downarrow$ | Q |  | 600 | 800 | 350 | 1000 | ns |
| tpHL | SIT | IR |  | 20 | 26 | 8 | 30 | ns |
| tpLH | SI $\downarrow$ |  |  | 16 | 21 | 6 | 25 |  |
| tPLH ${ }^{\text {\# }}$ | SI $\downarrow$ | OR |  | 600 | 800 | 350 | 1000 | ns |
| ${ }^{\text {tpd }}$ | SO $\downarrow$ | Q |  | 13 | 17 | 4 | 22 | ns |
| tPHL | SOt | OR |  | 23 | 27 | 7 | 33 | ns |
| tPLH | SO $\downarrow$ |  |  | 20 | 24 | 6 | 30 |  |
| tPLH ${ }^{\text {\# }}$ | SO $\downarrow$ | IR |  | 600 | 800 | 350 | 1000 | ns |
| tPHL | RST $\downarrow$ | OR |  | 22 | 26 | 10 | 34 | ns |
| tPLH |  | IR |  | 17 | 21 | 6 | 27 |  |
| tPHL | RST $\downarrow$ | Q | 14 | 14 | 17 | 5 | 19 | ns |

$\dagger$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
$\ddagger$ The IR output pulse occurs when the FIFO is full, SI is high, and SO is pulsed (see Figure 4).
§ The OR output pulse occurs when the FIFO is empty, SO is high, and SI is pulsed (see Figure 3).
${ }^{\pi}$ Data throughput or fall-through times

## APPLICATION INFORMATION



Figure 5. 192-Word by 12-Bit Expansion

## PARAMETER MEASUREMENT INFORMATION


SWITCH POSITION TABLE

| TEST | S1 |
| :--- | :---: |
| $t_{\text {PLH }}$ | Open |
| $t_{\text {PHL }}$ | Open |
| tPZH | Open |
| $t_{\text {tPL }}$ | Closed |
| $t_{\text {PHZ }}$ | Open |
| $t_{\text {PLZ }}$ | Closed |

LOAD CIRCUIT FOR 3-STATE OUTPUTS


VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES

VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS
NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. All input pulses are supplied by generators having the following characteristics: PRR $\leq 1 \mathrm{MHz}, \mathrm{Z}_{0}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
D. The outputs are measured one at a time with one transition per measurement.

Figure 6. Load CIrcult and Voltage Waveforms

SN74ALS235<br>$64 \times 5$ ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY

## - Asynchronous Operation <br> - Organized as 64 Words by 5 Bits <br> - Data Rates From 0 to 25 MHz <br> - 3-State Outputs <br> - Package Options Include Plastic Small-Outline Packages (DW), Plastic J-Leaded Chip Carriers (FN), and Standard Plastic $300-\mathrm{mll}$ DIPs ( N )

## description

The SN74ALS235 is a 320-bit memory utilizing advanced low-power Schottky IMPACT ${ }^{\text {TM }}$ technology. It features high speed with fast fall-through times and is organized as 64 words by 5 bits.

A first-in, first-out (FIFO) memory is a storage device that allows data to be written into and read from its array at independent data rates. The SN74ALS235 is designed to process data at rates from 0 to 25 MHz in a bit-parallel format, word by word.

Data is written into memory on the rising edge of the shift-in (SI) input. When SI goes low, the first data word ripples through to the output (see Figure 1). As the FIFO fills up, the data words stack up in the order they were written. When the FIFO is full, additional shift-in pulses have no effect. Data is shifted out of memory on the falling edge of the shift-out (SO) input (see Figure 2). When the FIFO is emply, additional SO pulses have no effect. The last data word remains at the outputs until a new word falls through or reset (RST) goes low.

Status of the SN74ALS235 FIFO memory is monitored by the output-ready (OR), input-ready (IR), almost-full/almost-empty (AF/AE), and half-full (HF) flags. When OR is high, valid data is available at the outputs. OR is low when SO is high and stays low when the FIFO is empty. IR is high when the inputs are ready to receive more data. IR is low when SI is high and stays low when the FIFO is full. AF/AE is high when the FIFO contains eight or less words (see Figure 5) or 56 or more words (see Figure 6). AF/AE is low when the FIFO contains between nine and 55 words. HF is high when the FIFO contains 32 or more words and is low when the FIFO contains 31 words or less (see Figure 7).

When the FIFO is empty, input data is shifted to the output automatically when SI goes low. If SO is held high during this time, the OR flag pulses high indicating valid data at the outputs (see Figure 3).

When the FIFO is full, data can be shifted in automatically by holding SI high and taking SO low. One propagation delay after SO goes low, IR will go high. If SI is still high when IR goes high, data at the inputs are automatically shifted in. Since IR is normally low when the FIFO is full and SI is high, only a high-level pulse is seen on the IR output.

## description (continued)

The FIFO must be reset after power up with a low-level pulse on the master reset ( $\overline{\mathrm{RST}})$ input. This sets IR high and OR low signifying that the FIFO is empty. Resetting the FIFO sets the outputs to a low logic level (see Figure 1). If SI is high when $\overline{R S T}$ goes high, the input data is shifted in and IR goes low and remains low until SI goes low. If SI goes low before RST goes high, the input data will not be shifted in and IR goes high. Data outputs are noninverting with respect to the data inputs and are at high impedance when the output-enable ( $\overline{\mathrm{OE}})$ input is high. $\overline{O E}$ does not affect the status-flag outputs (see Figure 2).
The SN74ALS235 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

## logic symbol ${ }^{\dagger}$


$\dagger$ This symbol is in accordance with ANSI/IEEE Standard 91-1984 and IEC Publication 617-12.

## functional block diagram



INSTRUMENTS

## SN74ALS235 <br> $64 \times 5$ ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY

SDAS108A-OCTOBER 1986-REVISED SEPTEMBER 1993
logic diagram (positive logic)


Continued on Next Page

## logic diagram (positive logic) (continued)



## timing diagram


$\dagger$ The last data word shifted out of the FIFO remains at the output until a new word falls through or a $\overline{\text { RST }}$ pulse clears the FIFO.
$\ddagger$ While the output data is considered valid only when the OR flag is high, the stored data remains at the output. Any additional words written into the FIFO will stack up behind the first word and will not appear at the output until SO is taken low.

## SN74ALS235

$64 \times 5$ ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY


NOTE A: SO is low.
Figure 1. Master Reset and Data-In Waveforms


NOTE A: SI is low.
Figure 2. Data-Out Waveforms


Figure 3. Data Fall-Through Waveforms


Flgure 4. Automatic Data-In Waveforms


Figure 5. Almost-Empty Waveforms


Figure 6. Almost-Full Waveforms


Figure 7. Half-Full Waveforms

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) ${ }^{\dagger}$


Voltage applied to a disabled 3-state output ............................................................. 5.5 V

Storage temperature range ................................................................... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: All voltage values are with respect to GND.
recommended operating conditions

|  |  |  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VCC | Supply voltage |  |  | 4.5 | 5 | 5.5 | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage |  |  | 2 |  |  | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage |  |  |  |  | 0.8 | V |
| 1 OH | High-level output current | Q outputs |  |  |  | -2.6 | mA |
|  |  | Flags |  |  |  | -0.4 |  |
| IOL | Low-level output current | Q outputs |  |  |  | 24 | mA |
|  |  | Flags |  |  |  | 8 |  |
| fclock | Clock frequency | Sl or SO |  | 0 |  | 25 | MHz |
| ${ }^{\text {w }}$ w | Pulse duration | SI or SO | High or low | 15 |  |  | ns |
|  |  | RST | Low | 15 |  |  |  |
| $t_{\text {su }}$ | Setup time before SI $\uparrow$ | Data |  | 0 |  |  | ns |
|  |  | $\overline{\mathrm{RST}}$ | High (inactive) | 15 |  |  |  |
| th | Hold time, data after SI $\uparrow$ |  |  | 17 |  |  | ns |
| $T_{A}$ | Operating free-air temperature |  |  | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | MIN | TYPt | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IK }}$ |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{I}=-18 \mathrm{~mA}$ |  |  | -1.2 | V |
| VOH | Any Q | $V_{C C}=4.5 \mathrm{~V}$ | $1 \mathrm{OH}=-1 \mathrm{~mA}$ |  |  |  | V |
|  |  |  | $1 \mathrm{OH}=-2.6 \mathrm{~mA}$ | 2.4 | 3.2 |  |  |
|  | Flags | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{IOH}=-0.4 \mathrm{~mA}$ | 2.7 | 3.4 |  |  |
| VOL | Any Q | $V_{C C}=4.5 \mathrm{~V}$ | $1 \mathrm{OL}=12 \mathrm{~mA}$ |  | 0.25 | 0.4 | V |
|  |  |  | $\mathrm{IOL}=24 \mathrm{~mA}$ |  | 0.35 | 0.5 |  |
|  | Flags | $V_{C C}=4.5 \mathrm{~V}$ | $\mathrm{IOL}=4 \mathrm{~mA}$ |  | 0.25 | 0.4 |  |
|  |  |  | $1 \mathrm{OL}=8 \mathrm{~mA}$ |  | 0.35 | 0.5 |  |
| 10ZH |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V}$ |  |  | 20 | $\mu \mathrm{A}$ |
| IOZL |  | $V_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ |  |  | -20 | $\mu \mathrm{A}$ |
| 1 |  | $V_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=7 \mathrm{~V}$ |  |  | 0.1 | mA |
| IIH |  | $V_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=2.7 \mathrm{~V}$ |  |  | 20 | $\mu \mathrm{A}$ |
| ILL |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{1}=0.4 \mathrm{~V}$ |  |  | -0.1 | mA |
| $10^{\ddagger}$ |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=2.25 \mathrm{~V}$ | -30 |  | -112 | mA |
| ICC |  | $V_{C C}=5.5 \mathrm{~V}$ | Low |  | 112 | 165 | mA |
|  |  | High |  | 105 | 160 |  |
|  |  | Disabled |  | 115 | 170 |  |

[^26]$\ddagger$ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, los.
switching characteristics (see Figure 9)

| PARAMETER | FROM (INPUT) |  | $\begin{aligned} & V_{C C}=5 \mathrm{~V}, \\ & C_{L}=50 \mathrm{pF}, \\ & R 1=500 \Omega \\ & R 2=500 \Omega \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{aligned} & V_{C C}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & C_{\mathrm{L}}=50 \mathrm{pF}, \\ & R 1=500 \Omega, \\ & R 2=500 \Omega, \\ & T_{A}=\text { MIN to MAXt } \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN TYP | MAX | MIN | MAX |  |
| $f_{\text {max }}$ | SI |  | 30 |  | 25 |  | MHz |
|  | SO |  | 30 |  | 25 |  |  |
| tw ${ }^{\ddagger}$ | IR high |  | 15 |  | 8 |  | ns |
| tw§ | OR high |  | 19 |  | 8 |  | ns |
| $\mathrm{t}_{\mathrm{d}}(\mathrm{QV}$-ORH) | $Q$ valid before OR $\uparrow$ |  | 6 | 9 | -5 | 12 | ns |
| $\mathrm{t}_{\mathrm{d}}(\mathrm{SOL}-\mathrm{QX})$ | Q valid after $\mathrm{SO} \downarrow$. |  | 13 |  | 4 |  | ns |
| $t_{\text {pd }}$ | SI! | 0 | 600 | 800 | 350 | 1000 | ns |
| tPHL | SIf | IR | 20 | 26 | 8 | 30 | ns |
| tPLH | SI! |  | 16 | 21 | 6 | 25 |  |
| ${ }^{\text {PPLH }}$ | SII | OR | 600 | 800 | 350 | 1000 | ns |
| tPHL | SIf | AF/AE | 550 | 700 | 290 | 880 | ns |
| tPLH |  |  | 85 | 115 | 40 | 150 |  |
| tPLH | SI! | HF | 340 | 410 | 180 | 510 | ns |
| $t_{\text {pd }}$ | SO $\downarrow$ | Q | 13 | 17 | 4 | 22 | ns |
| tphL | SOf | OR | 23 | 27 | 7 | 33 | ns |
| tPLH | SO 1 |  | 20 | 24 | 6 | 30 |  |
| ${ }_{\text {tPLH }}{ }^{\text {/ }}$ | SO $\downarrow$ | IR | 600 | 800 | 350 | 1000 | ns |
| tPHL | SO $\downarrow$ | AF/AE | 550 | 700 | 290 | 880 | ns |
| tpLH |  |  | 85 | 115 | 35 | 150 |  |
| tPHL | SO\ | HF | 340 | 410 | 170 | 510 | ns |
| $\mathrm{t}_{\text {PHL }}$ | $\overline{\text { RST }} \downarrow$ | OR | 22 | 26 | 10 | 34 | ns |
| tpLH | $\overline{\text { RST }} \uparrow$ | IR | 12 | 18 | 5 | 22 | ns |
| tPHL | $\overline{\text { RST }} \downarrow$ | IR | 12 | 18 | 5 | 22 | ns |
|  |  | Q | 14 | 17 | 5 | 19 |  |
| $t_{\text {dis }}$ | $\overline{\mathrm{OE}} \uparrow$ | 0 | 7 | 13 | 2 | 15 | ns |
| ten | OE, | 0 | 6 | 12 | 2 | 13 | ns |

[^27]
## SN74ALS235

$64 \times 5$ ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY

APPLICATION INFORMATION


Figure 8. 192-Word by 15-Bit Expansion

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR 3-STATE OUTPUTS


VOLTAGE WAVEFORMS SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES

SWITCH POSITION TABLE

| TEST | S1 |
| :---: | :---: |
| tpLH | Open |
| ${ }^{\text {tPHL }}$ | Open |
| ${ }^{\text {tPZH }}$ | Open |
| ${ }^{\text {tPZL }}$ | Closed |
| tpHz | Open |
| ${ }^{\text {tPLZ }}$ | Closod |




VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS

NOTES: A. CL includes probe and jig capacitance.
B. All input pulses are supplied by generators having the following characteristics: PRR $\leq 1 \mathrm{MHz}, \mathrm{Z}_{\mathrm{o}}=50 \Omega, \mathrm{t}_{\mathrm{f}} \leq \mathbf{2 n s}, \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
D. The outputs are measured one at a time with one transition per measurement.

Figure 9. Load Circuit and Voltage Waveforms
Generai information
Multi-Q ${ }^{\text {m }}$ 18-Bii FIFO5192
3.3-V Low-Powered i8-Bit FIFOsTelecom Single-Bit FIFOs42x
DSP 36-Bit Clocked FIFOs
Interneiworking 36-Bit Clocked FIFOs ..... Q
H-B Compuxing 36-Bii Clocked FIFOs ..... 7
18-Bit Clocked FIFOs(8)
18-Bit Strobed FIFOs9
9-Bit Clocked/Sirobed FIFOs
y-Bii Ásyncinonous rifos
9-Bit Synchronous FIFOs ..... โ2
Reduced-Width FIFOs ..... 13
Application Notes
Mechanical Data

## Contents

Page
FIFO Solutions for Increasing Clock Rates and Data Widths ..... 14-3
FIFO Surface-Mount Package Information ..... 14-13
FIFO Memories: Fine-Pitch Surface-Mount Manufacturability ..... 14-23
Metastability Performance of Clocked FIFOs ..... 14-33
FIFO Memories: Solution to Reduce FIFO Metastability ..... 14-45
$1 \mathrm{~K} \times 9 \times 2$ Asynchronous FIFOs SN74ACT2235 and SN74ACT2236 ..... 14-51

# FAFO Solutions for Increasing Clock Rates and Data Wioths 

First-In, First-Out Technology

## IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to current specifications in accordance with Tl's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Please be aware that TI products are not intended for use in life-support appliances, devices, or systems. Use of TI product in such applications requires the written approval of the appropriate TI officer. Certain applications using semiconductor devices may involve potential risks of personal injury, property damage, or loss of life. In order to minimize these risks, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards. Inclusion of TI products in such applications is understood to be fully at the risk of the customer using TI devices or systems.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Printed in the U.S.A.
Contents
Title Page
Introduction ..... 14-7
Clocked FIFOs ..... 14-7
Flag Synchronization ..... 14-7
Compact Packaging ..... 14-9
New Clocked FIFOs ..... 14-10
Conclusion ..... 14-11
Acknowledgement ..... 14-11
List of Illustrations
Title
Title Page Page Figure
14-8
1 Triggering a Metastable Event With a One-Stage Synchronizer ..... 14-8
3 Storage Oscilloscope Plots Taken Over a 15-Hour Duration ..... 14-9
4 Surface-Mount Package Area Comparison ..... 14-10
5 Bidirectional Configuration for the SN74ACT7803 ..... 14-11

## Introduction

Steady increases in microprocessor operating frequencies and bus widths over recent years have challenged system designers to find FIFO memories that meet their needs. To assist the designer, new FIFOs from Texas Instruments are available with features that complement these microprocessor trends.

Higher data transfer rates have dictated the need for FIFOs to evolve into clocked architecture wherein data is moved in and out of the device with synchronous controls. Each synchronous control of the clocked FIFO uses enable signals that synchronize the data exchange to a free-running (continuous) clock.
Since the continuous clocks on each port of a clocked FIFO may operate asynchronously to each other, internal status signals indicating when the FIFO is empty or full can change with respect to either clock. To use a status signal for port control, it is synchronized to the port's clock on a clocked FIFO. Synchronization of these signals with flip-flops introduces metastability failures that increase with clock frequency. Texas Instruments uses two-stage flag synchronization to greatly improve reliability.
Higher clock frequencies augment raw speed, but greater bandwidth is also achieved by increasing the data width. Wider data paths can have the associated cost of large board area due to increased package sizes. New compact packages for TI's FIFOs reduce this cost.

## Clocked FIFOs

Clocked FIFOs have become popular for relieving bottlenecks in high-speed data traffic. Data transfers for many systems are synchronized to a central clock with read and write enables. These free-running clocks can be input directly to a clocked FIFO with the same enables controlling its data transfer on the low-to-high transition of the clock.

Reducing the number of clocks keeps the interface simple and easy to manage. Extra logic is needed to produce a gated pulse when using a FIFO that accepts a clock only for a data transfer request. The generated clock signal is a derivative of the master clock with a margin of timing uncertainty. At high clock frequencies, this timing uncertainty is not tolerable and costly adjustments are needed.
Additional logic is also conserved by implementing flag synchronization on the clocked FIFO. Tracking is done to generate flags that indicate when the memory is empty or full. In many applications, the input and output to the FIFO are asynchronous and the flag signals must be synchronized for use as control. A read will not be completed on the FIFO if no data is ready, so the EMPTY signal is synchronized to the read clock. This synchronous output-ready flag (OR) is useful for controlling read operations. Likewise, the FULL signal is synchronized to the write clock, producing the input-ready flag (IR).

## Flag Synchronization

As previously explained, one of the advantages of the clocked FIFO is the on-board synchronization of the EMPTY and $\overline{F U L L}$ status flags when the input and output are asynchronous. In one method of synchronization, a single flip-flop captures the asynchronous flag's value (see Figure 1). With this method, the rising transition of data can violate the flip-flop's setup time and produce a metastable event (metastability is a malfunction of a flip-flop wherein the latch hangs between high and low states for an indefinite period of time).


Figure 1. Triggering a Metastable Event With a One-Stage Synchronizer
Once a metastable event is triggered, the probability of the output recovering to a high or low level increases exponentially with increased resolve time ( $\mathrm{t}_{\mathrm{r}}$ ). The expected time until the output of a single flip-flop with asynchronous data has a metastable event that lasts $\mathrm{t}_{\mathrm{r}}$ or longer is characterized by the following mean time between failures (MTBF) equation:

$$
M T B F_{1}=\frac{\exp \left(\frac{t_{r}}{\tau}\right)}{t_{0} f_{c} f_{d}}
$$

Where:
$t_{0}=$ flip-flop constant representing the time window during which changing data invokes a failure
$t_{r}=$ resolve time allowed in excess of the normal propagation delay
$t=$ flip-flop constant related to the settling time of a metastable event
$\mathrm{f}_{\mathrm{c}}=$ clock frequency
$\mathrm{f}_{\mathrm{d}}=$ asynchronous data frequency. For OR flag analysis, it is the frequency at which data is written to empty memory. For IR flag analysis, it is the frequency at which data is read from full memory.

The MTBF decreases as clock and data frequency increase and as the time allowed for a metastable event to settle ( $\mathrm{t}_{\mathrm{r}}$ ) decreases.
Metastability failures are a formidable issue for short clock cycle times. Increasing the clock frequency linearly increases the number of metastable events triggered, but the shortened available resolve time exponentially increases the the failure rate. It is impossible to eliminate the possibility of a metastable event under these conditions, but solutions exist to reliably increase the expected time between failures.


Figure 2. Two-Stage Synchronizer

Texas Instruments increases the metastable MTBF by several orders of magnitude for IR and OR flags by employing two-stage synchronization (see Figure 2). For the output of the second stage to be metastable, the first stage must have a metastable event that lingers until it encroaches upon the setup time of the second stage. Adding another stage to a single flip-flop synchronizer is statistically equivalent to increasing its resolve time by the clock period minus its propagation delay. The mean time between failures for a two-stage synchronizer is given by:

$$
M T B F_{2}=\frac{\exp \left(\frac{t_{r}+\frac{1}{f_{c}}-t_{p}}{\tau}\right)}{t_{o} f_{c} f_{d}}
$$

Where:

$$
t_{p}=\text { propagation delay of the first flip-flop }
$$



Figure 3. Storage Oscilloscope Plots Taken Over a 15-Hour Duration
Figure 3 compares the two synchronization methods discussed. Both plots were taken at room temperature and nominal $\mathrm{V}_{\mathrm{CC}}$ while each data transition violated setup time. Figure 3(a) shows the performance of an EMPTY flag synchronizer using only one flip-flop, while Figure 3(b) is the IR flag of an SN74ACT7807 with the write clock operating at maximum frequency.

## Compact Packaging

Microprocessor bus widths have continuously doubled every few years to maximize their performance. Bus widths of 32 and 64 bits are common place today, whereas they were almost unheard of a few years ago. The downside to the increased bit count is that each subordinate device in the system must match this width with corresponding increases in board size.

New shrink packages for TI's clocked FIFOs provide a solution to this problem. Multiple-byte data paths can be buffered while covering only a fraction of the area of conventional packages. These new FIFO packages are presently available in 56-, 64-, and 80 -pin configurations. Dubbed shrink quad flat package (SQFP), the 64-pin package is used for 9 -bit-wide FIFOs, and the 80 -pin package is used for 18 -bit-wide FIFOs. Both SQFP packages have a lead pitch of 0.5 mm . The 56 -pin shrink small-outline package has a 0.025 -inch lead pitch and also houses 18 -bit-wide FIFOs. A variety of TI's FIFOs are offered in these new packages (see Table 1).

Table 1. FIFOs Available In Space-Efficient Packages

| DEVICE | CLOCKED | ORGANIZATION | CLOCK CYCLE <br> TIME (ns) | PACKAGES |
| :---: | :---: | :---: | :---: | :---: |
| SN74ACT2235 | No | $1 \mathrm{~K} \times 9 \times 2$ | $20,3040,50$ | 64 SQFP <br> 44 PLCC |
| SN74ACT7802 | No | $1 \mathrm{~K} \times 18$ | $25,40,60$ | 80 SQFP <br> 68 PLCC |
| SN74ACT7811 | Yes | $1 \mathrm{~K} \times 18$ | $15,18,20,25$ | 80 SQFP <br> 68 PLCC |
| SN74ACT7803 <br> SN74ACT7805 <br> SN74ACT7813 | Yes | $512 \times 18$ <br> $256 \times 18$ <br> $64 \times 18$ | $15,20,25,40$ | 56 SSOP |
| SN74ACT7804 <br> SN74ACT7806 <br> SN74ACT7814 | No | $512 \times 18$ <br> $256 \times 18$ <br> $64 \times 18$ | $20,25,40$ | 56 SSOP |
| SN74ACT7807 | Yes | $2 \mathrm{~K} \times 9$ | $15,20,25,40$ | 64 SQFP <br> 44 PLCC |
| SN74ACT7808 | No | $2 \mathrm{~K} \times 9$ | $20,25,30,40$ | 64 SQFP <br> 44 PLCC |

Figure 4 compares the space savings of the new compact packages compared to competitive surface-mount solutions. A four-byte path constructed with four clocked FIFOs in 32-pin PLCC packages consumes 1.16 in ${ }^{2}$, while two 56 -pin SSOP packages cover only $0.59 \mathrm{in}^{2}$.


Figure 4. Surface-Mount Package Area Comparison

## New Clocked FIFOs

Four new CMOS clocked FIFOs from Texas Instruments offer a variety of memory depths. All four can match applications that require maximum clock frequencies of 67 MHz and access times of 12 ns . Suited for buffering long packets, the $2 \mathrm{~K} \times 9$ SN74ACT7807 is the deepest of the four and is available in the 44 -pin PLCC or 64 -pin SQFP. The SN74ACT7803, SN74ACT7805, and SN74ACT7813 are organized as $512 \times 18,256 \times 18$, and $64 \times 18$, respectively, and have the same pin arrangement in the 56 -pin SSOP. Every TI clocked FIFO is easily expanded in word width, and the SN74ACT7803/05/13 can also be arranged to form a bidirectional FIFO. With the two FIFOs connected as in Figure 5 , no extra logic is needed for bidirectional operation.


Figure 5. Bidirectional Configuration for the SN74ACT7803
Silicon is currently available for a bidirectional clocked FIFO fabricated in TI's Advanced BiCMOS (ABT) process. The SN74ABT7819 is organized as $512 \times 18 \times 2$ with two internal independent FIFOs. Each port has a continuous free-running clock, a chip select ( $\overline{\mathrm{CS}}$ ), a read/write select ( $\overline{\mathrm{R}} / \mathrm{W}$ ), and two separate read and write enables for control. It supports clock frequencies in excess of 80 MHz and a maximum access time below 10 ns . This device is packaged in the 80 -pin QFP and 80 -pin SQFP.

## Conclusion

Several semiconductor manufacturers including Texas Instruments have responded to customer needs by providing clocked FIFOs whose synchronous interfaces conform to the requirements of many high-performance systems. Capitalizing on the available continuous system clocks, this architecture limits the amount of necessary glue logic and the number of timing constraints.
Flag synchronization is important for clocked FIFOs buffering between asynchronous systems. Flip-flop synchronizers used for this task have a metastable failure rate that grows exponentially with clock frequency. Texas Instruments employs two stages of synchronization that improve the flags' reliability significantly.

Finally, providing a FIFO buffer for wide buses has historically consumed large amounts of board area. Designers seeking relief from this problem can find it in the packaging options offered for Texas Instruments FIFOs. Used to house 9 - and 18 -bit devices, these packages require only about $50 \%$ of the space required for conventional surface-mount packages.

## Acknowledgement

This application note was authored by Kam Kittrell, Advanced System Logic - Semiconductor Group, Texas Instruments Incorporated.

# FIFO Surface-Mount Package Information 

First-In, First-Out Technology

## IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to current specifications in accordance with Tl's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Please be aware that TI products are not intended for use in life-support appliances, devices, or systems. Use of TI product in such applications requires the written approval of the appropriate TI officer. Certain applications using semiconductor devices may involve potential risks of personal injury, property damage, or loss of life. In order to minimize these risks, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards. Inclusion of TI products in such applications is understood to be fully at the risk of the customer using TI devices or systems.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of Tl covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1993, Texas Instruments Incorporated
Printed in the U.S.A.
ContentsTitlePage
Introduction ..... 14-17
Thermal Resistance ..... 14-17
Package Moisture Sensitivity ..... 14-18
Shipping Methods/Quantities/Dry Pack ..... 14-19
Package Dimensions and Area Comparison ..... 14-19
Test Sockets ..... 14-21
Acknowledgement ..... 14-21
List of Illustrations
Figure Title ..... Page
1 Package Dimensions ..... 14-20
2 Surface-Mount Package Area Comparison ..... 14-21
List of Tables
Title
Title ..... Page ..... Page
Table
14-17
1 Plastic Surface-Mount FIFO Packages
14-18
2 Thermal Resistance, $\mathrm{R}_{\Theta J A}$, for FIFO Packages
14-19
3 Shipping Methods and Quantities14-21

## Introduction

Texas Instruments provides seven types of plastic surface-mount packages for CMOS FIFO memory devices. These packages and the data bus width that each package can provide are listed in Table 1.

Table 1. Plastic Surface-Mount FIFO Packages

| PACKAGE | NO. OF DATA BITS |
| :---: | :---: |
| 44 -pin PLCC | 9 |
| 64 -pin SQFP | 9 |
| 56 -pin SSOP | 18 |
| 68 -pin PLCC | 18 |
| 80 -pin SQFP | 18 |
| 80 -pin QFP | 18 |
| 120 -pin SQFP | 32 or 36 |

SSOP = shrink small-outline package
PLCC = plastic leaded chip carrier
SQFP $=$ shrink quad flat package
QFP $=$ quad flat package
This application report discusses several topics concerning the FIFO packages listed in Table 1:

- The thermal resistance, $\mathrm{R}_{\Theta \mathrm{JA}}$, and the chip junction temperature of the device
- The need for dry packing to maintain safe moisture levels inside the package
- The three methods used by Texas Instruments for shipping FIFOs to customers
- The package dimensions, including two-dimensional drawings that show areas, heights, and lead pitches
- The area comparison of surface-mount packages used for commercial FIFO memories
- The test sockets available for surface-mount FIFO packages


## Thermal Resistance

Thermal resistance is defined as the ability of a package to dissipate heat generated by an electronic device and is characterized by $\mathrm{R}_{\Theta \mathrm{JA}} . \mathrm{R}_{\Theta \mathrm{JA}}$ is the thermal resistance from the integrated circuits chip junction to the free air (ambient). Units for this parameter are in degrees Celsius per watt. Table 2 lists R $_{\text {©JA }}$ for SSOP, PLCC, SQFP, and QFP packages under five different air-flow environments: $0,100,200,250$, and 500 linear feet/minute. The chip junction temperature ( $\mathrm{T}_{\mathrm{J}}$ ) can be determined using the following equation:

$$
\mathrm{T}_{\mathrm{J}}=\mathrm{R}_{\Theta \mathrm{JA}} \times \mathrm{P}_{\mathrm{T}}+\mathrm{T}_{\mathrm{A}}
$$

Where:
$\mathrm{T}_{\mathrm{J}} \quad=$ chip junction temperature $\left({ }^{\circ} \mathrm{C}\right)$
$\mathrm{R}_{\text {©JA }}=$ thermal resistance, junction to free-air ( ${ }^{\circ} \mathrm{C} /$ watt $)$
$\mathrm{P}_{\mathrm{T}}=$ total power dissipation of the device (watts)
$\mathrm{T}_{\mathrm{A}}=$ free-air (ambient) temperature in the particular environment in which the device is operating ( ${ }^{\circ} \mathrm{C}$ )

Table 2. Thermal Resistance, R $_{\ominus}$, for FIFO Packages

| PACKAGE | LEAD | R $_{\text {OJA }}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  | FRAME | O LFPM | 100 LFPM | 200 LFPM | 250 LFPM | 500 LFPM |
| 56-pin SSOP | Copper | 94.2 | 82.2 | $\mathrm{~N} / \mathrm{A}$ | 70 | 57.8 |
| 44-pin PLCC | Copper | 65 | $\mathrm{~N} / \mathrm{A}$ | $\mathrm{N} / \mathrm{A}$ | $\mathrm{N} / \mathrm{A}$ | $\mathrm{N} / \mathrm{A}$ |
| 68 -pin PLCC | Copper | 47.2 | 43.4 | $\mathrm{~N} / \mathrm{A}$ | 32.7 | 27.8 |
| 64-pin SQFP | Copper | 92.5 | 87.8 | $\mathrm{~N} / \mathrm{A}$ | 72.9 | 57.8 |
| 80 -pin SQFP | Copper | 87.8 | 79.1 | $\mathrm{~N} / \mathrm{A}$ | 67.3 | 54.2 |
| 120-pin SQFP $\dagger$ | Copper | 49.6 | 44.3 | $\mathrm{~N} / \mathrm{A}$ | 38.3 | 28.6 |
| 80 -pin QFP | Alloy 42 | 80 | 67 | 61 | $\mathrm{~N} / \mathrm{A}$ | $\mathrm{N} / \mathrm{A}$ |

$\dagger$ Heat spreader molded inside the package
$\mathrm{N} / \mathrm{A}=$ not available
$\mathrm{R}_{\text {©JA }}$ generally increases with decreasing package size; however, this is not true with the 120 -pin SQFP package. A heat spreader molded inside the package absorbs a large amount of heat dissipated by the device. As a result, this package provides a relatively low $\mathrm{R}_{\Theta J A}$. The 120 -pin SQFP is the only package in Table 2 that incorporates a heat spreader.

## Package Moisture Sensitivity

When a plastic surface-mount package is exposed to temperatures typical of furnace reflow, IR (infrared) soldering, or wave soldering ( $215^{\circ} \mathrm{C}$ or higher), the moisture absorbed by the package turns to steam and expand rapidly. The stress caused by this expanding moisture can result in internal and external cracking of the package that can lead to reliability failures. Possible damage includes the delamination of the plastic from the chip surface and lead frame, damaged bonds, cratering beneath the bonds, and external package cracks.

To prevent potential damage, packages that are susceptible to the effects of moisture expansion undergo a process called dry pack. This dry pack process helps to reduce moisture levels inside the package. The process consists of a 24 -hour bake at $125^{\circ} \mathrm{C}$ followed by sealing of the packages in moisture-barrier bags with desiccant to prevent reabsorption of moisture during the shipping and storage processes. These moisture-barrier bags allow a shelf storage of 12 months from the date of seal. Once the moisture-barrier bag is opened, the devices in it must be handled by one of the following four methods, listed in order of preference:

1. The devices may be mounted within 48 hours in an atmospheric environment of less than $60 \%$ relative humidity and less than $30^{\circ} \mathrm{C}$.
2. The devices may be stored outside the moisture-barrier bag in a dry atmospheric environment of less than $20 \%$ relative humidity until future use.
3. The devices may be resealed in the moisture-barrier bag adding new fresh desiccant to the bag. When the bag is opened again, the devices should be used within the 48 -hour time limit or resealed again with fresh desiccant.
4. The devices may be resealed in the moisture-barrier bag using the original desiccant. This method does not allow the floor life of the devices to be extended. The cumulative exposure time before reflow must not exceed a total of 48 hours.

All plastic surface-mount FIFO devices are tested for moisture sensitivity in accordance with Texas Instruments IPC-SM-786 procedure.

## Shipping Methods/Quantities/Dry Pack

Three methods are used by Texas Instruments for shipping FIFOs to customers. These methods are tubes, tape/reel, and trays. The quantities for each of the shipping methods are listed in Table 3. The shipping quantity is defined as the maximum number of packages that can be packed in a single shipping unit (e.g., the maximum number of 56-pin SSOP packages that can be packed in a tube is 20). Whether or not the packages require dry pack before shipping is denoted by a yes or no in the dry-pack column.

Table 3. Shipping Methods and Quantities

| PACKAGE | SHIPPING METHOD |  |  | DRY PACK |
| :--- | :---: | :---: | :---: | :---: |
|  | TUBE $\dagger$ | TAPE/REEL $\dagger$ | TRAYS $\dagger$ |  |
| 56 -pin SSOP | 20 | 500 | N/A | No |
| 44 -pin PLCC | 27 | 500 | N/A | No |
| 68 -pin PLCC | $18 / 19 \ddagger$ | 250 | N/A | Yes |
| $64-$ pin SQFP | N/A | N/A | 50 | Yes |
| $80-$ pin SQFP | N/A | N/A | 50 | Yes |
| 120-pin SQFP | N/A | N/A | $50 / 84 \S$ | Yes |
| $80-$ pin SQFP | N/A | N/A | 50 | Yes |

$\dagger$ Texas Instruments reserves the right to change any of the shipping quantities at any time without notice.
$\ddagger$ Eighteen packages can be packed in a single tube when pin is used as a tap, or nineteen packages can be packed in a tube when plug is used as a tap.
§ Depending on tray size
$\mathrm{N} / \mathrm{A}=$ not applicable

## Package Dimensions and Area Comparison

Figure 1 contains two-dimensional drawings of the seven available surface-mount FIFO packages. For detailed mechanical drawings of these packages, please refer to the mechanical drawing section of the 1994 High-Performance FIFO Memories Data Book (literature \#SCAD003B).



Area: $309.80 \mathrm{~mm}^{2}$
Height: 4.37 mm Lead Pitch: 1.27 mm



Area: $635.04 \mathrm{~mm}^{2}$
Height: 4.37 mm Lead Pitch: 1.27 mm


Area: $415.40 \mathrm{~mm}^{2}$ Height: 2.95 mm Lead Pitch: 0.8 mm

Figure 1. Package Dimensions

Figure 2 shows the area comparison of surface-mount packages for FIFOs from Texas Instruments and other FIFO vendors.


Figure 2. Surface-Mount Package Area Comparison

## Test Sockets

For prototype development of a system, it is often an advantage to have sockets for surface-mount products. Test sockets available for use with Texas Instruments FIFO packages are listed in Table 4. Only one manufacturer is listed for each socket type, although other vendors may offer comparable sockets.

Table 4. Table 4. Test Sockets for FIFO Packages

| PACKAGE | MANUFACTURER | NUMBER | DESCRIPTION |
| :--- | :---: | :---: | :---: |
| 56-pin SSOP | Yamaichi | IC51-0562-1387 | Solder through hole |
| 44-pin PLCC | NEY | 6044 | Solder through hole |
| 68 -pin PLCC | NEY | 6068 | Solder through hole |
| 64-pin SQFP | Yamaichi | IC51-0644-807 | Solder through hole |
| 80 -pin SQFP | Yamaichi | IC51-0804-808 | Solder through hole |
| 120-pin SQFP | Yamaichi | In development (as of 6/92) | Solder through hole |
| 80-pin QFP | Yamaichi | IC51-0804-394 | Solder through hole |

## Acknowledgement

This application note was authored by Jon E. Lyu, Advanced System Logic-Semiconductor Group, Texas Instruments Incorporated.

# FIFO Memories: <br> Fine-Pitch Surface-Mount Manuiacciurabilizy 

First-In, First-Out Technology

## IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to current specifications in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Please be aware that TI products are not intended for use in life-support appliances, devices, or systems. Use of TI product in such applications requires the written approval of the appropriate TI officer. Certain applications using semiconductor devices may involve potential risks of personal injury, property damage, or loss of life. In order to minimize these risks, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards. Inclusion of TI products in such applications is understood to be fully at the risk of the customer using TI devices or systems.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.
Contents
Title ..... Page
Introduction ..... 14-27
Improved Function Density ..... 14-27
Manufacturing ..... 14-27
Palladium-Plated Lead Frames ..... 14-29
Testability ..... 14-30
Design/Preproduction Considerations ..... 14-30
Conclusion ..... 14-31
References ..... 14-31
Acknowledgement ..... 14-31
List of Illustrations
Figure Title ..... Page
1 Footprint Diagram ..... 14-28
2 Coplanarity Results ..... 14-30
List of Tables
Table Tille ..... Page
1 Fine-Pitch Packages ..... 14-27
2 Defect Causes and Effects ..... 14-28
3 Results of Soldered Joint Strength ..... 14-29
4 Lead-Frame Platings by Package Type ..... 14-30
5 Available Fine-Pitch Test Sockets and Mechanical Packages ..... 14-31

## Introduction

Recent advances in semiconductor processing and packaging have produced highly integrated, fine-pitch devices to satisfy the demand for smaller systems. With the trend towards higher chip complexity occupying less board space, device manufacturers must increase bit density while decreasing package size. To accommodate these requirements, manufacturers have two choices: increase bit density, keeping the number of pins constant while reducing pitch and area, or reduce the package lead pitch, keeping area constant while increasing pin count. Manufacturers of hand-held and laptop computers and data communications and telecommunications equipment require the use of fine-pitch packages to build and maintain a competitive advantage.

## Improved Function Density

Texas Instruments (TI) provides five types of fine-pitch plastic surface-mount packages for its FIFO product line (see Table 1). Each of these surface-mount packages has lead-to-lead spacing less than or equal to 0.635 mm ( 0.025 in .). All of these packages offer designers critical board-space savings that is required for advanced systems. Compared to the commonly used 68-pin plastic leaded chip carrier (PLCC) for 18 -bit FIFOs, TI's Widebus ${ }^{\text {TM }}$ package in either the 56 -pin shrink small-outline package (SSOP) or the 80-pin thin quad flat package (TQFP) reduces board space by $70 \%$. A $67 \%$ saving of board space is available with TI's 36 -bit FIFO family in the 120 -pin TQFP compared to the 132-pin plastic quad flat package (PQFP).

Table 1. Fine-Pitch Packages

|  |  |  |  |  | THIN SHRINK <br> THIN QUAD FLAT PACKAGE (TQFP) <br> PACKL-OUTLINE |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin count | 64 | 80 | 120 | 132 | 56 |  |  |
| Lead pitch $(\mathrm{mm})$ | 0.5 | 0.5 | 0.4 | 0.635 | 0.635 |  |  |
| Footprint $(\mathrm{mm})$ | $12 \times 12$ | $14 \times 14$ | $16 \times 16$ | $28 \times 28$ | $10.35 \times 18.42$ |  |  |
| Board area $\left(\mathrm{mm}^{2}\right)$ | 144 | 196 | 256 | 784 | 190.6 |  |  |
| Package suffix | PM | PN | PCB | PQ | DL |  |  |

## Manufacturing

Manufacturers are currently employing high-volume board assembly techniques using standard lead pitches of 0.5 mm ( 20 mils) and greater. However, as lead pitch continues to decrease, questions must be asked of both the manufacturer and the supplier:

1. Are fine-pitch packaging capabilities available?
2. Does production equipment have sufficient accuracy to produce high-volume, high-quality parts?
3. Do the manufacturing personnel have experience in high-volume, high-quality production using fine-pitch packaging?
4. Have the testability issues of fine-pitch packaging been considered?

Standard processing techniques, such as those used with surface-mount rigid lead packages, become difficult with fine-pitch packaging. Manufacturing issues may arise from compromises in screen-printing techniques, solder board/lead coplanarity, placement-accuracy requirements of components, and solder deposition methods (e.g., mass reflowing). All of these factors can result in shorts or opens due to poor placement, too much solder, or not enough solder. These issues will influence the overall yield and reliability of the product.
Equipment for the placement of fine-pitch packaging must feature a highly accurate positioning system. Placement accuracy for fine-pitch packages must increase as lead pitch decreases. Misaligned packages and boards greatly reduce production yields as well as throughput. Systems that feature state-of-the-art machine vision, align and inspect leads,
and calculate registration with an extremely high degree of accuracy and repeatability, ensure high-production yields. There must also be careful control over the Z-axis pressure when placing these fine-pitch packages to protect the lead coplanarity. Currently, there are systems available with accurate placement as fine as $0.1-\mathrm{mm}$ pitch.
One of the most critical issues facing the manufacturer is the reliability of the footprint design. Constraints include the length and width of the footprint and the amount of solder paste used to produce a good joint. If too much solder is used, the footprint may bridge causing a short (see Table 2). The minute dimensions associated with fine-pitch packages require that the footprint be drawn to the highest level of accuracy in order to ensure consistent reliability. Board assemblers must be able to match the footprint with the same level of accuracy and repeatability.

Table 2. Defect Causes and Effects

| DEFECT | CONTROL |
| :--- | :--- |
| Solder bridging <br> Open circuits <br> Shorts and opens | Control the solder paste quantity <br> Control solder-paste thickness and maintain lead coplanarity <br> Control equipment accuracy in the placement of parts |

As previously discussed, the key to ensuring high yield is an accurate footprint pattern. Many manufacturers request footprint patterns and dimensions to assist in their board assembly. There are several factors to consider when designing a footprint pattern to ensure reliability:

- Device design - JEDEC or EIAJ Standard
- PWB - foil thickness, number of layers, supplier's capabilities
- Solder paste - type, solder mesh
- Printer - manufacturer, standoff control, squeegee pressure
- Print mask - type (stencil/mesh), tension, bias
- Reflow process - preheat, temperature, dwell, etc.

Figure 1 diagrams the key dimensions for designing an accurate footprint layout.


Figure 1. Footprint Dlagram

## Palladium-Plated Lead Frames

Another area for manufacturers to investigate is metallization or bonding of the leads to the circuit board with solder. There are several widely used localized reflow techniques including hand soldering, hot bar, focused infrared (IR), and laser. With each technique, heat is applied to the leads until the solder melts. When the heat source is removed, the solder cools forming the joint. Each manufacturer must make the choice between precision point-to-point systems (one chip at a time) and the speed of gang bonding (multiple chip bonding). Another area of metallization to consider is preplating of the leads by the device manufacturer. TI has begun to implement palladium ( Pd ) lead plating on many fine-pitch packages. These efforts began with joint testing of palladium-plated leads with several large computer and telecom customers in 1987. Since then, TI has begun high-volume manufacturing with over five billion Pd-plated devices in the field.

Palladium preplating is essentially a nickel ( Ni )-plated lead frame that has a minimum of 3 microinches ( 0.076 microns) of Pd . The Pd finish protects the Ni from oxidation and eliminates the need for silver spotting. Silver ( Ag ) spots are used to attach the fine wires from the die to the lead frames. However, the silver can migrate over time to form extraneous electrical contacts that greatly impacts reliability. Many problems associated with fine-pitch manufacturing can be eliminated with palladium preplating:

- Reduces excess solder
- Excellent Pd wetting characteristics
- Reduced handling
- Improved package integrity
- Reduced mechanical damage
- Tarnish resistant
- Compatible with existing assembly processes
- Excellent adhesion to mold compounds

Table 3 shows the results of a solder-joint strength test comparing Pd solder joints to traditional solder joints, the results demonstrate an equal performance between the two techniques. Palladium preplating also exhibits adhesion to most mold compounds that reduces moisture ingress and plastic-to-lead-frame delimitation.

Table 3. Results of Soldered Joint Strength

| SAMPLE |  | HOURS OF HEAT AGING |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  |  | 8 HR | 16 HR | 24 HR |  |
| 3 micro inches Pd | 5.17 lbf | 5.95 lbf | 5.85 lbf | 4.71 lbf |  |
| Solder dip | 5.07 lbf | 4.51 lbf | 5.55 lbf | 5.50 lbf |  |

In many cases, the cause for shorts and opens can be attributed to lead coplanarity or the extent to which all leads lie in a single plane. This holds especially true for fine-pitch packaging due to the smaller geometries and delicate leads. Traditional solder-dipped leads tend to have more pin-to-pin alignment problems than the Pd-plated leads. The Pd preplated leads have a more conformal and uniform coating than those that are solder dipped, since the plating is performed prior to the packaging process (see Figure 4). An increase in coplanarity improves overall circuit reliability. The excellent wetting characteristics of Pd improve the wicking effects of solder and form a better solder joint/fillet. The thin Pd coating and minimal handling reduce the chance of coplanarity problems (i.e., shorts and opens) and also produce uniform solder joints with a minimum amount of solder. Table 4 lists TI's fine-pitch packages that implement Pd plating.


Figure 2. Coplanarity Results
Table 4. Lead-Frame Platings by Package Type

| PACKAGE | SUFFIX | LEAD FRAME |
| :---: | :---: | :---: |
| 132-pin PQFP | PQ | Palladium |
| 120-pin TQFP | PCB | Palladium |
| 80-pin TQFP | PN | Solder |
| 64-pin TQFP | PM | Solder |
| 56-pin SSOP | DL | Palladium |

## Testabllity

Another issue introduced by the onset of fine-pitch surface-mount packages involves testing circuit boards. With denser printed-circuit boards heavily populated with fine-pitch surface-mount packages, the issues involved with functional testing should be addressed. One of the most cost-effective solutions is the implementation of boundary-scan methodology defined by the joint test action group (JTAG) and adopted by the IEEE 1149.1 committee. JTAG devices incorporate on-chiptest points called boundary scan cells and utilize a serial scan protocol through the device. Devices with JTAG can be designed into the data path and provide the controllability and observability needed to troubleshoot manufacturing defects.

## Design/Preproduction Considerations

For designers who wish to implement fine-pitch packaging, TI provides an easy alternative for the development of prototypes and breadboarding. TI has worked with several test-socket manufacturers who provide accurate and easy-to-use through-hole test sockets for all of their surface-mount packaging. In addition to test sockets, TI also offers mechanical packages. These are packages that include lead frames without the silicon and meet all mechanical specifications. Mechanical packages provide an inexpensive means for manufacturing capability studies, machine setup, personnel training, and process development work (see Table 5).

Table 5. Available Fine-Pitch Test Sockets and Mechanical Packages

| SOCKET <br> TYPE | MANUFACTURER | PART NUMBER | DESCRIPTION |
| :--- | :---: | :---: | :---: |
| 64-pin TQFP | Yamaichi | IC51-0644-807 | Through hole |
| 56-pin SSOP | Yamaichi | IC51-0562-1514 | Through hole |
| 80-pin TQFP | Yamaichi | IC51-0804-808 | Through hole |
| 120-pin TQFP | Yamaichi | IC51-1204-1596 | Through hole |
| 132-pin PQFP | Yamaichi | IC51-828-KS12338 | Through hole |


| PACKAGE | TI PART NUMBER |
| :---: | :---: |
| 64-pin TQFP | SN700870PM |
| 56-pin SSOP | SN250011DLR |
| $80-$ pin TQFP | SN700871PN |
| 120-pin TQFP | SN700782PCB |

## Conclusion

Designs that incorporate fine-pitch packages have the advantage of critical board-space reduction. As designers continue to implement higher levels of integration, board space remains at a premium. With the implementation of concurrent engineering practices from design to test to manufacturing, many packaging difficulties can be overcome. Fine-pitch packaging is the designers' easiest option to reduce critical board space without the loss of higher chip integration.

## References

Abbott, D.C., Brook, R.M., McLelland, N., Wiley, J.S., "Palladium as a Lead Finish for Surface Mount Integrated Circuit Packages", IEEE Transaction on Components, Hybrid Manufacturing Tech., Vol. 14, No. 3, Sept. 1991.
Romm, D., McLellan, N., "Evaluation of Water Soluble and No-Clean Solder Pastes with Palladium Plated and Solder Plated SMT Devices".

## Acknowledgement

This application note was authored by Tom Jackson, Advanced System Logic - Semiconductor Group, Texas Instruments Incorporated.

# Metastability Performance of Clocked FIFOs 

First-In, First-Out Technology

## IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to current specifications in accordance with Tl's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Please be aware that TI products are not intended for use in life-support appliances, devices, or systems. Use of TI product in such applications requires the written approval of the appropriate TI officer. Certain applications using semiconductor devices may involve potential risks of personal injury, property damage, or loss of life. In order to minimize these risks, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards. Inclusion of TI products in such applications is understood to be fully at the risk of the customer using TI devices or systems.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.
ContentsTitlePage
Introduction ..... 14-37
Metastability ..... 14-37
TI Clocked FIFOs ..... 14-39
Test Setup for Measuring FIFO Flag Metastability ..... 14-40
Test Results ..... 14-42
MTBF Comparison ..... 14-43
Conclusion ..... 14-44
Acknowledgement ..... 14-44
List of Illustrations
Figure Title ..... Page
1 A Simple CMOS Latch ..... 14-37
2 Output at Intermediate Level Due to Data Edge Within $\mathrm{t}_{0}$ Aperture ..... 14-37
3 IR Flag Synchronizer ..... 14-39
4 Metastability Event Counter and Input Waveforms ..... 14-41
List of Tables
PageTable Title
1 SN74ABT7819 Failure Rates ..... 14-42
2 Values of $\tau$ and $t_{0}$ for SN74ABT7819 and SN74ACT7807 ..... 14-42
3 MTBF Comparisons ..... 14-43

## Introduction

This report is intended to help the user understand more clearly the issues relating to the metastable performance of Texas Instruments (TI) clocked FIFOs in asynchronous system applications. It discusses basic metastable operation theory, shows the equations used to calculate metastable failure rates for one and two stages of synchronization, and describes the approach TI has used for synchronizing the status flags on its series of clocked FIFOs. Additionally, a test setup for measuring the failure rate of a device to determine its metastability parameters is shown, and results are given for both an advanced BiCMOS (ABT) FIFO and an advanced CMOS (ACT) FIFO. Using these parameters, calculations of MTBF under varying conditions are performed.

## Metastabllity

Metastability in digital systems occurs when two asynchronous signals combine in such a way that their resulting output goes to an indeterminate state. A common example of this is the case of data violating the setup and hold specifications of a latch or a flip-flop. In a synchronous system, the data always has a fixed relationship with respect to the clock. When that relationship obeys the setup and hold requirements for the device, the output goes to a valid state within its specified propagation delay time. However, in an asynchronous system, the relationship between data and clock is not fixed; therefore, occasional violations of setup and hold times can occur. When this happens, the output may go to an intermediate level between its two valid states and remains there for an indefinite amount of time before resolving itself or it may simply be delayed before making a normal transition ${ }^{1}$. In either case, a metastable event has occurred.

Metastable events can occur in a system without causing a problem, so it is necessary to define what constitutes a failure before attempting to calculate a failure rate. For a simple CMOS latch, as shown in Figure 1, valid data must be present on the input for a specified period of time before the clock signal arrives (setup time) and must remain valid for a specified period of time after the clock transition (hold time) to assure that the output functions predictably. This leaves a small window of time with respect to the clock ( $\mathrm{t}_{0}$ ) during which the data is not allowed to change. If a data edge does occur within this aperture, the output may go to an intermediate level and remains there for an indefinite amount of time before resolving itself either high or low, as illustrated in Figure 2. This metastable event can cause a failure only if the output has not resolved itself by the time that it must be valid for use (for example, as an input to another stage). Therefore, the amount of resolve time allowed a device plays a large role in calculating its failure rate.


Figure 1. A Simple CMOS Latch


Figure 2. Output at Intermediate Level Due to Data Edge Within to $_{0}$ Aperture

The probability of a metastable state persisting longer than a time $t_{r}$ decreases exponentially as $t_{r}$ increases ${ }^{2}$. This relationship can be characterized by equation 1 :

$$
\begin{equation*}
f_{(r)}=e^{\left(-t_{r} / \tau\right)} \tag{1}
\end{equation*}
$$

where the function $\mathrm{f}(\mathrm{r})$ is the probability of nonresolution as a function of resolve time allowed, $\mathrm{t}_{\mathrm{p}}$ and the circuit time constant $\tau$ (which has also been shown to be inversely proportional to the gain-bandwidth product of the circuit) 3,4 .
For a single-stage synchronizer with a given clock frequency and an asynchronous data edge that has a uniform probability density within the clock period, the rate of generation of metastable events can be calculated by taking the ratio of the setup and hold time window described above to the time between clock edges and multiplying by the data edge frequency. This generation rate of metastable events coupled with the probability of nonresolution of an event as a function of the time allowed for resolution gives the failure rate for that set of conditions. The inverse of the failure rate is the mean time between failure (MTBF) of the device and is calculated with the formula shown in equation 2:

$$
\begin{equation*}
\frac{1}{\text { failure rate }}=M T B F_{1}=\frac{e^{\left(t_{r} / \tau\right)}}{t_{0} f_{c} f_{d}} \tag{2}
\end{equation*}
$$

Where:
$t_{r}=$ the resolve time allowed in excess of the normal propagation delay time of the device
$\mathbf{t}=$ the metastability time constant for a flip-flop
$t_{0}=a$ constant related to the width of the time window or aperture wherein a data edge will trigger a metastable event
$f_{c}=$ the clock frequency
$f_{d}=$ the asynchronous data edge frequency
The parameters $t_{0}$ and $t$ are constants that are related to the electrical characteristics of the device in question. The simplest way to determine their values is to measure the failure rate of the device under specified conditions and solve for them directly. If the failure rate of a device is measured at different resolve times and plotted, the result is an exponentially decaying curve. When plotted on a semilogarithmic scale, this becomes a straight line the slope of which is equal to $\tau$. Therefore, two data points on the line are sufficient to calculate the value of $\tau$ using equation 3:

$$
\begin{equation*}
\tau=\frac{\mathrm{t}_{\mathrm{r} 2}-\mathrm{t}_{\mathrm{r} 1}}{\ln (\mathrm{~N} 1 / \mathrm{N} 2)} \tag{3}
\end{equation*}
$$

Where:
$\mathrm{t}_{\mathrm{r} 1}=$ resolve time 1
$\mathrm{t}_{\mathrm{r} 2}=$ resolve time 2
$\mathrm{N} 1=$ the number of failures relative to $\mathrm{t}_{\mathrm{r} 1}$
$\mathrm{N} 2=$ the number of failures relative to $\mathrm{t}_{\mathrm{r} 2}$
After determining the value for $\tau, t_{0}$ may be solved for directly.
The formula for calculating the MTBF of a two-stage synchronizer, equation 4, is merely an extension of equation 2:
$\mathrm{MTBF}_{2}=\frac{e^{\left(\mathrm{t}_{\mathrm{r} 1} / \tau\right)}}{\mathrm{t}_{0} \mathrm{f}_{\mathrm{c}} \mathrm{f}_{\mathrm{d}}} \times e^{\left(\mathrm{t}_{\mathrm{r} 2} / \tau\right)}$
Where:
$t_{r 1}=$ the resolve time allowed for the first stage of the synchronizer
$\mathrm{t}_{\mathrm{r} 2}=$ the resolve time allowed in excess of the normal propagation delay
$f_{c}, f_{d}, t$ and $t_{0}$ are as defined previously, with $t$ and $t_{0}$ assumed to be the same for both stages

The first term calculates the MTBF of the first stage of the synchronizer, which in effect becomes the generation rate of metastable events for the next stage. The second term then calculates the probability that the metastable event will be resolved based on the value of $\mathrm{t}_{\mathrm{r} 2}$, the resolve time allowed external to the synchronizer. The product of the two terms gives the overall MTBF for the two-stage synchronizer.

## TI Clocked FIFOs

The TI clocked FIFOs are designed to reduce the occurrence of metastable errors due to asynchronous operation. This is achieved through the use of two- and three-stage synchronizing circuits that generate the status flag outputs IR and OR (output ready). In a typical application, words may be written to and then read from the FIFO at varying rates independent of one another, resulting in asynchronous flag signal generation (internally) at the boundary conditions of full and empty. For example, consider the operation when the FIFO is at the full boundary condition with writes taking place faster than and asynchronously to reads. The IR flag will be low, signifying that the FIFO is full and can accept no more words. When a read occurs, the FIFO is no longer completely full. This causes an internal flag signal to go high, allowing another write to take place. Since the exit from the full state happens asynchronously to the write clock (WRTCLK) of the FIFO, this flag is not useful as a system write enable signal. The solution is to synchronize this internal flag to the write clock through two D-type flip-flop stages and output this synchronized signal as the IR flag (see Figure 3). The OR status flag is generated in a similar manner at the empty boundary condition and is synchronized to the read clock through a three-stage synchronizing circuit.


Figure 3. IR Flag Synchronizer
The remainder of this report pertains to the metastability performance of the two-stage IR synchronizer, which is the limiting case of the two in terms of MTBF characteristics. The internal flag signal that goes high on a read and low on a write is synchronized to the write clock through two D-type flip-flop stages. Since this results in the IR flag status of the FIFO being delayed for two clock cycles, a predictive circuit is used to clock the status into the synchronizer at (full minus two) words so that the action of the IR flag going low coincides with the actual full status of the FIFO. However, once the FIFO is full and IR is low, a read that causes the internal flag to go high is not reflected in the status of the IR flag until two write clocks occurr.

With the FIFO full and the IR flag low, a read causes the internal flag signal to go high. This signal is clocked into the first stage of the two-stage synchronizer on the next write clock. Because these two signals are asynchronous to one another, the potential for the output of the first stage of the synchronizer to go to a metastable state exists. If this condition persists until the next write clock rising edge, a metastable condition could be generated in the second stage and reflected on the IR flag output. This metastable condition manifests itself as a delay in propagationtime and is considered a failure only if it exceeds the maximum delay allowed in a design.

The effectiveness of the two-stage synchronizer becomes apparent when attempting to generate failures at a rate high enough to count in a reasonable period of time. A metastable event generated in the first stage must persist until the next write clock, i.e., when that data is transferred to the second stage. The resolve time for the first stage is governed by the frequency or period of the write clock. At slower frequencies, the failure rate of the first stage is very low, resulting in a low metastable generation rate to the second stage. The second stage of the synchronizer further reduces the probability of a metastable failure based on the resolve time allowed at the output. The overall failure rate of the device may be affected by increasing the initial asynchronous data generation rate (adding jitter to the data centered about the setup and hold window), by decreasing the resolve time of the first stage (increasing the write clock frequency), and also by reducing the external resolve time at the output.

## Test Setup for Measuring FIFO Flag Metastabillty

The failure rate of a device is measured on a test fixture as shown in Figure 4. The input waveforms used on this setup are also shown in Figure 4. Rising data is jittered asynchronously about the setup and hold aperture of the device under test (DUT) in a $\pm 400$-ps window with respect to the device clock (CLK). The output of the DUT is then clocked into two separate flip-flops, FF1 and FF2, by two different clock signals, CLK1 and CLK2. The resolve time $t_{r}$ is set by the relationship between CLK1 and CLK and is measured as the delta between the normal output transition time and the rising edge of CLK1 minus the setup time required for FF1. CLK2 occurs long enough after CLK1 to allow sufficient time for the DUT to have resolved itself to a valid state. The outputs of FF1 and FF2 are compared by the exclusive OR gate, the output state of which is latched into FF3 by CLK3. When a metastable failure occurs, the output of the exclusive OR gate goes high caused by FF1 and FF2 having opposite data due to the DUT not having resolved itself by time $\mathrm{t}_{\mathrm{r}}$. On the next cycle, low data is clocked into the DUT and FF1 and FF2 in order to reset the status latch, FF3. Failures are counted for different resolve times, and $\tau$ is then calculated using equation 3.

Using the test setup in Figure 4, failure rates are measured for both an SN74ABT7819, $512 \times 18 \times 2$ clocked FIFO, and an SN74ACT7807, $2 \mathrm{~K} \times 9$ clocked FIFO. The device is initially written full to set IR low at the boundary condition. A read clock is generated to send the internal flag high, and a jitter signal is superimposed on it to sweep asynchronously with respect to the write clock in an envelope 800 ps wide and centered such that the IR flag goes high alternately on the second and third write clocks. The nominal write-clock frequency of the test setup is 40 MHz but to increase the failure rate to an observable level, a pulse is injected into the write-clock stream just after the read clock occurs such that the first and second write clocks (the ones that clock the status through the synchronizer) are only 5.24 ns apart. This increases the effective write clock frequency to 191 MHz , reducing the resolve time allowed the first stage and increasing the failure rate.

This test setup and these actions together create the necessary conditions to generate a metastable occurrence on the IR output that is seen after the second write clock and manifests itself as a delay in propagation time. In this instance, the write clock is the synchronizing clock and the read clock generates the asynchronous internal data signal. CLK1 is adjusted to vary the external resolve time, $\mathrm{t}_{\mathrm{r} 2}$, and the resulting failure rates are recorded.


Figure 4. Metastable Event Counter and Input Waveforms

Test Results
Table 1. SN74ABT7819 Fallure Rates ${ }^{\dagger}$

| RESOLVE TIME, <br> $\mathbf{t}_{\mathbf{2}}(\mathrm{ns})$ | NUMBER OF <br> FAILURES/HOUR | NUMBER OF <br> FAILURES/SECOND | MTBF <br> (seconds) |
| :---: | :---: | :---: | :---: |
| 0.27 | 890 | 0.2472 | 4.04 |
| 0.39 | 609 | 0.1692 | 5.91 |
| 0.53 | 396 | 0.1101 | 9.08 |

${ }^{+} \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
After measuring the metastable performance of the SN74ABT7819, some assumptions must be made in order to calculate the parameters $\tau$ and $t_{0}$. Because the individual flip-flops comprising the two-stage synchronizer cannot be measured separately, it is first assumed that the values for $\tau$ and $t_{0}$ are the same for both. This is a safe assumption, as these constants are driven by the process technology and because the schematics are identical. The other assumption made involves determining the resolve time allowed in the first stage of the synchronizer. The clock period is set at 5.24 ns , but the delay through the flip-flop and the setup time to the next stage must be subtracted from the clock period to arrive at the true resolve time $\left(\mathrm{t}_{\mathrm{r} 1}\right)$. These values could not be measured directly and were, therefore, estimated from SPICE analysis to be 1.3 ns .

Using equation 4 and the measured failure rates to calculate $\tau$ results in a value of 0.33 ns for the conditions given. The following values from the test setup must be used in order to solve for $t_{0}$ :
Where:

| $\mathrm{t}_{\mathrm{r} 1}$ | $=3.94 \mathrm{~ns}$ (5.24-ns clock period - 1.3-ns setup and delay time) |
| :--- | :--- |
| $\mathrm{t}_{\mathrm{r} 2}$ | $=0.27 \mathrm{~ns}$ (set externally at IR output by CLK1) |
| $\mathrm{f}_{\mathrm{c}}$ | $=40 \mathrm{MHz}$ |
| $\mathrm{f}_{\mathrm{d}}$ | $=125 \mathrm{MHz}$ (4-MHz input adjusted by $25 / 0.8$ jitter ratio) |
| $\mathrm{MTBF}^{2}$ | $=4.04 \mathrm{~s}$ |

Substituting these values into equation 4 and solving for $\mathrm{t}_{0}$ yields a value of 16.9 ps .
The table below summarizes the results for the SN74ABT7819 and SN74ACT7807 clocked FIFOs. An internal setup and delay time of 1.8 ns was assumed for the SN74ACT7807.

Table 2. Values of $\tau$ and $t_{0}$ for SN74ABT7819 and SN74ACT7807

| $T_{A}$ | $V_{C C}$ | SN74ABT7819 |  | SN74ACT7807 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\tau(n s)$ | $t_{0}(\mathrm{ps})$ | $\tau(\mathrm{ns})$ | $t_{0}(\mathrm{ps})$ |
| $25^{\circ} \mathrm{C}$ | 4.5 V | 0.33 | 16.9 | 0.50 | 1.13 |
|  | 5 V | 0.30 | 7 | 0.40 | 2.05 |
|  | 5.5 V | 0.23 | 28.8 | 0.30 | 9.40 |

A word of caution: these numbers indicate the performance of only a few devices and are not intended to represent a fully characterized parameter. However, they should be valid for the purpose of relative performance comparisons, and the values do fall within the expected range given the circuit configuration and process technology in which the devices are fabricated.

## MTBF Comparison

With the constants $\tau$ and $t_{0}$ now known, calculations of the MTBF of the device under different operating conditions may be performed. First, however, consider an example of the metastability performance of a single-stage synchronizer using equation 1 and the circuit constants $\tau$ and $t_{0}$ from Table 2. Assume an application running with a $33-\mathrm{MHz}$ write clock, an $8-\mathrm{MHz}$ read clock, a 9-ns maximum propagation delay time for the IR path, and a 5 -ns setup time for IR to the next device. Therefore:

$$
\begin{aligned}
& t_{r}=16 \mathrm{~ns}\left(30-\mathrm{ns} \text { clock period }-9-\mathrm{ns} \text { propagation delay }-5-\mathrm{ns} \mathrm{t}_{\mathrm{su}}\right) \\
& \mathrm{f}_{\mathrm{c}}=33 \mathrm{MHz} \\
& \mathrm{f}_{\mathrm{d}}=8 \mathrm{MHz}
\end{aligned}
$$

Using equation 2 to calculate the MTBF gives 2.55 y $10^{17}$ seconds or a little bit more than 8 billion years.
The reliability of a one-stage synchronizer degrades as operating frequency increases. With a $50-\mathrm{MHz}$ write clock, a $12-\mathrm{MHz}$ read clock, a $9-\mathrm{ns}$ maximum delay, and a $5-\mathrm{ns}$ setup time:

$$
\begin{aligned}
& \mathrm{t}_{\mathrm{r}}=6 \mathrm{~ns}\left(20-\mathrm{ns} \text { clock period }-9-\mathrm{ns} \text { propagation delay }-5-\mathrm{ns} \mathrm{t}_{\mathrm{su}}\right) \\
& \mathrm{f}_{\mathrm{c}}=50 \mathrm{MHz} \\
& \mathrm{f}_{\mathrm{d}}=12 \mathrm{MHz}
\end{aligned}
$$

Substituting these values into equation 2 yields an MTBF of about 2 hours. This performance is unacceptable, even with a device fabricated in the $0.8-\mathrm{mm}$ BiCMOS process, which is more resistant to metastability than other processes.
The benefits of two-stage synchronization become evident with the next example. Using the conditions stated in the last example:

$$
\begin{aligned}
\mathrm{t}_{\mathrm{r} 1} & =18.7 \mathrm{~ns}(20-\mathrm{ns} \text { clock period }-1.3-\mathrm{ns} \text { setup and delay time }) \\
\mathrm{t}_{\mathrm{r} 2} & =6 \mathrm{~ns}\left(20-\mathrm{ns} \text { clock period }-9-\mathrm{ns} \text { propagation delay }-5-\mathrm{ns} \mathrm{t}_{\mathrm{su}}\right) \\
\mathbf{f}_{\mathrm{c}} & =50 \mathrm{MHz} \\
\mathrm{f}_{\mathrm{d}} & =12 \mathrm{MHz}
\end{aligned}
$$

Using equation 4 to calculate the MTBF gives 3.16 y $10^{28}$ seconds or 1.00 y $10^{21}$ years.
Table 3 gives a performance summary of both one- and two-stage synchronizing solutions under different conditions.
Table 3. MTBF Comparisons $\dagger$

| CONDITIONS | ACT 1 STAGE | ABT 1 STAGE | ACT 2 STAGE | ABT 2 STAGE |
| :---: | ---: | ---: | ---: | ---: |
| $\mathrm{f}_{\mathrm{c}}=33 \mathrm{MHz}, \mathrm{f}_{\mathrm{d}}=8 \mathrm{MHz}$ | 8400 years | $8.1 \times 10^{9}$ years | $2.62 \times 10^{28}$ years | $4.77 \times 10^{47}$ years |
| $\mathrm{f}_{\mathrm{c}}=40 \mathrm{MHz}, \mathrm{f}_{\mathrm{d}}=10 \mathrm{MHz}$ | 92 days | 1400 years | $3.56 \times 10^{19}$ years | $2.18 \times 10^{34}$ years |
| $\mathrm{f}_{\mathrm{c}}=50 \mathrm{MHz}, \mathrm{f}_{\mathrm{d}}=12 \mathrm{MHz}$ |  | 2 hours | $4.90 \times 10^{10}$ years | $1.00 \times 10^{21}$ years |
| $\mathrm{f}_{\mathrm{C}}=67 \mathrm{MHz}, \mathrm{f}_{\mathrm{d}}=16 \mathrm{MHz}$ |  |  | 417 years | $1.28 \times 10^{9}$ years |
| $\mathrm{f}_{\mathrm{c}}=80 \mathrm{MHz}, \mathrm{f}_{\mathrm{d}}=20 \mathrm{MHz}$ |  |  |  | 2900 years |

$\dagger$ Assumptions for the MTBF comparisons:

1) The values for to and $\tau$ are those given previously for both the $A B T$ and $A C T$ devices with $V_{C C}=4.5 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}$.
2) Flag propagation delay time ( IR or OR ) is assumed to be 9 ns .
3) Setup times to the next device are 5 ns (up to $50-\mathrm{MHz}$ operation), 4 ns (up to $67-\mathrm{MHz}$ operation), and 3 ns (up to $80-\mathrm{MHz}$ operation).

## Conclusion

Metastability failures must be accounted for in the design of asynchronous digital circuits. These failures become increasingly prevalent at higher operating frequencies. When higher frequencies are used, extreme care must be taken to ensure that system reliability is not adversely affected due to inadequate synchronization methods.

Clocked FIFOs from Texas Instruments provide a solution to this problem by synchronizing the boundary flags with at least two flip-flop stages to improve the metastable MTBF over one-stage synchronization. This architecture allows designers to utilize the high-throughput performance of the memory without endangering the reliability of their end products.

## Footnotes

1. J. Horstmann, H. Eichel, and R. Coates, "Metastability Behavior of CMOS ASIC Flip-Flops in Theory and Test," IEEE Journal of Solid State Circuits, February 1989, p. 146.
2. H. Veendrick, "The Behavior of Flip-Flops Used as Synchronizers and Prediction of Their Failure Rate," IEEE Journal of Solid State Circuits, April 1980, p. 169.
3. S. T. Flannagan, "Synchronization Reliability in CMOS Technology," IEEE Journal of Solid State Circuits, August 1985, p. 880.
4. T. Kacprzak and A. Albicki, "Analysis of Metastable Operation in RS CMOS Flip-Flops," IEEE Journal of Solid State Circuits, February 1987, p. 59.
5. L. Kleeman and A. Cantoni, "Metastable Behavior in Digital Systems," IEEE Design and Test of Computers, December 1987, p. 4.

## Acknowledgement

This application report was authored by Chris Wellheuser, Advanced System Logic - Semiconductor Group, Texas Instruments Incorporated.

# FIFO Memories: Solution to Reduce FIFO Metastability 

First-In, First-Out Technology

## IMPORTANT NOTICE

Texas Instruments Incorporated ( TI ) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

Tl warrants performance of its semiconductor products and related software to current specifications in accordance with Tl's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Please be aware that TI products are not intended for use in life-support appliances, devices, or systems. Use of TI product in such applications requires the written approval of the appropriate TI officer. Certain applications using semiconductor devices may involve potential risks of personal injury, property damage, or loss of life. In order to minimize these risks, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards. Inclusion of TI products in such applications is understood to be fully at the risk of the customer using TI devices or systems.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of Tl covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

As system operating frequencies continue to increase in excess of 33 MHz , designers must begin to address the issues of overall system reliability due to increased chance of a metastable event occurring. A metastable event is defined as the time period when the output of a logic device is neither at a logic H nor at a logic L but rather in an indeterminate level. The chance of a metastable occurrence is exponentially increased if single-stage synchronization is employed, as in the case of the ' 722 xx sync-style devices versus the two-stage synchronization that is implemented by Texas Instruments (TI) (see Figure 1). The following information assists designers in understanding and to improve upon the metastable characteristics of ' 722 xx sync-style devices and their reliability.


Figure 1. MTBF for Metastablity as a Function of Frequency
Metastability may occur when using a FIFO to synchronize two digital signals operating at different frequencies. This type of application is a familiar one to many design engineers. Triggering a metastable event is common in single-stage (single flip-flop) synchronized FIFOs that are used to synchronize different clock signals (see Figure 2). With this method, the asynchronous input might change states too close to the clock transition, violating the flip-flop's setup and hold times. This causes an increase in resolve time ( $\mathrm{t}_{\mathrm{r}}$ ) which then results in an overall increase in propagation delay ( $t_{\mathrm{pd}}$ ). Once a metastable event is triggered, the probability of the output recovering to a high or low level increases exponentially with the increased resolve time. The expected time until the output of a single flip-flop with asynchronous data has a metastable event is described by the mean time between failure (MTBF) equation (see equation 1). The first term of the equation is the probability that the asynchronous data will trigger a metastable event. The second term is the data rate. The third and final term is the probability of the metastable event recovering given the resolve time. A linear increase in resolve time exponentially increases the MTBF of a metastable event.


Figure 2. Single-Stage Synchronizer

$$
\begin{equation*}
M T B F_{1}=\frac{1}{t_{o} f_{c}} \times \frac{1}{f_{d}} \times \exp \left(\frac{t_{r}}{\tau}\right) \tag{1}
\end{equation*}
$$

Where:

$$
\begin{aligned}
\mathrm{t}_{\mathrm{o}}= & \text { flip-flop constant representing the time window during which changing data invokes a failure } \\
\mathrm{t}_{\mathrm{r}}= & \text { resolve time allowed in excess of the normal propagation delay } \\
\tau & =\text { flip-flop constant related to the settling time of a metastable event } \\
\mathrm{f}_{\mathrm{c}}= & \text { clock frequency } \\
\mathrm{f}_{\mathrm{d}}= & \text { asynchronous data frequency. (For OR-flag analysis, it is the frequency at which } \\
& \text { data is written to empty memory. For IR-flag analysis, it is the frequency at } \\
& \text { which data is read from full memory.) }
\end{aligned}
$$

TI has increased the metastable MTBF by several orders of magnitude over single-stage synchronization with its advanced FIFO family by employing two-stage synchronization (see Figure 3). The output of the first flip-flop is clocked into the second flip-flop on the next clock cycle. For the output of the second stage to become metastable, the first stage must have a metastable event that lasts long enough to encroach upon the setup time of the second stage. The addition of the second flip-flop to the single-stage synchronizer allows the flip-flops more time to resolve any metastable output. This is statistically equivalent to increasing its resolve time by the clock period minus its propagation delay. The mean time between failure for a two-stage synchronizer is given in equation 2 . All terms, except for the third one, are the same as in equation 1 . The third term represents the additional propagation delay through the added flip-flop.

$$
\begin{aligned}
M T B F_{2} & =\frac{1}{t_{0} f_{c}} \times \frac{1}{f_{d}} \times \exp \left[\frac{\frac{1}{f_{c}}-t_{p d}}{\tau}\right] \times \exp \left(\frac{t_{v}}{\tau}\right) \\
\mathrm{t}_{\mathrm{pd}} & =\text { propagation delay through the first flip-flop }^{\text {MTBF }_{2}}=\mathrm{MTBF}_{1}
\end{aligned}
$$

Where:

$$
t_{r} \quad=t_{r}+\left(1 / f_{c}-t_{p d}\right)
$$



Figure 3. Two-Stage Synchronizer
The functional block diagram in Figure 4 illustrates the connections necessary to add the second-stage synchronization to the ' 72211 sync FIFO. In Figure 5, a quick and inexpensive schematic to resolve metastability of a sync FIFO is diagrammed. In this case, the FIFO is the ' 72211 LJ and, by implementing a single TI SN74F74 D-type positive-edge-triggered flip-flop and a TI SN74F08 two-input positive AND gate, the metastability characteristics of this circuit can be dramatically improved. The TI SN74F74 acts as the second stage for this circuit, increasing the resolve time as described in the above paragraphs. The TI SN74F08 is implemented to act as the control-empty and control-full flags to the receiving device. These control lines of the first-stage and second-stage synchronized flags are then ANDed together to create the control flags (control empty and control full). The control lines are essentially read enables that ensure the synchronization of the device. As is demonstrated by the logic diagram and truth table, synchronization is complete only when the empty flags ( $\overline{\mathrm{EF}}$ ) of both the second stage (truth table input A ) and the device (truth table input B ) are high. The empty flag is used for read control, and the full flag $(\overline{\mathrm{FF}})$ is used for write control. If either flag from the synchronizer or the device is held low or becomes metastable, a read is not permitted (truth table output $Y$ ) until the write flag is synchronized.
As can be seen in today's digital systems, synchronous and asynchronous operations can and will produce random errors due to metastability in single-stage FIFO designs like those of the '722xx sync FIFO family. The described method of implementing a second stage for flag synchronization is extremely useful for clock speeds that are either approaching or exceeding 33 MHz . Metastability can be virtually eliminated in the ' 722 xx sync FIFO family by the simple addition of a second flip-flop. The second-stage synchronizer greatly reduces metastability, thereby increasing the MTBF and allowing designers to use faster microprocessors and higher data-transfer rates for greater overall system performance and reliability.

To reduce metastability and improve system reliability, TI offers a complete line of high-performance FIFO memory devices. TI's FIFOs have dual-stage synchronization designed onto each chip. This eliminates the need for any external discrete solution and reduces critical board space by fully utilizing TI's family of fine-pitch surface-mount packaging.


Figure 4. Connecting the Second-Stage Synchronizer to the '72211 Sync FIFO


Figure 5. Resolving Metastability of a Sync FIFO

## Acknowledgement

This application note was authored by Tom Jackson, Advanced System Logic - Semiconductor Group, Texas Instruments Incorporated.

# $1 \mathrm{~K} \times 9 \times 2$ Asynchronous FIFOs SN74ACT2235 and SN74ACT2236 

First-In, First-Out Technology

## IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to current specifications in accordance with Tl's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Please be aware that TI products are not intended for use in life-support appliances, devices, or systems. Use of Tl product in such applications requires the written approval of the appropriate TI officer. Certain applications using semiconductor devices may involve potential risks of personal injury, property damage, or loss of life. In order to minimize these risks, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards. Inclusion of TI products in such applications is understood to be fully at the risk of the customer using TI devices or systems.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.
Contents
Title Page
Introduction ..... 14-55
FIFO Control ..... 14-56
HIgh-Frequency Applications ..... 14-56
Programmable Flags ..... 14-57
Output Drive ..... 14-58
Conclusion ..... 14-59
Acknowledgement ..... 14-59
List of Illustrations
Title ..... PageFigure
1 SN74ACT2235 Block Diagram ..... 14-55
2 Controlling the 'ACT2235 Using a Clock, Write Enable, and Read Enable Per System ..... 14-56
3 Read Operation When Cycle Time Is Less Than Access Time ..... 14-57
4 AF/AEA Flag Programming Logic for FIFOA ..... 14-57
5 Programming AF/AEB Flag of FIFOB From Port A ..... 14-58
6 'ACT2235 VOLP Measurement ..... 14-59

## Introduction

Texas Instruments (TI) designed the SN74ACT2235 to meet a variety of synchronous or asynchronous bidirectional applications. Two $1 \mathrm{~K} \times 9$ first-in, first-out (FIFO) memories are arranged in parallel to buffer data in opposite directions. Data ports may also exchange real-time data. Three-state control (GAB, GBA) and real-time/stored data select (SAB, SBA) match the popular ' 652 transceiver logic. Produced in TI's EPIC ${ }^{\text {r" }}$ CMOS process, the inputs accept TTL-voltage levels. An option to the 'ACT2235 is the 'ACT2236, which has ' 646 transceiver control (DIR, G). The functional block diagram for the SN74ACT2235 is shown in Figure 1.


Figure 1. SN74ACT2235 Block Dlagram

## FIFO Control

The 'ACT2235 consists of two FIFO memories, FIFOA and FIFOB. Both FIFOs can be accessed from either port A or port B. Four control signal lines (GAB, GBA, SAB and SBA) control the eight possible data flow paths through the device (these data paths are illustrated in the device data sheet). Each FIFO has a load clock (LDCK) that writes data into memory and an unload clock (UNCK) that reads the data in the same order it was written. Both clocks are positive-edge-triggered and may operate asynchronously to one another. The first word loaded into an empty FIFO propagates directly to the outputs and the EMPTY flag switches high. EMPTY represents the valid state of data on the outputs (data is valid when EMPTY is high and invalid when EMPTY is low). EMPTY may be used to enable an UNCK pulse when it is synchronized with the bus that reads the data. FULL can qualify a LDCK pulse in the same way.

Figure 2 is an example of an 'ACT2235 interfacing two asynchronous systems. Each system provides a read enable, write enable, and free-running clock. Synchronization of a flag to the system clock is needed to use it as device clock control. Although the flag's high-to-low transition is synchronous to the clock it enables, the low-to-high transition is asynchronous. The output of the latch qualifying this transition has the possibility of going metastable when bistable (setup and hold) conditions are not met. An output is metastable if it lingers between the specified $\mathrm{V}_{\mathrm{OH}}$ and $\mathrm{V}_{\mathrm{OL}}$ levels. Two-stage synchronization of the flags reduces the probability of a metastable-induced failure.


NOTE: Two devices are used for 18 -bit width expansion.
Figure 2. Controlling the 'ACT2235 Using a Clock, Write Enable, and Read Enable Per System

## High-Frequency Applications

A unique feature of the 'ACT2235 is that the UNCK cycle time may be less than the device access time. The 'ACT2235-20 has a maximum LDCK and UNCK frequency of 50 MHz ( 20 -ns cycle time) and a 25 -ns maximum access time ( $\mathrm{t}_{\mathrm{pd}}$ UNCKA or UNCKB to B bus or A bus). In a series of FIFO reads, the next access may be initiated before the present one is complete. The largest concern associated with this technique is the length of time data will be assured as valid. Minimum access time from the rising edge of UNCK may also be viewed as minimum data hold time. Timing for this relationship is shown in Figure 3. Valid data time from the 'ACT2235 over the commercial temperature range and $\pm 10 \% \mathrm{~V}_{\mathrm{CC}}$ is given by equation 1 :

$$
\begin{equation*}
\mathrm{t}_{\mathrm{v}}=\mathrm{t}_{\mathrm{c}}+\mathrm{t}_{\mathrm{pd}} \min -\mathrm{t}_{\mathrm{pd}} \max \tag{1}
\end{equation*}
$$

Data from an 'ACT2235 operating at a $50-\mathrm{MHz}$ clock frequency is valid for at least 7 ns . This allows a $4-\mathrm{ns}$ setup and 1 -ns hold with a 2 -ns tolerance to the next device in the data path.


For 'ACT2235-20: $t_{p d \min }=12 n s, t_{p d} \max =25 n s, t V=7 n s$
Figure 3. Read Operation When Cycle Time Is Less Than Access Time

## Programmable Flags

Data is often transmitted in packets, where each packet is a specific number of bytes and must be delivered in an unbroken stream. A FIFO transmitting packeted data needs a flag that shows the number of bytes stored. This keeps from breaking the transmission of a packet due to an empty or full condition. The 'ACT2235 has a programmable almost-full/almost-empty flag for this application. The AF/AEA offset value (X) and the AF/AEB offset value (Y) are programmed separately. AF/AEA is high when FIFOA contains $X$ or fewer words or ( $1024-X$ ) or more words. It is low when FIFOA contains between $(X+1)$ and $(1023-X)$ words. AF/AEB functions in the same manner with its programmed value $Y$. The programmed or default value of 256 is chosen during a reset of each FIFO.

Flag programming logic is illustrated in Figure 4. Programming the AF/AE flag value for each FIFO is done with the define-flag ( $\overline{\mathrm{DAF}}, \overline{\mathrm{DBF}}$ ) inputs and resets ( $\overline{\mathrm{RSTA}}, \overline{\mathrm{RSTB}}$ ). Define-flag inputs are negative-edge-triggered clocks that store input data to a register. If $\overline{\mathrm{DAF}}$ or $\overline{\mathrm{DBF}}$ is low when the rising edge of $\overline{\mathrm{RSTA}}$ or $\overline{\mathrm{RSTB}}$ occurs, the registered value is used for the FIFO's AF/AE flag. The flag uses the default value of 256 if $\overline{\mathrm{DAF}}$ or $\overline{\mathrm{DBF}}$ is high during the rising edge of $\overline{\mathrm{RSTA}}$ or $\overline{\mathrm{RSTB}}$.


Figure 4. AF/AEA Flag Programming Logic for FIFOA

Programming both flag offset values from either port is possible using real-time select. Figure 5 is a timing example of programming $A F / A E B$ from port $A$. To program the $A F / A E B$ offset value ( $Y$ ) from port $A$, the binary value for $Y$ is on $\mathrm{A} 0-\mathrm{A} 8, \mathrm{SAB}$ is low, and GAB is high. With this configuration, the port-A data appears on the inputs of FIFOB and a falling edge of $\overline{\mathrm{DBF}}$ stores the Y value.


Figure 5. Programming AF/AEB Flag of FIFOB From Port A

## Output Drive

Charging and discharging the load of a bus with acceptable speed requires high device-output drive. The I/O ports of the 'ACT2235 provide $16-\mathrm{mA} \mathrm{I}_{\mathrm{OL}}$ and $8-\mathrm{mA}_{\mathrm{OH}}$ for this task.
Most memory devices have low drive capability and require buffers to interface a bus. They do not use larger transistors that support high current because the rate of change of current with respect to time ( $\mathrm{di} / \mathrm{dt}$ ) increases. When several transistors switch simultaneously, the rate of change of current through ground and $\mathrm{V}_{\mathrm{CC}}$ lines multiplies. Voltage transients on the power lines are given by equation 2 :

$$
\begin{equation*}
\mathrm{V}=-\mathrm{L} \mathrm{di} / \mathrm{dt} \tag{2}
\end{equation*}
$$

Where:
$L=$ inductance of the bond wire and package lead
The 'ACT2235 provides a two-fold solution to allow high output current capability with low noise. One solution is to reduce inductance of ground and $\mathrm{V}_{\mathrm{CC}}$ lines. The 'ACT2235 has four GND and two $\mathrm{V}_{\mathrm{CC}}$ pins in parallel. The resulting ground inductance is about $1 / 4$ that of a single connection and divides $\mathrm{V}_{\mathrm{CC}}$ inductance in half.

Reducing di/dt per output transistor is another way to minimize voltage transients. TI's patented output edge control ( OEC $^{\text {™ }}$ ) design divides a large transistor into smaller segments that turn on in series and turn off simultaneously. OEC ${ }^{\text {m }}$ lowers di/dt, maintains a quick voltage transition through threshold, and avoids the high power consumed when gradually turned off. 1
The result of a $V_{\text {OLP }}$ test on the 'ACT2235 is shown in Figure 6. V OLP is a measurement of ground voltage noise when all outputs of a bus are switched from high to low. Eight of nine outputs of a bus are switched, and the peak voltage rise of the steady state low output is measured. Maximum ground voltage rise is only 700 mV . The output fall time is less than 3 ns with a $50-\mathrm{pF}$ load.


NOTE: Eight bus outputs switching, one remains low
Figure 6. 'ACT2235 VoLP Measurement

## Conclusion

The 'ACT2235 and 'ACT2236 provide several advantages for high-speed asynchronous bus interface. Simple control logic offers great design flexibility. Programmable flags may be used for data flow optimization. High-output drive for bus leading is balanced with noise reduction through package and circuit design.

## Acknowledgement

This application note was authored by Kam Kittrell, Advanced System Logic - Semiconductor Group, Texas Instruments Incorporated.
${ }^{1}$ Advanced CMOS Logic Designer's Handbook, pages 3-1 through 3-12.
General Information
Multi-Q ${ }^{\text {™ }} 18$-Bit FIFO2
3.3-V Low-Powered 18-Bit FIFOs ..... 3
Telecom Single-Bit FIFOs4
DSP 36-Bit Clocked FIFOs ..... 5
Internetworking 36-Bit Clocked FIFOs6
H-B Computing 36-Bit Clocked FIFOs
18-Bit Clocked FIFOs8
18-Bit Strobed FIFOs9
9-Bit Clocked/Strobed FIFOs ..... 10
9-Bit Asynchronous FIFOs ..... 11
9-Bit Synchronous FIFOs ..... 12
Reduced-Width FIFOs ..... 13
Application Notes ..... 14
Mechanical Data ..... 15

## Contents

Page
Ordering Information ..... 15-3
Mechanical Data ..... 15-5

Electrical characteristics presented in this data book, unless otherwise noted, apply for the circuit type(s) listed in the page heading regardless of package. The availability of a circuit function in a particular package is denoted by an alphabetical reference above the pin-connection diagram(s). These alphabetical references refer to mechanical outline drawings shown in this section.
Factory orders for circuits described in this catalog should include a four-part type number as explained in the following example.



NOTES: E. All linear dimensions are in inches (millimeters).
F. This drawing is subject to change without notice.
G. Body dimensions do not include mold flash or protrusion, not to exceed $0.006(0,15)$.
H. Foot length is measured from lead top to point $0.010(0.254)$ above seating plane.


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed $0.006(0,15)$.

FN/S-PQCC-J**
PLASTIC J-LEADED CHIP CARRIER
20 PIN SHOWN


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Falls within JEDEC MS-018


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Each lead centerline is located within $0.010(0,254)$ of its true longitudinal position.


| PINS ** | 24 | 28 | 32 | 40 | 48 | 52 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A MAX | 1.270 <br> $(32,26)$ | 1.450 <br> $(36,83)$ | 1.650 <br> $(41,91)$ | 2.090 <br> $(53,09)$ | 2.450 <br> $(62,23)$ | 2.650 <br> $(67,31)$ |
| A MIN | 1.230 <br> $(31,24)$ | 1.410 <br> $(35,81)$ | 1.610 <br> $(40,89)$ | 2.040 <br> $(51,82)$ | 2.390 <br> $(60,71)$ | 2.590 <br> $(65,79)$ |

NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body dimemsions do not include mold flash or protrusion.


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Each lead centerline is located within $0.010(0,254)$ of its true longitudinal position.


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion. Allowable protrusion is $0,25 \mathrm{~mm}$ maximum per side.
D. Thermally enhanced molded plastic package (HSP).


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Falls within JEDEC MO-136


| LEADS*** <br> DIM |  | 100 PQ | 132 PQ |
| :---: | :---: | :---: | :---: |
| JEDEC OUTLINE |  | MO-069AD | MO-069AE |
| " ${ }^{\prime \prime}$ | MAX | 0.890 (22,61) | 1.090 (27,69) |
|  | MIN | 0.870 (22,10) | $1.070(27,18)$ |
| "D1" | MAX | 0.766 (19,46) | 0.966 (24,54) |
|  | MIN | $0.734(18,64)$ | $0.934(24,72)$ |
| "D2" | MAX | $0.912(22,16)$ | $1.112(28,25)$ |
|  | MIN | $0.888(22,56)$ | $1.088(27,64)$ |
| "D3" | TYP | $0.600(15,24)$ | $0.800(20,32)$ |

NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Falls within JEDEC MO-069


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Falls within JEDEC MO-136


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion.
D. Formed leads shall be planar with respect to one another within $0.004(0,10)$ at the seating plane.


## NOTES

## NOTES

## TI Worldwide Sales Offices

ALABAMA: Huntsville: 4970 Corporate Drive, NW Suite 125H, Huntsville, AL 35805-6230, (205) 430-0114.

ARIZONA: Phoenix: 2525 E. Camelback, Suite 500, Phoenix, AZ 85016, (602) 224-7800. CALIFORNIA: Irvine: 1920 Main Street, Suite 900, Irvine, CA 92714, (714) 660-1200; San Dlego: 5625 Ruffin Road, Suite 100, San Diego, CA 92123, (619) 278-9600; San Jose: 2825 North First Street, Suite 200, San Jose, CA 95134, (408) 894-9000; Woodland HIIIs: 21550 Oxnard Street, Suite 700, Woodland Hills, CA 91367, (818) 704-8100. COLORADO: Aurora: 1400 S. Potomac Street, Suite 101, Aurora, CO 80012, (303) 368-8000. CONNECTICUT: Wallingtord: 1062 Barnes Industrial Park Road, Suite 303, Wallingford, CT 06492, (203) 265-3807.
FLORIDA: Orlando: 370 S. North Lake Boulevard, Suite 1008, Altamonte Springs, FL 32701, (407) 260-2116;

Fort Lauderdale: Hillsboro Center, Suite 110, 600 W. Hillsboro Boulevard, Deerfield Beach, FL. 33441, (305) 425-7820; Tampa: 4803 George Road, Suite 390, Tampa, FL 33634-6234, (813) 882-0017.

GEORGIA: Atlanta: 5515 Spalding Drive, Norcross, GA 30092-2560, (404) 662-7967. ILLINOIS: Arlington Heights: 515 West Algonquin, Arlington Heights, IL 60005 , (708) 640-2925.

INDIANA: Indianapolls: 550 Congressional Drive, Suite 100, Carmel, IN 46032, (317) 573-6400; Suite 100, Carmel, in 46032, (317) $573-6400$
Fort Wayne: 103 Airport North Office Park, Fort Wayne: 103 Airport North Office P
Fort Wayne, in 46825, (219) 489-3860.
KANSAS: Kansas City: 7300 College Boulevard, Lighton Plaza, Suite 150, Overland Park, KS 66210, (913) 451-4511.
MARYLAND: Columbla: 8815 Centre Park Drive, Suite 100, Columbia, MD 21045, (410) 964-2003. MASSACHUSETTS: Boston: Bay Colony Corporate Center, 950 Winter Street, Suite 2800, Waltham, MA 02154, (617) 895-9100.
MICHIGAN: Detrolt: 33737 W. 12 Mile Road, Farmington Hills, MI 48331, (313) 553-1500. MINNESOTA: Minneapolis: 11000 W. 78th Street, Suite 100, Eden Prairie, MN 55344, (612) 828-9300.

NEW JERSEY: Edison: 399 Thornall Street, Edison, NJ 08837-2236, (908) 906-0033. NEW MEXICO: Albuquerque: 3916 Juan Tabo Place NE, Suite 22, Albuquerque, NM 87111, (505) 345-2555.

NEW YORK: East Syracuse: 5015 Campuswood Drive, East Syracuse, NY 13057, (315) 463-9291; Poughkeepsise: 300 Westage Business Center, Suite 250, Fishkill, NY 12524, (914) 897-2900; Long lsland: 48 South Service Road, Suite 100, Melville, NY 11747, (516) 454-6601;
Rochester: 2851 Clover Street, Pittsford, NY 14534, (716) 385-6700.
NORTH CAROLINA: Charlotte: 8 Woodlawn Green, Suite 100, Charlote, NC 28217, (704) 522-5487; Ralelgh: Highwoods Tower 1, 3200 Beach Leat Court, Suite 206,
Raleigh, NC 27604, (919) 876-2725.
OHIO: Cleveland: 23775 Commerce Park Road, Beachwood, OH 44122-5875, (216) 765-7528; Dayton: 4035 Colonel Glenn' Highway, Suite 310 Beavercreek, OH 45431-1601, (513) 427-6200.

OREGON: Portland: 6700 S.W. 105th Street, Suite 110, Beaverton, OR 97005, (503) 643-6758 PENNSYLVANIA: Philadelphla: 600 W . Germantown Pike, Suite 200, Plymouth Meeting, PA 19462, (215) 825-9500.
PUERTO RICO: Hato Rey: 615 Mercantil Plaza Building, Suite 505, Hato Rey, PR 00919, (809) 753-8700.

TEXAS: Austin: 12501 Research Boulevard, Austin, TX 78759, (512) 250-6769;
Dallas: 7839 Churchill Way, Dallas, TX 75251,
(214) 917-1264; Houston: 9301 Southwest
(214) 917-1264; Houston: 9301 Sout
Freeway, Commerce Park, Suite 360 ,

Freoway, Commerce Park, Suite 360,
Houston, TX 777074, (713) 778-6592;
Midland: FM 1788 \& 1-20, Midland, TX 79711-0448, (915) 561-7137.
UTAH: Salt Lake Clty: 2180 South 1300 East, Suite 335, Salt Lake City, UT 54106,
(801) 466-8973.

WISCONSIN: Milwaukee: 20825 Swenson Drive, Suite 900, Waukesha WI 53186, (414) 798-1001.
CANADA: Ottawa: 303 Moodie Drive, Suite 1200, Mallorn Centre, Nepean, Ontario, Canada KZH 9R4, (613) 726-3201; Toronto: 280 Centre Street East, Richmond Hill, Ontario, Canada L4C 1B1, (416) 884-9181; Montreal: 9460 Trans Canada Highway, St. Laurent, Quebec, Canada H4S 1R7, (514) 335-8392.
MEXICO: Texas Instruments de Mexico S.A. de C.V., Xola 613, Modulo 1-2, Colina del Valle, 03100 Mexico, D.F., 5-639-9740.

AUSTRALIA (\& NEW ZEALAND): Texas Instruments Australia Ltd., 6-10 Talavera Road, North Ryde (Sydney), New South Wales North Ryde (Sydney), New South Wales,
Australia 2113, 2-878-9000; 14th Floor, 380 Street, Australia 2113, 2-878-9000; 14th Floor, 380 Street,
Kiida Road, Melbourne, Victoria, Australia 3000, Kilda Road,
$3-696-1211$.

## 3-696-1211.

BELGIUM: Texas Instruments Belgium S.A./N.V., Avenue Jules Bordetlaan 11, 1140 Brussels, Belgium, (02) 2423080.
BRAZIL: Texas Instrumentos Electronicos do Brasil Ltda, Av. Eng. Luiz Carlos Berrini, 1461, 11 andar, $04571-903$, Sao Paulo, SP, Brazil, 11-535-5133.
DENMARK: Texas Instruments AS, Borupvang 2D, 2750 Ballerup, Denmark, (44) 687400. FINLAND: Texas Instruments OY, Tekniikantie 12, 02150 Espoo, Finland, (0) 43542033.
FRANCE: Texas Instruments France, 8-10 Avenue Morane-Saulnier, B.P. 67, 78141 VelizyVillacoublay Cedex, France, (1) 30701001. GERMANY: Texas Instruments Deutschland GmbH., Haggertystraße 1, 85356 Freising, Germany, (08161) 80-0; Kirchhorster Strape 2, 30659 Hannover, Germany, (0511) 904960 ; May bachstrape II, 73760 O'stfildern, Germany, (0711) 34030.

HONG KONG: Texas Instruments Hong Kong Ltd., 8th Floor, World Shipping Centre, 7 Canton Road, Kowloon, Hong Kong, 737-0338.
HUNGARY: Texas Instruments Representation, Budaörsi u.50, 3rd floor, 1112 Budapest, Hungary, (1) 2698310.
INDIA: Texas Instruments India Private Ltd., AL-Aabeeb, $150 / 1$ Infantry Road, Bangalore 560001 , India, ( $91-80$ ) 226-9007.
IRELAND: Texas Instruments Ireland Ltd., 7/8 Harcourt Street, Dublin 2, Ireland, (01) 4755233.

ITALY: Texas Instruments Italia S.p.A., Centro Direzionale Colleoni, Palazzo Perseo-Via Paracelso 12, 20041 Agrate Brianza (Mi), Italy, (039) 63 221; Via Castello della Magliana, 38, 00148 Roma, Italy (06) 6572651.

JAPAN: Texas Instruments Japan Ltd., Aoyama Fuji Building 3-6-12 Kita-Aoyama Minato-ku, Tokyo, Japan 107, 03-498-12111; MS Shibaura Building 9F, 4-13-23 Shibaura, Minato-ku, Tokyo, Japan 108, 03-769-8700; Nissho-lwai Building 5 06-204-1881; Dai-ni Toyota Building Nishi-kan $7 F$ 4-10-27 Meiéki, Nakam ura-ku, Nagoya, Japan 450, 052-583-8691; Kanazawa Oyama-cho Daiichi 052-583-8691; Kanazawa Oyama-cho
Seimei Building 6F, $3-10$ Oyama-cho,
Seime Building 6F, 3-10 Oyama-cho,
Kanazawa-shi, Ishikawa, Japan 920,
Kanazawa-shi, ishikawa, Japan 920,
$0762-23-5471$; Matsum do Showa Building 6F, 1-2-11 Fukashi, Matsumoto-shi, Nagano, Japan 390, 0263-33-1060; Daiichi Olympic Tachikawa Building 6F, 1-25-12, Akebono-cho, Tachikawa-shi, Tokyo, Japan 190, 0425-27-6760; Yokohama Business Park East Tower 10F, 134 Goudo-cho, Hodogaya-ku, Yokohama-shi, Kanagawa, Japan 240, 045-338-1220; Nihon Seimei Kyoto Yasaka Building 5F, 843-2, Higashi Shiokohyi-cho,
Higashi-iru, Nishinotoh-in, Shiokohji-dori,
Shimogyo-ku, Kyoto, Japan 600, 075-341-7713;
Sumitomo Seimei Kumagaya Building 8F, 2-44
Yayoi, Kumagaya-shi, Saitama, Japan 360, 0485-22-2440; 4262, Aza Takao, Oaza Kawasaki, Hiji-Machi, Hayami-Gun, Oita, Japan 879-15, 0977-73-1557.
KOREA: Texas Instrum ents Korea Ltd., 28th Floor, Trade Tower, 159-1, Samsung-Dong, Kangnam-ku Secul, Korea, 2-551-2800.
MALAYSIA: Texas Instruments, Malaysia, SDN.
BHD., Lot 36.1 \#Box 93, Menara Maybank, 100 Jalan Tun Perak, 50050 Kuala Lumpur, Malaysia, 50-3-230-6001.
NORWAY: Texas Instruments Norge AS, P.B. 106, Brin Sveien 3, 0513 Oslo 5, Norway,
(02) 2647570.

PEOPLE'S REPUBLIC OF CHINA: Texas
Instruments China Inc., Beijing Representative Office, 7-05 CITIC Building, 19 Jianguomenwai Dajie, Beijing, China, 500-2255, Ext. 3750.
PHILIPPINES: Texas Instruments Asia Lid., Philippines Branch, 14th Floor, Ba-LepantoBuilding, 8747 Paseo de Roxas, 1226 Makati, Metro Manila, Philippines, 2-817-6031.
PORTUGAL: Texas Instruments Equipamento Electronico (Portugal) LDA., Eng. Frederico Ulricho, 2650 Moreira Da Maia, 4470 Maia, Portugal (2) 9481003.

SINGAPORE (\& INDONESIA, THAILAND): Texas Instruments Singapore (PTE) Ltd.,
990 Bendemeer Road, Singapore 1233,
(65) 390-7100.

SPAIN: Texas Instruments España S.A.,
c/Gobelas 43, 28023, Madrid, Spain, (1) 37280 51; Parc Technologic Del Valles, 08290 Cerdanyola, Barcelona, Spain, (3) 3179180.
SWEDEN: Texas Instruments International Trade Corporation (Sverigefilialen), Box 30, 16493 , Isafjordsgatan 7, Kista, Sweden, (08) 7525800.
SWITZERLAND: Texas Instruments Switzerland AG, Riedstrasse 6, CH-8953 Dietikon, Switzerland, (01) 7442811.

TAIWAN: Texas Instruments Taiwan Limited, Taipei Branch, 23th Floor, Sec. 2, Tun Hua S. Road, Taipei 106, Taiwan, Republic of China, (2) 378-6800.

UNITED KINGDOM: Texas Instruments Ltd., Manton Lane, Bedford, England, MK41 7PA, (0234) 270111.


[^0]:    $\ddagger$ All typical values are at $\mathrm{V}_{C C}=5 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}$.
    § This is the supply current when each input is at one of the specified TTL voltage levels rather than 0 V or $\mathrm{V}_{\mathrm{CC}}$.

[^1]:    $\dagger X$ is the almost-empty offset for $\overline{A E}$. $Y$ is the almost-full offset for $\overline{A F}$. $\ddagger$ When a word is present in the FIFO output register, its previous memory location is free.

[^2]:    All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}$.
    § This is the supply current when each input is at one of the specified TTL voltage levels rather than 0 V or $\mathrm{V}_{C C}$.

[^3]:    $\dagger X$ is the almost-empty offset for $\overline{A E}$. $Y$ is the almost-full offset for $\overline{A F}$.
    $\ddagger$ When a word is present in the FIFO output register, its previous memory location is free.

[^4]:    $\ddagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
    § This is the supply current when each input is at one of the specified TTL voltage levels rather than 0 V or $\mathrm{VCC}_{\text {C }}$.

[^5]:    $\dagger$ Read from FIFO2

[^6]:    § Requirement to count the clock edge as one of at least four needed to reset a FIFO
    I Skew time is not a timing constraint for proper device operation and is only included to illustrate the timing relationship between CLKA cycle and CLKB cycle.

[^7]:    $\dagger$ Read from FIFO1

[^8]:    $\ddagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
    § This is the supply current when each input is at one of the specified $T \mathrm{LL}$ voltage levels rather than 0 V or VCC .

[^9]:    $\dagger \times 1$ register holds the offset for $\overline{A E B} ;$ Y1 register holds the offeet for $\overline{\mathrm{AFA}}$.
    $\ddagger \mathrm{X} 2$ register holds the offset for $\overline{A E A} ; Y 2$ register holds the offset for $\overline{A F B}$.

[^10]:    Sequirement to count the clock edge as one of at least four needed to reset a FIFO
    I Skew time is not a timing constraint for proper device operation and is only included to illustrate the timing relationship between CLKA cycle and CLKB cycle.

[^11]:    $\ddagger$ All typical values are at $\mathrm{VCC}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

[^12]:    $\ddagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

[^13]:    t Only applies for a clock edge that does a FIFO read

[^14]:    $\ddagger$ All typical values are at $\mathrm{V}_{C C}=5 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}$.
    $\S_{\text {ICC }}$ tested with outputs open.

[^15]:    $\dagger$ To permit the clock pulse to be utilized for reset purposes

[^16]:    $\ddagger$ This parameter is measured with $C_{L}=30 \mathrm{pF}$ (see Figure 5).

[^17]:    $\ddagger$ This parameter is measured with $C_{L}=30 \mathrm{pF}$ (see Figure 5).

[^18]:    $\ddagger$ This parameter is measured with $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ (see Figure 5).

[^19]:    $\dagger$ Includes probe and test-fixture capacitance

[^20]:    $\ddagger$ To permit the clock pulse to be utilized for reset purposes

[^21]:    $\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
    $\ddagger$ This is the supply current for each input that is at one of the specified TTL voltage levels rather 0 V or $\mathrm{V}_{\mathrm{CC}}$.
    § This parameter is measured with $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ (see Figure 5).

[^22]:    $\dagger$ All typical values are at $\mathrm{V}_{C C}=5 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}$.
    T These parameters are measured with the internal output state of the storage register opposite to that of the bus input.

[^23]:    $\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
    Pin numbers shown are for the N package.

[^24]:    $\ddagger$ All typical values are at $\mathrm{V}_{C C}=5 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}$.

[^25]:    $\dagger$ All typical values are at $\mathrm{V}_{C C}=5 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}$.
    $\ddagger$ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, los.

[^26]:    $\dagger$ All typical values are at $\mathrm{V} C \mathrm{CC}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

[^27]:    $\dagger$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
    $\ddagger$ The IR output pulse occurs when the FIFO is full, SI is high, and SO is pulsed (see Figure 4).
    § The OR output pulse occurs when the FIFO is empty, SO is high, and SI is pulsed (see Figure 3).
    I Data throughput or fall-through times

